<?xml version="1.0"?>
<block name="/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/fixed_point_arithmetic_parameterized/run_1/synth_1_1/impl_1_1_1/packing/fabric_fixed_point_arithmetic_parameterized_post_synth.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:c3294462374018a0c4de9a36e2da27564fce5b371824a1997f77d57e4d03e2a2" atom_netlist_id="SHA256:c43f96934f7983faacd50e18a41a72935da257b014dcf2e357d8ffa0e657465c">
	<inputs></inputs>
	<outputs>out:$auto$rs_design_edit.cc:568:execute$21750 out:$auto$rs_design_edit.cc:568:execute$21751 out:$auto$rs_design_edit.cc:568:execute$21752 out:$auto$rs_design_edit.cc:568:execute$21753 out:$auto$rs_design_edit.cc:568:execute$21754 out:$auto$rs_design_edit.cc:568:execute$21755 out:$auto$rs_design_edit.cc:568:execute$21756 out:$auto$rs_design_edit.cc:568:execute$21757 out:$auto$rs_design_edit.cc:568:execute$21746 out:$auto$rs_design_edit.cc:568:execute$21747 out:$auto$rs_design_edit.cc:568:execute$21748 out:$auto$rs_design_edit.cc:568:execute$21749 out:$auto$rs_design_edit.cc:568:execute$21758 out:$auto$rs_design_edit.cc:568:execute$21759 out:$auto$rs_design_edit.cc:568:execute$21760 out:$auto$rs_design_edit.cc:568:execute$21761 out:$auto$rs_design_edit.cc:568:execute$21762 out:$auto$rs_design_edit.cc:568:execute$21763 out:$auto$rs_design_edit.cc:568:execute$21764 out:$auto$rs_design_edit.cc:568:execute$21765 out:$auto$rs_design_edit.cc:568:execute$21766 out:$auto$rs_design_edit.cc:568:execute$21767 out:$auto$rs_design_edit.cc:568:execute$21768 out:$auto$rs_design_edit.cc:568:execute$21769 out:$auto$rs_design_edit.cc:568:execute$21770 out:$auto$rs_design_edit.cc:568:execute$21771 out:$auto$rs_design_edit.cc:568:execute$21772 out:$auto$rs_design_edit.cc:568:execute$21773 out:$auto$rs_design_edit.cc:568:execute$21774 out:$auto$rs_design_edit.cc:568:execute$21775 out:$auto$rs_design_edit.cc:568:execute$21776 out:$auto$rs_design_edit.cc:568:execute$21777 out:$auto$rs_design_edit.cc:568:execute$21778 out:$auto$rs_design_edit.cc:568:execute$21779 out:$auto$rs_design_edit.cc:568:execute$21780 out:comp_r.a[0] out:comp_r.a[1] out:comp_r.a[2] out:$auto$rs_design_edit.cc:568:execute$21781 out:$auto$rs_design_edit.cc:568:execute$21782 out:$auto$rs_design_edit.cc:568:execute$21783 out:$auto$rs_design_edit.cc:568:execute$21784 out:$auto$rs_design_edit.cc:568:execute$21785 out:$auto$rs_design_edit.cc:568:execute$21786 out:$auto$rs_design_edit.cc:568:execute$21787 out:$auto$rs_design_edit.cc:568:execute$21788 out:$auto$rs_design_edit.cc:568:execute$21789 out:$auto$rs_design_edit.cc:568:execute$21790 out:$auto$rs_design_edit.cc:568:execute$21791 out:$auto$rs_design_edit.cc:568:execute$21792 out:$auto$rs_design_edit.cc:568:execute$21793 out:$auto$rs_design_edit.cc:568:execute$21794 out:$auto$rs_design_edit.cc:568:execute$21795 out:$auto$rs_design_edit.cc:568:execute$21796 out:$auto$rs_design_edit.cc:568:execute$21797 out:$auto$rs_design_edit.cc:568:execute$21798 out:$auto$rs_design_edit.cc:568:execute$21799 out:$auto$rs_design_edit.cc:568:execute$21800 out:$auto$rs_design_edit.cc:568:execute$21801 out:$auto$rs_design_edit.cc:568:execute$21802 out:$auto$rs_design_edit.cc:568:execute$21803 out:$auto$rs_design_edit.cc:568:execute$21804 out:$auto$rs_design_edit.cc:568:execute$21805 out:$auto$rs_design_edit.cc:568:execute$21806 out:$auto$rs_design_edit.cc:568:execute$21807 out:$auto$rs_design_edit.cc:568:execute$21808 out:$auto$rs_design_edit.cc:568:execute$21809 out:$iopadmap$c[0] out:$iopadmap$c[1] out:$iopadmap$c[2] out:$iopadmap$c[3] out:$iopadmap$c[4] out:$iopadmap$c[5] out:$iopadmap$c[6] out:$iopadmap$c[7] out:$iopadmap$c[8] out:$iopadmap$c[9] out:$iopadmap$c[10] out:$iopadmap$c[11] out:$iopadmap$c[12] out:$iopadmap$c[13] out:$iopadmap$c[14] out:$iopadmap$c[15] out:$iopadmap$c[16] out:$iopadmap$c[17] out:$iopadmap$c[18] out:$iopadmap$c[19] out:$iopadmap$c[20] out:$iopadmap$c[21] out:$iopadmap$c[22] out:$iopadmap$c[23] out:$iopadmap$c[24] out:$iopadmap$c[25] out:$iopadmap$c[26] out:$iopadmap$c[27] out:$iopadmap$c[28] out:$iopadmap$c[29] out:$iopadmap$c[30] out:$iopadmap$c[31]</outputs>
	<clocks></clocks>
	<block name="$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:63$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1][37]" instance="dsp[0]" mode="default">
		<inputs>
			<port name="I00">$true open open open open open b_mult[18] $false open open a_mult[22] open</port>
			<port name="I10">open b_mult[19] b_mult[21] open open open open open open open open $true</port>
			<port name="I20">open open open $false a_mult[21] a_mult[20] open open open open open open</port>
			<port name="I30">open open open open open open open a_mult[23] b_mult[20] open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="I01">open open open open open b_mult[22] a_mult[26] a_mult[24] b_mult[24] open open open</port>
			<port name="I11">open open open open open open open open open open open open</port>
			<port name="I21">open open open open open open open open a_mult[25] b_mult[23] open a_mult[63]</port>
			<port name="I31">a_mult[27] b_mult[25] open open open open open open open b_mult[63] a_mult[63] open</port>
			<port name="IS1">open open open open open open</port>
			<port name="I02">open open open open open a_mult[63] open open b_mult[63] b_mult[26] a_mult[28] open</port>
			<port name="I12">b_mult[30] open open b_mult[63] b_mult[29] b_mult[27] a_mult[29] open open open open open</port>
			<port name="I22">open open open open open open open open open open a_mult[63] open</port>
			<port name="I32">open open open open open open open b_mult[28] a_mult[30] open open a_mult[63]</port>
			<port name="IS2">open open open open open open</port>
			<port name="sc_in">open open open</port>
			<port name="sr_in">open open open</port>
		</inputs>
		<outputs>
			<port name="O0">dsp_lr[0].z_o[0]-&gt;direct3 dsp_lr[0].z_o[1]-&gt;direct3 dsp_lr[0].z_o[2]-&gt;direct3 dsp_lr[0].z_o[3]-&gt;direct3 dsp_lr[0].z_o[4]-&gt;direct3 dsp_lr[0].z_o[5]-&gt;direct3 dsp_lr[0].z_o[6]-&gt;direct3 dsp_lr[0].z_o[7]-&gt;direct3 open open open open open open open open open open open open open open open open</port>
			<port name="O1">open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O2">open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open open open</port>
			<port name="sr_out">open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:63$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1][37]" instance="dsp_lr[0]" mode="MULT">
			<inputs>
				<port name="a_i">dsp.I20[5]-&gt;crossbar0 dsp.I20[4]-&gt;crossbar1 dsp.I00[10]-&gt;crossbar2 dsp.I30[7]-&gt;crossbar3 dsp.I01[7]-&gt;crossbar4 dsp.I21[8]-&gt;crossbar5 dsp.I01[6]-&gt;crossbar6 dsp.I31[0]-&gt;crossbar7 dsp.I02[10]-&gt;crossbar8 dsp.I12[6]-&gt;crossbar9 dsp.I32[8]-&gt;crossbar10 dsp.I32[11]-&gt;crossbar11 dsp.I32[11]-&gt;crossbar11 dsp.I02[5]-&gt;crossbar10 dsp.I22[10]-&gt;crossbar9 dsp.I22[10]-&gt;crossbar8 dsp.I31[10]-&gt;crossbar7 dsp.I31[10]-&gt;crossbar6 dsp.I21[11]-&gt;crossbar5 dsp.I21[11]-&gt;crossbar5</port>
				<port name="acc_fir_i">open open open open open open</port>
				<port name="b_i">dsp.I00[6]-&gt;crossbar0 dsp.I10[1]-&gt;crossbar1 dsp.I30[8]-&gt;crossbar2 dsp.I10[2]-&gt;crossbar3 dsp.I01[5]-&gt;crossbar4 dsp.I21[9]-&gt;crossbar5 dsp.I01[8]-&gt;crossbar6 dsp.I31[1]-&gt;crossbar7 dsp.I02[9]-&gt;crossbar8 dsp.I12[5]-&gt;crossbar9 dsp.I32[7]-&gt;crossbar10 dsp.I12[4]-&gt;crossbar11 dsp.I12[0]-&gt;crossbar11 dsp.I02[8]-&gt;crossbar10 dsp.I12[3]-&gt;crossbar9 dsp.I02[8]-&gt;crossbar8 dsp.I31[9]-&gt;crossbar7 dsp.I31[9]-&gt;crossbar6</port>
				<port name="sc_in">open open open</port>
				<port name="load_acc">open</port>
				<port name="lreset">open</port>
				<port name="feedback">dsp.I20[3]-&gt;crossbar1 dsp.I20[3]-&gt;crossbar1 dsp.I00[7]-&gt;crossbar2</port>
				<port name="unsigned_a">dsp.I00[0]-&gt;crossbar2</port>
				<port name="unsigned_b">dsp.I10[11]-&gt;crossbar3</port>
				<port name="saturate_enable">open</port>
				<port name="shift_right">open open open open open open</port>
				<port name="round">open</port>
				<port name="subtract">open</port>
			</inputs>
			<outputs>
				<port name="z_o">RS_DSP_MULT[0].z[0]-&gt;direct3 RS_DSP_MULT[0].z[1]-&gt;direct3 RS_DSP_MULT[0].z[2]-&gt;direct3 RS_DSP_MULT[0].z[3]-&gt;direct3 RS_DSP_MULT[0].z[4]-&gt;direct3 RS_DSP_MULT[0].z[5]-&gt;direct3 RS_DSP_MULT[0].z[6]-&gt;direct3 RS_DSP_MULT[0].z[7]-&gt;direct3 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="dly_b_o">open open open open open open open open open open open open open open open open open open</port>
				<port name="sc_out">open open open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:63$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1][37]" instance="RS_DSP_MULT[0]">
				<attributes />
				<parameters>
					<parameter name="MODE_BITS">0000000000000000000000000000000000000000000000000000000000000000000000000000000000000</parameter>
				</parameters>
				<inputs>
					<port name="a">dsp_lr.a_i[0]-&gt;direct1 dsp_lr.a_i[1]-&gt;direct1 dsp_lr.a_i[2]-&gt;direct1 dsp_lr.a_i[3]-&gt;direct1 dsp_lr.a_i[4]-&gt;direct1 dsp_lr.a_i[5]-&gt;direct1 dsp_lr.a_i[6]-&gt;direct1 dsp_lr.a_i[7]-&gt;direct1 dsp_lr.a_i[8]-&gt;direct1 dsp_lr.a_i[9]-&gt;direct1 dsp_lr.a_i[10]-&gt;direct1 dsp_lr.a_i[11]-&gt;direct1 dsp_lr.a_i[12]-&gt;direct1 dsp_lr.a_i[13]-&gt;direct1 dsp_lr.a_i[14]-&gt;direct1 dsp_lr.a_i[15]-&gt;direct1 dsp_lr.a_i[16]-&gt;direct1 dsp_lr.a_i[17]-&gt;direct1 dsp_lr.a_i[18]-&gt;direct1 dsp_lr.a_i[19]-&gt;direct1</port>
					<port name="b">dsp_lr.b_i[0]-&gt;direct2 dsp_lr.b_i[1]-&gt;direct2 dsp_lr.b_i[2]-&gt;direct2 dsp_lr.b_i[3]-&gt;direct2 dsp_lr.b_i[4]-&gt;direct2 dsp_lr.b_i[5]-&gt;direct2 dsp_lr.b_i[6]-&gt;direct2 dsp_lr.b_i[7]-&gt;direct2 dsp_lr.b_i[8]-&gt;direct2 dsp_lr.b_i[9]-&gt;direct2 dsp_lr.b_i[10]-&gt;direct2 dsp_lr.b_i[11]-&gt;direct2 dsp_lr.b_i[12]-&gt;direct2 dsp_lr.b_i[13]-&gt;direct2 dsp_lr.b_i[14]-&gt;direct2 dsp_lr.b_i[15]-&gt;direct2 dsp_lr.b_i[16]-&gt;direct2 dsp_lr.b_i[17]-&gt;direct2</port>
					<port name="unsigned_a">dsp_lr.unsigned_a[0]-&gt;direct4</port>
					<port name="unsigned_b">dsp_lr.unsigned_b[0]-&gt;direct5</port>
					<port name="feedback">dsp_lr.feedback[0]-&gt;direct9 dsp_lr.feedback[1]-&gt;direct9 dsp_lr.feedback[2]-&gt;direct9</port>
				</inputs>
				<outputs>
					<port name="z">$auto$maccmap.cc:114:fulladd$487.B[18] $auto$maccmap.cc:114:fulladd$487.B[19] $auto$maccmap.cc:114:fulladd$487.B[20] $auto$maccmap.cc:114:fulladd$487.B[21] $auto$maccmap.cc:114:fulladd$487.B[22] $auto$maccmap.cc:114:fulladd$487.B[23] $auto$maccmap.cc:114:fulladd$487.B[24] $auto$maccmap.cc:114:fulladd$487.B[25] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:63$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1][37]" instance="dsp[1]" mode="default">
		<inputs>
			<port name="I00">$true open open open open open b_mult[18] $false open open a_mult[2] open</port>
			<port name="I10">open b_mult[19] b_mult[21] open open open open open open open open $true</port>
			<port name="I20">open open open $false a_mult[1] open open open open open open open</port>
			<port name="I30">open open open open open open open a_mult[3] b_mult[20] open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="I01">open b_mult[24] open open open a_mult[4] a_mult[17] a_mult[6] b_mult[22] open open open</port>
			<port name="I11">open open open open open open open open open open open open</port>
			<port name="I21">open open open open open open open open a_mult[18] a_mult[19] a_mult[5] b_mult[23]</port>
			<port name="I31">b_mult[25] a_mult[7] open open open open open open open open a_mult[16] b_mult[63]</port>
			<port name="IS1">open open open open open open</port>
			<port name="I02">open open open a_mult[8] open open open a_mult[13] b_mult[63] b_mult[26] a_mult[15] open</port>
			<port name="I12">b_mult[30] b_mult[63] a_mult[9] a_mult[12] b_mult[29] a_mult[11] a_mult[14] open open open open open</port>
			<port name="I22">open open open open open open open open open open b_mult[27] open</port>
			<port name="I32">open open open open open open open a_mult[10] b_mult[28] open open open</port>
			<port name="IS2">open open open open open open</port>
			<port name="sc_in">open open open</port>
			<port name="sr_in">open open open</port>
		</inputs>
		<outputs>
			<port name="O0">dsp_lr[0].z_o[0]-&gt;direct3 dsp_lr[0].z_o[1]-&gt;direct3 dsp_lr[0].z_o[2]-&gt;direct3 dsp_lr[0].z_o[3]-&gt;direct3 dsp_lr[0].z_o[4]-&gt;direct3 dsp_lr[0].z_o[5]-&gt;direct3 dsp_lr[0].z_o[6]-&gt;direct3 dsp_lr[0].z_o[7]-&gt;direct3 dsp_lr[0].z_o[8]-&gt;direct3 dsp_lr[0].z_o[9]-&gt;direct3 dsp_lr[0].z_o[10]-&gt;direct3 dsp_lr[0].z_o[11]-&gt;direct3 dsp_lr[0].z_o[12]-&gt;direct3 dsp_lr[0].z_o[13]-&gt;direct3 dsp_lr[0].z_o[14]-&gt;direct3 dsp_lr[0].z_o[15]-&gt;direct3 dsp_lr[0].z_o[16]-&gt;direct3 dsp_lr[0].z_o[17]-&gt;direct3 dsp_lr[0].z_o[18]-&gt;direct3 dsp_lr[0].z_o[19]-&gt;direct3 dsp_lr[0].z_o[20]-&gt;direct3 dsp_lr[0].z_o[21]-&gt;direct3 dsp_lr[0].z_o[22]-&gt;direct3 dsp_lr[0].z_o[23]-&gt;direct3</port>
			<port name="O1">dsp_lr[0].z_o[24]-&gt;direct4 dsp_lr[0].z_o[25]-&gt;direct4 dsp_lr[0].z_o[26]-&gt;direct4 dsp_lr[0].z_o[27]-&gt;direct4 open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O2">open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open open open</port>
			<port name="sr_out">open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:63$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1][37]" instance="dsp_lr[0]" mode="MULT">
			<inputs>
				<port name="a_i">open dsp.I20[4]-&gt;crossbar1 dsp.I00[10]-&gt;crossbar2 dsp.I30[7]-&gt;crossbar3 dsp.I01[5]-&gt;crossbar4 dsp.I21[10]-&gt;crossbar5 dsp.I01[7]-&gt;crossbar6 dsp.I31[1]-&gt;crossbar7 dsp.I02[3]-&gt;crossbar8 dsp.I12[2]-&gt;crossbar9 dsp.I32[7]-&gt;crossbar10 dsp.I12[5]-&gt;crossbar11 dsp.I12[3]-&gt;crossbar11 dsp.I02[7]-&gt;crossbar10 dsp.I12[6]-&gt;crossbar9 dsp.I02[10]-&gt;crossbar8 dsp.I31[10]-&gt;crossbar7 dsp.I01[6]-&gt;crossbar6 dsp.I21[8]-&gt;crossbar5 dsp.I21[9]-&gt;crossbar5</port>
				<port name="acc_fir_i">open open open open open open</port>
				<port name="b_i">dsp.I00[6]-&gt;crossbar0 dsp.I10[1]-&gt;crossbar1 dsp.I30[8]-&gt;crossbar2 dsp.I10[2]-&gt;crossbar3 dsp.I01[8]-&gt;crossbar4 dsp.I21[11]-&gt;crossbar5 dsp.I01[1]-&gt;crossbar6 dsp.I31[0]-&gt;crossbar7 dsp.I02[9]-&gt;crossbar8 dsp.I22[10]-&gt;crossbar9 dsp.I32[8]-&gt;crossbar10 dsp.I12[4]-&gt;crossbar11 dsp.I12[0]-&gt;crossbar11 dsp.I02[8]-&gt;crossbar10 dsp.I12[1]-&gt;crossbar9 dsp.I02[8]-&gt;crossbar8 dsp.I31[11]-&gt;crossbar7 dsp.I31[11]-&gt;crossbar6</port>
				<port name="sc_in">open open open</port>
				<port name="load_acc">open</port>
				<port name="lreset">open</port>
				<port name="feedback">dsp.I20[3]-&gt;crossbar1 dsp.I20[3]-&gt;crossbar1 dsp.I00[7]-&gt;crossbar2</port>
				<port name="unsigned_a">dsp.I00[0]-&gt;crossbar2</port>
				<port name="unsigned_b">dsp.I10[11]-&gt;crossbar3</port>
				<port name="saturate_enable">open</port>
				<port name="shift_right">open open open open open open</port>
				<port name="round">open</port>
				<port name="subtract">open</port>
			</inputs>
			<outputs>
				<port name="z_o">RS_DSP_MULT[0].z[0]-&gt;direct3 RS_DSP_MULT[0].z[1]-&gt;direct3 RS_DSP_MULT[0].z[2]-&gt;direct3 RS_DSP_MULT[0].z[3]-&gt;direct3 RS_DSP_MULT[0].z[4]-&gt;direct3 RS_DSP_MULT[0].z[5]-&gt;direct3 RS_DSP_MULT[0].z[6]-&gt;direct3 RS_DSP_MULT[0].z[7]-&gt;direct3 RS_DSP_MULT[0].z[8]-&gt;direct3 RS_DSP_MULT[0].z[9]-&gt;direct3 RS_DSP_MULT[0].z[10]-&gt;direct3 RS_DSP_MULT[0].z[11]-&gt;direct3 RS_DSP_MULT[0].z[12]-&gt;direct3 RS_DSP_MULT[0].z[13]-&gt;direct3 RS_DSP_MULT[0].z[14]-&gt;direct3 RS_DSP_MULT[0].z[15]-&gt;direct3 RS_DSP_MULT[0].z[16]-&gt;direct3 RS_DSP_MULT[0].z[17]-&gt;direct3 RS_DSP_MULT[0].z[18]-&gt;direct3 RS_DSP_MULT[0].z[19]-&gt;direct3 RS_DSP_MULT[0].z[20]-&gt;direct3 RS_DSP_MULT[0].z[21]-&gt;direct3 RS_DSP_MULT[0].z[22]-&gt;direct3 RS_DSP_MULT[0].z[23]-&gt;direct3 RS_DSP_MULT[0].z[24]-&gt;direct3 RS_DSP_MULT[0].z[25]-&gt;direct3 RS_DSP_MULT[0].z[26]-&gt;direct3 RS_DSP_MULT[0].z[27]-&gt;direct3 open open open open open open open open open open</port>
				<port name="dly_b_o">open open open open open open open open open open open open open open open open open open</port>
				<port name="sc_out">open open open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:63$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1][37]" instance="RS_DSP_MULT[0]">
				<attributes />
				<parameters>
					<parameter name="MODE_BITS">0000000000000000000000000000000000000000000000000000000000000000000000000000000000000</parameter>
				</parameters>
				<inputs>
					<port name="a">open dsp_lr.a_i[1]-&gt;direct1 dsp_lr.a_i[2]-&gt;direct1 dsp_lr.a_i[3]-&gt;direct1 dsp_lr.a_i[4]-&gt;direct1 dsp_lr.a_i[5]-&gt;direct1 dsp_lr.a_i[6]-&gt;direct1 dsp_lr.a_i[7]-&gt;direct1 dsp_lr.a_i[8]-&gt;direct1 dsp_lr.a_i[9]-&gt;direct1 dsp_lr.a_i[10]-&gt;direct1 dsp_lr.a_i[11]-&gt;direct1 dsp_lr.a_i[12]-&gt;direct1 dsp_lr.a_i[13]-&gt;direct1 dsp_lr.a_i[14]-&gt;direct1 dsp_lr.a_i[15]-&gt;direct1 dsp_lr.a_i[16]-&gt;direct1 dsp_lr.a_i[17]-&gt;direct1 dsp_lr.a_i[18]-&gt;direct1 dsp_lr.a_i[19]-&gt;direct1</port>
					<port name="b">dsp_lr.b_i[0]-&gt;direct2 dsp_lr.b_i[1]-&gt;direct2 dsp_lr.b_i[2]-&gt;direct2 dsp_lr.b_i[3]-&gt;direct2 dsp_lr.b_i[4]-&gt;direct2 dsp_lr.b_i[5]-&gt;direct2 dsp_lr.b_i[6]-&gt;direct2 dsp_lr.b_i[7]-&gt;direct2 dsp_lr.b_i[8]-&gt;direct2 dsp_lr.b_i[9]-&gt;direct2 dsp_lr.b_i[10]-&gt;direct2 dsp_lr.b_i[11]-&gt;direct2 dsp_lr.b_i[12]-&gt;direct2 dsp_lr.b_i[13]-&gt;direct2 dsp_lr.b_i[14]-&gt;direct2 dsp_lr.b_i[15]-&gt;direct2 dsp_lr.b_i[16]-&gt;direct2 dsp_lr.b_i[17]-&gt;direct2</port>
					<port name="unsigned_a">dsp_lr.unsigned_a[0]-&gt;direct4</port>
					<port name="unsigned_b">dsp_lr.unsigned_b[0]-&gt;direct5</port>
					<port name="feedback">dsp_lr.feedback[0]-&gt;direct9 dsp_lr.feedback[1]-&gt;direct9 dsp_lr.feedback[2]-&gt;direct9</port>
				</inputs>
				<outputs>
					<port name="z">$auto$maccmap.cc:114:fulladd$506.A[18] $auto$maccmap.cc:114:fulladd$506.A[19] $auto$maccmap.cc:114:fulladd$506.B[20] $auto$maccmap.cc:114:fulladd$506.B[21] $auto$maccmap.cc:114:fulladd$506.B[22] $auto$maccmap.cc:114:fulladd$506.B[23] $auto$maccmap.cc:114:fulladd$506.B[24] $auto$maccmap.cc:114:fulladd$506.B[25] $auto$maccmap.cc:114:fulladd$506.B[26] $auto$maccmap.cc:114:fulladd$506.B[27] $auto$maccmap.cc:114:fulladd$506.B[28] $auto$maccmap.cc:114:fulladd$506.B[29] $auto$maccmap.cc:114:fulladd$506.B[30] $auto$maccmap.cc:114:fulladd$506.B[31] $auto$maccmap.cc:114:fulladd$506.B[32] $auto$maccmap.cc:114:fulladd$506.B[33] $auto$maccmap.cc:114:fulladd$506.B[34] $auto$maccmap.cc:114:fulladd$506.B[35] $auto$maccmap.cc:114:fulladd$506.C[36] $auto$maccmap.cc:114:fulladd$506.C[37] $auto$maccmap.cc:114:fulladd$506.C[38] $auto$maccmap.cc:114:fulladd$506.C[39] $auto$maccmap.cc:114:fulladd$509.C[40] $auto$maccmap.cc:114:fulladd$509.C[41] $auto$maccmap.cc:114:fulladd$509.C[42] $auto$maccmap.cc:114:fulladd$509.C[43] $auto$maccmap.cc:114:fulladd$509.C[44] $auto$maccmap.cc:114:fulladd$509.C[45] open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:63$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[2][37]" instance="dsp[2]" mode="default">
		<inputs>
			<port name="I00">$true open b_mult[63] open open open a_mult[2] $false open open open open</port>
			<port name="I10">open a_mult[3] a_mult[1] open open open open open open b_mult[63] open $true</port>
			<port name="I20">open open open $false open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="I01">open open open open open a_mult[17] open a_mult[4] a_mult[6] open open open</port>
			<port name="I11">open open open open open open open open open open open open</port>
			<port name="I21">open open open open open open open open a_mult[5] a_mult[18] a_mult[19] b_mult[63]</port>
			<port name="I31">a_mult[16] a_mult[7] open b_mult[63] open open open open open open open open</port>
			<port name="IS1">open open open open open open</port>
			<port name="I02">open open open open open open open open open b_mult[63] a_mult[15] a_mult[8]</port>
			<port name="I12">open open open a_mult[14] a_mult[11] a_mult[12] a_mult[9] open open open open open</port>
			<port name="I22">open open open open open open open open open open open b_mult[63]</port>
			<port name="I32">open open open open open open open a_mult[13] a_mult[10] open open b_mult[63]</port>
			<port name="IS2">open open open open open open</port>
			<port name="sc_in">open open open</port>
			<port name="sr_in">open open open</port>
		</inputs>
		<outputs>
			<port name="O0">dsp_lr[0].z_o[0]-&gt;direct3 dsp_lr[0].z_o[1]-&gt;direct3 dsp_lr[0].z_o[2]-&gt;direct3 dsp_lr[0].z_o[3]-&gt;direct3 dsp_lr[0].z_o[4]-&gt;direct3 dsp_lr[0].z_o[5]-&gt;direct3 dsp_lr[0].z_o[6]-&gt;direct3 dsp_lr[0].z_o[7]-&gt;direct3 dsp_lr[0].z_o[8]-&gt;direct3 dsp_lr[0].z_o[9]-&gt;direct3 open open open open open open open open open open open open open open</port>
			<port name="O1">open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O2">open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open open open</port>
			<port name="sr_out">open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:63$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[2][37]" instance="dsp_lr[0]" mode="MULT">
			<inputs>
				<port name="a_i">open dsp.I10[2]-&gt;crossbar1 dsp.I00[6]-&gt;crossbar2 dsp.I10[1]-&gt;crossbar3 dsp.I01[7]-&gt;crossbar4 dsp.I21[8]-&gt;crossbar5 dsp.I01[8]-&gt;crossbar6 dsp.I31[1]-&gt;crossbar7 dsp.I02[11]-&gt;crossbar8 dsp.I12[6]-&gt;crossbar9 dsp.I32[8]-&gt;crossbar10 dsp.I12[4]-&gt;crossbar11 dsp.I12[5]-&gt;crossbar11 dsp.I32[7]-&gt;crossbar10 dsp.I12[3]-&gt;crossbar9 dsp.I02[10]-&gt;crossbar8 dsp.I31[0]-&gt;crossbar7 dsp.I01[5]-&gt;crossbar6 dsp.I21[9]-&gt;crossbar5 dsp.I21[10]-&gt;crossbar5</port>
				<port name="acc_fir_i">open open open open open open</port>
				<port name="b_i">dsp.I00[2]-&gt;crossbar0 dsp.I10[9]-&gt;crossbar1 dsp.I00[2]-&gt;crossbar2 dsp.I10[9]-&gt;crossbar3 dsp.I21[11]-&gt;crossbar4 dsp.I21[11]-&gt;crossbar5 dsp.I31[3]-&gt;crossbar6 dsp.I31[3]-&gt;crossbar7 dsp.I02[9]-&gt;crossbar8 dsp.I22[11]-&gt;crossbar9 dsp.I02[9]-&gt;crossbar10 dsp.I32[11]-&gt;crossbar11 dsp.I32[11]-&gt;crossbar11 dsp.I02[9]-&gt;crossbar10 dsp.I22[11]-&gt;crossbar9 dsp.I02[9]-&gt;crossbar8 dsp.I31[3]-&gt;crossbar7 dsp.I31[3]-&gt;crossbar6</port>
				<port name="sc_in">open open open</port>
				<port name="load_acc">open</port>
				<port name="lreset">open</port>
				<port name="feedback">dsp.I20[3]-&gt;crossbar1 dsp.I20[3]-&gt;crossbar1 dsp.I00[7]-&gt;crossbar2</port>
				<port name="unsigned_a">dsp.I00[0]-&gt;crossbar2</port>
				<port name="unsigned_b">dsp.I10[11]-&gt;crossbar3</port>
				<port name="saturate_enable">open</port>
				<port name="shift_right">open open open open open open</port>
				<port name="round">open</port>
				<port name="subtract">open</port>
			</inputs>
			<outputs>
				<port name="z_o">RS_DSP_MULT[0].z[0]-&gt;direct3 RS_DSP_MULT[0].z[1]-&gt;direct3 RS_DSP_MULT[0].z[2]-&gt;direct3 RS_DSP_MULT[0].z[3]-&gt;direct3 RS_DSP_MULT[0].z[4]-&gt;direct3 RS_DSP_MULT[0].z[5]-&gt;direct3 RS_DSP_MULT[0].z[6]-&gt;direct3 RS_DSP_MULT[0].z[7]-&gt;direct3 RS_DSP_MULT[0].z[8]-&gt;direct3 RS_DSP_MULT[0].z[9]-&gt;direct3 open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="dly_b_o">open open open open open open open open open open open open open open open open open open</port>
				<port name="sc_out">open open open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:63$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[2][37]" instance="RS_DSP_MULT[0]">
				<attributes />
				<parameters>
					<parameter name="MODE_BITS">0000000000000000000000000000000000000000000000000000000000000000000000000000000000000</parameter>
				</parameters>
				<inputs>
					<port name="a">open dsp_lr.a_i[1]-&gt;direct1 dsp_lr.a_i[2]-&gt;direct1 dsp_lr.a_i[3]-&gt;direct1 dsp_lr.a_i[4]-&gt;direct1 dsp_lr.a_i[5]-&gt;direct1 dsp_lr.a_i[6]-&gt;direct1 dsp_lr.a_i[7]-&gt;direct1 dsp_lr.a_i[8]-&gt;direct1 dsp_lr.a_i[9]-&gt;direct1 dsp_lr.a_i[10]-&gt;direct1 dsp_lr.a_i[11]-&gt;direct1 dsp_lr.a_i[12]-&gt;direct1 dsp_lr.a_i[13]-&gt;direct1 dsp_lr.a_i[14]-&gt;direct1 dsp_lr.a_i[15]-&gt;direct1 dsp_lr.a_i[16]-&gt;direct1 dsp_lr.a_i[17]-&gt;direct1 dsp_lr.a_i[18]-&gt;direct1 dsp_lr.a_i[19]-&gt;direct1</port>
					<port name="b">dsp_lr.b_i[0]-&gt;direct2 dsp_lr.b_i[1]-&gt;direct2 dsp_lr.b_i[2]-&gt;direct2 dsp_lr.b_i[3]-&gt;direct2 dsp_lr.b_i[4]-&gt;direct2 dsp_lr.b_i[5]-&gt;direct2 dsp_lr.b_i[6]-&gt;direct2 dsp_lr.b_i[7]-&gt;direct2 dsp_lr.b_i[8]-&gt;direct2 dsp_lr.b_i[9]-&gt;direct2 dsp_lr.b_i[10]-&gt;direct2 dsp_lr.b_i[11]-&gt;direct2 dsp_lr.b_i[12]-&gt;direct2 dsp_lr.b_i[13]-&gt;direct2 dsp_lr.b_i[14]-&gt;direct2 dsp_lr.b_i[15]-&gt;direct2 dsp_lr.b_i[16]-&gt;direct2 dsp_lr.b_i[17]-&gt;direct2</port>
					<port name="unsigned_a">dsp_lr.unsigned_a[0]-&gt;direct4</port>
					<port name="unsigned_b">dsp_lr.unsigned_b[0]-&gt;direct5</port>
					<port name="feedback">dsp_lr.feedback[0]-&gt;direct9 dsp_lr.feedback[1]-&gt;direct9 dsp_lr.feedback[2]-&gt;direct9</port>
				</inputs>
				<outputs>
					<port name="z">$auto$maccmap.cc:114:fulladd$506.B[36] $auto$maccmap.cc:114:fulladd$506.B[37] $auto$maccmap.cc:114:fulladd$506.B[38] $auto$maccmap.cc:114:fulladd$506.B[39] $auto$maccmap.cc:114:fulladd$506.C[40] $auto$maccmap.cc:114:fulladd$506.C[41] $auto$maccmap.cc:114:fulladd$506.C[42] $auto$maccmap.cc:114:fulladd$506.C[43] $auto$maccmap.cc:114:fulladd$506.C[44] $auto$maccmap.cc:114:fulladd$506.C[45] open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$auto$maccmap.cc:114:fulladd$487.A[37]" instance="dsp[3]" mode="default">
		<inputs>
			<port name="I00">$true open open open open open a_mult[20] $false open open a_mult[22] open</port>
			<port name="I10">open b_mult[1] b_mult[3] open open open open open open open open $true</port>
			<port name="I20">open open open $false a_mult[21] open open open open open open open</port>
			<port name="I30">open open open open open open open a_mult[23] b_mult[2] open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="I01">open a_mult[26] open open open a_mult[24] b_mult[4] b_mult[17] b_mult[6] open open open</port>
			<port name="I11">open open open open open open open open open open open open</port>
			<port name="I21">open open open open open open open open a_mult[25] b_mult[5] open a_mult[63]</port>
			<port name="I31">b_mult[7] a_mult[27] open open open open open open open open b_mult[16] a_mult[63]</port>
			<port name="IS1">open open open open open open</port>
			<port name="I02">open open open open open open open b_mult[10] a_mult[28] b_mult[8] b_mult[15] a_mult[63]</port>
			<port name="I12">b_mult[12] open open b_mult[14] b_mult[11] b_mult[9] a_mult[29] open open open open open</port>
			<port name="I22">open open open open open open open open open open open a_mult[63]</port>
			<port name="I32">open open open open open open open b_mult[13] a_mult[30] open open a_mult[63]</port>
			<port name="IS2">open open open open open open</port>
			<port name="sc_in">open open open</port>
			<port name="sr_in">open open open</port>
		</inputs>
		<outputs>
			<port name="O0">dsp_lr[0].z_o[0]-&gt;direct3 dsp_lr[0].z_o[1]-&gt;direct3 dsp_lr[0].z_o[2]-&gt;direct3 dsp_lr[0].z_o[3]-&gt;direct3 dsp_lr[0].z_o[4]-&gt;direct3 dsp_lr[0].z_o[5]-&gt;direct3 dsp_lr[0].z_o[6]-&gt;direct3 dsp_lr[0].z_o[7]-&gt;direct3 dsp_lr[0].z_o[8]-&gt;direct3 dsp_lr[0].z_o[9]-&gt;direct3 dsp_lr[0].z_o[10]-&gt;direct3 dsp_lr[0].z_o[11]-&gt;direct3 dsp_lr[0].z_o[12]-&gt;direct3 dsp_lr[0].z_o[13]-&gt;direct3 dsp_lr[0].z_o[14]-&gt;direct3 dsp_lr[0].z_o[15]-&gt;direct3 dsp_lr[0].z_o[16]-&gt;direct3 dsp_lr[0].z_o[17]-&gt;direct3 dsp_lr[0].z_o[18]-&gt;direct3 dsp_lr[0].z_o[19]-&gt;direct3 dsp_lr[0].z_o[20]-&gt;direct3 dsp_lr[0].z_o[21]-&gt;direct3 dsp_lr[0].z_o[22]-&gt;direct3 dsp_lr[0].z_o[23]-&gt;direct3</port>
			<port name="O1">dsp_lr[0].z_o[24]-&gt;direct4 dsp_lr[0].z_o[25]-&gt;direct4 open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O2">open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open open open</port>
			<port name="sr_out">open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$auto$maccmap.cc:114:fulladd$487.A[37]" instance="dsp_lr[0]" mode="MULT">
			<inputs>
				<port name="a_i">dsp.I00[6]-&gt;crossbar0 dsp.I20[4]-&gt;crossbar1 dsp.I00[10]-&gt;crossbar2 dsp.I30[7]-&gt;crossbar3 dsp.I01[5]-&gt;crossbar4 dsp.I21[8]-&gt;crossbar5 dsp.I01[1]-&gt;crossbar6 dsp.I31[1]-&gt;crossbar7 dsp.I02[8]-&gt;crossbar8 dsp.I12[6]-&gt;crossbar9 dsp.I32[8]-&gt;crossbar10 dsp.I32[11]-&gt;crossbar11 dsp.I32[11]-&gt;crossbar11 dsp.I02[11]-&gt;crossbar10 dsp.I22[11]-&gt;crossbar9 dsp.I22[11]-&gt;crossbar8 dsp.I31[11]-&gt;crossbar7 dsp.I31[11]-&gt;crossbar6 dsp.I21[11]-&gt;crossbar5 dsp.I21[11]-&gt;crossbar5</port>
				<port name="acc_fir_i">open open open open open open</port>
				<port name="b_i">open dsp.I10[1]-&gt;crossbar1 dsp.I30[8]-&gt;crossbar2 dsp.I10[2]-&gt;crossbar3 dsp.I01[6]-&gt;crossbar4 dsp.I21[9]-&gt;crossbar5 dsp.I01[8]-&gt;crossbar6 dsp.I31[0]-&gt;crossbar7 dsp.I02[9]-&gt;crossbar8 dsp.I12[5]-&gt;crossbar9 dsp.I02[7]-&gt;crossbar10 dsp.I12[4]-&gt;crossbar11 dsp.I12[0]-&gt;crossbar11 dsp.I32[7]-&gt;crossbar10 dsp.I12[3]-&gt;crossbar9 dsp.I02[10]-&gt;crossbar8 dsp.I31[10]-&gt;crossbar7 dsp.I01[7]-&gt;crossbar6</port>
				<port name="sc_in">open open open</port>
				<port name="load_acc">open</port>
				<port name="lreset">open</port>
				<port name="feedback">dsp.I20[3]-&gt;crossbar1 dsp.I20[3]-&gt;crossbar1 dsp.I00[7]-&gt;crossbar2</port>
				<port name="unsigned_a">dsp.I00[0]-&gt;crossbar2</port>
				<port name="unsigned_b">dsp.I10[11]-&gt;crossbar3</port>
				<port name="saturate_enable">open</port>
				<port name="shift_right">open open open open open open</port>
				<port name="round">open</port>
				<port name="subtract">open</port>
			</inputs>
			<outputs>
				<port name="z_o">RS_DSP_MULT[0].z[0]-&gt;direct3 RS_DSP_MULT[0].z[1]-&gt;direct3 RS_DSP_MULT[0].z[2]-&gt;direct3 RS_DSP_MULT[0].z[3]-&gt;direct3 RS_DSP_MULT[0].z[4]-&gt;direct3 RS_DSP_MULT[0].z[5]-&gt;direct3 RS_DSP_MULT[0].z[6]-&gt;direct3 RS_DSP_MULT[0].z[7]-&gt;direct3 RS_DSP_MULT[0].z[8]-&gt;direct3 RS_DSP_MULT[0].z[9]-&gt;direct3 RS_DSP_MULT[0].z[10]-&gt;direct3 RS_DSP_MULT[0].z[11]-&gt;direct3 RS_DSP_MULT[0].z[12]-&gt;direct3 RS_DSP_MULT[0].z[13]-&gt;direct3 RS_DSP_MULT[0].z[14]-&gt;direct3 RS_DSP_MULT[0].z[15]-&gt;direct3 RS_DSP_MULT[0].z[16]-&gt;direct3 RS_DSP_MULT[0].z[17]-&gt;direct3 RS_DSP_MULT[0].z[18]-&gt;direct3 RS_DSP_MULT[0].z[19]-&gt;direct3 RS_DSP_MULT[0].z[20]-&gt;direct3 RS_DSP_MULT[0].z[21]-&gt;direct3 RS_DSP_MULT[0].z[22]-&gt;direct3 RS_DSP_MULT[0].z[23]-&gt;direct3 RS_DSP_MULT[0].z[24]-&gt;direct3 RS_DSP_MULT[0].z[25]-&gt;direct3 open open open open open open open open open open open open</port>
				<port name="dly_b_o">open open open open open open open open open open open open open open open open open open</port>
				<port name="sc_out">open open open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$auto$maccmap.cc:114:fulladd$487.A[37]" instance="RS_DSP_MULT[0]">
				<attributes />
				<parameters>
					<parameter name="MODE_BITS">0000000000000000000000000000000000000000000000000000000000000000000000000000000000000</parameter>
				</parameters>
				<inputs>
					<port name="a">dsp_lr.a_i[0]-&gt;direct1 dsp_lr.a_i[1]-&gt;direct1 dsp_lr.a_i[2]-&gt;direct1 dsp_lr.a_i[3]-&gt;direct1 dsp_lr.a_i[4]-&gt;direct1 dsp_lr.a_i[5]-&gt;direct1 dsp_lr.a_i[6]-&gt;direct1 dsp_lr.a_i[7]-&gt;direct1 dsp_lr.a_i[8]-&gt;direct1 dsp_lr.a_i[9]-&gt;direct1 dsp_lr.a_i[10]-&gt;direct1 dsp_lr.a_i[11]-&gt;direct1 dsp_lr.a_i[12]-&gt;direct1 dsp_lr.a_i[13]-&gt;direct1 dsp_lr.a_i[14]-&gt;direct1 dsp_lr.a_i[15]-&gt;direct1 dsp_lr.a_i[16]-&gt;direct1 dsp_lr.a_i[17]-&gt;direct1 dsp_lr.a_i[18]-&gt;direct1 dsp_lr.a_i[19]-&gt;direct1</port>
					<port name="b">open dsp_lr.b_i[1]-&gt;direct2 dsp_lr.b_i[2]-&gt;direct2 dsp_lr.b_i[3]-&gt;direct2 dsp_lr.b_i[4]-&gt;direct2 dsp_lr.b_i[5]-&gt;direct2 dsp_lr.b_i[6]-&gt;direct2 dsp_lr.b_i[7]-&gt;direct2 dsp_lr.b_i[8]-&gt;direct2 dsp_lr.b_i[9]-&gt;direct2 dsp_lr.b_i[10]-&gt;direct2 dsp_lr.b_i[11]-&gt;direct2 dsp_lr.b_i[12]-&gt;direct2 dsp_lr.b_i[13]-&gt;direct2 dsp_lr.b_i[14]-&gt;direct2 dsp_lr.b_i[15]-&gt;direct2 dsp_lr.b_i[16]-&gt;direct2 dsp_lr.b_i[17]-&gt;direct2</port>
					<port name="unsigned_a">dsp_lr.unsigned_a[0]-&gt;direct4</port>
					<port name="unsigned_b">dsp_lr.unsigned_b[0]-&gt;direct5</port>
					<port name="feedback">dsp_lr.feedback[0]-&gt;direct9 dsp_lr.feedback[1]-&gt;direct9 dsp_lr.feedback[2]-&gt;direct9</port>
				</inputs>
				<outputs>
					<port name="z">$auto$maccmap.cc:114:fulladd$487.A[0] $auto$maccmap.cc:114:fulladd$487.A[1] $auto$maccmap.cc:114:fulladd$487.A[2] $auto$maccmap.cc:114:fulladd$487.A[3] $auto$maccmap.cc:114:fulladd$487.A[4] $auto$maccmap.cc:114:fulladd$487.A[5] $auto$maccmap.cc:114:fulladd$487.A[6] $auto$maccmap.cc:114:fulladd$487.A[7] $auto$maccmap.cc:114:fulladd$487.A[8] $auto$maccmap.cc:114:fulladd$487.A[9] $auto$maccmap.cc:114:fulladd$487.A[10] $auto$maccmap.cc:114:fulladd$487.A[11] $auto$maccmap.cc:114:fulladd$487.A[12] $auto$maccmap.cc:114:fulladd$487.A[13] $auto$maccmap.cc:114:fulladd$487.A[14] $auto$maccmap.cc:114:fulladd$487.A[15] $auto$maccmap.cc:114:fulladd$487.A[16] $auto$maccmap.cc:114:fulladd$487.A[17] $auto$maccmap.cc:114:fulladd$487.A[18] $auto$maccmap.cc:114:fulladd$487.A[19] $auto$maccmap.cc:114:fulladd$487.A[20] $auto$maccmap.cc:114:fulladd$487.A[21] $auto$maccmap.cc:114:fulladd$487.A[22] $auto$maccmap.cc:114:fulladd$487.A[23] $auto$maccmap.cc:114:fulladd$487.A[24] $auto$maccmap.cc:114:fulladd$487.A[25] open open open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$auto$maccmap.cc:114:fulladd$480.A[37]" instance="dsp[4]" mode="default">
		<inputs>
			<port name="I00">$true open a_mult[63] open open open b_mult[2] $false open open open open</port>
			<port name="I10">open $false b_mult[3] a_mult[63] open open open open open open open $true</port>
			<port name="I20">open open open open open b_mult[1] open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="I01">open open open open open b_mult[4] open b_mult[17] b_mult[6] open open open</port>
			<port name="I11">open open open open open open open open open open open open</port>
			<port name="I21">open open open open open open open open b_mult[5] open open a_mult[63]</port>
			<port name="I31">b_mult[16] b_mult[7] open open open open open open open open open a_mult[63]</port>
			<port name="IS1">open open open open open open</port>
			<port name="I02">open open open open open open open open open b_mult[8] b_mult[15] a_mult[63]</port>
			<port name="I12">open open open b_mult[14] b_mult[9] b_mult[11] b_mult[12] open open open open open</port>
			<port name="I22">open open open open open open open open open a_mult[63] open open</port>
			<port name="I32">open open open open open open open b_mult[10] b_mult[13] open a_mult[63] open</port>
			<port name="IS2">open open open open open open</port>
			<port name="sc_in">open open open</port>
			<port name="sr_in">open open open</port>
		</inputs>
		<outputs>
			<port name="O0">dsp_lr[0].z_o[0]-&gt;direct3 dsp_lr[0].z_o[1]-&gt;direct3 dsp_lr[0].z_o[2]-&gt;direct3 dsp_lr[0].z_o[3]-&gt;direct3 dsp_lr[0].z_o[4]-&gt;direct3 dsp_lr[0].z_o[5]-&gt;direct3 open open open open open open open open open open open open open open open open open open</port>
			<port name="O1">open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O2">open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open open open</port>
			<port name="sr_out">open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$auto$maccmap.cc:114:fulladd$480.A[37]" instance="dsp_lr[0]" mode="MULT">
			<inputs>
				<port name="a_i">dsp.I00[2]-&gt;crossbar0 dsp.I10[3]-&gt;crossbar1 dsp.I00[2]-&gt;crossbar2 dsp.I10[3]-&gt;crossbar3 dsp.I21[11]-&gt;crossbar4 dsp.I21[11]-&gt;crossbar5 dsp.I31[11]-&gt;crossbar6 dsp.I31[11]-&gt;crossbar7 dsp.I02[11]-&gt;crossbar8 dsp.I22[9]-&gt;crossbar9 dsp.I32[10]-&gt;crossbar10 dsp.I32[10]-&gt;crossbar11 dsp.I32[10]-&gt;crossbar11 dsp.I02[11]-&gt;crossbar10 dsp.I22[9]-&gt;crossbar9 dsp.I02[11]-&gt;crossbar8 dsp.I31[11]-&gt;crossbar7 dsp.I31[11]-&gt;crossbar6 dsp.I21[11]-&gt;crossbar5 dsp.I21[11]-&gt;crossbar5</port>
				<port name="acc_fir_i">open open open open open open</port>
				<port name="b_i">open dsp.I20[5]-&gt;crossbar1 dsp.I00[6]-&gt;crossbar2 dsp.I10[2]-&gt;crossbar3 dsp.I01[5]-&gt;crossbar4 dsp.I21[8]-&gt;crossbar5 dsp.I01[8]-&gt;crossbar6 dsp.I31[1]-&gt;crossbar7 dsp.I02[9]-&gt;crossbar8 dsp.I12[4]-&gt;crossbar9 dsp.I32[7]-&gt;crossbar10 dsp.I12[5]-&gt;crossbar11 dsp.I12[6]-&gt;crossbar11 dsp.I32[8]-&gt;crossbar10 dsp.I12[3]-&gt;crossbar9 dsp.I02[10]-&gt;crossbar8 dsp.I31[0]-&gt;crossbar7 dsp.I01[7]-&gt;crossbar6</port>
				<port name="sc_in">open open open</port>
				<port name="load_acc">open</port>
				<port name="lreset">open</port>
				<port name="feedback">dsp.I10[1]-&gt;crossbar1 dsp.I10[1]-&gt;crossbar1 dsp.I00[7]-&gt;crossbar2</port>
				<port name="unsigned_a">dsp.I00[0]-&gt;crossbar2</port>
				<port name="unsigned_b">dsp.I10[11]-&gt;crossbar3</port>
				<port name="saturate_enable">open</port>
				<port name="shift_right">open open open open open open</port>
				<port name="round">open</port>
				<port name="subtract">open</port>
			</inputs>
			<outputs>
				<port name="z_o">RS_DSP_MULT[0].z[0]-&gt;direct3 RS_DSP_MULT[0].z[1]-&gt;direct3 RS_DSP_MULT[0].z[2]-&gt;direct3 RS_DSP_MULT[0].z[3]-&gt;direct3 RS_DSP_MULT[0].z[4]-&gt;direct3 RS_DSP_MULT[0].z[5]-&gt;direct3 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="dly_b_o">open open open open open open open open open open open open open open open open open open</port>
				<port name="sc_out">open open open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$auto$maccmap.cc:114:fulladd$480.A[37]" instance="RS_DSP_MULT[0]">
				<attributes />
				<parameters>
					<parameter name="MODE_BITS">0000000000000000000000000000000000000000000000000000000000000000000000000000000000000</parameter>
				</parameters>
				<inputs>
					<port name="a">dsp_lr.a_i[0]-&gt;direct1 dsp_lr.a_i[1]-&gt;direct1 dsp_lr.a_i[2]-&gt;direct1 dsp_lr.a_i[3]-&gt;direct1 dsp_lr.a_i[4]-&gt;direct1 dsp_lr.a_i[5]-&gt;direct1 dsp_lr.a_i[6]-&gt;direct1 dsp_lr.a_i[7]-&gt;direct1 dsp_lr.a_i[8]-&gt;direct1 dsp_lr.a_i[9]-&gt;direct1 dsp_lr.a_i[10]-&gt;direct1 dsp_lr.a_i[11]-&gt;direct1 dsp_lr.a_i[12]-&gt;direct1 dsp_lr.a_i[13]-&gt;direct1 dsp_lr.a_i[14]-&gt;direct1 dsp_lr.a_i[15]-&gt;direct1 dsp_lr.a_i[16]-&gt;direct1 dsp_lr.a_i[17]-&gt;direct1 dsp_lr.a_i[18]-&gt;direct1 dsp_lr.a_i[19]-&gt;direct1</port>
					<port name="b">open dsp_lr.b_i[1]-&gt;direct2 dsp_lr.b_i[2]-&gt;direct2 dsp_lr.b_i[3]-&gt;direct2 dsp_lr.b_i[4]-&gt;direct2 dsp_lr.b_i[5]-&gt;direct2 dsp_lr.b_i[6]-&gt;direct2 dsp_lr.b_i[7]-&gt;direct2 dsp_lr.b_i[8]-&gt;direct2 dsp_lr.b_i[9]-&gt;direct2 dsp_lr.b_i[10]-&gt;direct2 dsp_lr.b_i[11]-&gt;direct2 dsp_lr.b_i[12]-&gt;direct2 dsp_lr.b_i[13]-&gt;direct2 dsp_lr.b_i[14]-&gt;direct2 dsp_lr.b_i[15]-&gt;direct2 dsp_lr.b_i[16]-&gt;direct2 dsp_lr.b_i[17]-&gt;direct2</port>
					<port name="unsigned_a">dsp_lr.unsigned_a[0]-&gt;direct4</port>
					<port name="unsigned_b">dsp_lr.unsigned_b[0]-&gt;direct5</port>
					<port name="feedback">dsp_lr.feedback[0]-&gt;direct9 dsp_lr.feedback[1]-&gt;direct9 dsp_lr.feedback[2]-&gt;direct9</port>
				</inputs>
				<outputs>
					<port name="z">$auto$maccmap.cc:114:fulladd$480.A[0] $auto$maccmap.cc:114:fulladd$480.A[1] $auto$maccmap.cc:114:fulladd$480.A[2] $auto$maccmap.cc:114:fulladd$480.A[3] $auto$maccmap.cc:114:fulladd$480.A[4] $auto$maccmap.cc:114:fulladd$480.A[5] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$auto$maccmap.cc:114:fulladd$509.C[37]" instance="dsp[5]" mode="default">
		<inputs>
			<port name="I00">$true open open open open open a_mult[2] $false open open open open</port>
			<port name="I10">open a_mult[3] b_mult[3] open open open open open open open open $true</port>
			<port name="I20">open open open $false b_mult[1] a_mult[1] open open open open open open</port>
			<port name="I30">open open open open open open open b_mult[2] open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="I01">open b_mult[6] b_mult[17] open open a_mult[4] a_mult[17] a_mult[6] b_mult[4] open open open</port>
			<port name="I11">open open open open open open open open open open open open</port>
			<port name="I21">open open open open open open open open a_mult[18] a_mult[5] a_mult[19] b_mult[5]</port>
			<port name="I31">b_mult[7] b_mult[16] open open open open open open open open a_mult[7] a_mult[16]</port>
			<port name="IS1">open open open open open open</port>
			<port name="I02">open open open b_mult[15] open open open a_mult[13] a_mult[10] b_mult[8] a_mult[15] a_mult[8]</port>
			<port name="I12">b_mult[12] b_mult[14] a_mult[9] a_mult[12] b_mult[11] a_mult[11] a_mult[14] open open open open open</port>
			<port name="I22">open open open open open open open open open open b_mult[9] open</port>
			<port name="I32">open open open open open open open b_mult[13] b_mult[10] open open open</port>
			<port name="IS2">open open open open open open</port>
			<port name="sc_in">open open open</port>
			<port name="sr_in">open open open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open open open open open open open open open open open open open dsp_lr[0].z_o[15]-&gt;direct3 dsp_lr[0].z_o[16]-&gt;direct3 dsp_lr[0].z_o[17]-&gt;direct3 dsp_lr[0].z_o[18]-&gt;direct3 dsp_lr[0].z_o[19]-&gt;direct3 dsp_lr[0].z_o[20]-&gt;direct3 dsp_lr[0].z_o[21]-&gt;direct3 dsp_lr[0].z_o[22]-&gt;direct3 dsp_lr[0].z_o[23]-&gt;direct3</port>
			<port name="O1">dsp_lr[0].z_o[24]-&gt;direct4 dsp_lr[0].z_o[25]-&gt;direct4 dsp_lr[0].z_o[26]-&gt;direct4 dsp_lr[0].z_o[27]-&gt;direct4 dsp_lr[0].z_o[28]-&gt;direct4 dsp_lr[0].z_o[29]-&gt;direct4 dsp_lr[0].z_o[30]-&gt;direct4 dsp_lr[0].z_o[31]-&gt;direct4 dsp_lr[0].z_o[32]-&gt;direct4 dsp_lr[0].z_o[33]-&gt;direct4 dsp_lr[0].z_o[34]-&gt;direct4 dsp_lr[0].z_o[35]-&gt;direct4 dsp_lr[0].z_o[36]-&gt;direct4 dsp_lr[0].z_o[37]-&gt;direct4 open open open open open open open open open open</port>
			<port name="O2">open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open open open</port>
			<port name="sr_out">open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$auto$maccmap.cc:114:fulladd$509.C[37]" instance="dsp_lr[0]" mode="MULT">
			<inputs>
				<port name="a_i">open dsp.I20[5]-&gt;crossbar1 dsp.I00[6]-&gt;crossbar2 dsp.I10[1]-&gt;crossbar3 dsp.I01[5]-&gt;crossbar4 dsp.I21[9]-&gt;crossbar5 dsp.I01[7]-&gt;crossbar6 dsp.I31[10]-&gt;crossbar7 dsp.I02[11]-&gt;crossbar8 dsp.I12[2]-&gt;crossbar9 dsp.I02[8]-&gt;crossbar10 dsp.I12[5]-&gt;crossbar11 dsp.I12[3]-&gt;crossbar11 dsp.I02[7]-&gt;crossbar10 dsp.I12[6]-&gt;crossbar9 dsp.I02[10]-&gt;crossbar8 dsp.I31[11]-&gt;crossbar7 dsp.I01[6]-&gt;crossbar6 dsp.I21[8]-&gt;crossbar5 dsp.I21[10]-&gt;crossbar5</port>
				<port name="acc_fir_i">open open open open open open</port>
				<port name="b_i">open dsp.I20[4]-&gt;crossbar1 dsp.I30[7]-&gt;crossbar2 dsp.I10[2]-&gt;crossbar3 dsp.I01[8]-&gt;crossbar4 dsp.I21[11]-&gt;crossbar5 dsp.I01[1]-&gt;crossbar6 dsp.I31[0]-&gt;crossbar7 dsp.I02[9]-&gt;crossbar8 dsp.I22[10]-&gt;crossbar9 dsp.I32[8]-&gt;crossbar10 dsp.I12[4]-&gt;crossbar11 dsp.I12[0]-&gt;crossbar11 dsp.I32[7]-&gt;crossbar10 dsp.I12[1]-&gt;crossbar9 dsp.I02[3]-&gt;crossbar8 dsp.I31[1]-&gt;crossbar7 dsp.I01[2]-&gt;crossbar6</port>
				<port name="sc_in">open open open</port>
				<port name="load_acc">open</port>
				<port name="lreset">open</port>
				<port name="feedback">dsp.I20[3]-&gt;crossbar1 dsp.I20[3]-&gt;crossbar1 dsp.I00[7]-&gt;crossbar2</port>
				<port name="unsigned_a">dsp.I00[0]-&gt;crossbar2</port>
				<port name="unsigned_b">dsp.I10[11]-&gt;crossbar3</port>
				<port name="saturate_enable">open</port>
				<port name="shift_right">open open open open open open</port>
				<port name="round">open</port>
				<port name="subtract">open</port>
			</inputs>
			<outputs>
				<port name="z_o">open open open open open open open open open open open open open open open RS_DSP_MULT[0].z[15]-&gt;direct3 RS_DSP_MULT[0].z[16]-&gt;direct3 RS_DSP_MULT[0].z[17]-&gt;direct3 RS_DSP_MULT[0].z[18]-&gt;direct3 RS_DSP_MULT[0].z[19]-&gt;direct3 RS_DSP_MULT[0].z[20]-&gt;direct3 RS_DSP_MULT[0].z[21]-&gt;direct3 RS_DSP_MULT[0].z[22]-&gt;direct3 RS_DSP_MULT[0].z[23]-&gt;direct3 RS_DSP_MULT[0].z[24]-&gt;direct3 RS_DSP_MULT[0].z[25]-&gt;direct3 RS_DSP_MULT[0].z[26]-&gt;direct3 RS_DSP_MULT[0].z[27]-&gt;direct3 RS_DSP_MULT[0].z[28]-&gt;direct3 RS_DSP_MULT[0].z[29]-&gt;direct3 RS_DSP_MULT[0].z[30]-&gt;direct3 RS_DSP_MULT[0].z[31]-&gt;direct3 RS_DSP_MULT[0].z[32]-&gt;direct3 RS_DSP_MULT[0].z[33]-&gt;direct3 RS_DSP_MULT[0].z[34]-&gt;direct3 RS_DSP_MULT[0].z[35]-&gt;direct3 RS_DSP_MULT[0].z[36]-&gt;direct3 RS_DSP_MULT[0].z[37]-&gt;direct3</port>
				<port name="dly_b_o">open open open open open open open open open open open open open open open open open open</port>
				<port name="sc_out">open open open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$auto$maccmap.cc:114:fulladd$509.C[37]" instance="RS_DSP_MULT[0]">
				<attributes />
				<parameters>
					<parameter name="MODE_BITS">0000000000000000000000000000000000000000000000000000000000000000000000000000000000000</parameter>
				</parameters>
				<inputs>
					<port name="a">open dsp_lr.a_i[1]-&gt;direct1 dsp_lr.a_i[2]-&gt;direct1 dsp_lr.a_i[3]-&gt;direct1 dsp_lr.a_i[4]-&gt;direct1 dsp_lr.a_i[5]-&gt;direct1 dsp_lr.a_i[6]-&gt;direct1 dsp_lr.a_i[7]-&gt;direct1 dsp_lr.a_i[8]-&gt;direct1 dsp_lr.a_i[9]-&gt;direct1 dsp_lr.a_i[10]-&gt;direct1 dsp_lr.a_i[11]-&gt;direct1 dsp_lr.a_i[12]-&gt;direct1 dsp_lr.a_i[13]-&gt;direct1 dsp_lr.a_i[14]-&gt;direct1 dsp_lr.a_i[15]-&gt;direct1 dsp_lr.a_i[16]-&gt;direct1 dsp_lr.a_i[17]-&gt;direct1 dsp_lr.a_i[18]-&gt;direct1 dsp_lr.a_i[19]-&gt;direct1</port>
					<port name="b">open dsp_lr.b_i[1]-&gt;direct2 dsp_lr.b_i[2]-&gt;direct2 dsp_lr.b_i[3]-&gt;direct2 dsp_lr.b_i[4]-&gt;direct2 dsp_lr.b_i[5]-&gt;direct2 dsp_lr.b_i[6]-&gt;direct2 dsp_lr.b_i[7]-&gt;direct2 dsp_lr.b_i[8]-&gt;direct2 dsp_lr.b_i[9]-&gt;direct2 dsp_lr.b_i[10]-&gt;direct2 dsp_lr.b_i[11]-&gt;direct2 dsp_lr.b_i[12]-&gt;direct2 dsp_lr.b_i[13]-&gt;direct2 dsp_lr.b_i[14]-&gt;direct2 dsp_lr.b_i[15]-&gt;direct2 dsp_lr.b_i[16]-&gt;direct2 dsp_lr.b_i[17]-&gt;direct2</port>
					<port name="unsigned_a">dsp_lr.unsigned_a[0]-&gt;direct4</port>
					<port name="unsigned_b">dsp_lr.unsigned_b[0]-&gt;direct5</port>
					<port name="feedback">dsp_lr.feedback[0]-&gt;direct9 dsp_lr.feedback[1]-&gt;direct9 dsp_lr.feedback[2]-&gt;direct9</port>
				</inputs>
				<outputs>
					<port name="z">open open open open open open open open open open open open open open open comp_r.a[0] comp_r.a[1] comp_r.a[2] $auto$maccmap.cc:114:fulladd$506.B[18] $auto$maccmap.cc:114:fulladd$506.B[19] $auto$maccmap.cc:114:fulladd$506.C[20] $auto$maccmap.cc:114:fulladd$506.C[21] $auto$maccmap.cc:114:fulladd$506.C[22] $auto$maccmap.cc:114:fulladd$506.C[23] $auto$maccmap.cc:114:fulladd$506.C[24] $auto$maccmap.cc:114:fulladd$506.C[25] $auto$maccmap.cc:114:fulladd$506.C[26] $auto$maccmap.cc:114:fulladd$506.C[27] $auto$maccmap.cc:114:fulladd$506.C[28] $auto$maccmap.cc:114:fulladd$506.C[29] $auto$maccmap.cc:114:fulladd$506.C[30] $auto$maccmap.cc:114:fulladd$506.C[31] $auto$maccmap.cc:114:fulladd$506.C[32] $auto$maccmap.cc:114:fulladd$506.C[33] $auto$maccmap.cc:114:fulladd$506.C[34] $auto$maccmap.cc:114:fulladd$506.C[35] $auto$maccmap.cc:114:fulladd$509.C[36] $auto$maccmap.cc:114:fulladd$509.C[37]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n261__" instance="clb[6]" mode="default">
		<inputs>
			<port name="I00">$auto$maccmap.cc:114:fulladd$506.C[32] open open open $abc$21185$new_new_n327__ $auto$maccmap.cc:114:fulladd$506.C[33] $abc$21185$new_new_n318__ $abc$21185$new_new_n315__ $abc$21185$new_new_n313__ $abc$21185$new_new_n319__ $auto$maccmap.cc:114:fulladd$487.A[12] open</port>
			<port name="I10">$auto$maccmap.cc:114:fulladd$506.B[32] $auto$maccmap.cc:114:fulladd$487.A[13] $auto$maccmap.cc:114:fulladd$506.B[33] open $abc$21185$new_new_n329__ $abc$21185$new_new_n475__ open open $abc$21185$new_new_n478__ $auto$maccmap.cc:114:fulladd$487.A[12] $abc$21185$new_new_n313__ $abc$21185$new_new_n318__</port>
			<port name="I20">$abc$21185$new_new_n315__ $abc$21185$new_new_n320__ open $abc$21185$new_new_n314__ open $abc$21185$new_new_n316__ open open open open open open</port>
			<port name="I30">$abc$21185$new_new_n262__ open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open clb_lr[0].out[3]-&gt;clbouts1 open open open open clb_lr[0].out[8]-&gt;clbouts2 open open open open open clb_lr[0].out[14]-&gt;clbouts2 open open open clb_lr[0].out[18]-&gt;clbouts3 clb_lr[0].out[19]-&gt;clbouts3 open open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n261__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">open clb_lr[0].out[1]-&gt;crossbar0 clb.I00[9]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb.I00[9]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb.I00[6]-&gt;crossbar0 clb.I00[10]-&gt;crossbar0 clb.I10[8]-&gt;crossbar1 clb.I20[1]-&gt;crossbar1 clb.I20[5]-&gt;crossbar1 clb.I10[9]-&gt;crossbar1 clb.I20[5]-&gt;crossbar1 clb.I20[3]-&gt;crossbar1 clb.I10[1]-&gt;crossbar1 clb.I10[2]-&gt;crossbar1 open clb_lr[0].out[11]-&gt;crossbar2 clb.I20[3]-&gt;crossbar2 clb.I00[0]-&gt;crossbar2 clb.I20[3]-&gt;crossbar2 clb.I00[7]-&gt;crossbar2 clb.I00[5]-&gt;crossbar2 clb.I00[0]-&gt;crossbar2 open clb.I10[10]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb_lr[0].out[14]-&gt;crossbar3 clb.I10[4]-&gt;crossbar3 clb.I10[5]-&gt;crossbar3 clb.I10[2]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb_lr[0].out[17]-&gt;crossbar4 clb.I30[0]-&gt;crossbar4 clb_lr[0].out[19]-&gt;crossbar4 clb_lr[0].out[19]-&gt;crossbar4 clb_lr[0].out[18]-&gt;crossbar4 clb.I00[8]-&gt;crossbar4 clb_lr[0].out[19]-&gt;crossbar4 clb.I00[5]-&gt;crossbar4 open open clb.I20[0]-&gt;crossbar5 clb.I10[0]-&gt;crossbar5 clb.I20[0]-&gt;crossbar5 clb.I20[5]-&gt;crossbar5 open clb.I10[1]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 open open open open fle[2].o6[0]-&gt;direct_o6_2 open open fle[3].o6[0]-&gt;direct_o6_3 open open fle[4].o6[0]-&gt;direct_o6_4 open open fle[5].o6[0]-&gt;direct_o6_5 fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$iopadmap$c[18]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[8]-&gt;direct_in_1 open open clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[18]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[18]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[18]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[18]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$iopadmap$c[31]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[31]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[31]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[31]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$iopadmap$c[19]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 open</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[19]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[19]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[19]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[19]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
			<block name="$abc$21185$new_new_n320__" instance="fle[2]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 clb_lr.in[42]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n320__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n320__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n320__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 5 3 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n320__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n482__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n482__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n482__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n482__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">1 4 2 0 5 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n482__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n481__" instance="fle[4]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 clb_lr.in[44]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n481__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n481__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n481__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">2 3 0 1 5 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n481__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n479__" instance="fle[5]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 clb_lr.in[45]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n479__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n479__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n479__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 2 1 3 5 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n479__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n317__" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n478__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n478__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n478__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open open open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n478__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n317__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n317__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n317__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n317__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n261__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n261__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n261__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n261__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">5 1 3 4 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n261__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n262__" instance="clb[7]" mode="default">
		<inputs>
			<port name="I00">$auto$maccmap.cc:114:fulladd$506.B[34] open $abc$21185$new_new_n261__ $abc$21185$new_new_n292__ $abc$21185$new_new_n270__ $abc$21185$new_new_n277__ $auto$maccmap.cc:114:fulladd$487.A[14] $abc$21185$new_new_n320__ $abc$21185$new_new_n296__ $abc$21185$new_new_n295__ $abc$21185$new_new_n267__ $abc$21185$new_new_n275__</port>
			<port name="I10">$auto$maccmap.cc:114:fulladd$506.C[34] $abc$21185$new_new_n278__ $abc$21185$new_new_n265__ open open $abc$21185$new_new_n312__ open open open open open $abc$21185$new_new_n302__</port>
			<port name="I20">$auto$maccmap.cc:114:fulladd$487.A[14] $abc$21185$new_new_n322__ open $auto$maccmap.cc:114:fulladd$487.A[13] open $abc$21185$new_new_n348__ open open open open $auto$maccmap.cc:114:fulladd$506.C[33] open</port>
			<port name="I30">$auto$maccmap.cc:114:fulladd$506.B[33] open open open open open open open open open open $abc$21185$new_new_n272__</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open clb_lr[0].out[1]-&gt;clbouts1 open open clb_lr[0].out[4]-&gt;clbouts1 open open open open open open clb_lr[0].out[11]-&gt;clbouts2 open clb_lr[0].out[13]-&gt;clbouts2 open open clb_lr[0].out[16]-&gt;clbouts3 open open open clb_lr[0].out[20]-&gt;clbouts3 open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n262__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[10]-&gt;crossbar0 clb.I00[2]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 clb.I00[6]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb.I30[11]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb.I00[8]-&gt;crossbar0 clb.I10[2]-&gt;crossbar1 clb.I20[0]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb.I20[3]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb.I10[1]-&gt;crossbar1 clb.I20[5]-&gt;crossbar1 clb_lr[0].out[6]-&gt;crossbar1 clb.I20[1]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I00[7]-&gt;crossbar2 clb.I00[0]-&gt;crossbar2 open clb.I00[5]-&gt;crossbar2 clb.I20[1]-&gt;crossbar2 clb.I00[9]-&gt;crossbar2 clb_lr[0].out[15]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb.I10[2]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb.I10[2]-&gt;crossbar3 clb_lr[0].out[13]-&gt;crossbar3 clb_lr[0].out[15]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I00[4]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 clb.I00[2]-&gt;crossbar4 clb.I30[0]-&gt;crossbar4 clb.I00[10]-&gt;crossbar4 clb.I00[11]-&gt;crossbar4 clb.I00[10]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 open open open clb.I20[10]-&gt;crossbar5 open open clb.I10[2]-&gt;crossbar5 clb.I10[5]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 open open open open fle[3].o6[0]-&gt;direct_o6_3 open fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open open open fle[6].o6[0]-&gt;direct_o6_6 open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n323__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n323__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n323__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n323__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 0 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n323__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n263__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n263__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n263__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n263__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 3 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n263__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n321__" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 open</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n321__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n321__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n321__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 4 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n321__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
			<block name="$abc$21185$new_new_n262__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n262__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n262__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n262__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">2 5 1 0 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n262__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n271__" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 open clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n271__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b open fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n271__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n271__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n271__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n279__" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n279__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n279__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n279__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 4 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n279__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n331__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n331__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n331__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n331__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n349__" instance="fle[6]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 clb_lr.in[46]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n349__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n349__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n349__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">5 3 0 4 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n349__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n322__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n322__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n322__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n322__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">3 1 4 0 5 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n322__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n265__" instance="clb[8]" mode="default">
		<inputs>
			<port name="I00">$auto$maccmap.cc:114:fulladd$506.C[34] $auto$maccmap.cc:114:fulladd$487.A[16] $abc$21185$new_new_n327__ $auto$maccmap.cc:114:fulladd$506.C[35] $auto$maccmap.cc:114:fulladd$487.A[15] $auto$maccmap.cc:114:fulladd$509.C[36] $auto$maccmap.cc:114:fulladd$506.B[36] $auto$maccmap.cc:114:fulladd$509.C[37] $auto$maccmap.cc:114:fulladd$506.C[37] $abc$21185$new_new_n330__ $abc$21185$new_new_n322__ open</port>
			<port name="I10">open $auto$maccmap.cc:114:fulladd$506.B[37] $auto$maccmap.cc:114:fulladd$506.B[35] open open $auto$maccmap.cc:114:fulladd$487.A[14] open open open open $abc$21185$new_new_n270__ $auto$maccmap.cc:114:fulladd$506.B[36]</port>
			<port name="I20">$auto$maccmap.cc:114:fulladd$487.A[15] open open $auto$maccmap.cc:114:fulladd$506.B[34] open $auto$maccmap.cc:114:fulladd$506.C[36] $auto$maccmap.cc:114:fulladd$487.A[17] open open open open $iopadmap$c[31]</port>
			<port name="I30">open open open open open open open open open open $abc$21185$new_new_n266__ $abc$21185$new_new_n263__</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open open clb_lr[0].out[4]-&gt;clbouts1 open clb_lr[0].out[6]-&gt;clbouts1 open open open open clb_lr[0].out[11]-&gt;clbouts2 clb_lr[0].out[12]-&gt;clbouts2 open open clb_lr[0].out[15]-&gt;clbouts2 open open open open clb_lr[0].out[20]-&gt;clbouts3 open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n265__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[5]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 clb.I00[3]-&gt;crossbar0 clb.I00[7]-&gt;crossbar0 clb.I00[9]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 clb.I20[5]-&gt;crossbar1 clb.I20[0]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb.I20[3]-&gt;crossbar1 clb.I20[6]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb.I10[10]-&gt;crossbar1 clb.I20[5]-&gt;crossbar1 clb.I00[1]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I00[5]-&gt;crossbar2 clb.I00[4]-&gt;crossbar2 clb.I00[8]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I00[10]-&gt;crossbar2 clb.I00[5]-&gt;crossbar2 open clb.I10[2]-&gt;crossbar3 clb.I10[10]-&gt;crossbar3 clb.I10[2]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I30[11]-&gt;crossbar3 clb_lr[0].out[15]-&gt;crossbar3 clb_lr[0].out[13]-&gt;crossbar3 clb.I00[6]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 clb.I30[10]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 open clb.I00[2]-&gt;crossbar4 clb.I30[10]-&gt;crossbar4 clb.I00[1]-&gt;crossbar4 open open open clb.I10[5]-&gt;crossbar5 open open clb.I20[11]-&gt;crossbar5 clb.I10[11]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 open open open open fle[3].o6[0]-&gt;direct_o6_3 fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 open open open open fle[6].o6[0]-&gt;direct_o6_6 open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n266__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 open clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n268__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n268__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n268__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 0 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n268__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n266__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n266__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n266__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 3 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n266__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n267__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n264__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n264__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n264__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n264__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n267__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n267__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n267__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n267__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n272__" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 open</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n272__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n272__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n272__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n272__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
			<block name="$abc$21185$new_new_n265__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n265__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n265__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n265__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 4 2 1 3 5</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n265__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n269__" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n273__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n273__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n273__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n273__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n269__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n269__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n269__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 3 1 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n269__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n342__" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 open</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n342__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n342__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n342__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n342__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
			<block name="$iopadmap$c[22]" instance="fle[6]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 clb_lr.in[46]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[22]" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$iopadmap$c[22]" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[22]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 0 5 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[22]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n270__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n270__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n270__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n270__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">1 3 2 0 5 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n270__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n274__" instance="clb[9]" mode="default">
		<inputs>
			<port name="I00">$auto$maccmap.cc:114:fulladd$487.A[19] open $iopadmap$c[31] $auto$maccmap.cc:114:fulladd$487.B[19] $auto$maccmap.cc:114:fulladd$487.B[18] $abc$21185$new_new_n273__ $auto$maccmap.cc:114:fulladd$506.C[38] $abc$21185$new_new_n336__ $abc$21185$new_new_n344__ open open open</port>
			<port name="I10">$abc$21185$new_new_n323__ $abc$21185$new_new_n347__ $auto$maccmap.cc:114:fulladd$506.B[39] open $abc$21185$new_new_n275__ $abc$21185$new_new_n355__ open open open $abc$21185$new_new_n344__ open $auto$maccmap.cc:114:fulladd$487.B[18]</port>
			<port name="I20">open open open $auto$maccmap.cc:114:fulladd$506.C[39] open $auto$maccmap.cc:114:fulladd$487.A[18] $abc$21185$new_new_n332__ open open open open open</port>
			<port name="I30">open open open open open open open open open open open $auto$maccmap.cc:114:fulladd$506.B[38]</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open open open open open open clb_lr[0].out[8]-&gt;clbouts2 open open clb_lr[0].out[11]-&gt;clbouts2 clb_lr[0].out[12]-&gt;clbouts2 clb_lr[0].out[13]-&gt;clbouts2 open open open clb_lr[0].out[17]-&gt;clbouts3 open open clb_lr[0].out[20]-&gt;clbouts3 open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n274__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[6]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 clb.I00[0]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb.I00[6]-&gt;crossbar0 clb.I00[3]-&gt;crossbar0 clb.I10[11]-&gt;crossbar1 clb.I20[6]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb.I20[5]-&gt;crossbar1 clb.I10[0]-&gt;crossbar1 clb.I10[4]-&gt;crossbar1 clb.I10[11]-&gt;crossbar1 clb.I10[2]-&gt;crossbar1 clb.I20[5]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I00[8]-&gt;crossbar2 clb.I00[4]-&gt;crossbar2 clb.I00[2]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I20[5]-&gt;crossbar2 open clb.I10[4]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb.I10[2]-&gt;crossbar3 clb.I10[5]-&gt;crossbar3 clb.I10[9]-&gt;crossbar3 clb.I30[11]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I30[11]-&gt;crossbar4 clb.I00[7]-&gt;crossbar4 clb.I00[2]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 clb_lr[0].out[17]-&gt;crossbar4 clb.I00[7]-&gt;crossbar4 clb.I00[5]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 open open clb.I10[1]-&gt;crossbar5 clb.I20[3]-&gt;crossbar5 open clb.I10[1]-&gt;crossbar5 clb.I20[5]-&gt;crossbar5 clb.I20[3]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open open open fle[2].o6[0]-&gt;direct_o6_2 open open fle[3].o6[0]-&gt;direct_o6_3 fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open open open fle[5].o6[0]-&gt;direct_o6_5 open open fle[6].o6[0]-&gt;direct_o6_6 open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n333__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 open clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n276__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n276__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n276__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 3 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n276__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n333__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n333__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n333__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 1 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n333__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n375__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n337__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n337__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n337__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 4 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n337__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n375__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n375__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n375__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n375__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$iopadmap$c[26]" instance="fle[2]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 clb_lr.in[42]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[26]" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$iopadmap$c[26]" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[26]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">5 0 2 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[26]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n274__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n274__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n274__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n274__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">1 5 4 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n274__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$iopadmap$c[25]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n356__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n356__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n356__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n356__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$iopadmap$c[25]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[25]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[25]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[25]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n354__" instance="fle[5]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 clb_lr.in[45]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n354__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n354__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n354__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">1 3 2 5 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n354__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n275__" instance="fle[6]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 clb_lr.in[46]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n275__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n275__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n275__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">5 3 0 2 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n275__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n334__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n334__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n334__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n334__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 5 3 2 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n334__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n278__" instance="clb[10]" mode="default">
		<inputs>
			<port name="I00">$abc$21185$new_new_n268__ $abc$21185$new_new_n327__ $abc$21185$new_new_n270__ open $abc$21185$new_new_n317__ $auto$maccmap.cc:114:fulladd$487.A[11] $abc$21185$new_new_n276__ $auto$maccmap.cc:114:fulladd$506.B[37] $abc$21185$new_new_n275__ $abc$21185$new_new_n329__ $abc$21185$new_new_n316__ $auto$maccmap.cc:114:fulladd$506.C[32]</port>
			<port name="I10">$abc$21185$new_new_n271__ $auto$maccmap.cc:114:fulladd$506.B[31] $abc$21185$new_new_n331__ $auto$maccmap.cc:114:fulladd$487.A[12] open $auto$maccmap.cc:114:fulladd$506.C[37] open $abc$21185$new_new_n273__ open open open $abc$21185$new_new_n272__</port>
			<port name="I20">$abc$21185$new_new_n314__ $auto$maccmap.cc:114:fulladd$506.C[31] open $auto$maccmap.cc:114:fulladd$509.C[37] $auto$maccmap.cc:114:fulladd$506.B[32] $abc$21185$new_new_n262__ $abc$21185$new_new_n322__ open open $abc$21185$new_new_n319__ $abc$21185$new_new_n265__ $auto$maccmap.cc:114:fulladd$487.A[17]</port>
			<port name="I30">$abc$21185$new_new_n267__ open open open open open open open open open open $iopadmap$c[31]</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open open open open open open clb_lr[0].out[8]-&gt;clbouts2 open open clb_lr[0].out[11]-&gt;clbouts2 open open clb_lr[0].out[14]-&gt;clbouts2 open open clb_lr[0].out[17]-&gt;clbouts3 open open clb_lr[0].out[20]-&gt;clbouts3 open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n278__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[6]-&gt;crossbar0 clb.I00[1]-&gt;crossbar0 clb.I00[1]-&gt;crossbar0 clb.I00[6]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb_lr[0].out[0]-&gt;crossbar0 clb.I30[11]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb.I10[1]-&gt;crossbar1 clb.I10[0]-&gt;crossbar1 clb.I10[2]-&gt;crossbar1 clb.I20[11]-&gt;crossbar1 clb.I20[5]-&gt;crossbar1 clb.I20[0]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb.I20[1]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I00[7]-&gt;crossbar2 clb.I20[0]-&gt;crossbar2 clb.I00[9]-&gt;crossbar2 clb.I20[6]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I10[7]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I10[5]-&gt;crossbar3 clb.I10[3]-&gt;crossbar3 clb_lr[0].out[14]-&gt;crossbar3 clb.I30[0]-&gt;crossbar3 clb.I30[11]-&gt;crossbar3 clb.I00[5]-&gt;crossbar4 clb_lr[0].out[17]-&gt;crossbar4 clb_lr[0].out[17]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 clb.I00[11]-&gt;crossbar4 clb.I00[10]-&gt;crossbar4 clb.I00[2]-&gt;crossbar4 clb.I00[8]-&gt;crossbar4 open open clb.I10[0]-&gt;crossbar5 clb.I20[3]-&gt;crossbar5 clb.I20[4]-&gt;crossbar5 clb.I20[9]-&gt;crossbar5 clb.I20[10]-&gt;crossbar5 clb_lr[0].out[20]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open open fle[1].out[1]-&gt;direct_out1_1 open open open fle[2].o6[0]-&gt;direct_o6_2 open open fle[3].o6[0]-&gt;direct_o6_3 open open fle[4].o6[0]-&gt;direct_o6_4 open open fle[5].o6[0]-&gt;direct_o6_5 open open fle[6].o6[0]-&gt;direct_o6_6 open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n277__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n315__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n315__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n315__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n315__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n277__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n277__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n277__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n277__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n339__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n339__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n339__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n339__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 1 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n339__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n332__" instance="fle[2]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 clb_lr.in[42]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n332__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n332__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n332__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">5 0 2 1 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n332__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n278__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n278__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n278__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n278__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 5 4 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n278__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n328__" instance="fle[4]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 clb_lr.in[44]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n328__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n328__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n328__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">5 0 1 4 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n328__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n330__" instance="fle[5]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 clb_lr.in[45]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n330__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n330__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n330__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 0 1 5 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n330__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$iopadmap$c[23]" instance="fle[6]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 clb_lr.in[46]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[23]" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$iopadmap$c[23]" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[23]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">1 0 4 2 5 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[23]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$iopadmap$c[24]" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[24]" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$iopadmap$c[24]" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[24]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 1 2 3 0 5</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[24]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n281__" instance="clb[11]" mode="default">
		<inputs>
			<port name="I00">$auto$maccmap.cc:114:fulladd$506.B[20] $auto$maccmap.cc:114:fulladd$506.B[19] $auto$maccmap.cc:114:fulladd$506.A[19] $auto$maccmap.cc:114:fulladd$506.C[21] $auto$maccmap.cc:114:fulladd$506.B[21] $abc$21185$new_new_n284__ open open open open $abc$21185$new_new_n282__ open</port>
			<port name="I10">$auto$maccmap.cc:114:fulladd$487.A[1] $abc$21185$new_new_n286__ open open $abc$21185$new_new_n299__ $auto$maccmap.cc:114:fulladd$506.A[18] open open open open $abc$21185$new_new_n285__ $auto$maccmap.cc:114:fulladd$506.C[20]</port>
			<port name="I20">$auto$maccmap.cc:114:fulladd$506.B[21] open open $auto$maccmap.cc:114:fulladd$506.C[20] $abc$21185$new_new_n285__ $auto$maccmap.cc:114:fulladd$487.A[0] open open open open $abc$21185$new_new_n300__ $auto$maccmap.cc:114:fulladd$506.B[18]</port>
			<port name="I30">open open open open open open open open open open open $auto$maccmap.cc:114:fulladd$506.C[20]</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open open clb_lr[0].out[7]-&gt;clbouts1 open open open open open open clb_lr[0].out[14]-&gt;clbouts2 open open open open open clb_lr[0].out[20]-&gt;clbouts3 open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n281__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[2]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 open clb_lr[0].out[1]-&gt;crossbar0 clb.I00[0]-&gt;crossbar0 clb.I10[5]-&gt;crossbar1 clb.I20[10]-&gt;crossbar1 clb.I20[5]-&gt;crossbar1 clb.I20[3]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 clb.I20[4]-&gt;crossbar1 clb.I10[0]-&gt;crossbar1 clb.I20[11]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I00[0]-&gt;crossbar2 clb.I00[3]-&gt;crossbar2 clb.I00[5]-&gt;crossbar2 clb.I00[3]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I20[5]-&gt;crossbar2 open clb.I10[4]-&gt;crossbar3 clb_lr[0].out[15]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb.I10[10]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I00[1]-&gt;crossbar4 clb.I00[10]-&gt;crossbar4 clb.I30[11]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 clb_lr[0].out[16]-&gt;crossbar4 clb.I00[4]-&gt;crossbar4 clb.I00[5]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 open open open clb.I20[5]-&gt;crossbar5 clb.I10[1]-&gt;crossbar5 open clb_lr[0].out[23]-&gt;crossbar5 clb.I20[0]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open open fle[2].out[1]-&gt;direct_out1_2 open open open fle[3].o6[0]-&gt;direct_o6_3 open open fle[4].o6[0]-&gt;direct_o6_4 fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open open open fle[6].o6[0]-&gt;direct_o6_6 open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n280__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 open clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n280__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n280__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n280__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n280__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n283__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n301__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n301__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n301__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n301__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n283__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n283__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n283__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n283__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n298__" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n298__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n298__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n298__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 4 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n298__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n281__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n281__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n281__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n281__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">2 0 1 3 4 5</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n281__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n302__" instance="fle[4]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 clb_lr.in[44]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n302__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n302__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n302__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 1 2 5 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n302__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n297__" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n297__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n297__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n297__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n297__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n287__" instance="fle[6]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 clb_lr.in[46]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n287__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n287__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n287__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 3 5 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n287__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n282__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n282__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n282__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n282__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 2 5 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n282__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n284__" instance="clb[12]" mode="default">
		<inputs>
			<port name="I00">$auto$maccmap.cc:114:fulladd$487.A[4] $abc$21185$new_new_n291__ $abc$21185$new_new_n294__ $auto$maccmap.cc:114:fulladd$506.C[23] $auto$maccmap.cc:114:fulladd$487.A[3] $auto$maccmap.cc:114:fulladd$506.C[22] $auto$maccmap.cc:114:fulladd$506.B[24] open $abc$21185$new_new_n290__ open open open</port>
			<port name="I10">$abc$21185$new_new_n287__ $auto$maccmap.cc:114:fulladd$506.C[24] $auto$maccmap.cc:114:fulladd$506.B[23] open $auto$maccmap.cc:114:fulladd$487.A[2] $auto$maccmap.cc:114:fulladd$506.B[22] open open open $auto$maccmap.cc:114:fulladd$506.C[25] open $auto$maccmap.cc:114:fulladd$506.B[24]</port>
			<port name="I20">$auto$maccmap.cc:114:fulladd$487.A[3] open open open open open open open open open open $auto$maccmap.cc:114:fulladd$506.B[25]</port>
			<port name="I30">$auto$maccmap.cc:114:fulladd$487.A[5] open open open open open open open open open open $abc$21185$new_new_n287__</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open open clb_lr[0].out[4]-&gt;clbouts1 open open clb_lr[0].out[7]-&gt;clbouts1 open open open clb_lr[0].out[11]-&gt;clbouts2 open clb_lr[0].out[13]-&gt;clbouts2 open open open clb_lr[0].out[17]-&gt;clbouts3 open open clb_lr[0].out[20]-&gt;clbouts3 open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n284__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[0]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb.I00[1]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb.I30[0]-&gt;crossbar0 clb.I00[2]-&gt;crossbar0 clb.I00[0]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 open clb.I20[0]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb.I10[5]-&gt;crossbar1 clb.I20[11]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb.I10[2]-&gt;crossbar1 clb.I20[0]-&gt;crossbar1 clb.I00[6]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I00[8]-&gt;crossbar2 clb.I00[3]-&gt;crossbar2 open clb.I00[1]-&gt;crossbar2 clb.I00[4]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I10[1]-&gt;crossbar3 clb.I10[2]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb.I10[4]-&gt;crossbar3 clb.I10[9]-&gt;crossbar3 clb_lr[0].out[13]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 open clb.I00[3]-&gt;crossbar4 open clb.I00[5]-&gt;crossbar4 open clb.I30[11]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 open open open clb.I10[2]-&gt;crossbar5 open clb_lr[0].out[20]-&gt;crossbar5 clb.I10[1]-&gt;crossbar5 clb.I10[2]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open fle[0].out[1]-&gt;direct_out1_0 open open fle[1].out[1]-&gt;direct_out1_1 open open fle[2].out[1]-&gt;direct_out1_2 open open open fle[3].o6[0]-&gt;direct_o6_3 open fle[4].out[1]-&gt;direct_out1_4 open open open fle[5].o6[0]-&gt;direct_o6_5 open open fle[6].o6[0]-&gt;direct_o6_6 open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n288__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 open clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n288__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n288__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n288__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n288__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n289__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n289__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n289__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n289__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 4 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n289__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n292__" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n292__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n292__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n292__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 2 1 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n292__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n284__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n284__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n284__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n284__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">2 4 0 5 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n284__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n293__" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 open clb_lr.in[28]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n293__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n293__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n293__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n293__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n295__" instance="fle[5]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 clb_lr.in[45]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n295__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n295__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n295__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">1 3 0 5 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n295__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n290__" instance="fle[6]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 clb_lr.in[46]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n290__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n290__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n290__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">2 4 5 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n290__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n296__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n296__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n296__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n296__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">1 5 0 3 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n296__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n286__" instance="clb[13]" mode="default">
		<inputs>
			<port name="I00">$auto$maccmap.cc:114:fulladd$487.A[1] $abc$21185$new_new_n298__ $abc$21185$new_new_n294__ $auto$maccmap.cc:114:fulladd$506.C[21] $iopadmap$c[31] $abc$21185$new_new_n296__ $abc$21185$new_new_n292__ $abc$21185$new_new_n307__ open open open open</port>
			<port name="I10">open open $auto$maccmap.cc:114:fulladd$506.B[22] open open $abc$21185$new_new_n284__ $abc$21185$new_new_n302__ open open open $abc$21185$new_new_n283__ $abc$21185$new_new_n305__</port>
			<port name="I20">$abc$21185$new_new_n307__ open open $auto$maccmap.cc:114:fulladd$487.A[2] $abc$21185$new_new_n302__ $abc$21185$new_new_n295__ $auto$maccmap.cc:114:fulladd$506.B[21] open open open open open</port>
			<port name="I30">open open open open open open open open open $abc$21185$new_new_n301__ open $auto$maccmap.cc:114:fulladd$506.C[22]</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open open clb_lr[0].out[4]-&gt;clbouts1 open open clb_lr[0].out[7]-&gt;clbouts1 open open open clb_lr[0].out[11]-&gt;clbouts2 open open clb_lr[0].out[14]-&gt;clbouts2 open open clb_lr[0].out[17]-&gt;clbouts3 clb_lr[0].out[18]-&gt;clbouts3 clb_lr[0].out[19]-&gt;clbouts3 open open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n286__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[1]-&gt;crossbar0 open clb.I00[6]-&gt;crossbar0 clb.I00[3]-&gt;crossbar0 clb.I00[6]-&gt;crossbar0 clb.I00[7]-&gt;crossbar0 clb.I00[6]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb.I10[10]-&gt;crossbar1 clb.I10[2]-&gt;crossbar1 clb.I20[5]-&gt;crossbar1 clb.I20[3]-&gt;crossbar1 clb.I10[6]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 clb.I20[4]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb_lr[0].out[11]-&gt;crossbar2 clb.I20[3]-&gt;crossbar2 clb.I00[5]-&gt;crossbar2 clb.I20[6]-&gt;crossbar2 clb.I20[5]-&gt;crossbar2 clb.I00[4]-&gt;crossbar2 clb.I00[5]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I30[9]-&gt;crossbar3 open clb.I10[6]-&gt;crossbar3 clb.I30[11]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 open clb.I10[10]-&gt;crossbar3 clb.I00[4]-&gt;crossbar4 clb.I30[11]-&gt;crossbar4 clb.I00[4]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 clb.I00[5]-&gt;crossbar4 clb.I00[2]-&gt;crossbar4 clb.I00[4]-&gt;crossbar4 clb.I00[4]-&gt;crossbar4 open open open clb.I10[2]-&gt;crossbar5 clb.I20[0]-&gt;crossbar5 clb.I20[5]-&gt;crossbar5 open clb.I10[5]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open open fle[1].out[1]-&gt;direct_out1_1 open open fle[2].out[1]-&gt;direct_out1_2 open open open fle[3].o6[0]-&gt;direct_o6_3 open open fle[4].o6[0]-&gt;direct_o6_4 open open fle[5].o6[0]-&gt;direct_o6_5 fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$iopadmap$c[7]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[6]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[6]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[6]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[6]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$iopadmap$c[7]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[7]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[7]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[7]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n285__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 open clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n285__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n285__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n285__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n285__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$iopadmap$c[11]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$iopadmap$c[11]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[11]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[11]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[11]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n286__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n286__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n286__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n286__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">3 2 4 0 5 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n286__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n468__" instance="fle[4]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 clb_lr.in[44]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n468__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n468__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n468__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">5 0 4 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n468__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$iopadmap$c[12]" instance="fle[5]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 clb_lr.in[45]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[12]" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$iopadmap$c[12]" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[12]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 5 3 4 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[12]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$iopadmap$c[9]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 open clb_lr.in[38]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[9]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[9]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[9]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[9]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$iopadmap$c[10]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[10]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[10]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 3 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[10]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$iopadmap$c[8]" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[8]" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$iopadmap$c[8]" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[8]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">5 4 1 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[8]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n291__" instance="clb[14]" mode="default">
		<inputs>
			<port name="I00">$auto$maccmap.cc:114:fulladd$506.B[25] open $abc$21185$new_new_n289__ $abc$21185$new_new_n311__ $auto$maccmap.cc:114:fulladd$487.A[5] $auto$maccmap.cc:114:fulladd$506.C[24] $abc$21185$new_new_n307__ $auto$maccmap.cc:114:fulladd$506.C[25] $abc$21185$new_new_n326__ $abc$21185$new_new_n306__ $abc$21185$new_new_n314__ open</port>
			<port name="I10">$abc$21185$new_new_n290__ $auto$maccmap.cc:114:fulladd$506.C[25] $auto$maccmap.cc:114:fulladd$506.C[26] open $auto$maccmap.cc:114:fulladd$487.A[4] $auto$maccmap.cc:114:fulladd$506.B[24] open open open open open $abc$21185$new_new_n287__</port>
			<port name="I20">$auto$maccmap.cc:114:fulladd$506.B[26] open open $abc$21185$new_new_n309__ $abc$21185$new_new_n316__ $auto$maccmap.cc:114:fulladd$487.A[6] $abc$21185$new_new_n315__ open open open open $abc$21185$new_new_n293__</port>
			<port name="I30">$abc$21185$new_new_n304__ open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open clb_lr[0].out[1]-&gt;clbouts1 open open open open open open open open open clb_lr[0].out[11]-&gt;clbouts2 open open clb_lr[0].out[14]-&gt;clbouts2 open open clb_lr[0].out[17]-&gt;clbouts3 open open clb_lr[0].out[20]-&gt;clbouts3 open clb_lr[0].out[22]-&gt;clbouts3 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n291__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb_lr[0].out[3]-&gt;crossbar0 clb.I00[6]-&gt;crossbar0 clb.I00[6]-&gt;crossbar0 clb.I00[5]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb.I00[7]-&gt;crossbar0 clb.I00[10]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 clb_lr[0].out[7]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb.I20[11]-&gt;crossbar1 clb.I10[1]-&gt;crossbar1 clb.I10[2]-&gt;crossbar1 clb.I20[5]-&gt;crossbar1 clb.I20[4]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 clb.I00[2]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I00[4]-&gt;crossbar2 clb.I20[0]-&gt;crossbar2 clb.I00[0]-&gt;crossbar2 clb.I20[6]-&gt;crossbar2 clb.I00[2]-&gt;crossbar2 clb.I10[11]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb_lr[0].out[14]-&gt;crossbar3 clb.I10[4]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I10[2]-&gt;crossbar3 clb.I30[0]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I00[9]-&gt;crossbar4 clb_lr[0].out[17]-&gt;crossbar4 clb_lr[0].out[17]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 clb.I00[4]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 clb.I00[8]-&gt;crossbar4 open open open clb.I10[5]-&gt;crossbar5 clb.I20[5]-&gt;crossbar5 clb.I20[0]-&gt;crossbar5 clb.I20[3]-&gt;crossbar5 open</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open open fle[2].out[1]-&gt;direct_out1_2 open open open fle[3].o6[0]-&gt;direct_o6_3 open open fle[4].o6[0]-&gt;direct_o6_4 open open fle[5].o6[0]-&gt;direct_o6_5 open open fle[6].o6[0]-&gt;direct_o6_6 open fle[7].out[1]-&gt;direct_out1_7 open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n469__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n469__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n469__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n469__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 4 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n469__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n325__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n325__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n325__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n325__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n325__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n324__" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n324__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n324__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n324__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n324__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n291__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n291__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n291__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n291__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">3 0 2 5 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n291__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n305__" instance="fle[4]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 clb_lr.in[44]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n305__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n305__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n305__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">5 0 1 3 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n305__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n294__" instance="fle[5]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 clb_lr.in[45]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n294__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n294__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n294__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">3 2 4 0 5 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n294__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n326__" instance="fle[6]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 clb_lr.in[46]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n326__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n326__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n326__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">2 4 5 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n326__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n327__" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n327__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n327__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n327__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 4 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n327__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n299__" instance="clb[15]" mode="default">
		<inputs>
			<port name="I00">$auto$maccmap.cc:114:fulladd$506.B[20] open comp_r.a[0] $auto$maccmap.cc:114:fulladd$487.A[0] $auto$maccmap.cc:114:fulladd$506.A[19] comp_r.a[2] $abc$21185$new_new_n473__ open open open open $auto$maccmap.cc:114:fulladd$506.B[18]</port>
			<port name="I10">comp_r.a[1] open open open open $abc$21185$new_new_n472__ open open open open $abc$21185$new_new_n459__ $auto$maccmap.cc:114:fulladd$506.C[20]</port>
			<port name="I20">comp_r.a[2] open open $auto$maccmap.cc:114:fulladd$506.B[19] $auto$maccmap.cc:114:fulladd$506.B[18] $auto$maccmap.cc:114:fulladd$506.A[18] $abc$21185$new_new_n322__ open open open open $abc$21185$new_new_n468__</port>
			<port name="I30">$abc$21185$new_new_n342__ open open open open open open open open open open $iopadmap$c[31]</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open open open clb_lr[0].out[8]-&gt;clbouts2 open open clb_lr[0].out[11]-&gt;clbouts2 open clb_lr[0].out[13]-&gt;clbouts2 open clb_lr[0].out[15]-&gt;clbouts2 clb_lr[0].out[16]-&gt;clbouts3 open open open clb_lr[0].out[20]-&gt;clbouts3 open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n299__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[2]-&gt;crossbar0 clb.I00[0]-&gt;crossbar0 clb.I00[2]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 open clb.I30[0]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb.I20[4]-&gt;crossbar1 clb.I10[11]-&gt;crossbar1 clb.I10[0]-&gt;crossbar1 clb.I20[4]-&gt;crossbar1 clb.I10[5]-&gt;crossbar1 clb.I10[0]-&gt;crossbar1 clb.I20[3]-&gt;crossbar1 clb.I20[5]-&gt;crossbar1 clb.I20[5]-&gt;crossbar2 clb.I00[3]-&gt;crossbar2 clb.I20[5]-&gt;crossbar2 clb.I00[3]-&gt;crossbar2 clb.I20[11]-&gt;crossbar2 clb.I20[6]-&gt;crossbar2 clb.I00[4]-&gt;crossbar2 clb.I20[3]-&gt;crossbar2 clb.I10[0]-&gt;crossbar3 clb.I10[10]-&gt;crossbar3 clb.I30[11]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I30[11]-&gt;crossbar3 clb.I30[11]-&gt;crossbar3 clb.I30[11]-&gt;crossbar3 clb.I30[11]-&gt;crossbar3 clb.I00[5]-&gt;crossbar4 clb.I00[2]-&gt;crossbar4 clb.I00[11]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 clb.I00[6]-&gt;crossbar4 clb.I00[2]-&gt;crossbar4 clb.I00[11]-&gt;crossbar4 clb.I00[4]-&gt;crossbar4 open open clb.I20[0]-&gt;crossbar5 clb.I20[3]-&gt;crossbar5 open open clb.I20[5]-&gt;crossbar5 clb.I20[4]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open open open fle[2].o6[0]-&gt;direct_o6_2 open open fle[3].o6[0]-&gt;direct_o6_3 open fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open open open fle[6].o6[0]-&gt;direct_o6_6 open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n300__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[2]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[2]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 open open 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n300__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n300__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n300__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n300__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$iopadmap$c[5]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[0]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[0]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$iopadmap$c[5]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[5]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[5]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 1 3 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[5]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$iopadmap$c[3]" instance="fle[2]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 clb_lr.in[42]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[3]" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$iopadmap$c[3]" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">5 4 1 2 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n299__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n299__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n299__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n299__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 5 2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n299__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$iopadmap$c[15]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$iopadmap$c[15]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[15]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[15]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[15]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$iopadmap$c[1]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[1]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[1]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 0 open open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$iopadmap$c[21]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[21]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[21]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 open 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[21]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$iopadmap$c[4]" instance="fle[6]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 clb_lr.in[46]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[4]" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$iopadmap$c[4]" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">2 0 1 3 4 5</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n459__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n459__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n459__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n459__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">5 4 1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n459__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n304__" instance="clb[16]" mode="default">
		<inputs>
			<port name="I00">$auto$maccmap.cc:114:fulladd$506.B[28] open $auto$maccmap.cc:114:fulladd$487.A[9] $auto$maccmap.cc:114:fulladd$506.C[27] open $auto$maccmap.cc:114:fulladd$506.B[29] open open open open open open</port>
			<port name="I10">$abc$21185$new_new_n469__ $auto$maccmap.cc:114:fulladd$487.A[8] $auto$maccmap.cc:114:fulladd$506.C[29] open open $auto$maccmap.cc:114:fulladd$506.B[27] open open open open open $abc$21185$new_new_n309__</port>
			<port name="I20">open open open open open $auto$maccmap.cc:114:fulladd$506.C[28] $auto$maccmap.cc:114:fulladd$487.A[7] open open open open $abc$21185$new_new_n306__</port>
			<port name="I30">$abc$21185$new_new_n308__ open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open clb_lr[0].out[1]-&gt;clbouts1 open open clb_lr[0].out[4]-&gt;clbouts1 open open open open open open clb_lr[0].out[11]-&gt;clbouts2 open open clb_lr[0].out[14]-&gt;clbouts2 open open clb_lr[0].out[17]-&gt;clbouts3 open open clb_lr[0].out[20]-&gt;clbouts3 open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n304__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb_lr[0].out[3]-&gt;crossbar0 open clb.I00[2]-&gt;crossbar0 clb.I00[3]-&gt;crossbar0 clb_lr[0].out[0]-&gt;crossbar0 clb.I00[0]-&gt;crossbar0 clb_lr[0].out[0]-&gt;crossbar0 clb_lr[0].out[0]-&gt;crossbar0 clb_lr[0].out[4]-&gt;crossbar1 clb.I20[5]-&gt;crossbar1 open clb.I20[5]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 clb.I20[5]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 open clb_lr[0].out[11]-&gt;crossbar2 clb.I00[5]-&gt;crossbar2 clb.I20[6]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I00[5]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I10[0]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I10[2]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I30[0]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb_lr[0].out[17]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 open clb.I00[0]-&gt;crossbar4 clb_lr[0].out[17]-&gt;crossbar4 clb.I00[2]-&gt;crossbar4 clb_lr[0].out[17]-&gt;crossbar4 clb_lr[0].out[17]-&gt;crossbar4 open open open clb.I10[5]-&gt;crossbar5 clb.I10[11]-&gt;crossbar5 clb.I10[2]-&gt;crossbar5 clb.I20[11]-&gt;crossbar5 clb.I10[0]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open open fle[2].out[1]-&gt;direct_out1_2 open open open fle[3].o6[0]-&gt;direct_o6_3 open open fle[4].o6[0]-&gt;direct_o6_4 open open fle[5].o6[0]-&gt;direct_o6_5 open open fle[6].o6[0]-&gt;direct_o6_6 open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n472__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 open clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n472__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b open fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n472__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n472__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n472__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n303__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n303__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n303__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n303__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n303__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n310__" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 open clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n310__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n310__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n310__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n310__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n304__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n304__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n304__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n304__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">3 0 5 2 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n304__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n312__" instance="fle[4]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 clb_lr.in[44]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n312__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n312__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n312__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">3 5 4 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n312__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n311__" instance="fle[5]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 clb_lr.in[45]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n311__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n311__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n311__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 3 1 5 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n311__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n329__" instance="fle[6]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 clb_lr.in[46]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n329__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n329__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n329__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 3 2 0 1 5</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n329__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n473__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n473__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n473__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n473__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 2 5 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n473__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n306__" instance="clb[17]" mode="default">
		<inputs>
			<port name="I00">$auto$maccmap.cc:114:fulladd$506.B[27] open $abc$21185$new_new_n468__ $abc$21185$new_new_n313__ $auto$maccmap.cc:114:fulladd$487.A[7] $auto$maccmap.cc:114:fulladd$506.B[26] $iopadmap$c[31] $abc$21185$new_new_n469__ $abc$21185$new_new_n311__ $abc$21185$new_new_n319__ $abc$21185$new_new_n316__ open</port>
			<port name="I10">$abc$21185$new_new_n315__ $auto$maccmap.cc:114:fulladd$487.A[6] $auto$maccmap.cc:114:fulladd$506.C[26] open $abc$21185$new_new_n304__ $abc$21185$new_new_n303__ open open open $abc$21185$new_new_n316__ $iopadmap$c[31] $auto$maccmap.cc:114:fulladd$506.B[26]</port>
			<port name="I20">$abc$21185$new_new_n307__ open open open open $auto$maccmap.cc:114:fulladd$506.C[27] $abc$21185$new_new_n314__ open open open $abc$21185$new_new_n305__ $abc$21185$new_new_n329__</port>
			<port name="I30">open open open open open open open open open open $abc$21185$new_new_n306__ $abc$21185$new_new_n304__</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open clb_lr[0].out[1]-&gt;clbouts1 open open clb_lr[0].out[4]-&gt;clbouts1 open open clb_lr[0].out[7]-&gt;clbouts1 open open open clb_lr[0].out[11]-&gt;clbouts2 open open clb_lr[0].out[14]-&gt;clbouts2 clb_lr[0].out[15]-&gt;clbouts2 open open open open clb_lr[0].out[20]-&gt;clbouts3 open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n306__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[7]-&gt;crossbar0 clb.I00[6]-&gt;crossbar0 clb.I00[7]-&gt;crossbar0 clb.I00[0]-&gt;crossbar0 clb.I00[3]-&gt;crossbar0 clb.I00[6]-&gt;crossbar0 clb.I00[8]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb.I10[10]-&gt;crossbar1 clb.I20[10]-&gt;crossbar1 clb.I20[11]-&gt;crossbar1 clb.I10[2]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 clb.I10[10]-&gt;crossbar1 clb.I10[2]-&gt;crossbar1 open clb.I20[0]-&gt;crossbar2 clb.I00[9]-&gt;crossbar2 clb.I00[4]-&gt;crossbar2 clb.I20[6]-&gt;crossbar2 clb.I00[10]-&gt;crossbar2 clb.I00[7]-&gt;crossbar2 clb.I20[5]-&gt;crossbar2 clb.I30[11]-&gt;crossbar3 clb.I30[11]-&gt;crossbar3 clb.I10[4]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I10[9]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb.I10[5]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I00[2]-&gt;crossbar4 clb.I30[10]-&gt;crossbar4 clb.I00[8]-&gt;crossbar4 clb.I00[5]-&gt;crossbar4 clb.I00[6]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 clb.I00[2]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 open open open clb.I20[5]-&gt;crossbar5 clb.I10[0]-&gt;crossbar5 open clb.I10[4]-&gt;crossbar5 clb.I10[1]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open fle[0].out[1]-&gt;direct_out1_0 open open fle[1].out[1]-&gt;direct_out1_1 open open fle[2].out[1]-&gt;direct_out1_2 open open open fle[3].o6[0]-&gt;direct_o6_3 open open fle[4].o6[0]-&gt;direct_o6_4 fle[5].out[0]-&gt;direct_out0_5 open open open open fle[6].o6[0]-&gt;direct_o6_6 open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$iopadmap$c[13]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 open clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$iopadmap$c[13]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b open fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[13]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[13]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 open 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[13]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n308__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n308__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n308__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n308__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n308__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n475__" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n475__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n475__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n475__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n475__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n306__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n306__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n306__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n306__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">1 3 2 5 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n306__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$iopadmap$c[17]" instance="fle[4]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 clb_lr.in[44]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[17]" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$iopadmap$c[17]" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[17]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">5 1 0 2 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[17]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$iopadmap$c[16]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 open</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[16]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[16]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[16]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[16]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
			<block name="$iopadmap$c[14]" instance="fle[6]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 clb_lr.in[46]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[14]" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$iopadmap$c[14]" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[14]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 3 2 4 5 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[14]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n307__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n307__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n307__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n307__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">2 3 0 4 1 5</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n307__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n309__" instance="clb[18]" mode="default">
		<inputs>
			<port name="I00">$auto$maccmap.cc:114:fulladd$506.B[30] open $auto$maccmap.cc:114:fulladd$506.C[31] $auto$maccmap.cc:114:fulladd$487.A[11] $auto$maccmap.cc:114:fulladd$506.C[30] $auto$maccmap.cc:114:fulladd$487.A[10] $auto$maccmap.cc:114:fulladd$506.C[32] open open open open open</port>
			<port name="I10">$auto$maccmap.cc:114:fulladd$487.A[12] $auto$maccmap.cc:114:fulladd$487.A[9] $auto$maccmap.cc:114:fulladd$506.B[29] open open $auto$maccmap.cc:114:fulladd$487.A[10] open open open open open $auto$maccmap.cc:114:fulladd$506.C[32]</port>
			<port name="I20">open open open $auto$maccmap.cc:114:fulladd$506.C[29] $auto$maccmap.cc:114:fulladd$506.B[31] $auto$maccmap.cc:114:fulladd$506.B[32] open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 open open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open open open clb_lr[0].out[8]-&gt;clbouts2 open open clb_lr[0].out[11]-&gt;clbouts2 clb_lr[0].out[12]-&gt;clbouts2 clb_lr[0].out[13]-&gt;clbouts2 open clb_lr[0].out[15]-&gt;clbouts2 clb_lr[0].out[16]-&gt;clbouts3 open open open clb_lr[0].out[20]-&gt;clbouts3 open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n309__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb_lr[0].out[1]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb.I00[2]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 open clb.I00[6]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 open clb.I10[5]-&gt;crossbar1 clb.I10[0]-&gt;crossbar1 clb.I20[3]-&gt;crossbar1 open open clb.I20[4]-&gt;crossbar1 clb.I20[3]-&gt;crossbar1 open clb.I00[4]-&gt;crossbar2 clb.I20[5]-&gt;crossbar2 clb.I00[0]-&gt;crossbar2 open open clb.I00[3]-&gt;crossbar2 clb.I00[5]-&gt;crossbar2 clb_lr[0].out[15]-&gt;crossbar3 clb_lr[0].out[15]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb_lr[0].out[15]-&gt;crossbar3 open clb.I10[0]-&gt;crossbar3 clb.I10[2]-&gt;crossbar3 open clb.I00[0]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 clb.I00[5]-&gt;crossbar4 open clb_lr[0].out[16]-&gt;crossbar4 clb.I00[2]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 open open clb.I20[4]-&gt;crossbar5 clb.I10[2]-&gt;crossbar5 open open clb.I20[5]-&gt;crossbar5 clb.I10[1]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open open open fle[2].o6[0]-&gt;direct_o6_2 open open fle[3].o6[0]-&gt;direct_o6_3 fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open open open fle[6].o6[0]-&gt;direct_o6_6 open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n394__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 open open clb_lr.in[24]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n398__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n398__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n398__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n398__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n394__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n394__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n394__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n394__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n316__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[15]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[15]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[15]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 open open 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[15]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n316__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n316__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n316__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n316__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n314__" instance="fle[2]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 clb_lr.in[42]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n314__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n314__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n314__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">3 2 1 0 5 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n314__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n309__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n309__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n309__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n309__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 3 1 5 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n309__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="a_mult[17]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 open open clb_lr.in[28]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[16]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[16]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[16]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 open open 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[16]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[17]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[17]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[17]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 open open 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[17]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n388__" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open clb_lr.in[37]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n388__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n388__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n388__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n388__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n383__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n383__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n383__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n383__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n318__" instance="fle[6]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 clb_lr.in[46]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n318__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n318__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n318__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 4 5 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n318__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n319__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n319__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n319__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n319__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 3 2 4 1 5</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n319__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n335__" instance="clb[19]" mode="default">
		<inputs>
			<port name="I00">$auto$maccmap.cc:114:fulladd$487.A[20] open $abc$21185$new_new_n333__ $auto$maccmap.cc:114:fulladd$487.B[20] $auto$maccmap.cc:114:fulladd$487.B[19] $auto$maccmap.cc:114:fulladd$509.C[41] $auto$maccmap.cc:114:fulladd$487.B[21] $abc$21185$new_new_n334__ $auto$maccmap.cc:114:fulladd$509.C[40] $auto$maccmap.cc:114:fulladd$480.A[1] open open</port>
			<port name="I10">$auto$maccmap.cc:114:fulladd$506.C[40] $auto$maccmap.cc:114:fulladd$487.A[18] $auto$maccmap.cc:114:fulladd$487.A[19] open $auto$maccmap.cc:114:fulladd$487.A[21] open $abc$21185$new_new_n345__ $auto$maccmap.cc:114:fulladd$509.C[40] open open $abc$21185$new_new_n336__ $auto$maccmap.cc:114:fulladd$480.A[0]</port>
			<port name="I20">open open open $auto$maccmap.cc:114:fulladd$487.B[18] $auto$maccmap.cc:114:fulladd$480.A[0] $abc$21185$new_new_n274__ $auto$maccmap.cc:114:fulladd$506.C[41] open open open open $abc$21185$new_new_n273__</port>
			<port name="I30">open open open open open open open open $abc$21185$new_new_n344__ open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open open clb_lr[0].out[4]-&gt;clbouts1 open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open open open open open open clb_lr[0].out[14]-&gt;clbouts2 open open clb_lr[0].out[17]-&gt;clbouts3 open open clb_lr[0].out[20]-&gt;clbouts3 open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n335__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[9]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb.I00[8]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 clb_lr[0].out[0]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb_lr[0].out[4]-&gt;crossbar1 clb_lr[0].out[6]-&gt;crossbar1 clb.I10[0]-&gt;crossbar1 clb.I10[2]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 clb.I20[4]-&gt;crossbar1 clb.I10[2]-&gt;crossbar1 clb.I20[6]-&gt;crossbar2 clb.I00[5]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I00[3]-&gt;crossbar2 clb.I20[11]-&gt;crossbar2 clb.I00[2]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I00[0]-&gt;crossbar2 clb.I10[4]-&gt;crossbar3 clb.I10[6]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I30[8]-&gt;crossbar3 clb.I10[7]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I00[6]-&gt;crossbar4 open clb.I00[7]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 clb.I00[2]-&gt;crossbar4 clb.I00[7]-&gt;crossbar4 clb.I00[5]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 open open open clb.I20[3]-&gt;crossbar5 clb.I20[5]-&gt;crossbar5 clb.I10[10]-&gt;crossbar5 clb_lr[0].out[23]-&gt;crossbar5 clb.I20[3]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open open open fle[3].o6[0]-&gt;direct_o6_3 open open fle[4].o6[0]-&gt;direct_o6_4 open open fle[5].o6[0]-&gt;direct_o6_5 open open fle[6].o6[0]-&gt;direct_o6_6 open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n346__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n346__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n346__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n346__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n346__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n347__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n347__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n347__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n347__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 open 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n347__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n344__" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n336__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n336__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n336__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n336__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n344__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n344__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n344__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n344__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n335__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n335__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n335__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n335__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">2 3 0 5 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n335__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n348__" instance="fle[4]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 clb_lr.in[44]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n348__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n348__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n348__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">3 0 5 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n348__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n355__" instance="fle[5]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 clb_lr.in[45]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n355__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n355__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n355__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 1 5 4 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n355__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n350__" instance="fle[6]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 clb_lr.in[46]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n350__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n350__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n350__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 2 3 4 5 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n350__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n345__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n345__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n345__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n345__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">2 5 4 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n345__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n352__" instance="clb[20]" mode="default">
		<inputs>
			<port name="I00">$auto$maccmap.cc:114:fulladd$506.C[41] $auto$maccmap.cc:114:fulladd$487.B[22] open $auto$maccmap.cc:114:fulladd$509.C[43] $auto$maccmap.cc:114:fulladd$487.A[21] $auto$maccmap.cc:114:fulladd$487.A[22] $auto$maccmap.cc:114:fulladd$509.C[42] $abc$21185$new_new_n345__ $auto$maccmap.cc:114:fulladd$487.B[23] $auto$maccmap.cc:114:fulladd$487.B[21] open open</port>
			<port name="I10">$auto$maccmap.cc:114:fulladd$506.C[42] $abc$21185$new_new_n345__ open open open open $auto$maccmap.cc:114:fulladd$487.A[21] open open $auto$maccmap.cc:114:fulladd$487.B[21] $auto$maccmap.cc:114:fulladd$480.A[2] $abc$21185$new_new_n362__</port>
			<port name="I20">open open open $auto$maccmap.cc:114:fulladd$480.A[2] $auto$maccmap.cc:114:fulladd$509.C[42] $abc$21185$new_new_n350__ $auto$maccmap.cc:114:fulladd$480.A[1] open open open $auto$maccmap.cc:114:fulladd$487.A[23] $auto$maccmap.cc:114:fulladd$506.C[43]</port>
			<port name="I30">$auto$maccmap.cc:114:fulladd$480.A[3] open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open open open open open open open open open clb_lr[0].out[11]-&gt;clbouts2 open open open clb_lr[0].out[15]-&gt;clbouts2 open open clb_lr[0].out[18]-&gt;clbouts3 clb_lr[0].out[19]-&gt;clbouts3 open open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n352__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">open open clb.I00[1]-&gt;crossbar0 clb.I00[0]-&gt;crossbar0 clb.I00[3]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb_lr[0].out[4]-&gt;crossbar1 clb.I20[3]-&gt;crossbar1 clb.I10[1]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb.I20[10]-&gt;crossbar1 clb.I10[0]-&gt;crossbar1 clb.I20[5]-&gt;crossbar1 clb.I20[4]-&gt;crossbar1 clb.I00[7]-&gt;crossbar2 clb.I00[1]-&gt;crossbar2 clb.I00[9]-&gt;crossbar2 clb.I00[4]-&gt;crossbar2 clb.I20[11]-&gt;crossbar2 clb_lr[0].out[8]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I10[9]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb_lr[0].out[13]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I30[0]-&gt;crossbar3 clb.I10[10]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I10[10]-&gt;crossbar3 clb.I00[4]-&gt;crossbar4 clb.I00[5]-&gt;crossbar4 clb.I00[5]-&gt;crossbar4 clb.I00[9]-&gt;crossbar4 clb.I00[8]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 clb.I00[6]-&gt;crossbar4 clb_lr[0].out[16]-&gt;crossbar4 open open clb.I10[6]-&gt;crossbar5 clb.I20[6]-&gt;crossbar5 open open open clb.I10[0]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open fle[0].out[1]-&gt;direct_out1_0 open open fle[1].out[1]-&gt;direct_out1_1 open open open fle[2].o6[0]-&gt;direct_o6_2 open open fle[3].o6[0]-&gt;direct_o6_3 open fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n358__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n358__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n358__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n358__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 0 1 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n358__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n351__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n351__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n351__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n351__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 3 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n351__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n361__" instance="fle[2]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 clb_lr.in[42]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n361__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n361__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n361__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">3 1 2 0 4 5</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n361__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n352__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n352__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n352__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n352__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">2 0 5 1 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n352__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n360__" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n360__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n360__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n360__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 3 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n360__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n366__" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n366__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n366__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n366__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 0 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n366__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n365__" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n365__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n365__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n365__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 3 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n365__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n353__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n353__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n353__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n353__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n362__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n362__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n362__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n362__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">1 2 4 5 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n362__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n357__" instance="clb[21]" mode="default">
		<inputs>
			<port name="I00">$abc$21185$new_new_n350__ open $abc$21185$new_new_n365__ $abc$21185$new_new_n352__ $auto$maccmap.cc:114:fulladd$509.C[42] $iopadmap$c[31] $abc$21185$new_new_n369__ $abc$21185$new_new_n353__ $abc$21185$new_new_n349__ open open $abc$21185$new_new_n354__</port>
			<port name="I10">$abc$21185$new_new_n354__ $abc$21185$new_new_n362__ open open open $abc$21185$new_new_n489__ open open open open open $abc$21185$new_new_n490__</port>
			<port name="I20">$auto$maccmap.cc:114:fulladd$509.C[42] $abc$21185$new_new_n353__ open $abc$21185$new_new_n355__ $abc$21185$new_new_n356__ $abc$21185$new_new_n332__ open open open open open open</port>
			<port name="I30">open open open open open open open open open open open $abc$21185$new_new_n355__</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open clb_lr[0].out[1]-&gt;clbouts1 open open open open open open open open open open open open clb_lr[0].out[14]-&gt;clbouts2 clb_lr[0].out[15]-&gt;clbouts2 open open open open clb_lr[0].out[20]-&gt;clbouts3 open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n357__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[8]-&gt;crossbar0 clb.I00[5]-&gt;crossbar0 clb.I00[6]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb.I00[8]-&gt;crossbar0 clb.I30[11]-&gt;crossbar0 clb.I00[7]-&gt;crossbar0 clb.I00[5]-&gt;crossbar0 clb_lr[0].out[5]-&gt;crossbar1 clb.I20[0]-&gt;crossbar1 clb.I10[0]-&gt;crossbar1 clb.I20[3]-&gt;crossbar1 clb_lr[0].out[5]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 clb.I20[3]-&gt;crossbar1 clb.I20[1]-&gt;crossbar1 clb.I00[5]-&gt;crossbar2 clb.I00[0]-&gt;crossbar2 clb.I20[5]-&gt;crossbar2 clb.I00[3]-&gt;crossbar2 clb.I00[5]-&gt;crossbar2 clb.I00[11]-&gt;crossbar2 clb.I00[5]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 open clb.I10[1]-&gt;crossbar3 clb_lr[0].out[15]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb_lr[0].out[16]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 clb.I00[2]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 clb_lr[0].out[16]-&gt;crossbar4 clb.I00[7]-&gt;crossbar4 clb.I00[8]-&gt;crossbar4 clb.I00[8]-&gt;crossbar4 open clb.I20[4]-&gt;crossbar5 open clb.I20[5]-&gt;crossbar5 clb.I10[5]-&gt;crossbar5 open clb.I20[5]-&gt;crossbar5 clb.I20[4]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open fle[0].out[1]-&gt;direct_out1_0 open open open fle[1].o6[0]-&gt;direct_o6_1 open fle[2].out[1]-&gt;direct_out1_2 open open open fle[3].o6[0]-&gt;direct_o6_3 open open fle[4].o6[0]-&gt;direct_o6_4 fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open open open fle[6].o6[0]-&gt;direct_o6_6 open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$iopadmap$c[29]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 open clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$iopadmap$c[29]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$iopadmap$c[29]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[29]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 3 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[29]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n372__" instance="fle[1]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 clb_lr.in[41]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n372__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n372__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n372__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 5 4 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n372__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n371__" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n371__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n371__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n371__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n371__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n357__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n357__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n357__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n357__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">2 4 0 1 3 5</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n357__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$iopadmap$c[30]" instance="fle[4]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 clb_lr.in[44]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[30]" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$iopadmap$c[30]" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[30]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">5 3 2 0 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[30]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n370__" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n370__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n370__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n370__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n370__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$iopadmap$c[27]" instance="fle[6]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 clb_lr.in[46]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[27]" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$iopadmap$c[27]" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[27]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 4 2 1 3 5</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[27]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$iopadmap$c[28]" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[28]" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$iopadmap$c[28]" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[28]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 3 1 0 5 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[28]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$21185$new_new_n368__" instance="clb[22]" mode="default">
		<inputs>
			<port name="I00">open $auto$maccmap.cc:114:fulladd$487.B[24] $auto$maccmap.cc:114:fulladd$487.A[25] $auto$maccmap.cc:114:fulladd$506.C[45] $abc$21185$new_new_n366__ $auto$maccmap.cc:114:fulladd$487.A[23] $auto$maccmap.cc:114:fulladd$506.C[43] $auto$maccmap.cc:114:fulladd$487.B[23] $auto$maccmap.cc:114:fulladd$480.A[3] $auto$maccmap.cc:114:fulladd$487.A[24] $auto$maccmap.cc:114:fulladd$480.A[4] $auto$maccmap.cc:114:fulladd$480.A[5]</port>
			<port name="I10">$auto$maccmap.cc:114:fulladd$487.B[25] $auto$maccmap.cc:114:fulladd$506.C[44] open $auto$maccmap.cc:114:fulladd$487.B[22] open $auto$maccmap.cc:114:fulladd$509.C[45] open open open open open $auto$maccmap.cc:114:fulladd$480.A[4]</port>
			<port name="I20">open open open $auto$maccmap.cc:114:fulladd$487.B[23] $auto$maccmap.cc:114:fulladd$509.C[44] open $auto$maccmap.cc:114:fulladd$487.A[21] open open open open $auto$maccmap.cc:114:fulladd$487.B[21]</port>
			<port name="I30">$auto$maccmap.cc:114:fulladd$487.A[22] open open open open open open open open open $abc$21185$new_new_n345__ $auto$maccmap.cc:114:fulladd$509.C[44]</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 open open clb_lr[0].out[3]-&gt;clbouts1 open open clb_lr[0].out[6]-&gt;clbouts1 open open open open open open clb_lr[0].out[13]-&gt;clbouts2 open open clb_lr[0].out[16]-&gt;clbouts3 open open open open open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$21185$new_new_n368__" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">open clb.I00[9]-&gt;crossbar0 clb.I00[2]-&gt;crossbar0 clb.I00[5]-&gt;crossbar0 clb.I30[11]-&gt;crossbar0 clb.I30[0]-&gt;crossbar0 clb.I00[9]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb_lr[0].out[4]-&gt;crossbar1 open clb.I10[0]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb.I10[11]-&gt;crossbar1 clb.I20[11]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 clb.I20[4]-&gt;crossbar1 clb.I00[5]-&gt;crossbar2 clb.I00[1]-&gt;crossbar2 clb.I00[11]-&gt;crossbar2 clb.I00[6]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb.I20[6]-&gt;crossbar2 clb.I00[5]-&gt;crossbar2 clb_lr[0].out[11]-&gt;crossbar2 clb_lr[0].out[15]-&gt;crossbar3 open clb.I10[5]-&gt;crossbar3 clb_lr[0].out[15]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I10[3]-&gt;crossbar3 clb_lr[0].out[15]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I00[7]-&gt;crossbar4 open clb.I00[3]-&gt;crossbar4 clb.I00[8]-&gt;crossbar4 clb.I00[4]-&gt;crossbar4 clb.I30[10]-&gt;crossbar4 clb.I00[1]-&gt;crossbar4 clb.I00[10]-&gt;crossbar4 open open open clb.I20[3]-&gt;crossbar5 open open clb.I20[3]-&gt;crossbar5 clb_lr[0].out[20]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open open open fle[3].o6[0]-&gt;direct_o6_3 open fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open open open fle[6].o6[0]-&gt;direct_o6_6 open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n488__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[4]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[4]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n488__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n488__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n488__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 0 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n488__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n367__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 open clb_lr.in[17]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[3]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[3]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n367__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n367__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n367__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">1 open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n367__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n486__" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[2]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[2]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n486__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n486__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n486__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n486__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n368__" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n368__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n368__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n368__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">3 0 4 1 5 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n368__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n369__" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n369__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n369__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n369__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n369__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n359__" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n359__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n359__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n359__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 4 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n359__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[1]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[1]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n487__" instance="fle[6]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 clb_lr.in[46]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n487__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n487__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n487__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 0 5 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n487__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$21185$new_new_n489__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n489__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n489__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n489__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">3 2 0 4 5 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n489__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$c[20]" instance="clb[23]" mode="default">
		<inputs>
			<port name="I00">$abc$21185$new_new_n320__ open $abc$21185$new_new_n332__ $abc$21185$new_new_n265__ $abc$21185$new_new_n327__ $abc$21185$new_new_n312__ $abc$21185$new_new_n295__ $abc$21185$new_new_n292__ $abc$21185$new_new_n369__ $abc$21185$new_new_n370__ open open</port>
			<port name="I10">$abc$21185$new_new_n261__ $abc$21185$new_new_n398__ $abc$21185$new_new_n296__ open $abc$21185$new_new_n354__ $abc$21185$new_new_n263__ open open open open open $abc$21185$new_new_n328__</port>
			<port name="I20">open open open $iopadmap$c[31] $abc$21185$new_new_n366__ open $abc$21185$new_new_n262__ open open open $abc$21185$new_new_n365__ $abc$21185$new_new_n481__</port>
			<port name="I30">open open open open open open open open open open open $abc$21185$new_new_n302__</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open clb_lr[0].out[1]-&gt;clbouts1 open open open open open clb_lr[0].out[7]-&gt;clbouts1 open open open clb_lr[0].out[11]-&gt;clbouts2 clb_lr[0].out[12]-&gt;clbouts2 clb_lr[0].out[13]-&gt;clbouts2 open clb_lr[0].out[15]-&gt;clbouts2 clb_lr[0].out[16]-&gt;clbouts3 open clb_lr[0].out[18]-&gt;clbouts3 clb_lr[0].out[19]-&gt;clbouts3 open open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$iopadmap$c[20]" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[6]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 open open clb_lr[0].out[3]-&gt;crossbar0 clb.I00[8]-&gt;crossbar0 clb.I10[2]-&gt;crossbar1 clb.I10[5]-&gt;crossbar1 open clb_lr[0].out[4]-&gt;crossbar1 clb_lr[0].out[6]-&gt;crossbar1 clb_lr[0].out[6]-&gt;crossbar1 clb.I10[1]-&gt;crossbar1 clb.I20[4]-&gt;crossbar1 clb.I00[7]-&gt;crossbar2 clb.I20[11]-&gt;crossbar2 open clb.I20[6]-&gt;crossbar2 open open open clb.I00[2]-&gt;crossbar2 clb.I30[11]-&gt;crossbar3 clb.I10[11]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb_lr[0].out[15]-&gt;crossbar3 open open clb.I10[4]-&gt;crossbar3 clb.I00[5]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 open clb.I00[0]-&gt;crossbar4 open open open clb.I00[9]-&gt;crossbar4 open open open clb.I20[3]-&gt;crossbar5 open open open clb.I20[10]-&gt;crossbar5</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open open open fle[3].o6[0]-&gt;direct_o6_3 fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n313__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$21185$new_new_n313__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n313__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n313__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 4 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n313__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n484__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n403__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n403__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n403__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n403__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n484__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n484__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n484__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n484__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="a_mult[23]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 open open clb_lr.in[26]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n405__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n405__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n405__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n405__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[23]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[23]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[23]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 open open 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[23]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$iopadmap$c[20]" instance="fle[3]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 clb_lr.in[43]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$iopadmap$c[20]" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$iopadmap$c[20]" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$iopadmap$c[20]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 0 2 3 5 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$iopadmap$c[20]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="a_mult[25]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[12]-&gt;direct_in_1 open clb_lr.in[28]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[63]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[63]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[63]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[63]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[25]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[25]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[25]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 2 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[25]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n410__" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[13]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n410__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n410__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n410__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n410__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[26]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[26]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[26]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 2 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[26]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="a_mult[22]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[22]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[22]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[22]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">2 3 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[22]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[24]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[24]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[24]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">2 3 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[24]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n490__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n490__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$21185$new_new_n490__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n490__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 2 4 5 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n490__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="b_mult[15]" instance="clb[24]" mode="default">
		<inputs>
			<port name="I00">open $abc$21185$new_new_n427__ $abc$21185$new_new_n433__ open open open open open open open open open</port>
			<port name="I10">open open open open open open open open open open open open</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 open open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open clb_lr[0].out[9]-&gt;clbouts2 clb_lr[0].out[10]-&gt;clbouts2 open clb_lr[0].out[12]-&gt;clbouts2 clb_lr[0].out[13]-&gt;clbouts2 open clb_lr[0].out[15]-&gt;clbouts2 clb_lr[0].out[16]-&gt;clbouts3 open clb_lr[0].out[18]-&gt;clbouts3 clb_lr[0].out[19]-&gt;clbouts3 open clb_lr[0].out[21]-&gt;clbouts3 clb_lr[0].out[22]-&gt;clbouts3 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="b_mult[15]" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb_lr[0].out[3]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 open open clb_lr[0].out[1]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 open open open open open open open open clb_lr[0].out[9]-&gt;crossbar2 clb_lr[0].out[9]-&gt;crossbar2 clb_lr[0].out[10]-&gt;crossbar2 clb_lr[0].out[9]-&gt;crossbar2 clb_lr[0].out[10]-&gt;crossbar2 clb_lr[0].out[10]-&gt;crossbar2 open clb_lr[0].out[9]-&gt;crossbar2 open open open open open open open open open open open clb.I00[2]-&gt;crossbar4 clb.I00[1]-&gt;crossbar4 open open clb.I00[2]-&gt;crossbar4 open open open open open open open open</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open fle[3].out[0]-&gt;direct_out0_3 fle[3].out[1]-&gt;direct_out1_3 open fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open fle[7].out[0]-&gt;direct_out0_7 fle[7].out[1]-&gt;direct_out1_7 open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$21185$new_new_n422__" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 open clb_lr.in[16]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[17]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[17]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[17]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">2 open 3 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[17]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n422__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n422__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n422__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n422__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="b_mult[15]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 open clb_lr.in[17]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n433__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n433__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n433__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n433__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[15]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[15]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[15]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">2 open 3 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[15]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="b_mult[6]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 open clb_lr.in[18]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[21]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[21]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[21]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[21]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[6]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[6]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[6]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">2 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[6]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n437__" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 open clb_lr.in[19]-&gt;direct_in_2 open clb_lr.in[35]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n427__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n427__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n427__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n427__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n437__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n437__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n437__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n437__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="b_mult[18]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[20]-&gt;direct_in_2 open clb_lr.in[36]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[13]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[13]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[13]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[13]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[18]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[18]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[18]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[18]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="b_mult[20]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[21]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[20]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[20]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[20]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[20]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[19]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[19]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[19]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[19]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="b_mult[8]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[8]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[8]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[8]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">2 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[8]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[7]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[7]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[7]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">2 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[7]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="b_mult[16]" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 open clb_lr.in[23]-&gt;direct_in_2 open clb_lr.in[39]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[9]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[9]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[9]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">2 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[9]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[16]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[16]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[16]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 3 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[16]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="b_mult[22]" instance="clb[25]" mode="default">
		<inputs>
			<port name="I00">open $abc$21185$new_new_n437__ $abc$21185$new_new_n410__ open open open open open open open open open</port>
			<port name="I10">open open open open open open open open open open open open</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open clb_lr[0].out[1]-&gt;clbouts1 open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open open open open clb_lr[0].out[12]-&gt;clbouts2 clb_lr[0].out[13]-&gt;clbouts2 open clb_lr[0].out[15]-&gt;clbouts2 clb_lr[0].out[16]-&gt;clbouts3 open clb_lr[0].out[18]-&gt;clbouts3 clb_lr[0].out[19]-&gt;clbouts3 open clb_lr[0].out[21]-&gt;clbouts3 clb_lr[0].out[22]-&gt;clbouts3 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="b_mult[22]" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb_lr[0].out[0]-&gt;crossbar0 clb_lr[0].out[0]-&gt;crossbar0 open clb_lr[0].out[0]-&gt;crossbar0 open open open open open open open open open open open open open open clb_lr[0].out[9]-&gt;crossbar2 clb_lr[0].out[10]-&gt;crossbar2 clb.I00[2]-&gt;crossbar2 clb_lr[0].out[9]-&gt;crossbar2 clb_lr[0].out[9]-&gt;crossbar2 clb_lr[0].out[10]-&gt;crossbar2 open open open open open open open open clb.I00[1]-&gt;crossbar4 clb.I00[1]-&gt;crossbar4 open clb.I00[1]-&gt;crossbar4 open clb.I00[2]-&gt;crossbar4 open open open open open open open open open open</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open fle[3].out[0]-&gt;direct_out0_3 fle[3].out[1]-&gt;direct_out1_3 open fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open fle[7].out[0]-&gt;direct_out0_7 fle[7].out[1]-&gt;direct_out1_7 open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="b_mult[22]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 open open open clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n442__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n442__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n442__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n442__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[22]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[22]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[22]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open open open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[22]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="b_mult[24]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 open open open clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[23]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[23]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[23]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open open open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[23]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[24]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[24]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[24]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open open open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[24]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="b_mult[29]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[18]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[28]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[28]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[28]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[28]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[29]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[29]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[29]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[29]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n444__" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 open clb_lr.in[19]-&gt;direct_in_2 open clb_lr.in[35]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$21185$new_new_n449__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n449__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n449__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n449__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n444__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n444__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n444__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open open open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n444__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="a_mult[29]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[20]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[28]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[28]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[28]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[28]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[29]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[29]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[29]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[29]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="b_mult[27]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[21]-&gt;direct_in_2 open clb_lr.in[37]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[27]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[27]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[27]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[27]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[30]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[30]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[30]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[30]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="b_mult[63]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[22]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[63]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[63]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[63]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[63]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[30]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[30]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[30]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[30]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="b_mult[26]" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[23]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[25]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[25]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[25]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[25]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[26]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[26]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[26]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[26]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="a_mult[5]" instance="clb[26]" mode="default">
		<inputs>
			<port name="I00">$abc$21185$new_new_n388__ open open open open open open open open open open open</port>
			<port name="I10">open $abc$21185$new_new_n398__ $abc$21185$new_new_n383__ open open open open open open open open open</port>
			<port name="I20">open a_mult[11] open open open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 open open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open clb_lr[0].out[9]-&gt;clbouts2 clb_lr[0].out[10]-&gt;clbouts2 open clb_lr[0].out[12]-&gt;clbouts2 clb_lr[0].out[13]-&gt;clbouts2 open clb_lr[0].out[15]-&gt;clbouts2 clb_lr[0].out[16]-&gt;clbouts3 open clb_lr[0].out[18]-&gt;clbouts3 clb_lr[0].out[19]-&gt;clbouts3 open clb_lr[0].out[21]-&gt;clbouts3 clb_lr[0].out[22]-&gt;clbouts3 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="a_mult[5]" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb_lr[0].out[1]-&gt;crossbar0 open clb.I00[0]-&gt;crossbar0 open open open clb.I00[0]-&gt;crossbar0 open open open clb.I10[2]-&gt;crossbar1 clb.I10[1]-&gt;crossbar1 clb.I10[2]-&gt;crossbar1 clb.I10[2]-&gt;crossbar1 open clb.I20[1]-&gt;crossbar1 open open open open open open open clb.I00[0]-&gt;crossbar2 open clb.I10[1]-&gt;crossbar3 open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open fle[3].out[0]-&gt;direct_out0_3 fle[3].out[1]-&gt;direct_out1_3 open fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open fle[7].out[0]-&gt;direct_out0_7 fle[7].out[1]-&gt;direct_out1_7 open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="a_mult[5]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[5]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[5]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[5]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[5]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n381__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n381__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n381__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n381__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="a_mult[19]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open clb_lr.in[25]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[21]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[21]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[21]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[21]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[19]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[19]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[19]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[19]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="a_mult[10]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[9]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[9]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[9]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 2 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[9]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[10]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[10]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[10]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">2 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[10]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="a_mult[20]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[11]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[18]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[18]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[18]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 2 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[18]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[20]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[20]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[20]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 2 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[20]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="a_mult[6]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[12]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[4]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[4]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[6]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[6]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[6]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 2 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[6]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="a_mult[8]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[13]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[8]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[8]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[8]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 2 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[8]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[7]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[7]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[7]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 2 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[7]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="a_mult[13]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[13]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[13]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[13]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">2 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[13]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[12]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[12]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[12]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">2 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[12]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="a_mult[14]" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[11]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[11]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[11]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[11]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[14]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[14]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[14]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 2 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[14]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="a_mult[27]" instance="clb[27]" mode="default">
		<inputs>
			<port name="I00">$abc$21185$new_new_n420__ open open open open open open open open open open open</port>
			<port name="I10">open open $abc$21185$new_new_n427__ open open $abc$21185$new_new_n410__ open open open open open open</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open clb_lr[0].out[9]-&gt;clbouts2 clb_lr[0].out[10]-&gt;clbouts2 open clb_lr[0].out[12]-&gt;clbouts2 clb_lr[0].out[13]-&gt;clbouts2 open clb_lr[0].out[15]-&gt;clbouts2 clb_lr[0].out[16]-&gt;clbouts3 open clb_lr[0].out[18]-&gt;clbouts3 clb_lr[0].out[19]-&gt;clbouts3 open clb_lr[0].out[21]-&gt;clbouts3 clb_lr[0].out[22]-&gt;clbouts3 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="a_mult[27]" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">open open open clb.I00[0]-&gt;crossbar0 open open open open clb_lr[0].out[4]-&gt;crossbar1 open clb_lr[0].out[6]-&gt;crossbar1 open clb_lr[0].out[6]-&gt;crossbar1 clb_lr[0].out[6]-&gt;crossbar1 open open open open open open open open open open clb.I10[5]-&gt;crossbar3 clb.I10[2]-&gt;crossbar3 open clb.I10[2]-&gt;crossbar3 open open open open open open open open open open open open open open open open open open open open</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open fle[3].out[0]-&gt;direct_out0_3 fle[3].out[1]-&gt;direct_out1_3 open fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open fle[7].out[0]-&gt;direct_out0_7 fle[7].out[1]-&gt;direct_out1_7 open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="a_mult[27]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[8]-&gt;direct_in_1 open clb_lr.in[24]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[27]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[27]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[27]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[27]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[14]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[14]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[14]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 2 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[14]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="b_mult[11]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open clb_lr.in[25]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[12]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[12]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[12]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[12]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[11]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[11]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[11]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[11]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21746" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[10]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$true" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$true" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$true" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">$true</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21746" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21746" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21746" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21746</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="b_mult[10]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 open open clb_lr.in[27]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="b_mult[5]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[5]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[5]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[5]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="b_mult[10]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="b_mult[10]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="b_mult[10]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">b_mult[10]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21757" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[12]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21758" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21758" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21758" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21758</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21757" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21757" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21757" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21757</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21755" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[13]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21755" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21755" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21755" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21755</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21756" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21756" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21756" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21756</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="a_mult[2]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[2]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[2]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="a_mult[1]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[1]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$21185$new_new_n420__" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="a_mult[3]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="a_mult[3]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="a_mult[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">a_mult[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$21185$new_new_n420__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$21185$new_new_n420__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$21185$new_new_n420__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
								<port_rotation_map name="in">open open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$21185$new_new_n420__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$rs_design_edit.cc:568:execute$21747" instance="clb[28]" mode="default">
		<inputs>
			<port name="I00">$true open open open open open open open open open open open</port>
			<port name="I10">open open open open open open open open open open open open</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open clb_lr[0].out[9]-&gt;clbouts2 clb_lr[0].out[10]-&gt;clbouts2 open clb_lr[0].out[12]-&gt;clbouts2 clb_lr[0].out[13]-&gt;clbouts2 open clb_lr[0].out[15]-&gt;clbouts2 clb_lr[0].out[16]-&gt;clbouts3 open clb_lr[0].out[18]-&gt;clbouts3 clb_lr[0].out[19]-&gt;clbouts3 open clb_lr[0].out[21]-&gt;clbouts3 clb_lr[0].out[22]-&gt;clbouts3 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$auto$rs_design_edit.cc:568:execute$21747" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">open clb.I00[0]-&gt;crossbar0 open open open clb.I00[0]-&gt;crossbar0 clb.I00[0]-&gt;crossbar0 open open open open open open open open open open open clb.I00[0]-&gt;crossbar2 open clb.I00[0]-&gt;crossbar2 open open open open open open open open open open open clb.I00[0]-&gt;crossbar4 open open clb.I00[0]-&gt;crossbar4 open open open clb.I00[0]-&gt;crossbar4 open open open open open open open open</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open fle[3].out[0]-&gt;direct_out0_3 fle[3].out[1]-&gt;direct_out1_3 open fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open fle[7].out[0]-&gt;direct_out0_7 fle[7].out[1]-&gt;direct_out1_7 open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$auto$rs_design_edit.cc:568:execute$21747" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21747" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21747" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21747" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21747</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21760" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21760" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21760" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21760</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21761" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21762" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21762" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21762" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21762</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21761" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21761" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21761" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21761</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21769" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[18]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21770" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21770" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21770" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21770</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21769" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21769" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21769" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21769</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21763" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open clb_lr.in[35]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21764" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21764" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21764" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21764</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21763" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21763" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21763" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21763</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21773" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[20]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21774" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21774" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21774" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21774</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21773" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21773" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21773" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21773</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21771" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21771" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21771" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21771" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21771</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21772" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21772" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21772" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21772</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21767" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21767" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21767" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21767" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21767</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21768" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21768" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21768" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21768</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21765" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open clb_lr.in[39]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21766" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21766" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21766" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21766</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21765" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21765" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21765" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21765</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$rs_design_edit.cc:568:execute$21748" instance="clb[29]" mode="default">
		<inputs>
			<port name="I00">$true open open open open open open open open open open open</port>
			<port name="I10">open open open open open open open open open open open open</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open clb_lr[0].out[9]-&gt;clbouts2 clb_lr[0].out[10]-&gt;clbouts2 open clb_lr[0].out[12]-&gt;clbouts2 clb_lr[0].out[13]-&gt;clbouts2 open clb_lr[0].out[15]-&gt;clbouts2 clb_lr[0].out[16]-&gt;clbouts3 open clb_lr[0].out[18]-&gt;clbouts3 clb_lr[0].out[19]-&gt;clbouts3 open clb_lr[0].out[21]-&gt;clbouts3 clb_lr[0].out[22]-&gt;clbouts3 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$auto$rs_design_edit.cc:568:execute$21748" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">open clb.I00[0]-&gt;crossbar0 open open open clb.I00[0]-&gt;crossbar0 clb.I00[0]-&gt;crossbar0 open open open open open open open open open open open clb.I00[0]-&gt;crossbar2 open clb.I00[0]-&gt;crossbar2 open open open open open open open open open open open clb.I00[0]-&gt;crossbar4 open open clb.I00[0]-&gt;crossbar4 open open open clb.I00[0]-&gt;crossbar4 open open open open open open open open</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open fle[3].out[0]-&gt;direct_out0_3 fle[3].out[1]-&gt;direct_out1_3 open fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open fle[7].out[0]-&gt;direct_out0_7 fle[7].out[1]-&gt;direct_out1_7 open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$auto$rs_design_edit.cc:568:execute$21748" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21748" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21748" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21748" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21748</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21776" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21776" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21776" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21776</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21777" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21778" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21778" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21778" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21778</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21777" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21777" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21777" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21777</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21785" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[18]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21786" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21786" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21786" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21786</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21785" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21785" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21785" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21785</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21779" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open clb_lr.in[35]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21780" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21780" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21780" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21780</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21779" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21779" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21779" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21779</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21789" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[20]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21790" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21790" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21790" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21790</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21789" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21789" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21789" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21789</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21787" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21787" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21787" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21787" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21787</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21788" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21788" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21788" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21788</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21783" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21783" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21783" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21783" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21783</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21784" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21784" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21784" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21784</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21781" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open clb_lr.in[39]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21782" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21782" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21782" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21782</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21781" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21781" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21781" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21781</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$rs_design_edit.cc:568:execute$21749" instance="clb[30]" mode="default">
		<inputs>
			<port name="I00">$true open open open open open open open open open open open</port>
			<port name="I10">open open open open open open open open open open open open</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open clb_lr[0].out[9]-&gt;clbouts2 clb_lr[0].out[10]-&gt;clbouts2 open clb_lr[0].out[12]-&gt;clbouts2 clb_lr[0].out[13]-&gt;clbouts2 open clb_lr[0].out[15]-&gt;clbouts2 clb_lr[0].out[16]-&gt;clbouts3 open clb_lr[0].out[18]-&gt;clbouts3 clb_lr[0].out[19]-&gt;clbouts3 open clb_lr[0].out[21]-&gt;clbouts3 clb_lr[0].out[22]-&gt;clbouts3 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$auto$rs_design_edit.cc:568:execute$21749" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">open clb.I00[0]-&gt;crossbar0 open open open clb.I00[0]-&gt;crossbar0 clb.I00[0]-&gt;crossbar0 open open open open open open open open open open open clb.I00[0]-&gt;crossbar2 open clb.I00[0]-&gt;crossbar2 open open open open open open open open open open open clb.I00[0]-&gt;crossbar4 open open clb.I00[0]-&gt;crossbar4 open open open clb.I00[0]-&gt;crossbar4 open open open open open open open open</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open fle[3].out[0]-&gt;direct_out0_3 fle[3].out[1]-&gt;direct_out1_3 open fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open fle[7].out[0]-&gt;direct_out0_7 fle[7].out[1]-&gt;direct_out1_7 open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$auto$rs_design_edit.cc:568:execute$21749" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21749" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21749" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21749" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21749</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21792" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21792" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21792" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21792</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21793" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21794" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21794" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21794" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21794</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21793" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21793" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21793" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21793</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21801" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[18]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21802" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21802" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21802" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21802</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21801" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21801" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21801" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21801</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21795" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open clb_lr.in[35]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21796" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21796" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21796" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21796</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21795" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21795" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21795" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21795</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21805" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[20]-&gt;direct_in_2 open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21806" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21806" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21806" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21806</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21805" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21805" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21805" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21805</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21803" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21803" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21803" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21803" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21803</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21804" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21804" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21804" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21804</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21799" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21799" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21799" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21799" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21799</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21800" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21800" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21800" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
								<port_rotation_map name="in">0 open open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21800</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21797" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open clb_lr.in[39]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21798" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21798" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21798" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21798</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21797" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21797" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21797" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21797</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$rs_design_edit.cc:568:execute$21750" instance="clb[31]" mode="default">
		<inputs>
			<port name="I00">open open open open open open open open open open open open</port>
			<port name="I10">open open $true open open open open open open open open open</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open clb_lr[0].out[9]-&gt;clbouts2 clb_lr[0].out[10]-&gt;clbouts2 open open open open open open open clb_lr[0].out[18]-&gt;clbouts3 clb_lr[0].out[19]-&gt;clbouts3 open clb_lr[0].out[21]-&gt;clbouts3 clb_lr[0].out[22]-&gt;clbouts3 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$auto$rs_design_edit.cc:568:execute$21750" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">open open open open open open open open clb.I10[2]-&gt;crossbar1 open clb.I10[2]-&gt;crossbar1 open open open clb.I10[2]-&gt;crossbar1 open open open open open open open open open open clb.I10[2]-&gt;crossbar3 open clb.I10[2]-&gt;crossbar3 open open open clb.I10[2]-&gt;crossbar3 open open open open open open open open open open open open open open open open</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open fle[3].out[0]-&gt;direct_out0_3 fle[3].out[1]-&gt;direct_out1_3 open open open open open open open fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open fle[7].out[0]-&gt;direct_out0_7 fle[7].out[1]-&gt;direct_out1_7 open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$auto$rs_design_edit.cc:568:execute$21750" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[8]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21750" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21750" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21750" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21750</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21808" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21808" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21808" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21808</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21809" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open clb_lr.in[25]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21807" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21807" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21807" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21807</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21809" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21809" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21809" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21809</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21751" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[10]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$false" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$false" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$false" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">$false</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21751" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21751" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21751" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21751</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21791" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open clb_lr.in[27]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21775" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21775" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21775" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21775</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21791" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21791" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21791" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21791</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="open" instance="fle[4]" />
			<block name="open" instance="fle[5]" />
			<block name="$auto$rs_design_edit.cc:568:execute$21753" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[14]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21753" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21753" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21753" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21753</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21752" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21752" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21752" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21752</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:568:execute$21759" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open clb_lr.in[31]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:568:execute$21754" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21754" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21754" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21754</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:568:execute$21759" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:568:execute$21759" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:568:execute$21759" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:568:execute$21759</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21750" instance="io[32]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21750</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21750" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21750" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21751" instance="io[33]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21751</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21751" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21751" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21752" instance="io[34]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21752</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21752" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21752" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21753" instance="io[35]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21753</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21753" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21753" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21754" instance="io[36]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21754</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21754" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21754" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21755" instance="io[37]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21755</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21755" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21755" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21756" instance="io[38]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21756</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21756" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21756" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21757" instance="io[39]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21757</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21757" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21757" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21746" instance="io[40]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21746</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21746" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21746" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21747" instance="io[41]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21747</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21747" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21747" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21748" instance="io[42]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21748</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21748" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21748" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21749" instance="io[43]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21749</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21749" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21749" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21758" instance="io[44]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21758</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21758" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21758" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21759" instance="io[45]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21759</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21759" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21759" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21760" instance="io[46]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21760</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21760" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21760" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21761" instance="io[47]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21761</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21761" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21761" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21762" instance="io[48]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21762</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21762" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21762" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21763" instance="io[49]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21763</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21763" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21763" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21764" instance="io[50]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21764</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21764" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21764" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21765" instance="io[51]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21765</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21765" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21765" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21766" instance="io[52]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21766</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21766" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21766" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21767" instance="io[53]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21767</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21767" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21767" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21768" instance="io[54]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21768</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21768" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21768" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21769" instance="io[55]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21769</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21769" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21769" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21770" instance="io[56]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21770</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21770" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21770" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21771" instance="io[57]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21771</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21771" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21771" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21772" instance="io[58]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21772</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21772" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21772" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21773" instance="io[59]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21773</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21773" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21773" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21774" instance="io[60]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21774</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21774" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21774" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21775" instance="io[61]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21775</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21775" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21775" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21776" instance="io[62]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21776</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21776" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21776" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21777" instance="io[63]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21777</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21777" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21777" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21778" instance="io[64]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21778</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21778" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21778" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21779" instance="io[65]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21779</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21779" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21779" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21780" instance="io[66]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21780</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21780" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21780" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:comp_r.a[0]" instance="io[67]" mode="io_output">
		<inputs>
			<port name="f2a_i">comp_r.a[0]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:comp_r.a[0]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:comp_r.a[0]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:comp_r.a[1]" instance="io[68]" mode="io_output">
		<inputs>
			<port name="f2a_i">comp_r.a[1]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:comp_r.a[1]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:comp_r.a[1]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:comp_r.a[2]" instance="io[69]" mode="io_output">
		<inputs>
			<port name="f2a_i">comp_r.a[2]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:comp_r.a[2]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:comp_r.a[2]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21781" instance="io[70]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21781</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21781" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21781" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21782" instance="io[71]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21782</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21782" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21782" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21783" instance="io[72]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21783</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21783" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21783" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21784" instance="io[73]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21784</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21784" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21784" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21785" instance="io[74]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21785</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21785" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21785" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21786" instance="io[75]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21786</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21786" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21786" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21787" instance="io[76]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21787</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21787" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21787" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21788" instance="io[77]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21788</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21788" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21788" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21789" instance="io[78]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21789</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21789" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21789" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21790" instance="io[79]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21790</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21790" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21790" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21791" instance="io[80]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21791</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21791" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21791" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21792" instance="io[81]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21792</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21792" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21792" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21793" instance="io[82]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21793</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21793" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21793" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21794" instance="io[83]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21794</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21794" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21794" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21795" instance="io[84]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21795</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21795" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21795" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21796" instance="io[85]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21796</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21796" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21796" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21797" instance="io[86]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21797</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21797" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21797" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21798" instance="io[87]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21798</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21798" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21798" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21799" instance="io[88]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21799</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21799" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21799" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21800" instance="io[89]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21800</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21800" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21800" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21801" instance="io[90]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21801</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21801" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21801" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21802" instance="io[91]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21802</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21802" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21802" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21803" instance="io[92]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21803</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21803" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21803" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21804" instance="io[93]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21804</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21804" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21804" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21805" instance="io[94]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21805</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21805" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21805" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21806" instance="io[95]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21806</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21806" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21806" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21807" instance="io[96]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21807</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21807" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21807" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21808" instance="io[97]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21808</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21808" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21808" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:568:execute$21809" instance="io[98]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:568:execute$21809</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:568:execute$21809" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:568:execute$21809" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[0]" instance="io[99]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[0]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[0]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[0]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[1]" instance="io[100]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[1]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[1]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[1]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[2]" instance="io[101]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[2]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[2]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[2]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[3]" instance="io[102]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[3]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[3]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[3]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[4]" instance="io[103]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[4]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[4]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[4]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[5]" instance="io[104]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[5]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[5]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[5]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[6]" instance="io[105]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[6]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[6]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[6]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[7]" instance="io[106]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[7]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[7]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[7]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[8]" instance="io[107]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[8]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[8]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[8]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[9]" instance="io[108]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[9]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[9]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[9]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[10]" instance="io[109]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[10]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[10]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[10]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[11]" instance="io[110]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[11]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[11]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[11]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[12]" instance="io[111]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[12]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[12]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[12]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[13]" instance="io[112]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[13]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[13]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[13]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[14]" instance="io[113]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[14]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[14]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[14]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[15]" instance="io[114]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[15]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[15]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[15]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[16]" instance="io[115]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[16]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[16]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[16]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[17]" instance="io[116]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[17]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[17]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[17]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[18]" instance="io[117]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[18]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[18]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[18]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[19]" instance="io[118]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[19]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[19]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[19]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[20]" instance="io[119]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[20]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[20]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[20]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[21]" instance="io[120]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[21]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[21]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[21]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[22]" instance="io[121]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[22]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[22]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[22]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[23]" instance="io[122]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[23]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[23]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[23]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[24]" instance="io[123]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[24]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[24]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[24]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[25]" instance="io[124]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[25]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[25]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[25]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[26]" instance="io[125]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[26]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[26]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[26]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[27]" instance="io[126]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[27]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[27]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[27]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[28]" instance="io[127]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[28]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[28]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[28]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[29]" instance="io[128]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[29]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[29]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[29]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[30]" instance="io[129]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[30]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[30]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[30]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$iopadmap$c[31]" instance="io[130]" mode="io_output">
		<inputs>
			<port name="f2a_i">$iopadmap$c[31]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$iopadmap$c[31]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$iopadmap$c[31]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
</block>
