AR disp_hex_mux arch C:/Users/ddvergsten/Documents/GitHub/VHDLExamples/ch04/list_ch04_15_disp_hex.vhd sub00/vhpl01 1395251980
AR stop_watch cascade_arch C:/Users/ddvergsten/Documents/GitHub/VHDLExamples/ch04/list_ch04_17_18_watch.vhd sub00/vhpl03 1395251982
AR stop_watch_test arch C:/Users/ddvergsten/Documents/GitHub/VHDLExamples/ch04/list_ch04_19_watch_test.vhd sub00/vhpl06 1395251985
AR stop_watch if_arch C:/Users/ddvergsten/Documents/GitHub/VHDLExamples/ch04/list_ch04_17_18_watch.vhd sub00/vhpl04 1395251983
EN stop_watch_test NULL C:/Users/ddvergsten/Documents/GitHub/VHDLExamples/ch04/list_ch04_19_watch_test.vhd sub00/vhpl05 1395251984
EN disp_hex_mux NULL C:/Users/ddvergsten/Documents/GitHub/VHDLExamples/ch04/list_ch04_15_disp_hex.vhd sub00/vhpl00 1395251979
EN stop_watch NULL C:/Users/ddvergsten/Documents/GitHub/VHDLExamples/ch04/list_ch04_17_18_watch.vhd sub00/vhpl02 1395251981
