TimeQuest Timing Analyzer report for VT_Demo
Thu Dec 20 20:36:39 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_in'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_in'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_in'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Recovery Transfers
 68. Removal Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; VT_Demo                                                           ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16Q240C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+
; clk_in                                                       ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                ; { clk_in }                                                       ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.142  ; 140.02 MHz ; 0.000 ; 3.571  ; 50.00      ; 27        ; 140         ;       ;        ;           ;            ; false    ; clk_in ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0] ; { u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                 ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 127.44 MHz ; 127.44 MHz      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.705 ; -3.651        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.435 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -3.963 ; -7.926        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.181 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.243  ; 0.000         ;
; clk_in                                                       ; 18.219 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.705 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.768      ;
; -0.697 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.760      ;
; -0.596 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.659      ;
; -0.588 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.651      ;
; -0.560 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.623      ;
; -0.552 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.615      ;
; -0.502 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 8.002      ;
; -0.487 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.550      ;
; -0.479 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.542      ;
; -0.448 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.511      ;
; -0.440 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.503      ;
; -0.438 ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.501      ;
; -0.430 ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.493      ;
; -0.411 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.577     ; 6.977      ;
; -0.395 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.461      ;
; -0.393 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.893      ;
; -0.373 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.436      ;
; -0.365 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.428      ;
; -0.357 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.857      ;
; -0.347 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.410      ;
; -0.339 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.402      ;
; -0.323 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.386      ;
; -0.315 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.378      ;
; -0.298 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.361      ;
; -0.294 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.360      ;
; -0.290 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.356      ;
; -0.290 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.353      ;
; -0.284 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.784      ;
; -0.275 ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.338      ;
; -0.267 ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.330      ;
; -0.255 ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.321      ;
; -0.245 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.745      ;
; -0.236 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.076     ; 7.303      ;
; -0.235 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.301      ;
; -0.235 ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.735      ;
; -0.189 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.255      ;
; -0.170 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.670      ;
; -0.169 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.232      ;
; -0.169 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.056     ; 7.256      ;
; -0.168 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.231      ;
; -0.167 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.056     ; 7.254      ;
; -0.161 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.224      ;
; -0.160 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.223      ;
; -0.153 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.216      ;
; -0.150 ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.216      ;
; -0.145 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.208      ;
; -0.145 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.211      ;
; -0.144 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.644      ;
; -0.130 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.196      ;
; -0.127 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.076     ; 7.194      ;
; -0.120 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.620      ;
; -0.117 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.183      ;
; -0.106 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.056     ; 7.193      ;
; -0.095 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.595      ;
; -0.091 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.076     ; 7.158      ;
; -0.086 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.152      ;
; -0.082 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.358      ; 7.583      ;
; -0.081 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.144      ;
; -0.078 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.571     ; 6.650      ;
; -0.073 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.136      ;
; -0.072 ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.572      ;
; -0.064 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.130      ;
; -0.056 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.122      ;
; -0.044 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.076     ; 7.111      ;
; -0.041 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.104      ;
; -0.040 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.106      ;
; -0.035 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 7.095      ;
; -0.033 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.080     ; 7.096      ;
; -0.024 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.067     ; 7.100      ;
; -0.019 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.067     ; 7.095      ;
; -0.018 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.076     ; 7.085      ;
; -0.016 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.055     ; 7.104      ;
; -0.012 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.078      ;
; -0.003 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.069      ;
; 0.016  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.050      ;
; 0.019  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.067     ; 7.057      ;
; 0.021  ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.076     ; 7.046      ;
; 0.027  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.358      ; 7.474      ;
; 0.031  ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.076     ; 7.036      ;
; 0.034  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.466      ;
; 0.035  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.465      ;
; 0.036  ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.030      ;
; 0.049  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 7.017      ;
; 0.050  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.450      ;
; 0.052  ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.081     ; 7.010      ;
; 0.060  ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.081     ; 7.002      ;
; 0.061  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.055     ; 7.027      ;
; 0.063  ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.358      ; 7.438      ;
; 0.065  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.076     ; 7.002      ;
; 0.068  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.405      ; 7.480      ;
; 0.077  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.393      ; 7.459      ;
; 0.079  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.463      ;
; 0.083  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 6.983      ;
; 0.087  ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.056     ; 7.000      ;
; 0.089  ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.056     ; 6.998      ;
; 0.096  ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 6.970      ;
; 0.096  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.076     ; 6.971      ;
; 0.101  ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.076     ; 6.966      ;
; 0.102  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 6.964      ;
; 0.119  ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.077     ; 6.947      ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.435 ; tgen:u_tgen|stv                                      ; tgen:u_tgen|stv                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.454 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|timer:u0_timer|pulse_1ms             ; switch:u_switch|timer:u0_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|timer:u0_timer|t_cnt_en              ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_module:u_tx_module|tx_bit[1]                      ; tx_module:u_tx_module|tx_bit[1]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_module:u_tx_module|txd                            ; tx_module:u_tx_module|txd                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|cs_ctrl.PCH                              ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|flag_frm_pol                             ; tgen:u_tgen|flag_frm_pol                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|igr_sw                               ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|FPGA_LED_Test                        ; switch:u_switch|FPGA_LED_Test                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|cnt2[1]                    ; lcd_display:u_lcd_display|cnt2[1]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|cnt2[2]                    ; lcd_display:u_lcd_display|cnt2[2]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p2.shift_data1             ; lcd_display:u_lcd_display|p2.shift_data1             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|dis_sn[3]                            ; switch:u_switch|dis_sn[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart:u_uart|send24bitend                             ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart:u_uart|cstate.SENDDELAY                         ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart:u_uart|isEn                                     ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart:u_uart|rData[0]                                 ; uart:u_uart|rData[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tgen:u_tgen|b_data[7]                                ; tgen:u_tgen|b_data[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|dis_sn[1]                            ; switch:u_switch|dis_sn[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|dis_sn[5]                            ; switch:u_switch|dis_sn[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|dis_sn[2]                            ; switch:u_switch|dis_sn[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|dis_sn[6]                            ; switch:u_switch|dis_sn[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|dis_sn[0]                            ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|dis_sn[4]                            ; switch:u_switch|dis_sn[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_module:u_tx_module|tx_rdy                         ; tx_module:u_tx_module|tx_rdy                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u1_timer|pulse_1us             ; switch:u_switch|timer:u1_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u1_timer|pulse_1ms             ; switch:u_switch|timer:u1_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; lcd_display:u_lcd_display|p.00                       ; lcd_display:u_lcd_display|p.00                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; lcd_display:u_lcd_display|p_back.disp_char           ; lcd_display:u_lcd_display|p_back.disp_char           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; lcd_display:u_lcd_display|p_back.set_xy              ; lcd_display:u_lcd_display|p_back.set_xy              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; lcd_display:u_lcd_display|p_back.clear_screen        ; lcd_display:u_lcd_display|p_back.clear_screen        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; lcd_display:u_lcd_display|p_back.idle                ; lcd_display:u_lcd_display|p_back.idle                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; lcd_display:u_lcd_display|p2.idle                    ; lcd_display:u_lcd_display|p2.idle                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -3.963 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -2.528     ; 1.600      ;
; -3.963 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -2.528     ; 1.600      ;
; 1.282  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[2]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.612     ; 5.249      ;
; 1.282  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[3]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.612     ; 5.249      ;
; 1.282  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[4]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.612     ; 5.249      ;
; 1.282  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[5]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.612     ; 5.249      ;
; 1.282  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[8]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.612     ; 5.249      ;
; 1.282  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[9]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.612     ; 5.249      ;
; 1.282  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[10]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.612     ; 5.249      ;
; 1.282  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[11]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.612     ; 5.249      ;
; 1.282  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[1]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.612     ; 5.249      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[1]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.587     ; 5.262      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[5]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.587     ; 5.262      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[5]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.587     ; 5.262      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[4]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.587     ; 5.262      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.587     ; 5.262      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[6]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.587     ; 5.262      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[0]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.587     ; 5.262      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[4]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.587     ; 5.262      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.234      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da4_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.611     ; 5.238      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.246      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.246      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.246      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.246      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.246      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 5.247      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.246      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.246      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.246      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.246      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 5.245      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 5.245      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 5.245      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 5.245      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 5.245      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 5.245      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 5.245      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 5.245      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.246      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 5.245      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 5.245      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 5.245      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 5.245      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.246      ;
; 1.294  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.246      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 5.247      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 5.250      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 5.250      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 5.250      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 5.250      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 5.250      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 5.250      ;
; 1.295  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 5.250      ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 3.181 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.902     ; 1.452      ;
; 3.181 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.902     ; 1.452      ;
; 4.468 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|stv                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.783      ;
; 4.470 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv3_R_pre                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 4.793      ;
; 4.470 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv4_L_pre                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 4.793      ;
; 4.524 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckh4                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.806      ;
; 4.955 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|igr_sw                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 4.795      ;
; 4.955 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 4.795      ;
; 4.955 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 4.795      ;
; 4.955 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 4.795      ;
; 4.955 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|FPGA_LED_Test                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[11]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.956 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 4.795      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.779      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[21]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 4.777      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[43]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 4.777      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[2]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.780      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[8]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 4.777      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[12]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 4.777      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[0]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.394     ; 4.776      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[7]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.780      ;
; 4.958 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[6]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.780      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.781      ;
; 4.959 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckh3                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.776      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[0]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[2]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.GRST                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckh1                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.794      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckh5                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.794      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckh2                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.794      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckh6                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.794      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|u2d                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|d2u                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|grst                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|gas                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.798      ;
; 4.962 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da1_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.403     ; 4.771      ;
; 4.963 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.389     ; 4.786      ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; 3.243 ; 3.463        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[2]                 ;
; 3.244 ; 3.464        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[1]                 ;
; 3.244 ; 3.464        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[4]                 ;
; 3.248 ; 3.468        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckh4                                      ;
; 3.256 ; 3.476        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]                 ;
; 3.257 ; 3.477        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[7]                                ;
; 3.257 ; 3.477        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[7]                                ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|stv                                       ;
; 3.260 ; 3.480        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                             ;
; 3.260 ; 3.480        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                          ;
; 3.260 ; 3.480        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[3]                                ;
; 3.263 ; 3.483        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv3_R_pre                                ;
; 3.263 ; 3.483        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv4_L_pre                                ;
; 3.268 ; 3.488        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|rData[0]                                  ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[0]   ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10]  ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11]  ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[12]  ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[13]  ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[14]  ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[15]  ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[1]   ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]   ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]   ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]   ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]   ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]   ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]   ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]   ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]   ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[0]                                ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[1]                                ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[2]                                ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[3]                                ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[4]                                ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[5]                                ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[6]                                ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[7]                                ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[0]                     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[1]                     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[2]                     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[3]                     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[0]                     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[1]                     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[2]                     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[3]                     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[4]                     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[5]                     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[6]                     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[7]                     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[8]                     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p.clk_falling_edge          ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p.clk_h                     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.set_xy                   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.shift_data1              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u7_mux_decode|a[0]                         ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u7_mux_decode|a[1]                         ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|s_in_d1                    ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|s_in_d2                    ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|s_in_d3                    ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|s_out                      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[0]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[1]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[2]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en    ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|tpulse      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|s_out                      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[0]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[10] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[11] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[12] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[13] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[14] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[15] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[1]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[2]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[3]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[4]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[5]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[6]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[7]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[8]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[9]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_in'                                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 18.219 ; 18.407       ; 0.188          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.358 ; 18.358       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.406 ; 18.626       ; 0.220          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.446 ; 18.446       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.446 ; 18.446       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.481 ; 18.481       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.513 ; 18.513       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.522 ; 18.522       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.556 ; 18.556       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.589 ; 18.589       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.589 ; 18.589       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.674 ; 18.674       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 34.550 ; 37.037       ; 2.487          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 2.584 ; 2.830 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 5.191 ; 5.481 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 5.415 ; 5.727 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 4.959 ; 5.087 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 5.207 ; 5.495 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -2.069 ; -2.294 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -4.302 ; -4.569 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -4.532 ; -4.832 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -4.079 ; -4.191 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -4.317 ; -4.583 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 6.423 ; 6.672 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.604 ; 5.364 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 5.637 ; 5.378 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 5.012 ; 4.912 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.573 ; 5.308 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 7.177 ; 7.144 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.939 ; 5.697 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 6.033 ; 5.758 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.855 ; 5.672 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 6.681 ; 6.406 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 7.177 ; 7.144 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 5.209 ; 5.132 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 6.019 ; 5.881 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.924 ; 5.730 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 3.992 ; 4.049 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 6.721 ; 6.762 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.747 ; 4.648 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 5.042 ; 4.896 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 5.005 ; 4.813 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 5.064 ; 4.905 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 5.438 ; 5.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.721 ; 6.762 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.378 ; 4.464 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 5.860 ; 5.661 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.839 ; 5.634 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.378 ; 5.239 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.860 ; 5.661 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.447 ; 5.279 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.156 ; 5.040 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.377 ; 5.494 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.062 ; 4.110 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 7.320 ; 7.285 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 6.704 ; 6.632 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 5.198 ; 5.003 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 5.008 ; 4.888 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 5.426 ; 5.266 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 5.182 ; 5.061 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 5.324 ; 5.098 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 5.333 ; 5.135 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 7.320 ; 7.285 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.035 ; 4.154 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 7.118 ; 7.376 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 7.119 ; 7.377 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 6.279 ; 6.518 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 6.989 ; 7.272 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 5.802 ; 5.923 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 6.361 ; 6.568 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.007 ; 4.839 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.007 ; 4.839 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.285 ; 5.076 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 5.221 ; 5.000 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 5.285 ; 5.076 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.284 ; 5.044 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.009 ; 4.849 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.284 ; 5.044 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 6.640 ; 6.629 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.640 ; 6.629 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 4.646 ; 4.522 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.369 ; 5.144 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.369 ; 5.144 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 5.005 ; 4.842 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 5.064 ; 4.909 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.666 ; 4.560 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 5.064 ; 4.909 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.960 ; 4.793 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.960 ; 4.793 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 4.929 ; 4.780 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 5.486 ; 5.283 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 5.486 ; 5.283 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 5.043 ; 4.891 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_9[*]      ; clk_in     ; 5.195 ; 4.953 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[0]     ; clk_in     ; 5.195 ; 4.953 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[1]     ; clk_in     ; 5.007 ; 4.864 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 5.326 ; 5.106 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 5.326 ; 5.106 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 5.598 ; 5.318 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 5.598 ; 5.318 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 5.642 ; 5.448 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 6.115 ; 5.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 5.783 ; 5.679 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 5.844 ; 5.737 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.240 ; 6.100 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.250 ; 6.114 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 6.332 ; 6.036 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 5.814 ; 6.054 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.021 ; 4.788 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 5.053 ; 4.801 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 4.453 ; 4.354 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 4.992 ; 4.734 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 4.649 ; 4.574 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.348 ; 5.113 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.442 ; 5.176 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.270 ; 5.094 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 6.063 ; 5.797 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 6.594 ; 6.565 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 4.649 ; 4.574 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 5.428 ; 5.294 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.336 ; 5.149 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 3.477 ; 3.533 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 4.205 ; 4.108 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.205 ; 4.108 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.489 ; 4.347 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.450 ; 4.264 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.510 ; 4.355 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 4.869 ; 4.685 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.159 ; 6.195 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 3.851 ; 3.935 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 4.600 ; 4.487 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.255 ; 5.056 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 4.813 ; 4.678 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.276 ; 5.083 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 4.879 ; 4.716 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 4.600 ; 4.487 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 4.811 ; 4.924 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 3.547 ; 3.594 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 4.450 ; 4.332 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 6.137 ; 6.070 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 4.632 ; 4.442 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 4.450 ; 4.332 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 4.851 ; 4.694 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 4.617 ; 4.497 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 4.753 ; 4.533 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 4.761 ; 4.568 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 6.727 ; 6.696 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 3.513 ; 3.629 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 6.482 ; 6.731 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 6.483 ; 6.731 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 5.671 ; 5.902 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 6.357 ; 6.630 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 5.215 ; 5.333 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 5.755 ; 5.956 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 4.450 ; 4.285 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 4.450 ; 4.285 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 4.654 ; 4.439 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 4.654 ; 4.439 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 4.715 ; 4.512 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 4.451 ; 4.294 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 4.451 ; 4.294 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 4.715 ; 4.482 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 4.101 ; 3.979 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.073 ; 6.065 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 4.101 ; 3.979 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 4.446 ; 4.286 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 4.795 ; 4.576 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 4.446 ; 4.286 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 4.120 ; 4.015 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.120 ; 4.015 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 4.502 ; 4.351 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.373 ; 4.227 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.403 ; 4.240 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 4.373 ; 4.227 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 4.482 ; 4.333 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 4.908 ; 4.709 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 4.482 ; 4.333 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_9[*]      ; clk_in     ; 4.447 ; 4.307 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[0]     ; clk_in     ; 4.628 ; 4.393 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[1]     ; clk_in     ; 4.447 ; 4.307 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 4.754 ; 4.540 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 4.754 ; 4.540 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 5.015 ; 4.743 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 5.015 ; 4.743 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 5.060 ; 4.870 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 5.512 ; 5.355 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 5.193 ; 5.090 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 5.252 ; 5.146 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 5.633 ; 5.496 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 5.643 ; 5.509 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 5.720 ; 5.433 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                  ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 136.59 MHz ; 136.59 MHz      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.179 ; -0.364        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.384 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                 ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -3.442 ; -6.884        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                 ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2.796 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.220  ; 0.000         ;
; clk_in                                                       ; 18.113 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.179 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 7.251      ;
; -0.171 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 7.243      ;
; -0.069 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 7.141      ;
; -0.068 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 7.140      ;
; -0.061 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 7.133      ;
; -0.060 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 7.132      ;
; -0.014 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.489      ;
; 0.015  ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.537     ; 6.592      ;
; 0.018  ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 7.054      ;
; 0.020  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 7.052      ;
; 0.023  ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 7.049      ;
; 0.026  ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 7.046      ;
; 0.028  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 7.044      ;
; 0.031  ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 7.041      ;
; 0.092  ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.980      ;
; 0.096  ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.379      ;
; 0.097  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.378      ;
; 0.100  ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.972      ;
; 0.118  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.957      ;
; 0.120  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.952      ;
; 0.128  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.944      ;
; 0.131  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.941      ;
; 0.139  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.933      ;
; 0.152  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.920      ;
; 0.160  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.912      ;
; 0.183  ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.292      ;
; 0.185  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.290      ;
; 0.188  ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.287      ;
; 0.193  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.882      ;
; 0.196  ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.876      ;
; 0.201  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.871      ;
; 0.204  ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.868      ;
; 0.209  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.863      ;
; 0.225  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.850      ;
; 0.225  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.053     ; 6.866      ;
; 0.228  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.053     ; 6.863      ;
; 0.257  ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.218      ;
; 0.261  ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.814      ;
; 0.267  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.808      ;
; 0.285  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.190      ;
; 0.286  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.786      ;
; 0.286  ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.789      ;
; 0.294  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.778      ;
; 0.296  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.179      ;
; 0.300  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.775      ;
; 0.301  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.771      ;
; 0.309  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.763      ;
; 0.316  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.756      ;
; 0.317  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.158      ;
; 0.323  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.053     ; 6.768      ;
; 0.324  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.748      ;
; 0.361  ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.114      ;
; 0.364  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.711      ;
; 0.366  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.109      ;
; 0.368  ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.707      ;
; 0.373  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.060     ; 6.711      ;
; 0.377  ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.698      ;
; 0.377  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.060     ; 6.707      ;
; 0.378  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.697      ;
; 0.388  ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.531     ; 6.225      ;
; 0.388  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.687      ;
; 0.390  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.685      ;
; 0.393  ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.682      ;
; 0.410  ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.073     ; 6.661      ;
; 0.411  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.052     ; 6.681      ;
; 0.413  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.062      ;
; 0.420  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.655      ;
; 0.424  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.648      ;
; 0.429  ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.646      ;
; 0.432  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.640      ;
; 0.433  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.063     ; 6.648      ;
; 0.435  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.640      ;
; 0.440  ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.053     ; 6.651      ;
; 0.443  ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.053     ; 6.648      ;
; 0.444  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.074     ; 6.626      ;
; 0.449  ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.073     ; 6.622      ;
; 0.451  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.024      ;
; 0.464  ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.611      ;
; 0.466  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 7.009      ;
; 0.466  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.609      ;
; 0.469  ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.606      ;
; 0.478  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.597      ;
; 0.478  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.052     ; 6.614      ;
; 0.481  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 6.994      ;
; 0.489  ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.073     ; 6.582      ;
; 0.495  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.580      ;
; 0.497  ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.578      ;
; 0.507  ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.537     ; 6.100      ;
; 0.519  ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.053     ; 6.572      ;
; 0.522  ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.053     ; 6.569      ;
; 0.523  ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 6.952      ;
; 0.524  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.331      ; 6.951      ;
; 0.527  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.548      ;
; 0.534  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.369      ; 6.979      ;
; 0.536  ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.539      ;
; 0.537  ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.053     ; 6.554      ;
; 0.538  ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.069     ; 6.537      ;
; 0.540  ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.053     ; 6.551      ;
; 0.540  ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.053     ; 6.551      ;
; 0.543  ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.053     ; 6.548      ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.384 ; tgen:u_tgen|stv                                      ; tgen:u_tgen|stv                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.402 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|timer:u0_timer|pulse_1ms             ; switch:u_switch|timer:u0_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|timer:u0_timer|t_cnt_en              ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|dis_sn[3]                            ; switch:u_switch|dis_sn[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|send24bitend                             ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|cstate.SENDDELAY                         ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|isEn                                     ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_module:u_tx_module|tx_bit[1]                      ; tx_module:u_tx_module|tx_bit[1]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_module:u_tx_module|txd                            ; tx_module:u_tx_module|txd                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|cs_ctrl.PCH                              ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|flag_frm_pol                             ; tgen:u_tgen|flag_frm_pol                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|igr_sw                               ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|FPGA_LED_Test                        ; switch:u_switch|FPGA_LED_Test                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|lcd_dc                     ; lcd_display:u_lcd_display|lcd_dc                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|lcd_din                    ; lcd_display:u_lcd_display|lcd_din                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart:u_uart|rData[0]                                 ; uart:u_uart|rData[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tgen:u_tgen|b_data[7]                                ; tgen:u_tgen|b_data[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|dis_sn[1]                            ; switch:u_switch|dis_sn[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|dis_sn[5]                            ; switch:u_switch|dis_sn[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|dis_sn[2]                            ; switch:u_switch|dis_sn[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|dis_sn[6]                            ; switch:u_switch|dis_sn[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|dis_sn[0]                            ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|dis_sn[4]                            ; switch:u_switch|dis_sn[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_module:u_tx_module|tx_rdy                         ; tx_module:u_tx_module|tx_rdy                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|len_pwr_timer[8]                     ; switch:u_switch|len_pwr_timer[8]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u1_timer|t_cnt_en              ; switch:u_switch|timer:u1_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u1_timer|pulse_1us             ; switch:u_switch|timer:u1_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u1_timer|pulse_1ms             ; switch:u_switch|timer:u1_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|en_p14v                              ; switch:u_switch|en_p14v                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|en_gvddp                             ; switch:u_switch|en_gvddp                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|mux_en1                              ; switch:u_switch|mux_en1                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -3.442 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -2.169     ; 1.439      ;
; -3.442 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -2.169     ; 1.439      ;
; 1.702  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[2]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.869      ;
; 1.702  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[3]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.869      ;
; 1.702  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[4]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.869      ;
; 1.702  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[5]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.869      ;
; 1.702  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[8]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.869      ;
; 1.702  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[9]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.869      ;
; 1.702  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[10]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.869      ;
; 1.702  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[11]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.869      ;
; 1.702  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[1]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.869      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.579     ; 4.856      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.709  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[1]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.553     ; 4.881      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[5]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.553     ; 4.881      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[5]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.553     ; 4.881      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[4]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.553     ; 4.881      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.553     ; 4.881      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[6]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.553     ; 4.881      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[0]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.553     ; 4.881      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[4]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.553     ; 4.881      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da4_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.571     ; 4.863      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.870      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.870      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.870      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.870      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.870      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.871      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.870      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.870      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.870      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.870      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.566     ; 4.868      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.566     ; 4.868      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.566     ; 4.868      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.566     ; 4.868      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.566     ; 4.868      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.566     ; 4.868      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.566     ; 4.868      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.566     ; 4.868      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.870      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.566     ; 4.868      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.566     ; 4.868      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.566     ; 4.868      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.566     ; 4.868      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.870      ;
; 1.710  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.870      ;
; 1.711  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[0]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.868      ;
; 1.711  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[6]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.868      ;
; 1.711  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[7]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.868      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.868      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.868      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.868      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.868      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.868      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
; 1.712  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.869      ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 2.796 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.617     ; 1.335      ;
; 2.796 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.617     ; 1.335      ;
; 4.034 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv3_R_pre                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.329      ;
; 4.034 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv4_L_pre                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.329      ;
; 4.042 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|stv                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.320      ;
; 4.094 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckh4                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.341      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[11]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|igr_sw                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.497 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|FPGA_LED_Test                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.359     ; 4.333      ;
; 4.498 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.322      ;
; 4.498 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[3]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.322      ;
; 4.498 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|en_uart                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.322      ;
; 4.498 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|data_rty[21]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.322      ;
; 4.498 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|data_rty[12]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.322      ;
; 4.498 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|data_rty[43]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.322      ;
; 4.498 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|data_rty[8]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.322      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[1]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[2]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[3]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[4]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[5]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[6]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[7]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[8]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[9]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[10]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[11]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[12]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[13]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[14]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[15]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 4.323      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.IDLE                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|send24bitend                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.RECIEVE                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.DATADIVE                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST1                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST2                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST3                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST4                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST5                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.SENDDELAY                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|isEn                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.320      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[0]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 4.315      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[1]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 4.319      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 4.319      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[3]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 4.319      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[4]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 4.319      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[5]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 4.319      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[6]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 4.319      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[7]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 4.319      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[0]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 4.319      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[0]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 4.319      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[1]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.318      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[16]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 4.333      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[17]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 4.333      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[18]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 4.333      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[19]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 4.333      ;
; 4.499 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[20]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 4.333      ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; 3.220 ; 3.436        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[1]                 ;
; 3.221 ; 3.437        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckh4                                      ;
; 3.222 ; 3.438        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                             ;
; 3.222 ; 3.438        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                          ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv3_R_pre                                ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv4_L_pre                                ;
; 3.230 ; 3.446        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]                 ;
; 3.230 ; 3.446        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[2]                 ;
; 3.230 ; 3.446        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[4]                 ;
; 3.230 ; 3.446        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[7]                                ;
; 3.230 ; 3.446        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[7]                                ;
; 3.233 ; 3.449        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[3]                                ;
; 3.233 ; 3.449        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|stv                                       ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|data_rty[12]                          ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|data_rty[21]                          ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|data_rty[43]                          ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|data_rty[8]                           ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|dis_sn[3]                             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|en_uart                               ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[0]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[10]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[11]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[12]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[13]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[14]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[15]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[1]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[2]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[3]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[4]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[8]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[9]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|s_in_d1                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|s_in_d2                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|s_in_d3                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|s_out                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[0]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[10] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[11] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[12] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[13] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[14] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[15] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[1]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[2]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[3]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[4]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[5]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[6]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[7]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[8]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[9]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[0]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[1]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[2]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[0]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[1]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|tpulse      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|s_out                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[0]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[11]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[12]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[13]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[14]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[15]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[1]   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_in'                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 18.113 ; 18.297       ; 0.184          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.243 ; 18.243       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.423 ; 18.423       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.423 ; 18.423       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.481 ; 18.481       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.506 ; 18.506       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.518 ; 18.734       ; 0.216          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.530 ; 18.530       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.556 ; 18.556       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.613 ; 18.613       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.613 ; 18.613       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.785 ; 18.785       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 34.550 ; 37.037       ; 2.487          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 2.341 ; 2.388 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 4.570 ; 4.704 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 4.776 ; 4.943 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 4.366 ; 4.335 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 4.582 ; 4.719 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -1.877 ; -1.915 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -3.781 ; -3.902 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -3.993 ; -4.155 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -3.585 ; -3.548 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -3.792 ; -3.915 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 6.239 ; 6.652 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.604 ; 5.224 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 5.628 ; 5.267 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 5.030 ; 4.813 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.584 ; 5.160 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 7.176 ; 7.036 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.942 ; 5.549 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 6.059 ; 5.601 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.836 ; 5.554 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 6.635 ; 6.239 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 7.176 ; 7.036 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 5.229 ; 5.041 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 5.999 ; 5.736 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.904 ; 5.606 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 4.018 ; 4.105 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 6.644 ; 6.769 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.789 ; 4.608 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 5.075 ; 4.844 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 5.031 ; 4.764 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 5.093 ; 4.855 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 5.450 ; 5.164 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.644 ; 6.769 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.373 ; 4.512 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 5.865 ; 5.532 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.859 ; 5.498 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.413 ; 5.136 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.865 ; 5.532 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.487 ; 5.173 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.194 ; 4.967 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.271 ; 5.526 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.089 ; 4.167 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 7.302 ; 7.141 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 6.729 ; 6.530 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 5.227 ; 4.909 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 5.032 ; 4.803 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 5.410 ; 5.201 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 5.181 ; 4.973 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 5.337 ; 5.000 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 5.320 ; 5.068 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 7.302 ; 7.141 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.044 ; 4.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 6.837 ; 7.341 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 6.838 ; 7.341 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 6.087 ; 6.516 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 6.737 ; 7.260 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 5.627 ; 5.941 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 6.131 ; 6.581 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.009 ; 4.788 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.009 ; 4.788 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.298 ; 4.971 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 5.244 ; 4.891 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 5.298 ; 4.971 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.307 ; 4.958 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.016 ; 4.802 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.307 ; 4.958 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 6.631 ; 6.531 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.631 ; 6.531 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 4.684 ; 4.475 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.363 ; 5.053 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.363 ; 5.053 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 5.016 ; 4.795 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 5.055 ; 4.863 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.695 ; 4.518 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 5.055 ; 4.863 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.985 ; 4.740 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.985 ; 4.740 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 4.968 ; 4.714 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 5.473 ; 5.202 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 5.473 ; 5.202 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 5.055 ; 4.813 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_9[*]      ; clk_in     ; 5.232 ; 4.864 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[0]     ; clk_in     ; 5.232 ; 4.864 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[1]     ; clk_in     ; 5.044 ; 4.795 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 5.347 ; 5.000 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 5.347 ; 5.000 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 5.625 ; 5.183 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 5.625 ; 5.183 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 5.671 ; 5.303 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 6.116 ; 5.751 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 5.795 ; 5.512 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 5.853 ; 5.557 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.235 ; 5.882 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.244 ; 5.895 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 6.338 ; 5.830 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 5.701 ; 6.099 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.086 ; 4.717 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 5.107 ; 4.758 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 4.534 ; 4.323 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.065 ; 4.655 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 4.732 ; 4.550 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.413 ; 5.034 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.530 ; 5.088 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.316 ; 5.043 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 6.083 ; 5.701 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 6.656 ; 6.525 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 4.732 ; 4.550 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 5.472 ; 5.218 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.381 ; 5.094 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 3.565 ; 3.651 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 4.309 ; 4.134 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.309 ; 4.134 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.584 ; 4.361 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.538 ; 4.281 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.602 ; 4.372 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 4.944 ; 4.668 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.149 ; 6.266 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 3.909 ; 4.044 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 4.700 ; 4.480 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.338 ; 4.990 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 4.910 ; 4.642 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.345 ; 5.023 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 4.981 ; 4.679 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 4.700 ; 4.480 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 4.773 ; 5.020 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 3.637 ; 3.714 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 4.538 ; 4.314 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 6.225 ; 6.036 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 4.724 ; 4.416 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 4.538 ; 4.314 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 4.900 ; 4.696 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 4.678 ; 4.476 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 4.830 ; 4.503 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 4.813 ; 4.568 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 6.774 ; 6.622 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 3.587 ; 3.759 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 6.275 ; 6.760 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 6.276 ; 6.761 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 5.550 ; 5.963 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 6.179 ; 6.682 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 5.109 ; 5.413 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 5.598 ; 6.031 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 4.515 ; 4.299 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 4.515 ; 4.299 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 4.740 ; 4.397 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 4.740 ; 4.397 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 4.791 ; 4.474 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 4.520 ; 4.312 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 4.520 ; 4.312 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 4.800 ; 4.462 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 4.202 ; 3.998 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.129 ; 6.035 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 4.202 ; 3.998 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 4.520 ; 4.305 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 4.854 ; 4.553 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 4.520 ; 4.305 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 4.212 ; 4.039 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.212 ; 4.039 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 4.557 ; 4.370 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.474 ; 4.228 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.491 ; 4.252 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 4.474 ; 4.228 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 4.557 ; 4.322 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 4.958 ; 4.696 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 4.557 ; 4.322 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_9[*]      ; clk_in     ; 4.547 ; 4.305 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[0]     ; clk_in     ; 4.727 ; 4.371 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[1]     ; clk_in     ; 4.547 ; 4.305 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 4.838 ; 4.502 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 4.838 ; 4.502 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 5.105 ; 4.678 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 5.105 ; 4.678 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 5.150 ; 4.795 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 5.577 ; 5.224 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 5.268 ; 4.993 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 5.324 ; 5.037 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 5.692 ; 5.349 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 5.700 ; 5.362 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 5.790 ; 5.299 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.880 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                 ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -1.894 ; -3.788        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                 ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.598 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.350  ; 0.000         ;
; clk_in                                                       ; 18.036 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 3.880 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.212      ;
; 3.889 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.203      ;
; 3.896 ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.196      ;
; 3.904 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.188      ;
; 3.905 ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.187      ;
; 3.913 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.179      ;
; 3.914 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.178      ;
; 3.914 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.178      ;
; 3.920 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.235     ; 2.974      ;
; 3.923 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.169      ;
; 3.923 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.169      ;
; 3.962 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 3.133      ;
; 3.963 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 3.132      ;
; 3.974 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.294      ;
; 3.985 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.107      ;
; 3.989 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.103      ;
; 3.990 ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.278      ;
; 3.994 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.098      ;
; 3.998 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.094      ;
; 3.998 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.270      ;
; 4.004 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 3.091      ;
; 4.005 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.087      ;
; 4.008 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.260      ;
; 4.008 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.260      ;
; 4.010 ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 3.085      ;
; 4.014 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.038     ; 3.077      ;
; 4.014 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.078      ;
; 4.015 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.077      ;
; 4.020 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.035     ; 3.074      ;
; 4.021 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.035     ; 3.073      ;
; 4.024 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.068      ;
; 4.025 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.067      ;
; 4.034 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.058      ;
; 4.042 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.026     ; 3.061      ;
; 4.045 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.026     ; 3.058      ;
; 4.048 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.040     ; 3.041      ;
; 4.051 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.038     ; 3.040      ;
; 4.052 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.040      ;
; 4.054 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.035     ; 3.040      ;
; 4.056 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.035     ; 3.038      ;
; 4.061 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.230     ; 2.838      ;
; 4.061 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.031      ;
; 4.062 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.035     ; 3.032      ;
; 4.064 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.154      ; 3.219      ;
; 4.065 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 3.030      ;
; 4.066 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 3.029      ;
; 4.068 ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.035     ; 3.026      ;
; 4.069 ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.023      ;
; 4.070 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.022      ;
; 4.078 ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.014      ;
; 4.079 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.189      ;
; 4.079 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.013      ;
; 4.081 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.235     ; 2.813      ;
; 4.081 ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 3.014      ;
; 4.081 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.154      ; 3.202      ;
; 4.083 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.038     ; 3.008      ;
; 4.083 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.185      ;
; 4.086 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 3.006      ;
; 4.086 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.149      ; 3.192      ;
; 4.089 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 3.006      ;
; 4.091 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.031     ; 3.007      ;
; 4.095 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 2.997      ;
; 4.096 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 2.999      ;
; 4.099 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.169      ;
; 4.099 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 2.996      ;
; 4.099 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 2.996      ;
; 4.100 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.026     ; 3.003      ;
; 4.104 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 2.991      ;
; 4.104 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.031     ; 2.994      ;
; 4.107 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.032     ; 2.990      ;
; 4.109 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.159      ;
; 4.109 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da4_din[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.040     ; 2.980      ;
; 4.114 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 2.981      ;
; 4.115 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.025     ; 2.989      ;
; 4.119 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.149      ;
; 4.119 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.149      ;
; 4.120 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 2.972      ;
; 4.120 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.025     ; 2.984      ;
; 4.124 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 2.971      ;
; 4.124 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.035     ; 2.970      ;
; 4.129 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 2.966      ;
; 4.129 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 2.963      ;
; 4.132 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.026     ; 2.971      ;
; 4.133 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.035     ; 2.961      ;
; 4.135 ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.133      ;
; 4.135 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.026     ; 2.968      ;
; 4.136 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.035     ; 2.958      ;
; 4.137 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da1_din[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.154      ; 3.146      ;
; 4.140 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.035     ; 2.954      ;
; 4.141 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da4_din[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.040     ; 2.948      ;
; 4.143 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.125      ;
; 4.144 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.059     ; 2.926      ;
; 4.145 ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.034     ; 2.950      ;
; 4.146 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.122      ;
; 4.147 ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.026     ; 2.956      ;
; 4.148 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.136      ;
; 4.149 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.135      ;
; 4.150 ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.026     ; 2.953      ;
; 4.153 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.115      ;
; 4.153 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.115      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; tgen:u_tgen|stv                                      ; tgen:u_tgen|stv                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; clkrst:u_clkrst|rst_n_sys_p1                         ; clkrst:u_clkrst|rst_n_sys                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|cnt2[1]                    ; lcd_display:u_lcd_display|cnt2[1]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|cnt2[2]                    ; lcd_display:u_lcd_display|cnt2[2]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p2.shift_data1             ; lcd_display:u_lcd_display|p2.shift_data1             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|char_reg[2]                ; lcd_display:u_lcd_display|char_reg[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|char_reg[1]                ; lcd_display:u_lcd_display|char_reg[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|data_reg[0]                ; lcd_display:u_lcd_display|data_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|pulse_1ms             ; switch:u_switch|timer:u0_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|t_cnt_en              ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|dis_sn[3]                            ; switch:u_switch|dis_sn[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|send24bitend                             ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|cstate.SENDDELAY                         ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|isEn                                     ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_module:u_tx_module|tx_bit[1]                      ; tx_module:u_tx_module|tx_bit[1]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|rData[0]                                 ; uart:u_uart|rData[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_module:u_tx_module|txd                            ; tx_module:u_tx_module|txd                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|cs_ctrl.PCH                              ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|flag_frm_pol                             ; tgen:u_tgen|flag_frm_pol                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|b_data[7]                                ; tgen:u_tgen|b_data[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|igr_sw                               ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_module:u_tx_module|tx_rdy                         ; tx_module:u_tx_module|tx_rdy                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|FPGA_LED_Test                        ; switch:u_switch|FPGA_LED_Test                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|p.00                       ; lcd_display:u_lcd_display|p.00                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|p_back.disp_char           ; lcd_display:u_lcd_display|p_back.disp_char           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|p_back.set_xy              ; lcd_display:u_lcd_display|p_back.set_xy              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|p_back.clear_screen        ; lcd_display:u_lcd_display|p_back.clear_screen        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|p_back.idle                ; lcd_display:u_lcd_display|p_back.idle                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|p2.idle                    ; lcd_display:u_lcd_display|p2.idle                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|lcd_ce                     ; lcd_display:u_lcd_display|lcd_ce                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|char_reg[3]                ; lcd_display:u_lcd_display|char_reg[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|char_reg[0]                ; lcd_display:u_lcd_display|char_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|char_reg[4]                ; lcd_display:u_lcd_display|char_reg[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|char_reg[6]                ; lcd_display:u_lcd_display|char_reg[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|x_reg[0]                   ; lcd_display:u_lcd_display|x_reg[0]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|lcd_dc                     ; lcd_display:u_lcd_display|lcd_dc                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|lcd_din                    ; lcd_display:u_lcd_display|lcd_din                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|dis_sn[1]                            ; switch:u_switch|dis_sn[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|dis_sn[5]                            ; switch:u_switch|dis_sn[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|dis_sn[2]                            ; switch:u_switch|dis_sn[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|dis_sn[6]                            ; switch:u_switch|dis_sn[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.894 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.334     ; 0.711      ;
; -1.894 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.334     ; 0.711      ;
; 4.434  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[2]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.443      ;
; 4.434  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[3]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.443      ;
; 4.434  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[4]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.443      ;
; 4.434  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[5]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.443      ;
; 4.434  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[8]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.443      ;
; 4.434  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[9]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.443      ;
; 4.434  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[10]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.443      ;
; 4.434  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[11]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.443      ;
; 4.434  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[1]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.443      ;
; 4.440  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[1]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.240     ; 2.449      ;
; 4.440  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[5]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.240     ; 2.449      ;
; 4.440  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[5]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.240     ; 2.449      ;
; 4.440  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[4]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.240     ; 2.449      ;
; 4.440  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.240     ; 2.449      ;
; 4.440  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[6]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.240     ; 2.449      ;
; 4.440  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[0]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.240     ; 2.449      ;
; 4.440  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[4]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.240     ; 2.449      ;
; 4.440  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[0]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.443      ;
; 4.440  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[6]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.443      ;
; 4.440  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[7]                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.443      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.440      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.440      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.440      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.440      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.440      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.441      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.440      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.440      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.440      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.440      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.440      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.440      ;
; 4.441  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.239     ; 2.448      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.239     ; 2.448      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.239     ; 2.448      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.239     ; 2.448      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.239     ; 2.448      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.239     ; 2.448      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.239     ; 2.448      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 2.444      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.257     ; 2.430      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da4_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.437      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.440      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.438      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.438      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.438      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.438      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.438      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.438      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.438      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.438      ;
; 4.442  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.438      ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.598 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.034     ; 0.609      ;
; 1.598 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.034     ; 0.609      ;
; 2.042 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|stv                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 2.170      ;
; 2.042 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv3_R_pre                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.174      ;
; 2.042 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv4_L_pre                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.174      ;
; 2.061 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckh4                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 2.181      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[11]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|igr_sw                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.234 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|FPGA_LED_Test                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 2.179      ;
; 2.236 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|trig_lock_timer                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.179      ;
; 2.236 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[10]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.179      ;
; 2.236 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[4]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.179      ;
; 2.236 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[9]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.179      ;
; 2.236 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[6]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[0]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.144     ; 2.177      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[1]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.144     ; 2.177      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[3]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.144     ; 2.177      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[2]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.144     ; 2.177      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[6]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.144     ; 2.177      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|pulse_1us              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[1]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[2]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[3]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[4]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[5]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[6]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[7]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[8]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[9]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[10]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[11]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[12]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[13]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[14]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[15]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|pulse_1ms              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|t_cnt_en               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[1]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[2]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[3]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[4]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[6]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[7]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[8]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[9]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[10]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[11]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[12]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[13]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[14]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[15]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[5]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 2.179      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|tpulse                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 2.180      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.173      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 2.171      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 2.178      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 2.178      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 2.178      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 2.171      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 2.169      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 2.169      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 2.169      ;
; 2.237 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 2.169      ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; 3.350 ; 3.534        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv3_R_pre                                ;
; 3.350 ; 3.534        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv4_L_pre                                ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[3]                                ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|stv                                       ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                             ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                          ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]                 ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[1]                 ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[7]                                ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[7]                                ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[0]                 ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[3]                 ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[4]                 ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[6]                 ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[5]                 ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[6]                 ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.idle                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.clear_screen         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.disp_char            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.idle                 ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|data_rty[12]                          ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|data_rty[21]                          ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|data_rty[43]                          ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|data_rty[8]                           ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|dis_sn[3]                             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|en_uart                               ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[0]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[10]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[11]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[12]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[13]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[14]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[15]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[1]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[2]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[3]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[4]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[8]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[9]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|s_out                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[0]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[10] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[11] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[12] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[13] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[14] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[15] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[1]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[2]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[3]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[4]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[5]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[6]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[7]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[8]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[9]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|tpulse      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[0]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[10] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[11] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[12] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[13] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[14] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[15] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[1]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[2]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[3]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[4]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[5]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[6]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[7]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[8]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[9]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[0]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[1]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[2]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[0]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13]  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_in'                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 18.036 ; 18.220       ; 0.184          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.101 ; 18.101       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.101 ; 18.101       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.137 ; 18.137       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.146 ; 18.146       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.214 ; 18.214       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.599 ; 18.815       ; 0.216          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.819 ; 18.819       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.891 ; 18.891       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.900 ; 18.900       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.934 ; 18.934       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.934 ; 18.934       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 35.037 ; 37.037       ; 2.000          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 1.179 ; 1.850 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 2.547 ; 3.193 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 2.655 ; 3.300 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 2.381 ; 2.975 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 2.552 ; 3.212 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -0.953 ; -1.606 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -2.139 ; -2.767 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -2.247 ; -2.881 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -1.979 ; -2.558 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -2.144 ; -2.786 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 3.269 ; 3.116 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.549 ; 2.654 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.554 ; 2.656 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 2.308 ; 2.401 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.519 ; 2.619 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 3.570 ; 3.805 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 2.719 ; 2.869 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 2.780 ; 2.881 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 2.775 ; 2.852 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 3.073 ; 3.182 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.570 ; 3.805 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 2.478 ; 2.555 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 2.839 ; 2.962 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.744 ; 2.830 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 1.989 ; 1.935 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 3.585 ; 3.370 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 2.266 ; 2.306 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 2.380 ; 2.438 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 2.305 ; 2.397 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 2.392 ; 2.448 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 2.557 ; 2.644 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 3.585 ; 3.370 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 2.183 ; 2.151 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 2.744 ; 2.852 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.714 ; 2.824 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.530 ; 2.616 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.744 ; 2.852 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.556 ; 2.641 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.456 ; 2.534 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 2.708 ; 2.607 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 2.019 ; 2.001 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 3.579 ; 3.811 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 3.349 ; 3.544 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 2.387 ; 2.484 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 2.312 ; 2.412 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 2.537 ; 2.632 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 2.418 ; 2.541 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 2.428 ; 2.542 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 2.467 ; 2.555 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 3.579 ; 3.811 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.986 ; 1.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 3.595 ; 3.388 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 3.596 ; 3.389 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 3.171 ; 2.964 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 3.531 ; 3.308 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 2.907 ; 2.731 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 3.198 ; 3.039 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 2.331 ; 2.417 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.331 ; 2.417 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.417 ; 2.533 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.386 ; 2.468 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 2.417 ; 2.533 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 2.402 ; 2.491 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 2.330 ; 2.420 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 2.402 ; 2.491 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 3.337 ; 3.541 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 3.337 ; 3.541 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 2.161 ; 2.215 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.453 ; 2.559 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.453 ; 2.559 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 2.330 ; 2.410 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 2.347 ; 2.427 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 2.176 ; 2.237 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 2.347 ; 2.427 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 2.283 ; 2.360 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 2.283 ; 2.360 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 2.274 ; 2.356 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 2.518 ; 2.638 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 2.518 ; 2.638 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 2.335 ; 2.416 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_9[*]      ; clk_in     ; 2.346 ; 2.441 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[0]     ; clk_in     ; 2.346 ; 2.441 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[1]     ; clk_in     ; 2.312 ; 2.393 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 2.431 ; 2.523 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 2.431 ; 2.523 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 2.498 ; 2.618 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 2.498 ; 2.618 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 2.579 ; 2.706 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 2.757 ; 2.940 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 2.648 ; 2.812 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 2.690 ; 2.851 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 2.854 ; 3.037 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 2.864 ; 3.048 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.858 ; 3.007 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 2.972 ; 2.826 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.275 ; 2.375 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.279 ; 2.377 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 2.043 ; 2.133 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.245 ; 2.341 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 2.212 ; 2.285 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 2.440 ; 2.585 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 2.503 ; 2.599 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 2.497 ; 2.571 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 2.784 ; 2.888 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.294 ; 3.524 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 2.212 ; 2.285 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 2.559 ; 2.677 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.468 ; 2.550 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 1.741 ; 1.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 2.008 ; 2.047 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 2.008 ; 2.047 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 2.118 ; 2.173 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 2.042 ; 2.131 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 2.130 ; 2.183 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 2.288 ; 2.371 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 3.313 ; 3.101 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 1.928 ; 1.898 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 2.191 ; 2.266 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.439 ; 2.544 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.263 ; 2.344 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.469 ; 2.571 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.288 ; 2.369 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.191 ; 2.266 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 2.434 ; 2.337 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 1.771 ; 1.755 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 2.048 ; 2.144 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 3.081 ; 3.272 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 2.121 ; 2.213 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 2.048 ; 2.144 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 2.263 ; 2.354 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 2.149 ; 2.267 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 2.160 ; 2.269 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 2.197 ; 2.281 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 3.301 ; 3.527 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.735 ; 1.705 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 3.285 ; 3.086 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 3.286 ; 3.087 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 2.875 ; 2.675 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 3.223 ; 3.010 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 2.622 ; 2.453 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 2.904 ; 2.753 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 2.066 ; 2.148 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.066 ; 2.148 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.118 ; 2.196 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.118 ; 2.196 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 2.148 ; 2.259 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 2.065 ; 2.150 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 2.065 ; 2.150 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 2.133 ; 2.219 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 1.902 ; 1.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 3.068 ; 3.267 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 1.902 ; 1.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.064 ; 2.140 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.182 ; 2.283 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 2.064 ; 2.140 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 1.915 ; 1.974 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 1.915 ; 1.974 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 2.080 ; 2.156 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 2.009 ; 2.088 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 2.019 ; 2.092 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 2.009 ; 2.088 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 2.068 ; 2.146 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 2.244 ; 2.359 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 2.068 ; 2.146 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_9[*]      ; clk_in     ; 2.047 ; 2.124 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[0]     ; clk_in     ; 2.079 ; 2.170 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[1]     ; clk_in     ; 2.047 ; 2.124 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 2.161 ; 2.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 2.161 ; 2.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 2.226 ; 2.340 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 2.226 ; 2.340 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 2.304 ; 2.426 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 2.475 ; 2.650 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 2.369 ; 2.526 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 2.410 ; 2.564 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 2.568 ; 2.744 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 2.578 ; 2.754 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.572 ; 2.714 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                         ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                              ; -0.705 ; 0.179 ; -3.963   ; 1.598   ; 3.220               ;
;  clk_in                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 18.036              ;
;  u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.705 ; 0.179 ; -3.963   ; 1.598   ; 3.220               ;
; Design-wide TNS                                               ; -3.651 ; 0.0   ; -7.926   ; 0.0     ; 0.0                 ;
;  clk_in                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -3.651 ; 0.000 ; -7.926   ; 0.000   ; 0.000               ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 2.584 ; 2.830 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 5.191 ; 5.481 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 5.415 ; 5.727 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 4.959 ; 5.087 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 5.207 ; 5.495 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -0.953 ; -1.606 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -2.139 ; -2.767 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -2.247 ; -2.881 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -1.979 ; -2.558 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -2.144 ; -2.786 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 6.423 ; 6.672 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.604 ; 5.364 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 5.637 ; 5.378 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 5.030 ; 4.912 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.584 ; 5.308 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 7.177 ; 7.144 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.942 ; 5.697 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 6.059 ; 5.758 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.855 ; 5.672 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 6.681 ; 6.406 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 7.177 ; 7.144 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 5.229 ; 5.132 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 6.019 ; 5.881 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.924 ; 5.730 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 4.018 ; 4.105 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 6.721 ; 6.769 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.789 ; 4.648 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 5.075 ; 4.896 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 5.031 ; 4.813 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 5.093 ; 4.905 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 5.450 ; 5.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.721 ; 6.769 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.378 ; 4.512 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 5.865 ; 5.661 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.859 ; 5.634 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.413 ; 5.239 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.865 ; 5.661 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.487 ; 5.279 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.194 ; 5.040 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.377 ; 5.526 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.089 ; 4.167 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 7.320 ; 7.285 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 6.729 ; 6.632 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 5.227 ; 5.003 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 5.032 ; 4.888 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 5.426 ; 5.266 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 5.182 ; 5.061 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 5.337 ; 5.098 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 5.333 ; 5.135 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 7.320 ; 7.285 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.044 ; 4.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 7.118 ; 7.376 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 7.119 ; 7.377 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 6.279 ; 6.518 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 6.989 ; 7.272 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 5.802 ; 5.941 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 6.361 ; 6.581 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.009 ; 4.839 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.009 ; 4.839 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.298 ; 5.076 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 5.244 ; 5.000 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 5.298 ; 5.076 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.307 ; 5.044 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.016 ; 4.849 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.307 ; 5.044 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 6.640 ; 6.629 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.640 ; 6.629 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 4.684 ; 4.522 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.369 ; 5.144 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.369 ; 5.144 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 5.016 ; 4.842 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 5.064 ; 4.909 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.695 ; 4.560 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 5.064 ; 4.909 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.985 ; 4.793 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.985 ; 4.793 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 4.968 ; 4.780 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 5.486 ; 5.283 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 5.486 ; 5.283 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 5.055 ; 4.891 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_9[*]      ; clk_in     ; 5.232 ; 4.953 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[0]     ; clk_in     ; 5.232 ; 4.953 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[1]     ; clk_in     ; 5.044 ; 4.864 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 5.347 ; 5.106 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 5.347 ; 5.106 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 5.625 ; 5.318 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 5.625 ; 5.318 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 5.671 ; 5.448 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 6.116 ; 5.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 5.795 ; 5.679 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 5.853 ; 5.737 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.240 ; 6.100 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.250 ; 6.114 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 6.338 ; 6.036 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 2.972 ; 2.826 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.275 ; 2.375 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.279 ; 2.377 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 2.043 ; 2.133 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.245 ; 2.341 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 2.212 ; 2.285 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 2.440 ; 2.585 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 2.503 ; 2.599 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 2.497 ; 2.571 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 2.784 ; 2.888 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.294 ; 3.524 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 2.212 ; 2.285 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 2.559 ; 2.677 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.468 ; 2.550 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 1.741 ; 1.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 2.008 ; 2.047 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 2.008 ; 2.047 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 2.118 ; 2.173 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 2.042 ; 2.131 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 2.130 ; 2.183 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 2.288 ; 2.371 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 3.313 ; 3.101 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 1.928 ; 1.898 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 2.191 ; 2.266 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.439 ; 2.544 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.263 ; 2.344 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.469 ; 2.571 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.288 ; 2.369 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.191 ; 2.266 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 2.434 ; 2.337 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 1.771 ; 1.755 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 2.048 ; 2.144 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 3.081 ; 3.272 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 2.121 ; 2.213 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 2.048 ; 2.144 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 2.263 ; 2.354 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 2.149 ; 2.267 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 2.160 ; 2.269 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 2.197 ; 2.281 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 3.301 ; 3.527 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.735 ; 1.705 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 3.285 ; 3.086 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 3.286 ; 3.087 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 2.875 ; 2.675 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 3.223 ; 3.010 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 2.622 ; 2.453 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 2.904 ; 2.753 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 2.066 ; 2.148 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.066 ; 2.148 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.118 ; 2.196 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.118 ; 2.196 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 2.148 ; 2.259 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 2.065 ; 2.150 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 2.065 ; 2.150 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 2.133 ; 2.219 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 1.902 ; 1.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 3.068 ; 3.267 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 1.902 ; 1.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.064 ; 2.140 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.182 ; 2.283 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 2.064 ; 2.140 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 1.915 ; 1.974 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 1.915 ; 1.974 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 2.080 ; 2.156 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 2.009 ; 2.088 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 2.019 ; 2.092 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 2.009 ; 2.088 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 2.068 ; 2.146 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 2.244 ; 2.359 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 2.068 ; 2.146 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_9[*]      ; clk_in     ; 2.047 ; 2.124 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[0]     ; clk_in     ; 2.079 ; 2.170 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_9[1]     ; clk_in     ; 2.047 ; 2.124 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 2.161 ; 2.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 2.161 ; 2.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 2.226 ; 2.340 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 2.226 ; 2.340 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 2.304 ; 2.426 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 2.475 ; 2.650 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 2.369 ; 2.526 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 2.410 ; 2.564 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 2.568 ; 2.744 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 2.578 ; 2.754 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.572 ; 2.714 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED_Test ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_p14v       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_n14v       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_gvddp      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_gvddn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_vgh        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_vgl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en_Test1  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en_Test2  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en2       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en3       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en4       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_4[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_4[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_5[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_5[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_6[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_6[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_7[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_7[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_8[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_8[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_9[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_9[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_10[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_10[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_11[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_11[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_12[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_12[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_13[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_13[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_14[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_14[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test1[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test1[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test2[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test2[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_RST         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_CE          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_DC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_DIN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_CLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sw5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rxd                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED_Test ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_p14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_n14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; en_gvddp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_gvddn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_vgh        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; en_vgl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en4       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_13[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_13[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da2_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da2_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da2_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da1_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da3_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da3_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; da4_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; L_RST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_CE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_DC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_DIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.00861 V          ; 0.106 V                              ; 0.016 V                              ; 6.53e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.00861 V         ; 0.106 V                             ; 0.016 V                             ; 6.53e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.118 V                              ; 0.017 V                              ; 8.67e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.118 V                             ; 0.017 V                             ; 8.67e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED_Test ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_p14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_n14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; en_gvddp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_gvddn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_vgh        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; en_vgl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; mux_en_Test1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en4       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_13[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_13[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da2_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da2_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da2_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da1_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da1_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da2_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da3_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da3_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; da4_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; L_RST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_CE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_DC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_DIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 53085    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 53085    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                      ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 531      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                       ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 531      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 69    ; 69   ;
; Unconstrained Output Port Paths ; 69    ; 69   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 20 20:36:35 2018
Info: Command: quartus_sta VT_Demo -c VT_Demo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VT_Demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name clk_in clk_in
    Info (332110): create_generated_clock -source {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 140 -duty_cycle 50.00 -name {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]} {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.705
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.705        -3.651 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.435
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.435         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.963
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.963        -7.926 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.181
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.181         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.243
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.243         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.219         0.000 clk_in 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.179        -0.364 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.384         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.442
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.442        -6.884 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.796
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.796         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.220
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.220         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.113         0.000 clk_in 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.880         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.179         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.894
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.894        -3.788 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.598
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.598         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.350
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.350         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.036         0.000 clk_in 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 462 megabytes
    Info: Processing ended: Thu Dec 20 20:36:39 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


