--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17348 paths analyzed, 900 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.575ns.
--------------------------------------------------------------------------------

Paths for end point CHAR3_p_5 (SLICE_X27Y30.C1), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_0 (FF)
  Destination:          CHAR3_p_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.538ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.265 - 0.267)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_0 to CHAR3_p_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.AQ      Tcko                  0.391   countC<6>
                                                       countC_0
    SLICE_X25Y29.D1      net (fanout=2)        0.821   countC<0>
    SLICE_X25Y29.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X25Y33.C1      net (fanout=16)       1.124   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X25Y33.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X20Y34.C4      net (fanout=4)        0.790   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X20Y34.C       Tilo                  0.205   CHAR3_p<31>
                                                       _n03367
    SLICE_X27Y30.C1      net (fanout=31)       1.367   _n0336
    SLICE_X27Y30.CLK     Tas                   0.322   CHAR3_p<6>
                                                       CHAR3_p_5_rstpot
                                                       CHAR3_p_5
    -------------------------------------------------  ---------------------------
    Total                                      5.538ns (1.436ns logic, 4.102ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_4 (FF)
  Destination:          CHAR3_p_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.335ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.265 - 0.267)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_4 to CHAR3_p_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.CQ      Tcko                  0.391   countC<6>
                                                       countC_4
    SLICE_X25Y29.D2      net (fanout=2)        0.618   countC<4>
    SLICE_X25Y29.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X25Y33.C1      net (fanout=16)       1.124   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X25Y33.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X20Y34.C4      net (fanout=4)        0.790   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X20Y34.C       Tilo                  0.205   CHAR3_p<31>
                                                       _n03367
    SLICE_X27Y30.C1      net (fanout=31)       1.367   _n0336
    SLICE_X27Y30.CLK     Tas                   0.322   CHAR3_p<6>
                                                       CHAR3_p_5_rstpot
                                                       CHAR3_p_5
    -------------------------------------------------  ---------------------------
    Total                                      5.335ns (1.436ns logic, 3.899ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_3 (FF)
  Destination:          CHAR3_p_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.297ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.265 - 0.267)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_3 to CHAR3_p_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.BMUX    Tshcko                0.461   countC<6>
                                                       countC_3
    SLICE_X25Y29.D3      net (fanout=2)        0.510   countC<3>
    SLICE_X25Y29.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X25Y33.C1      net (fanout=16)       1.124   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X25Y33.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X20Y34.C4      net (fanout=4)        0.790   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X20Y34.C       Tilo                  0.205   CHAR3_p<31>
                                                       _n03367
    SLICE_X27Y30.C1      net (fanout=31)       1.367   _n0336
    SLICE_X27Y30.CLK     Tas                   0.322   CHAR3_p<6>
                                                       CHAR3_p_5_rstpot
                                                       CHAR3_p_5
    -------------------------------------------------  ---------------------------
    Total                                      5.297ns (1.506ns logic, 3.791ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point CHAR3_p_4 (SLICE_X27Y30.B3), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_0 (FF)
  Destination:          CHAR3_p_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.418ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.265 - 0.267)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_0 to CHAR3_p_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.AQ      Tcko                  0.391   countC<6>
                                                       countC_0
    SLICE_X25Y29.D1      net (fanout=2)        0.821   countC<0>
    SLICE_X25Y29.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X25Y33.C1      net (fanout=16)       1.124   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X25Y33.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X20Y34.C4      net (fanout=4)        0.790   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X20Y34.C       Tilo                  0.205   CHAR3_p<31>
                                                       _n03367
    SLICE_X27Y30.B3      net (fanout=31)       1.247   _n0336
    SLICE_X27Y30.CLK     Tas                   0.322   CHAR3_p<6>
                                                       CHAR3_p_4_rstpot
                                                       CHAR3_p_4
    -------------------------------------------------  ---------------------------
    Total                                      5.418ns (1.436ns logic, 3.982ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_4 (FF)
  Destination:          CHAR3_p_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.215ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.265 - 0.267)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_4 to CHAR3_p_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.CQ      Tcko                  0.391   countC<6>
                                                       countC_4
    SLICE_X25Y29.D2      net (fanout=2)        0.618   countC<4>
    SLICE_X25Y29.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X25Y33.C1      net (fanout=16)       1.124   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X25Y33.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X20Y34.C4      net (fanout=4)        0.790   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X20Y34.C       Tilo                  0.205   CHAR3_p<31>
                                                       _n03367
    SLICE_X27Y30.B3      net (fanout=31)       1.247   _n0336
    SLICE_X27Y30.CLK     Tas                   0.322   CHAR3_p<6>
                                                       CHAR3_p_4_rstpot
                                                       CHAR3_p_4
    -------------------------------------------------  ---------------------------
    Total                                      5.215ns (1.436ns logic, 3.779ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_3 (FF)
  Destination:          CHAR3_p_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.177ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.265 - 0.267)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_3 to CHAR3_p_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.BMUX    Tshcko                0.461   countC<6>
                                                       countC_3
    SLICE_X25Y29.D3      net (fanout=2)        0.510   countC<3>
    SLICE_X25Y29.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X25Y33.C1      net (fanout=16)       1.124   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X25Y33.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X20Y34.C4      net (fanout=4)        0.790   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X20Y34.C       Tilo                  0.205   CHAR3_p<31>
                                                       _n03367
    SLICE_X27Y30.B3      net (fanout=31)       1.247   _n0336
    SLICE_X27Y30.CLK     Tas                   0.322   CHAR3_p<6>
                                                       CHAR3_p_4_rstpot
                                                       CHAR3_p_4
    -------------------------------------------------  ---------------------------
    Total                                      5.177ns (1.506ns logic, 3.671ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point CHAR3_p_3 (SLICE_X27Y30.A3), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_0 (FF)
  Destination:          CHAR3_p_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.410ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.265 - 0.267)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_0 to CHAR3_p_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.AQ      Tcko                  0.391   countC<6>
                                                       countC_0
    SLICE_X25Y29.D1      net (fanout=2)        0.821   countC<0>
    SLICE_X25Y29.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X25Y33.C1      net (fanout=16)       1.124   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X25Y33.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X20Y34.C4      net (fanout=4)        0.790   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X20Y34.C       Tilo                  0.205   CHAR3_p<31>
                                                       _n03367
    SLICE_X27Y30.A3      net (fanout=31)       1.239   _n0336
    SLICE_X27Y30.CLK     Tas                   0.322   CHAR3_p<6>
                                                       CHAR3_p_3_rstpot
                                                       CHAR3_p_3
    -------------------------------------------------  ---------------------------
    Total                                      5.410ns (1.436ns logic, 3.974ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_4 (FF)
  Destination:          CHAR3_p_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.207ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.265 - 0.267)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_4 to CHAR3_p_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.CQ      Tcko                  0.391   countC<6>
                                                       countC_4
    SLICE_X25Y29.D2      net (fanout=2)        0.618   countC<4>
    SLICE_X25Y29.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X25Y33.C1      net (fanout=16)       1.124   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X25Y33.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X20Y34.C4      net (fanout=4)        0.790   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X20Y34.C       Tilo                  0.205   CHAR3_p<31>
                                                       _n03367
    SLICE_X27Y30.A3      net (fanout=31)       1.239   _n0336
    SLICE_X27Y30.CLK     Tas                   0.322   CHAR3_p<6>
                                                       CHAR3_p_3_rstpot
                                                       CHAR3_p_3
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (1.436ns logic, 3.771ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_3 (FF)
  Destination:          CHAR3_p_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.169ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.265 - 0.267)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_3 to CHAR3_p_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.BMUX    Tshcko                0.461   countC<6>
                                                       countC_3
    SLICE_X25Y29.D3      net (fanout=2)        0.510   countC<3>
    SLICE_X25Y29.D       Tilo                  0.259   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X25Y33.C1      net (fanout=16)       1.124   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X25Y33.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X20Y34.C4      net (fanout=4)        0.790   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X20Y34.C       Tilo                  0.205   CHAR3_p<31>
                                                       _n03367
    SLICE_X27Y30.A3      net (fanout=31)       1.239   _n0336
    SLICE_X27Y30.CLK     Tas                   0.322   CHAR3_p<6>
                                                       CHAR3_p_3_rstpot
                                                       CHAR3_p_3
    -------------------------------------------------  ---------------------------
    Total                                      5.169ns (1.506ns logic, 3.663ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CHAR3_p_11 (SLICE_X24Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR3_p_11 (FF)
  Destination:          CHAR3_p_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR3_p_11 to CHAR3_p_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.AQ      Tcko                  0.200   CHAR3_p<14>
                                                       CHAR3_p_11
    SLICE_X24Y32.A6      net (fanout=3)        0.026   CHAR3_p<11>
    SLICE_X24Y32.CLK     Tah         (-Th)    -0.190   CHAR3_p<14>
                                                       CHAR3_p_11_rstpot
                                                       CHAR3_p_11
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Paths for end point CHAR3_p_30 (SLICE_X20Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR3_p_30 (FF)
  Destination:          CHAR3_p_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR3_p_30 to CHAR3_p_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.AQ      Tcko                  0.200   CHAR3_p<31>
                                                       CHAR3_p_30
    SLICE_X20Y34.A6      net (fanout=3)        0.034   CHAR3_p<30>
    SLICE_X20Y34.CLK     Tah         (-Th)    -0.190   CHAR3_p<31>
                                                       CHAR3_p_30_rstpot
                                                       CHAR3_p_30
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point CHAR3_p_0 (SLICE_X24Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR3_p_0 (FF)
  Destination:          CHAR3_p_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR3_p_0 to CHAR3_p_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y30.AQ      Tcko                  0.200   CHAR3_p<2>
                                                       CHAR3_p_0
    SLICE_X24Y30.A6      net (fanout=6)        0.038   CHAR3_p<0>
    SLICE_X24Y30.CLK     Tah         (-Th)    -0.190   CHAR3_p<2>
                                                       CHAR3_p_0_rstpot
                                                       CHAR3_p_0
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countD<3>/CLK
  Logical resource: countD_0/CK
  Location pin: SLICE_X32Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countD<3>/CLK
  Logical resource: countD_1/CK
  Location pin: SLICE_X32Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.575|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17348 paths, 0 nets, and 1305 connections

Design statistics:
   Minimum period:   5.575ns{1}   (Maximum frequency: 179.372MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  6 17:02:06 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



