Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jun 26 23:35:54 2025
| Host         : neuromancer running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.987        0.000                      0                  203        0.160        0.000                      0                  203        2.000        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
SYS_CLK_PIN        {0.000 4.000}        8.000           125.000         
  clk_100mhz_mmcm  {0.000 5.000}        10.000          100.000         
  clkfbout_mmcm    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYS_CLK_PIN                                                                                                                                                          2.000        0.000                       0                     2  
  clk_100mhz_mmcm        6.987        0.000                      0                  203        0.160        0.000                      0                  203        4.500        0.000                       0                   107  
  clkfbout_mmcm                                                                                                                                                      6.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_100mhz_mmcm                   
(none)           clkfbout_mmcm                     
(none)                            clk_100mhz_mmcm  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK_PIN
  To Clock:  SYS_CLK_PIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK_PIN
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SYS_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_rst_subsys_i/clk_125mhz_bufg_in_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_rst_subsys_i/MMCME2_BASE_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  clk_rst_subsys_i/MMCME2_BASE_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_rst_subsys_i/MMCME2_BASE_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_rst_subsys_i/MMCME2_BASE_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_rst_subsys_i/MMCME2_BASE_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_rst_subsys_i/MMCME2_BASE_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_mmcm
  To Clock:  clk_100mhz_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[17].register_sync_rstn_i/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_mmcm rise@10.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.773ns (31.012%)  route 1.720ns (68.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.962ns = ( 18.962 - 10.000 ) 
    Source Clock Delay      (SCD):    9.818ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.806     5.880    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.968 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.889     7.857    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.860     9.818    clk_rst_subsys_i/cdc_sync_locked_i/clk_100mhz
    SLICE_X112Y83        FDRE                                         r  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478    10.296 f  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.429    10.724    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg[1]_1
    SLICE_X112Y83        LUT1 (Prop_lut1_I0_O)        0.295    11.019 r  clk_rst_subsys_i/cdc_sync_locked_i/dout[0]_i_1/O
                         net (fo=100, routed)         1.291    12.310    gen_debounce_flops[17].register_sync_rstn_i/p_0_in
    SLICE_X110Y88        FDRE                                         r  gen_debounce_flops[17].register_sync_rstn_i/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.612    15.377    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.460 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.725    17.185    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.276 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.686    18.962    gen_debounce_flops[17].register_sync_rstn_i/clk_100mhz
    SLICE_X110Y88        FDRE                                         r  gen_debounce_flops[17].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism              0.836    19.798    
                         clock uncertainty           -0.071    19.727    
    SLICE_X110Y88        FDRE (Setup_fdre_C_R)       -0.429    19.298    gen_debounce_flops[17].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         19.298    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[47].register_sync_rstn_i/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_mmcm rise@10.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.773ns (31.012%)  route 1.720ns (68.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.962ns = ( 18.962 - 10.000 ) 
    Source Clock Delay      (SCD):    9.818ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.806     5.880    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.968 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.889     7.857    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.860     9.818    clk_rst_subsys_i/cdc_sync_locked_i/clk_100mhz
    SLICE_X112Y83        FDRE                                         r  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478    10.296 f  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.429    10.724    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg[1]_1
    SLICE_X112Y83        LUT1 (Prop_lut1_I0_O)        0.295    11.019 r  clk_rst_subsys_i/cdc_sync_locked_i/dout[0]_i_1/O
                         net (fo=100, routed)         1.291    12.310    gen_debounce_flops[47].register_sync_rstn_i/p_0_in
    SLICE_X110Y88        FDRE                                         r  gen_debounce_flops[47].register_sync_rstn_i/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.612    15.377    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.460 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.725    17.185    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.276 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.686    18.962    gen_debounce_flops[47].register_sync_rstn_i/clk_100mhz
    SLICE_X110Y88        FDRE                                         r  gen_debounce_flops[47].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism              0.836    19.798    
                         clock uncertainty           -0.071    19.727    
    SLICE_X110Y88        FDRE (Setup_fdre_C_R)       -0.429    19.298    gen_debounce_flops[47].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         19.298    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[48].register_sync_rstn_i/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_mmcm rise@10.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.773ns (31.012%)  route 1.720ns (68.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.962ns = ( 18.962 - 10.000 ) 
    Source Clock Delay      (SCD):    9.818ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.806     5.880    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.968 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.889     7.857    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.860     9.818    clk_rst_subsys_i/cdc_sync_locked_i/clk_100mhz
    SLICE_X112Y83        FDRE                                         r  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478    10.296 f  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.429    10.724    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg[1]_1
    SLICE_X112Y83        LUT1 (Prop_lut1_I0_O)        0.295    11.019 r  clk_rst_subsys_i/cdc_sync_locked_i/dout[0]_i_1/O
                         net (fo=100, routed)         1.291    12.310    gen_debounce_flops[48].register_sync_rstn_i/p_0_in
    SLICE_X110Y88        FDRE                                         r  gen_debounce_flops[48].register_sync_rstn_i/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.612    15.377    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.460 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.725    17.185    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.276 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.686    18.962    gen_debounce_flops[48].register_sync_rstn_i/clk_100mhz
    SLICE_X110Y88        FDRE                                         r  gen_debounce_flops[48].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism              0.836    19.798    
                         clock uncertainty           -0.071    19.727    
    SLICE_X110Y88        FDRE (Setup_fdre_C_R)       -0.429    19.298    gen_debounce_flops[48].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         19.298    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[49].register_sync_rstn_i/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_mmcm rise@10.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.773ns (31.012%)  route 1.720ns (68.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.962ns = ( 18.962 - 10.000 ) 
    Source Clock Delay      (SCD):    9.818ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.806     5.880    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.968 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.889     7.857    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.860     9.818    clk_rst_subsys_i/cdc_sync_locked_i/clk_100mhz
    SLICE_X112Y83        FDRE                                         r  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478    10.296 f  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.429    10.724    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg[1]_1
    SLICE_X112Y83        LUT1 (Prop_lut1_I0_O)        0.295    11.019 r  clk_rst_subsys_i/cdc_sync_locked_i/dout[0]_i_1/O
                         net (fo=100, routed)         1.291    12.310    gen_debounce_flops[49].register_sync_rstn_i/p_0_in
    SLICE_X110Y88        FDRE                                         r  gen_debounce_flops[49].register_sync_rstn_i/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.612    15.377    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.460 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.725    17.185    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.276 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.686    18.962    gen_debounce_flops[49].register_sync_rstn_i/clk_100mhz
    SLICE_X110Y88        FDRE                                         r  gen_debounce_flops[49].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism              0.836    19.798    
                         clock uncertainty           -0.071    19.727    
    SLICE_X110Y88        FDRE (Setup_fdre_C_R)       -0.429    19.298    gen_debounce_flops[49].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         19.298    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[50].register_sync_rstn_i/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_mmcm rise@10.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.773ns (31.012%)  route 1.720ns (68.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.962ns = ( 18.962 - 10.000 ) 
    Source Clock Delay      (SCD):    9.818ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.806     5.880    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.968 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.889     7.857    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.860     9.818    clk_rst_subsys_i/cdc_sync_locked_i/clk_100mhz
    SLICE_X112Y83        FDRE                                         r  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478    10.296 f  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.429    10.724    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg[1]_1
    SLICE_X112Y83        LUT1 (Prop_lut1_I0_O)        0.295    11.019 r  clk_rst_subsys_i/cdc_sync_locked_i/dout[0]_i_1/O
                         net (fo=100, routed)         1.291    12.310    gen_debounce_flops[50].register_sync_rstn_i/p_0_in
    SLICE_X110Y88        FDRE                                         r  gen_debounce_flops[50].register_sync_rstn_i/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.612    15.377    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.460 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.725    17.185    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.276 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.686    18.962    gen_debounce_flops[50].register_sync_rstn_i/clk_100mhz
    SLICE_X110Y88        FDRE                                         r  gen_debounce_flops[50].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism              0.836    19.798    
                         clock uncertainty           -0.071    19.727    
    SLICE_X110Y88        FDRE (Setup_fdre_C_R)       -0.429    19.298    gen_debounce_flops[50].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         19.298    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[13].register_sync_rstn_i/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_mmcm rise@10.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.773ns (31.066%)  route 1.715ns (68.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.962ns = ( 18.962 - 10.000 ) 
    Source Clock Delay      (SCD):    9.818ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.806     5.880    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.968 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.889     7.857    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.860     9.818    clk_rst_subsys_i/cdc_sync_locked_i/clk_100mhz
    SLICE_X112Y83        FDRE                                         r  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478    10.296 f  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.429    10.724    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg[1]_1
    SLICE_X112Y83        LUT1 (Prop_lut1_I0_O)        0.295    11.019 r  clk_rst_subsys_i/cdc_sync_locked_i/dout[0]_i_1/O
                         net (fo=100, routed)         1.287    12.306    gen_debounce_flops[13].register_sync_rstn_i/p_0_in
    SLICE_X111Y88        FDRE                                         r  gen_debounce_flops[13].register_sync_rstn_i/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.612    15.377    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.460 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.725    17.185    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.276 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.686    18.962    gen_debounce_flops[13].register_sync_rstn_i/clk_100mhz
    SLICE_X111Y88        FDRE                                         r  gen_debounce_flops[13].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism              0.836    19.798    
                         clock uncertainty           -0.071    19.727    
    SLICE_X111Y88        FDRE (Setup_fdre_C_R)       -0.429    19.298    gen_debounce_flops[13].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         19.298    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[14].register_sync_rstn_i/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_mmcm rise@10.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.773ns (31.066%)  route 1.715ns (68.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.962ns = ( 18.962 - 10.000 ) 
    Source Clock Delay      (SCD):    9.818ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.806     5.880    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.968 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.889     7.857    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.860     9.818    clk_rst_subsys_i/cdc_sync_locked_i/clk_100mhz
    SLICE_X112Y83        FDRE                                         r  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478    10.296 f  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.429    10.724    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg[1]_1
    SLICE_X112Y83        LUT1 (Prop_lut1_I0_O)        0.295    11.019 r  clk_rst_subsys_i/cdc_sync_locked_i/dout[0]_i_1/O
                         net (fo=100, routed)         1.287    12.306    gen_debounce_flops[14].register_sync_rstn_i/p_0_in
    SLICE_X111Y88        FDRE                                         r  gen_debounce_flops[14].register_sync_rstn_i/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.612    15.377    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.460 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.725    17.185    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.276 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.686    18.962    gen_debounce_flops[14].register_sync_rstn_i/clk_100mhz
    SLICE_X111Y88        FDRE                                         r  gen_debounce_flops[14].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism              0.836    19.798    
                         clock uncertainty           -0.071    19.727    
    SLICE_X111Y88        FDRE (Setup_fdre_C_R)       -0.429    19.298    gen_debounce_flops[14].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         19.298    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[15].register_sync_rstn_i/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_mmcm rise@10.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.773ns (31.066%)  route 1.715ns (68.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.962ns = ( 18.962 - 10.000 ) 
    Source Clock Delay      (SCD):    9.818ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.806     5.880    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.968 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.889     7.857    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.860     9.818    clk_rst_subsys_i/cdc_sync_locked_i/clk_100mhz
    SLICE_X112Y83        FDRE                                         r  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478    10.296 f  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.429    10.724    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg[1]_1
    SLICE_X112Y83        LUT1 (Prop_lut1_I0_O)        0.295    11.019 r  clk_rst_subsys_i/cdc_sync_locked_i/dout[0]_i_1/O
                         net (fo=100, routed)         1.287    12.306    gen_debounce_flops[15].register_sync_rstn_i/p_0_in
    SLICE_X111Y88        FDRE                                         r  gen_debounce_flops[15].register_sync_rstn_i/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.612    15.377    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.460 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.725    17.185    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.276 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.686    18.962    gen_debounce_flops[15].register_sync_rstn_i/clk_100mhz
    SLICE_X111Y88        FDRE                                         r  gen_debounce_flops[15].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism              0.836    19.798    
                         clock uncertainty           -0.071    19.727    
    SLICE_X111Y88        FDRE (Setup_fdre_C_R)       -0.429    19.298    gen_debounce_flops[15].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         19.298    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[16].register_sync_rstn_i/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_mmcm rise@10.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.773ns (31.066%)  route 1.715ns (68.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.962ns = ( 18.962 - 10.000 ) 
    Source Clock Delay      (SCD):    9.818ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.806     5.880    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.968 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.889     7.857    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.860     9.818    clk_rst_subsys_i/cdc_sync_locked_i/clk_100mhz
    SLICE_X112Y83        FDRE                                         r  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478    10.296 f  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.429    10.724    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg[1]_1
    SLICE_X112Y83        LUT1 (Prop_lut1_I0_O)        0.295    11.019 r  clk_rst_subsys_i/cdc_sync_locked_i/dout[0]_i_1/O
                         net (fo=100, routed)         1.287    12.306    gen_debounce_flops[16].register_sync_rstn_i/p_0_in
    SLICE_X111Y88        FDRE                                         r  gen_debounce_flops[16].register_sync_rstn_i/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.612    15.377    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.460 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.725    17.185    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.276 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.686    18.962    gen_debounce_flops[16].register_sync_rstn_i/clk_100mhz
    SLICE_X111Y88        FDRE                                         r  gen_debounce_flops[16].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism              0.836    19.798    
                         clock uncertainty           -0.071    19.727    
    SLICE_X111Y88        FDRE (Setup_fdre_C_R)       -0.429    19.298    gen_debounce_flops[16].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         19.298    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[36].register_sync_rstn_i/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_mmcm rise@10.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.773ns (33.369%)  route 1.544ns (66.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.960ns = ( 18.960 - 10.000 ) 
    Source Clock Delay      (SCD):    9.818ns
    Clock Pessimism Removal (CPR):    0.796ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.806     5.880    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.968 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.889     7.857    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.860     9.818    clk_rst_subsys_i/cdc_sync_locked_i/clk_100mhz
    SLICE_X112Y83        FDRE                                         r  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478    10.296 f  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.429    10.724    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg[1]_1
    SLICE_X112Y83        LUT1 (Prop_lut1_I0_O)        0.295    11.019 r  clk_rst_subsys_i/cdc_sync_locked_i/dout[0]_i_1/O
                         net (fo=100, routed)         1.115    12.134    gen_debounce_flops[36].register_sync_rstn_i/p_0_in
    SLICE_X108Y89        FDRE                                         r  gen_debounce_flops[36].register_sync_rstn_i/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.612    15.377    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.460 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.725    17.185    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.276 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.684    18.960    gen_debounce_flops[36].register_sync_rstn_i/clk_100mhz
    SLICE_X108Y89        FDRE                                         r  gen_debounce_flops[36].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism              0.796    19.756    
                         clock uncertainty           -0.071    19.685    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524    19.161    gen_debounce_flops[36].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         19.161    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  7.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cdc_sync_btn0_i/sync_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc_sync_btn0_i/sync_reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_mmcm rise@0.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.597     1.683    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.733 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.529     2.262    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.637     2.925    cdc_sync_btn0_i/clk_100mhz
    SLICE_X112Y90        FDRE                                         r  cdc_sync_btn0_i/sync_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDRE (Prop_fdre_C_Q)         0.164     3.089 r  cdc_sync_btn0_i/sync_reg_reg[0][0]/Q
                         net (fo=1, routed)           0.056     3.145    cdc_sync_btn0_i/sync_reg[0]_0
    SLICE_X112Y90        FDRE                                         r  cdc_sync_btn0_i/sync_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.864     2.206    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.259 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.576     2.835    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.909     3.773    cdc_sync_btn0_i/clk_100mhz
    SLICE_X112Y90        FDRE                                         r  cdc_sync_btn0_i/sync_reg_reg[1][0]/C
                         clock pessimism             -0.849     2.925    
    SLICE_X112Y90        FDRE (Hold_fdre_C_D)         0.060     2.985    cdc_sync_btn0_i/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_mmcm rise@0.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.597     1.683    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.733 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.529     2.262    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.633     2.921    clk_rst_subsys_i/cdc_sync_locked_i/clk_100mhz
    SLICE_X112Y83        FDRE                                         r  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164     3.085 r  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[0][0]/Q
                         net (fo=1, routed)           0.056     3.141    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg[0]_0
    SLICE_X112Y83        FDRE                                         r  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.864     2.206    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.259 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.576     2.835    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.903     3.767    clk_rst_subsys_i/cdc_sync_locked_i/clk_100mhz
    SLICE_X112Y83        FDRE                                         r  clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
                         clock pessimism             -0.847     2.921    
    SLICE_X112Y83        FDRE (Hold_fdre_C_D)         0.060     2.981    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gen_debounce_flops[12].register_sync_rstn_i/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[13].register_sync_rstn_i/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_mmcm rise@0.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.928%)  route 0.111ns (44.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.772ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.597     1.683    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.733 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.529     2.262    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.636     2.924    gen_debounce_flops[12].register_sync_rstn_i/clk_100mhz
    SLICE_X113Y88        FDRE                                         r  gen_debounce_flops[12].register_sync_rstn_i/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141     3.065 r  gen_debounce_flops[12].register_sync_rstn_i/dout_reg[0]/Q
                         net (fo=2, routed)           0.111     3.176    gen_debounce_flops[13].register_sync_rstn_i/btn0_debounced[0]
    SLICE_X111Y88        FDRE                                         r  gen_debounce_flops[13].register_sync_rstn_i/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.864     2.206    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.259 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.576     2.835    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.908     3.772    gen_debounce_flops[13].register_sync_rstn_i/clk_100mhz
    SLICE_X111Y88        FDRE                                         r  gen_debounce_flops[13].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism             -0.833     2.940    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.070     3.010    gen_debounce_flops[13].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 gen_debounce_flops[27].register_sync_rstn_i/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[28].register_sync_rstn_i/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_mmcm rise@0.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.638%)  route 0.122ns (46.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.772ns
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.811ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.597     1.683    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.733 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.529     2.262    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.635     2.923    gen_debounce_flops[27].register_sync_rstn_i/clk_100mhz
    SLICE_X109Y89        FDRE                                         r  gen_debounce_flops[27].register_sync_rstn_i/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.141     3.064 r  gen_debounce_flops[27].register_sync_rstn_i/dout_reg[0]/Q
                         net (fo=2, routed)           0.122     3.186    gen_debounce_flops[28].register_sync_rstn_i/dout_reg[0]_0[0]
    SLICE_X111Y89        FDRE                                         r  gen_debounce_flops[28].register_sync_rstn_i/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.864     2.206    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.259 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.576     2.835    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.908     3.772    gen_debounce_flops[28].register_sync_rstn_i/clk_100mhz
    SLICE_X111Y89        FDRE                                         r  gen_debounce_flops[28].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism             -0.811     2.962    
    SLICE_X111Y89        FDRE (Hold_fdre_C_D)         0.046     3.008    gen_debounce_flops[28].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 gen_debounce_flops[71].register_sync_rstn_i/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[72].register_sync_rstn_i/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_mmcm rise@0.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.173%)  route 0.129ns (47.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.811ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.597     1.683    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.733 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.529     2.262    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.633     2.921    gen_debounce_flops[71].register_sync_rstn_i/clk_100mhz
    SLICE_X109Y86        FDRE                                         r  gen_debounce_flops[71].register_sync_rstn_i/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.141     3.062 r  gen_debounce_flops[71].register_sync_rstn_i/dout_reg[0]/Q
                         net (fo=2, routed)           0.129     3.191    gen_debounce_flops[72].register_sync_rstn_i/obuf_ld0_i_i_6_0[1]
    SLICE_X110Y86        FDRE                                         r  gen_debounce_flops[72].register_sync_rstn_i/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.864     2.206    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.259 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.576     2.835    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.905     3.769    gen_debounce_flops[72].register_sync_rstn_i/clk_100mhz
    SLICE_X110Y86        FDRE                                         r  gen_debounce_flops[72].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism             -0.811     2.959    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.046     3.005    gen_debounce_flops[72].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 gen_debounce_flops[42].register_sync_rstn_i/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[43].register_sync_rstn_i/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_mmcm rise@0.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.597     1.683    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.733 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.529     2.262    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.635     2.923    gen_debounce_flops[42].register_sync_rstn_i/clk_100mhz
    SLICE_X109Y88        FDRE                                         r  gen_debounce_flops[42].register_sync_rstn_i/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141     3.064 r  gen_debounce_flops[42].register_sync_rstn_i/dout_reg[0]/Q
                         net (fo=2, routed)           0.121     3.185    gen_debounce_flops[43].register_sync_rstn_i/btn0_debounced[0]
    SLICE_X108Y88        FDRE                                         r  gen_debounce_flops[43].register_sync_rstn_i/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.864     2.206    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.259 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.576     2.835    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.905     3.769    gen_debounce_flops[43].register_sync_rstn_i/clk_100mhz
    SLICE_X108Y88        FDRE                                         r  gen_debounce_flops[43].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism             -0.834     2.936    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.059     2.995    gen_debounce_flops[43].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 gen_debounce_flops[95].register_sync_rstn_i/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[96].register_sync_rstn_i/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_mmcm rise@0.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.770ns
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.597     1.683    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.733 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.529     2.262    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.635     2.923    gen_debounce_flops[95].register_sync_rstn_i/clk_100mhz
    SLICE_X113Y87        FDRE                                         r  gen_debounce_flops[95].register_sync_rstn_i/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     3.064 r  gen_debounce_flops[95].register_sync_rstn_i/dout_reg[0]/Q
                         net (fo=2, routed)           0.127     3.191    gen_debounce_flops[96].register_sync_rstn_i/obuf_ld0_i[1]
    SLICE_X112Y87        FDRE                                         r  gen_debounce_flops[96].register_sync_rstn_i/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.864     2.206    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.259 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.576     2.835    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.906     3.770    gen_debounce_flops[96].register_sync_rstn_i/clk_100mhz
    SLICE_X112Y87        FDRE                                         r  gen_debounce_flops[96].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism             -0.835     2.936    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.059     2.995    gen_debounce_flops[96].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 gen_debounce_flops[4].register_sync_rstn_i/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[5].register_sync_rstn_i/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_mmcm rise@0.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.772ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.597     1.683    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.733 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.529     2.262    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.636     2.924    gen_debounce_flops[4].register_sync_rstn_i/clk_100mhz
    SLICE_X112Y88        FDRE                                         r  gen_debounce_flops[4].register_sync_rstn_i/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.164     3.088 r  gen_debounce_flops[4].register_sync_rstn_i/dout_reg[0]/Q
                         net (fo=2, routed)           0.119     3.207    gen_debounce_flops[5].register_sync_rstn_i/dout_reg[0]_0[0]
    SLICE_X113Y89        FDRE                                         r  gen_debounce_flops[5].register_sync_rstn_i/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.864     2.206    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.259 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.576     2.835    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.908     3.772    gen_debounce_flops[5].register_sync_rstn_i/clk_100mhz
    SLICE_X113Y89        FDRE                                         r  gen_debounce_flops[5].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism             -0.833     2.940    
    SLICE_X113Y89        FDRE (Hold_fdre_C_D)         0.070     3.010    gen_debounce_flops[5].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 gen_debounce_flops[75].register_sync_rstn_i/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[76].register_sync_rstn_i/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_mmcm rise@0.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.597     1.683    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.733 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.529     2.262    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.634     2.922    gen_debounce_flops[75].register_sync_rstn_i/clk_100mhz
    SLICE_X110Y86        FDRE                                         r  gen_debounce_flops[75].register_sync_rstn_i/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.141     3.063 r  gen_debounce_flops[75].register_sync_rstn_i/dout_reg[0]/Q
                         net (fo=2, routed)           0.132     3.194    gen_debounce_flops[76].register_sync_rstn_i/dout_reg[0]_0[0]
    SLICE_X110Y86        FDRE                                         r  gen_debounce_flops[76].register_sync_rstn_i/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.864     2.206    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.259 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.576     2.835    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.905     3.769    gen_debounce_flops[76].register_sync_rstn_i/clk_100mhz
    SLICE_X110Y86        FDRE                                         r  gen_debounce_flops[76].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism             -0.848     2.922    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.075     2.997    gen_debounce_flops[76].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 gen_debounce_flops[22].register_sync_rstn_i/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce_flops[23].register_sync_rstn_i/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_mmcm rise@0.000ns - clk_100mhz_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.772ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.597     1.683    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.733 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.529     2.262    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.636     2.924    gen_debounce_flops[22].register_sync_rstn_i/clk_100mhz
    SLICE_X110Y89        FDRE                                         r  gen_debounce_flops[22].register_sync_rstn_i/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141     3.065 r  gen_debounce_flops[22].register_sync_rstn_i/dout_reg[0]/Q
                         net (fo=2, routed)           0.132     3.196    gen_debounce_flops[23].register_sync_rstn_i/dout_reg[0]_0[0]
    SLICE_X110Y89        FDRE                                         r  gen_debounce_flops[23].register_sync_rstn_i/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.864     2.206    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.259 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.576     2.835    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.908     3.772    gen_debounce_flops[23].register_sync_rstn_i/clk_100mhz
    SLICE_X110Y89        FDRE                                         r  gen_debounce_flops[23].register_sync_rstn_i/dout_reg[0]/C
                         clock pessimism             -0.849     2.924    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.075     2.999    gen_debounce_flops[23].register_sync_rstn_i/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_rst_subsys_i/clk_100mhz_bufg_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[2][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y83    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y83    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X113Y89    gen_debounce_flops[0].register_sync_rstn_i/dout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X113Y89    gen_debounce_flops[10].register_sync_rstn_i/dout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X113Y88    gen_debounce_flops[11].register_sync_rstn_i/dout_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[2][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y83    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y83    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y83    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y83    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[2][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y90    cdc_sync_btn0_i/sync_reg_reg[2][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y83    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y83    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y83    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y83    clk_rst_subsys_i/cdc_sync_locked_i/sync_reg_reg[1][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_rst_subsys_i/MMCME2_BASE_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_rst_subsys_i/MMCME2_BASE_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_rst_subsys_i/MMCME2_BASE_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  clk_rst_subsys_i/MMCME2_BASE_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clk_rst_subsys_i/MMCME2_BASE_i/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100mhz_mmcm
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_debounce_flops[45].register_sync_rstn_i/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.533ns  (logic 4.420ns (51.798%)  route 4.113ns (48.202%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.806     5.880    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.968 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.889     7.857    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.863     9.821    gen_debounce_flops[45].register_sync_rstn_i/clk_100mhz
    SLICE_X108Y88        FDRE                                         r  gen_debounce_flops[45].register_sync_rstn_i/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    10.339 r  gen_debounce_flops[45].register_sync_rstn_i/dout_reg[0]/Q
                         net (fo=2, routed)           1.326    11.665    gen_debounce_flops[42].register_sync_rstn_i/obuf_ld0_i_i_2[4]
    SLICE_X108Y88        LUT6 (Prop_lut6_I4_O)        0.124    11.789 r  gen_debounce_flops[42].register_sync_rstn_i/obuf_ld0_i_i_10/O
                         net (fo=1, routed)           0.951    12.740    gen_debounce_flops[36].register_sync_rstn_i/obuf_ld0_i_5
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124    12.864 r  gen_debounce_flops[36].register_sync_rstn_i/obuf_ld0_i_i_2/O
                         net (fo=1, routed)           0.311    13.174    gen_debounce_flops[36].register_sync_rstn_i/obuf_ld0_i_i_2_n_0
    SLICE_X112Y87        LUT5 (Prop_lut5_I0_O)        0.124    13.298 r  gen_debounce_flops[36].register_sync_rstn_i/obuf_ld0_i_i_1/O
                         net (fo=1, routed)           1.525    14.824    ld0_i
    R14                  OBUF (Prop_obuf_I_O)         3.530    18.353 r  obuf_ld0_i/O
                         net (fo=0)                   0.000    18.353    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_debounce_flops[94].register_sync_rstn_i/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.462ns (75.628%)  route 0.471ns (24.372%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.597     1.683    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.733 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.529     2.262    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.635     2.923    gen_debounce_flops[94].register_sync_rstn_i/clk_100mhz
    SLICE_X113Y87        FDRE                                         r  gen_debounce_flops[94].register_sync_rstn_i/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     3.064 r  gen_debounce_flops[94].register_sync_rstn_i/dout_reg[0]/Q
                         net (fo=2, routed)           0.099     3.163    gen_debounce_flops[96].register_sync_rstn_i/obuf_ld0_i[0]
    SLICE_X112Y87        LUT6 (Prop_lut6_I2_O)        0.045     3.208 r  gen_debounce_flops[96].register_sync_rstn_i/obuf_ld0_i_i_4/O
                         net (fo=1, routed)           0.091     3.299    gen_debounce_flops[36].register_sync_rstn_i/obuf_ld0_i_0
    SLICE_X112Y87        LUT5 (Prop_lut5_I2_O)        0.045     3.344 r  gen_debounce_flops[36].register_sync_rstn_i/obuf_ld0_i_i_1/O
                         net (fo=1, routed)           0.280     3.625    ld0_i
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.855 r  obuf_ld0_i/O
                         net (fo=0)                   0.000     4.855    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mmcm
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_rst_subsys_i/MMCME2_BASE_i/CLKFBOUT
                            (clock source 'clkfbout_mmcm'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_rst_subsys_i/MMCME2_BASE_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  SYS_CLK (IN)
                         net (fo=0)                   0.000     4.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.806     9.880    clk_rst_subsys_i/clk_125mhz_bufg_out
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     9.968 f  clk_rst_subsys_i/MMCME2_BASE_i/CLKFBOUT
                         net (fo=1, routed)           0.014     9.982    clk_rst_subsys_i/clkfbout_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_rst_subsys_i/MMCME2_BASE_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_rst_subsys_i/MMCME2_BASE_i/CLKFBOUT
                            (clock source 'clkfbout_mmcm'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_rst_subsys_i/MMCME2_BASE_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.597     1.683    clk_rst_subsys_i/clk_125mhz_bufg_out
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.733 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKFBOUT
                         net (fo=1, routed)           0.005     1.738    clk_rst_subsys_i/clkfbout_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_rst_subsys_i/MMCME2_BASE_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100mhz_mmcm

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            cdc_sync_btn0_i/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.659ns  (logic 1.463ns (39.995%)  route 2.196ns (60.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           2.196     3.659    cdc_sync_btn0_i/in0[0]
    SLICE_X112Y90        FDRE                                         r  cdc_sync_btn0_i/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           1.612     5.377    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.460 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           1.725     7.185    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.276 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         1.687     8.963    cdc_sync_btn0_i/clk_100mhz
    SLICE_X112Y90        FDRE                                         r  cdc_sync_btn0_i/sync_reg_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            cdc_sync_btn0_i/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.231ns (21.095%)  route 0.866ns (78.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.097    cdc_sync_btn0_i/in0[0]
    SLICE_X112Y90        FDRE                                         r  cdc_sync_btn0_i/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_mmcm rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_rst_subsys_i/SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_rst_subsys_i/clk_125mhz_bufg_in_i/O
                         net (fo=1, routed)           0.864     2.206    clk_rst_subsys_i/clk_125mhz_bufg_out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.259 r  clk_rst_subsys_i/MMCME2_BASE_i/CLKOUT0
                         net (fo=1, routed)           0.576     2.835    clk_rst_subsys_i/clk_100mhz_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  clk_rst_subsys_i/clk_100mhz_bufg_i/O
                         net (fo=105, routed)         0.909     3.773    cdc_sync_btn0_i/clk_100mhz
    SLICE_X112Y90        FDRE                                         r  cdc_sync_btn0_i/sync_reg_reg[0][0]/C





