===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 3.1940 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.4013 ( 10.6%)    0.4013 ( 12.6%)  FIR Parser
    1.8114 ( 48.0%)    1.4811 ( 46.4%)  'firrtl.circuit' Pipeline
    0.9332 ( 24.7%)    0.9332 ( 29.2%)    LowerFIRRTLTypes
    0.6246 ( 16.6%)    0.3234 ( 10.1%)    'firrtl.module' Pipeline
    0.1336 (  3.5%)    0.0688 (  2.2%)      CSE
    0.0044 (  0.1%)    0.0023 (  0.1%)        (A) DominanceInfo
    0.4909 ( 13.0%)    0.2546 (  8.0%)      SimpleCanonicalizer
    0.0657 (  1.7%)    0.0657 (  2.1%)    BlackBoxReader
    0.0599 (  1.6%)    0.0309 (  1.0%)    'firrtl.module' Pipeline
    0.0599 (  1.6%)    0.0309 (  1.0%)      CheckWidths
    0.2642 (  7.0%)    0.2642 (  8.3%)  LowerFIRRTLToHW
    0.1069 (  2.8%)    0.1069 (  3.3%)  HWMemSimImpl
    0.5135 ( 13.6%)    0.2956 (  9.3%)  'hw.module' Pipeline
    0.0866 (  2.3%)    0.0540 (  1.7%)    HWCleanup
    0.2186 (  5.8%)    0.1205 (  3.8%)    CSE
    0.0094 (  0.2%)    0.0063 (  0.2%)      (A) DominanceInfo
    0.2083 (  5.5%)    0.1210 (  3.8%)    SimpleCanonicalizer
    0.1322 (  3.5%)    0.1322 (  4.1%)  HWLegalizeNames
    0.0750 (  2.0%)    0.0462 (  1.4%)  'hw.module' Pipeline
    0.0750 (  2.0%)    0.0462 (  1.4%)    PrettifyVerilog
    0.2160 (  5.7%)    0.2160 (  6.8%)  Output
    0.0007 (  0.0%)    0.0007 (  0.0%)  Rest
    3.7710 (100.0%)    3.1940 (100.0%)  Total

{
  totalTime: 3.204,
  maxMemory: 128196608
}
