<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v</data>
            <data>Verilog</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:0s</data>
            <data>0h:0m:0s</data>
            <data>0h:0m:4s</data>
            <data>131</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 7 4800H with Radeon Graphics</data>
            <data>31</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v(line number: 2)] Analyzing module baud_rate_gen (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 1)] Analyzing module uart (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v(line number: 1)] Analyzing module uart_rx (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;uart&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 1)] Elaborating module uart</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 14)] Elaborating instance baud_rate_gen_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v(line number: 2)] Elaborating module baud_rate_gen</data>
        </row>
        <row>
            <data message="4">Module instance {uart/baud_rate_gen_inst} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
    BAUD_RATE = 32'b00000000000000000010010110000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 19)] Elaborating instance uart_rx_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v(line number: 1)] Elaborating module uart_rx</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 1)] Give an initial value for the no drive output pin tx in graph of sdm module uart</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N165_1 (bmsWIDEMUX).</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PG2L100H-6FBG676</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>uart</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>