----------------------------------------------------------------------------------
-- Company: SDU
-- Engineer: Jacob Offersen
-- Project: Exam in Advanced Programmable Electronics
----------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;

entity RAM2 is
    generic( RAM_COUNT  : integer := 8);
    Port ( CLK_I        : in  STD_LOGIC;
           RESET_I      : in  STD_LOGIC;
           ADR_I        : in  STD_LOGIC_VECTOR (15 downto 0);
           DATA_O       : out STD_LOGIC_VECTOR (7  downto 0));
end RAM2;

architecture Behavioral of RAM2 is
    signal ADR_LOW : std_logic_vector(15 downto 0) := (others => '0');
    signal ADR_HIG : std_logic_vector(2 downto 0)  := (others => '0');
    signal MSB_LSB_SELECTOR : std_logic := '0';

    signal RAM_O   : std_logic_vector(7 downto 0)                              := (others => '0');
    signal RAM_O_0, RAM_O_1, RAM_O_2, RAM_O_3  : std_logic_vector(31 downto 0) := (others => '0');
    signal RAM_O_4, RAM_O_5, RAM_O_6, RAM_O_7  : std_logic_vector(31 downto 0) := (others => '0');
    

begin

ADR_HIG          <= ADR_I(15 downto 13);
ADR_LOW          <= "0" & ADR_I(12 downto 1) & "000";
MSB_LSB_SELECTOR <= ADR_I(0);

with MSB_LSB_SELECTOR select 
    DATA_O(7 downto 4) <= RAM_O(3 downto 0) when '0',
                          RAM_O(7 downto 4) when '1',
                          x"e"              when others;

with ADR_HIG select 
     RAM_O <= RAM_O_0(7 downto 0) when "000",
              RAM_O_1(7 downto 0) when "001",
              RAM_O_2(7 downto 0) when "010",
              RAM_O_3(7 downto 0) when "011",
              RAM_O_4(7 downto 0) when "100",
              RAM_O_5(7 downto 0) when "101",
              RAM_O_6(7 downto 0) when "110",
              RAM_O_7(7 downto 0) when "111",
              x"ee"               when others;


RAMB36E1_0 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"AAAAAAAAAABBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAA99AAAAAAAAAAAAA999A9",
    INIT_01 => x"AAAAAAAAAAAAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCC",
    INIT_02 => x"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
    INIT_03 => x"BCBCBBBBBBBBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAAAA999999999999999",
    INIT_04 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAA9AAAAAAAAAAAAAA999AA",
    INIT_05 => x"AAAAAAAAAAAAAAAAAAAAAAABABBBBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCC",
    INIT_06 => x"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
    INIT_07 => x"BBCCCCBCBBBBBBBBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAA999999999999999",
    INIT_08 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
    INIT_09 => x"AAAAAAAAAAAAAAAAAAAAAABABBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCCCCC",
    INIT_0a => x"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
    INIT_0b => x"CCCCCCCBCCCBBBBBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAA9999998999888998",
    INIT_0c => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
    INIT_0d => x"AAAAAAAAAAAAAAABAAAABBBBBBBBBBBBBBBBBBBBBBCCBCCCCCCCCCCCCCCCCCCC",
    INIT_0e => x"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
    INIT_0f => x"CCCCCCCCCCCCBBBBBBBBBBBBBBBBBBBBBBBBBBAAAAAAAAAAA999988888888888",
    INIT_10 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
    INIT_11 => x"AAAAAAAAAAAAABBBBABBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCCCCCC",
    INIT_12 => x"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDCCCCCCCCCCCCCCCCCCCCCCCC",
    INIT_13 => x"CCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBBBBBABBAAAAAAAAA9998888887788887",
    INIT_14 => x"AAAAAAAAAABBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAAAAAAAAAABAAAAAAAA",
    INIT_15 => x"AAAAAAAAABBAABBBBBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCCCCCCCC",
    INIT_16 => x"CCCCCCCCCCCCCCDCCCCCCCCCCDDDDDDDDCDDDDCDCCCCDCCCCCCCCCCCCCCCCCCC",
    INIT_17 => x"CCCCCCCCCCCCCCBBCCBBBBBBBBBBBAAAAAAABBBBAAAAAAA98877777776677777",
    INIT_18 => x"AAAAAAAAAABBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAAAAAAAAAABABBAAAAA",
    INIT_19 => x"AAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
    INIT_1a => x"CDDDCCDCCDCDDDCDCCCDDDDDDDDDDDDDDDDCDDDDDDDDCDCCCCCCCCCCCCCCCCCC",
    INIT_1b => x"CCCCCCCCCCCCCCBBBBBBBCBBBBBBAAAAAAAAAAAAAAA999987667777766677667",
    INIT_1c => x"AAAAAAAAAABBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAAAAAAAAABBBBBAAAAA",
    INIT_1d => x"AAABBBBBBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDDDCD",
    INIT_1e => x"DDDDDDDDDDDB6737DCDDDDDDDDDDDDDDDDDDDDDDDDDDCCCCCDCCCCCCCCCCCCCC",
    INIT_1f => x"CCCCCCCCCCCBBBBBBBBBBBBBBBBAA99999999999999888886566677656666566",
    INIT_20 => x"AAAAAAAAAABBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAAAAAABBBBBBBBAAAAA",
    INIT_21 => x"ABBBBBBBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCCCCCCCCDCCCDDDDDD",
    INIT_22 => x"DDDDDDDDDDD82013CDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCCCDDCCCDCDDCCCCCC",
    INIT_23 => x"CCCCCCCCCCBBBBBBBBBBBBBBBBAAA98899999999988888875566566555655566",
    INIT_24 => x"AAAAAAAAAABBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAAAABBBBBBBBBBAAAAB",
    INIT_25 => x"BBBBBBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCCCCDCCDCDDDDDDDDDDD",
    INIT_26 => x"DDDDDDDDDCB710107EDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDCDDDDDDDCDCCCCC",
    INIT_27 => x"CCCCCCCCBBBBBBBBBBBBBBBBBBAA987777889999988877765555565455665556",
    INIT_28 => x"AAAAAAAAAABBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAABBBBBBBBBBBBBABBB",
    INIT_29 => x"BBBBBBBBBBBBBBBBBBBBBCBBCCCCCCCCCCCCCCCCCCCCCCCDDDCDDDDDDDDDDDDD",
    INIT_2a => x"DDDDDDDDDB8701205DDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDDCDDDDDDDDDCCCCC",
    INIT_2b => x"CCCCBBBBBBBBBAAABBBBBBBBBBBA986557889999999977755555554456655455",
    INIT_2c => x"AAAAAAAAAABBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBB",
    INIT_2d => x"BBBBBBBBBBBBBBBBBBBCBCCBBCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDD",
    INIT_2e => x"DDDDDDDDDCCC23706EDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCCCC",
    INIT_2f => x"CCCCBBBBBBBBBA9ABBBBBBBBBBBA874335799999999876765544444456554444",
    INIT_30 => x"AAAAAAAAAABBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBB",
    INIT_31 => x"BBBBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCCCCCCCCCDDCDDDDDDDDDDDDDDDDDDD",
    INIT_32 => x"DDDDDDDDDDEB21108EDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCCCC",
    INIT_33 => x"CCCCBCCCCBBBA99AABBBBBBBBBBA863235788999999766765554443356553334",
    INIT_34 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBB",
    INIT_35 => x"BBBBBBBBBBBBCBBCCCCCCCCCCCCCCCCCCCCCCCCCDCDDDDDDDDDDDDDDDDDDDDDD",
    INIT_36 => x"DDDDDDDDCADF40107FEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDDDCDDDCCCCC",
    INIT_37 => x"CCCCCCCCBBBAA988AABABBBBBBBA852135778988998667765554333345543233",
    INIT_38 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBB",
    INIT_39 => x"BBBBBBBBBCBBCCCCCCCCCCCCCCCCCCCCCCCCDDCDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_3a => x"DDDDDDEC676A522238BDDDDDEDDDDDDDDDDDDDDDDDDDDDDDDDDCCDCCDCCDCCCC",
    INIT_3b => x"CCCCCBBBBBAA98789AAABAAABBBA741135679988887667754444443344443333",
    INIT_3c => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBB",
    INIT_3d => x"BBBBBBBBBCCBCCCCCCCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_3e => x"DEDDDDDDA65344321113BEEDEEDDDDDDDDDDDDDDDDDDDDDDDDDCCCCCCCCCCCCC",
    INIT_3f => x"CCBBBBBBAAAA8767999AAAAABBBA631135687998777666653344443344432344",
    INIT_40 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBB",
    INIT_41 => x"BBBBBBCCCCCCCCCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDEED",
    INIT_42 => x"DDEEDDECCA84443211104DDDDEDDDEDDEDEDDDDDDDDDDDDDDDDCCCCCCCCCBBBB",
    INIT_43 => x"CBBBBBBAAAA97667889AA9ABBAA9621235878A98776666542333443343323454",
    INIT_44 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBBAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBB",
    INIT_45 => x"BBBBCCCCCCCCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDDDDDDDDEEEEDEEE",
    INIT_46 => x"DDEEDEC78853332112111CEEDEDDDDDEEEEEDDDDDDDDEDDDDDCCCCCCCCCBBBBB",
    INIT_47 => x"BBAABBBAAAA87667789AA99ABAA9521227779997766666532223443333323455",
    INIT_48 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBBAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBB",
    INIT_49 => x"BBBCCCCCCCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEEDDEE",
    INIT_4a => x"EEEEED553621111111112DEDDDDDDDDEDEEEEEDDDDDDDDDDDCCCBBCBBBBBAAAB",
    INIT_4b => x"BAAAABAAAA9876677789988AAA98411157679986655665532223443333323455",
    INIT_4c => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAABBBBBBBBBBBBBBCCBBBBB",
    INIT_4d => x"BCCCCCCCCCCCCCCCCCCCCCCCCCCDCDDDDDDDDDDDDDDDDDDDDDEDDDDEDEEEEDEE",
    INIT_4e => x"EEEED9562AD6311111104EEDDDDDDDDDDDDDDDDDDDDDDDDDCCBBBABBBBAA99AA",
    INIT_4f => x"AA99A9AA99887777767887899997421354689975444555432223443334333455",
    INIT_50 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAABBBBBBBBBBBBBCCCCBBBB",
    INIT_51 => x"CCCCCCCCCCCCCCCCCCCCCCCCCCDCDDDDDDDDDDDDDDDDDDDDDDDDEDEEEEEEEEED",
    INIT_52 => x"CA87533238C7000001114BEEDDDDDDDDDDDDDDDDDDDDDCCCCBBBB9AAAAA98999",
    INIT_53 => x"9988889887788877766766799986312625788875445555443224433334333344",
    INIT_54 => x"AAAAAAAAAABBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAABBBBBBBBBBBBCCCCCCBCC",
    INIT_55 => x"CCCCCCCCCCCCCCCCCDDCDCDDDDDDDDDDDDDDDDDDDDDDDEEEEEEEEEEEEEEEEB96",
    INIT_56 => x"43222234453322332111136AEEDDDDDCDDDDDDDDDDDDDCCCBAAAA99999888898",
    INIT_57 => x"8876677887778888766655689985216225777665565445543234433344333333",
    INIT_58 => x"AAAAAAAAAABBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAABBBBBBBBBBBBCCCCCCBCC",
    INIT_59 => x"CCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEEEEEEEEEEEEECA6212",
    INIT_5a => x"24677776457789998777642259CDDDCCCDDCCDDCDDDCCCCCBAAA9A9988777887",
    INIT_5b => x"8765667786677888756644578875254136666565565345432233332344433334",
    INIT_5c => x"AAAAAAAAAABBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAABBBBBBBBBBBBCCCCCBCCC",
    INIT_5d => x"CCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDDDDDEEEEEEEEEEEEEEEEB8422356",
    INIT_5e => x"6554321100111211234679864227BCCBBBCBBCCCCCDDDDCCCBAAAB9988777777",
    INIT_5f => x"7655666776666777655644556774461245556555664345432233322454323334",
    INIT_60 => x"AAAAAAAAAABBBBBBBBBBBBBBBBBBBAAAAAAAABBBBBBCCCCCCCCCCCCCCCCCCCCC",
    INIT_61 => x"CCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDDDDDDDEEEEEEEEEEEEEEEC731246532",
    INIT_62 => x"100000000000000000000137886458BBBA98ABBBBCCDCCCDDCBBBBAAA9777777",
    INIT_63 => x"6655566666666777644444555654721245545555564345432333322453222234",
    INIT_64 => x"AAAAAAAAAABBBBBBBBBBBBBBBBBBBBBAABBBBBAAAABBCCCCEEEDCCCCCCCDDEDD",
    INIT_65 => x"DDDCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDDDDEEEEEEEEEEEEEEEEDA6234432100",
    INIT_66 => x"000000000000000000000000138A6436987789AABBBBBCCDDCBCCBBBBB999888",
    INIT_67 => x"7555555555556676533344444548322334444456554444322334322443322334",
    INIT_68 => x"AAAAAAAAAABBBBBBBBBBBBCBCCCCB99877776777676667778AA99999999ACDFE",
    INIT_69 => x"DEFEEDDDCCCCDDDDDDDDDDDDDDDDDDDEDDEEEEEEEEEEEEEEEEEB633442000000",
    INIT_6a => x"00000000000000000000000000037A633687789AABBAABDDCBBCCBBBCBAAA9A9",
    INIT_6b => x"8877644466456665432345543385233343345556654333322234322443322344",
    INIT_6c => x"AAAAAAAAAAABBBBBBBBCCBA976765554555556665664444555556666777889AC",
    INIT_6d => x"9ABCEFFEEDDDDDDDDDDDDDDDDDDDDDDEEEEEEEEEEEEEEEEEEDA5343200000000",
    INIT_6e => x"0000000000000000000000000000028A524688ABBAAAABDCB9AAABBABBBBBBB9",
    INIT_6f => x"9A98765675555654323345542583443343345556653333322233323343223444",
    INIT_70 => x"AAAAAAAAAAABBBBBBBA986544444444445545666456433444444455567876567",
    INIT_71 => x"66678ABCDEFFEEDDDDDDDDDDDEEEEDEEEEEEEEEEEEEEEEEEEA33431000000000",
    INIT_72 => x"00000000000000000000000000000003983358BBA9AABBBB98889AABABAABBAA",
    INIT_73 => x"BAA9997775554543232345433854443443355455543343322233323333223444",
    INIT_74 => x"AAAAAAAAAAABBBBCC96444344444444445545666457533344444445566886444",
    INIT_75 => x"5554566789ACDEFEEDDDDDDDEEEEEEEEEEEEEEEEEEEEEEEFA334100000000000",
    INIT_76 => x"0000000000000000000000000000000017B646AC98BAAA8A86769A99ABA9BA9A",
    INIT_77 => x"A999ABA876544432322344438644443444444345543344322234333333223454",
    INIT_78 => x"AAAAAAAAAAABBBCDA53344443343344445544566546643333333344556776444",
    INIT_79 => x"45444555566678ABBCBDEDDEDDDEEEEEEEEEEEEEEEEEEEEB5430000000000000",
    INIT_7a => x"00000000000000000000000000000000004B834999B9BA6976567999BB99A9AB",
    INIT_7b => x"999ABBB898655323211234378434444443332245533344332244334333223565",
    INIT_7c => x"AAAAAAAAAAABBBCA643444444334444345544567535743333333334556676444",
    INIT_7d => x"4444444455545567767ACBCEEEEEEEEEEEEEEEEEEEEEEEB54200000000000000",
    INIT_7e => x"00000000000000000000000000000000000297335BA9C9676755698ACB778999",
    INIT_7f => x"899ABCA999877433211233593334455543322345543454332244333333223455",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_0,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

RAMB36E1_1 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"AAAAAAAAAABBBBB7444444444334444345544567535753333333334456676443",
    INIT_01 => x"44444444555444555457889DEEEEEEEEEEEEEEEEEEEEEA432000000000000000",
    INIT_02 => x"000000000000000000000000000000000000179447BBB9677754587AA8457899",
    INIT_03 => x"899ABBA899899743221235942333455433323346444455322343333333333444",
    INIT_04 => x"AAAAAAAAAABBBB95345444444334434445454557544663333333334466667544",
    INIT_05 => x"444444445554345444666778ABCCDDCBBBCEEEEEEDDD94410000000000000000",
    INIT_06 => x"000000000000000000000000000000000000017A456CB8788754576885457787",
    INIT_07 => x"789ABA97789A9755321139622333344443233355444454322343323443333344",
    INIT_08 => x"AAAAAAAAAABBBB94454444444444444445455656644674333333334466667544",
    INIT_09 => x"444444445654434433566666788875444678ABAAAAA854110000000000000000",
    INIT_0a => x"0000000000000000000000000000000000000018957796699655574784565565",
    INIT_0b => x"6899977679AA9776522187222232233343333455443343332333233432233344",
    INIT_0c => x"AAAAAAAAAABBBB94454444544444444445555667744675333343334457767544",
    INIT_0d => x"4444444455544333445556656666643334567666655341000000000000000000",
    INIT_0e => x"00000000000000000000000000000000000000006765556A6565543773563333",
    INIT_0f => x"498874558ABA8866642672222222223333223554433333332332233532222345",
    INIT_10 => x"AAAAAAAAAABBBB85444444554444445455655667754576433344334457867544",
    INIT_11 => x"4444544455554433445556655556653444456666643410000000000000000000",
    INIT_12 => x"0000000000000000000000000000000000000000075847974575322562642223",
    INIT_13 => x"588842458AA88766755A31122222223343224554333223322332224532223345",
    INIT_14 => x"AAAAAAAAAAABBB85544445455454445556656667754577433344334457877534",
    INIT_15 => x"4444445555555434435446555545565444445666633200000000000000000000",
    INIT_16 => x"0000000000000000000000000000000000000000017664A64565222662532223",
    INIT_17 => x"578932367996776776A722222211123432224554222333322322223532223344",
    INIT_18 => x"AAAAAAAAAAABBB95554445555555445556666666864577543344333447977634",
    INIT_19 => x"3333444555555545544445545445556554555555431000000000000000000000",
    INIT_1a => x"0000000000000000000000000000000000000000003A56554455432653432112",
    INIT_1b => x"35973236787577788AB532221211123322233443212333322222233432223334",
    INIT_1c => x"AAAAAAAAAAABBBA6554444555555445556666766874567643344333446876743",
    INIT_1d => x"3333344455555545644446445445555565554454230000000000000000000000",
    INIT_1e => x"0000000000000000000000000000000000000000000685423345433554532112",
    INIT_1f => x"2485423666558867AC9643212111233223233443123433321222233322223343",
    INIT_20 => x"AAAAAAAAAAABBBB7554444455555445566666776875567653444333446876743",
    INIT_21 => x"3333333345555546644456444545555666654442300000000000000000000000",
    INIT_22 => x"0000000000000000000000000000000000000000000086822234333554531112",
    INIT_23 => x"2675434654468658CA9754221111332122233342124333211122243222222354",
    INIT_24 => x"AAAAAAAAAAABBBB8554444455555545566666676775567754444333447886743",
    INIT_25 => x"3333333345445556654556434545555655554433200000000000000000000000",
    INIT_26 => x"0000000000000000000000000000000000000000000039541223243553321112",
    INIT_27 => x"277535565346545BB99754321112311111223232124322111122343222223554",
    INIT_28 => x"AAAAAAAAAAABBBB9555444555555555566666677876567864444434446897743",
    INIT_29 => x"3333333344444556654456433455555555444423000000000000000000000000",
    INIT_2a => x"0000000000000000000000000000000000000000000009652222133552222111",
    INIT_2b => x"357525455455447B998665322223111111222222233211111122343221223663",
    INIT_2c => x"AAAAAAAAAAABBBBA545544455555655567766777876567765445434446797753",
    INIT_2d => x"3333323344333456665455444444555555444331000000000000000000000000",
    INIT_2e => x"0000000000000000000000000000000000000000000003B53122222652112111",
    INIT_2f => x"54432345565434B8877676443342111111222222332221111122333222224653",
    INIT_30 => x"AAAAAAAAAAABBBBB744554445555655567766687876667765545544446897753",
    INIT_31 => x"3333333344333456665555444444555555443220000000000000000000000000",
    INIT_32 => x"0000000000000000000000000000000000000000000000975112223642112112",
    INIT_33 => x"5222234477444896766676564431111112211233222221111122333322224543",
    INIT_34 => x"AAAAAAAAAAABBBBBA44455445555565557767687887667776544544456888765",
    INIT_35 => x"3334333344333555665555444444555555453310000000000000000000000000",
    INIT_36 => x"00000000000000000000000000000000000000000000003A4311124522111113",
    INIT_37 => x"3133333475345A78766675565421111112112322322221111122334321224444",
    INIT_38 => x"AAAAAAAAAAABBBBBB64555545555565556767787777667777544544456888766",
    INIT_39 => x"4434333344334555665655444444555555552210000000000000000000002000",
    INIT_3a => x"0000000000000000000000000000000000000000000000096511134632111114",
    INIT_3b => x"2233355653348977655564566322111111222222222211111122235421223466",
    INIT_3c => x"AAAAAAAAAAABBBBBBA4455555545556556767687787667777644544556888765",
    INIT_3d => x"444433334433455566555444444455554563310000000000000000000005E700",
    INIT_3e => x"0000000000000000000000000000000000000000000000059421135632111125",
    INIT_3f => x"1243466643239567653466676432111112321122222211111122236422222465",
    INIT_40 => x"AAAAAAAAAAABBBBBBB8455555545556556766687787767887655644556778765",
    INIT_41 => x"53344333443345546654544454445455556331000000000000000000001DDA00",
    INIT_42 => x"000000000000000000000000000000000000000000000001B431124731111143",
    INIT_43 => x"1243665454378366743467765553111122111122222111111222344433222443",
    INIT_44 => x"AAAAAAAAAAABBBBBBBB745555555545655776688778767787655654556788865",
    INIT_45 => x"64344333443345546754444555444445555320000000000000000000005DE900",
    INIT_46 => x"0000000000000000000000000000000000000000000000008631124631111142",
    INIT_47 => x"12237433655B6676534567754454211221111222222111111122333343222454",
    INIT_48 => x"AAAAAAAAAAABBBBBBBBA64555555555555776678778766787655654556787776",
    INIT_49 => x"6543333344334554665444455554344555331000000000000000000000198100",
    INIT_4a => x"0000000000000000000000000000000000000000000000004942124622111131",
    INIT_4b => x"1223622363BA5854335557544444312211111122222111111122333432222464",
    INIT_4c => x"AAAAAAAAAAABBBBBBBBBA6555555555555676678778766788655664556777876",
    INIT_4d => x"5543343345334554575444445554344445330000000000000000000000000000",
    INIT_4e => x"0000000000000000000000000000000000000000000000002A43124412111221",
    INIT_4f => x"2313433447D57632345465245654432111111122222111111122334322223554",
    INIT_50 => x"AAAAAAAAAAABBBBBBBBBB9555555545555677668777776777766665555787876",
    INIT_51 => x"5654344445434565575445444555433344320000000000000000000000000000",
    INIT_52 => x"0000000000000000000000000000000000000000000000000A63023311111211",
    INIT_53 => x"221533533D957333455684356654641111111112222111111122333222223443",
    INIT_54 => x"AAAAAAAAAAABBBBBBBBBBB855555544555566667777777677766665555877877",
    INIT_55 => x"5554333355444565675445445554543344310000000000000000000000000000",
    INIT_56 => x"0000000000000000000000000000000000000000000000000783122311111211",
    INIT_57 => x"212513427D664343333863356645632111111111221111111222222122222333",
    INIT_58 => x"AAAAAAAAAAABBBBBBBBBBBA64555554555566667777777788765665555777877",
    INIT_59 => x"5555333345444466666444445654444343300000000000000000000000000000",
    INIT_5a => x"00000000000000000000000000000000000000000000000005A4221211111211",
    INIT_5b => x"21431234CB473343224933555454542111111111221111112222222123223223",
    INIT_5c => x"AAAAAAAAAAABBBBBBBBBBBB94455555555556667877777678875665555776887",
    INIT_5d => x"6555444345444456666544444543444342200000000000000000000000000000",
    INIT_5e => x"00000000000000000000000000000000000000000000000003B4211111111111",
    INIT_5f => x"21621248D5463433239633433445543211111111111111112222222223323223",
    INIT_60 => x"AAAAAAAAAAABBBBBBBBBBBBB8445655555555567877777678776566555676887",
    INIT_61 => x"6555434445444456665444443344344452200000000000000000000000000000",
    INIT_62 => x"00000000000000000000000000000000000000000000000001B5311111111111",
    INIT_63 => x"2251114A8253333328A543236555556311111111111111122321222223333223",
    INIT_64 => x"AAAAAAAAAAABBBBBBBBBBBBBB734565545555566777777778776566555676787",
    INIT_65 => x"6545544444445446666544443334334473200000000000000000000000000000",
    INIT_66 => x"00000000000000000000000000000000000000000000000000A6211111122112",
    INIT_67 => x"2341115A645233323B7643276565567421111111111111122321221232333223",
    INIT_68 => x"AAAAAAAAAAABBBBBBBBBBBBBBB74456555555566777677778877567555676677",
    INIT_69 => x"6545544444455446666654333334333743100000000000000000000000000000",
    INIT_6a => x"0000000000000000000000000000000000000000000000000096211111121112",
    INIT_6b => x"1421128B354332339A4642675654565542111111111111122222211122332222",
    INIT_6c => x"AAAAAAAAAAABBBBBBBBBBBBBBBB7445655555566677667778877567555676677",
    INIT_6d => x"6554544444455445655544333334433533100000000000000000000000000000",
    INIT_6e => x"0000000000000000000000000000000000000000000000000087311111121112",
    INIT_6f => x"151107D737333347C53547865434444442111111111111112222221123333221",
    INIT_70 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBB745665455556667667777777667655676677",
    INIT_71 => x"6654444554445444654444333333432533100000000000000000000000000000",
    INIT_72 => x"0000000000000000000000000000000000000000000000000087211111221111",
    INIT_73 => x"351129935533324B834478554334434443111111111111113222221133333211",
    INIT_74 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBC74566556556667667777777667655577677",
    INIT_75 => x"6544444444444444454445543342212543100000000000000000000000000000",
    INIT_76 => x"0000000000000000000000000000000000000000000000000078211111222211",
    INIT_77 => x"331077616445226C434594543333444444311111111111122221221233333211",
    INIT_78 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBB6456656556666766777877656765577677",
    INIT_79 => x"6544455444454444454344443354223644100000000000000000000000000000",
    INIT_7a => x"0000000000000000000000000000000000000000000000000078211111223222",
    INIT_7b => x"4214853263353398233955433323454344321111111111111221221222333321",
    INIT_7c => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBCB655565555666766777787656765577676",
    INIT_7d => x"6544545544454554455333332224674634100000000000000000000000000000",
    INIT_7e => x"0000000000000000000000000000000000000000000000000068211111232122",
    INIT_7f => x"31194512313436C4327744323433664454332111111111111221221123333321",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_1,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

RAMB36E1_2 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBBCA55565565666776777777765765567777",
    INIT_01 => x"65545555544545544444333332336A5544000000000000000000000000000000",
    INIT_02 => x"0000000000000000000000000000000000000000000000000067211111222222",
    INIT_03 => x"2147441422233A82268343223543544544442111111111111211121123323322",
    INIT_04 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBBBBC95566665665666666778765665567777",
    INIT_05 => x"6654544554454444444443332257665544100000000000000000000000000000",
    INIT_06 => x"0000000000000000000000000000000000000000000000000067311111111211",
    INIT_07 => x"1162412523225A324A3333226633445444543111111111111111111122223322",
    INIT_08 => x"AAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBCA655666666666666777766675467677",
    INIT_09 => x"7654554565554444333443343335543535200000000000000000000000000000",
    INIT_0a => x"0000000000000000000000000000000000000000000000000066311111111211",
    INIT_0b => x"1231413423328622842332246434554344432111111111111111111232123222",
    INIT_0c => x"AAAAAAAAAAAABBBBBBBBBBBBBBBBCBBBCC965556665666566677866666557667",
    INIT_0d => x"6654554555554334333333455433334656200000000000000000000000000000",
    INIT_0e => x"0000000000000000000000000000000000000000000000000066211111112211",
    INIT_0f => x"1312305312349216723432344334553345532211111111111111211222123222",
    INIT_10 => x"AAAAAAAAAAAABBBBBBBBBBBBBBBBCCBBCCC95545666566567666776665556667",
    INIT_11 => x"6665454555544333334333553223237665300000000000000000000000000000",
    INIT_12 => x"0000000000000000000000000000000000000000000000000074211111112112",
    INIT_13 => x"3414216112275047234343233343333336643221111111111111211122122322",
    INIT_14 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBBCCCCCCCC8555666556557766687665556666",
    INIT_15 => x"6565555555444333333332454323324885600000000000000000000000000000",
    INIT_16 => x"0000000000000000000000000000000000000000000000000084211122222124",
    INIT_17 => x"5545135112271292243332322333222234543221111111111111211122222321",
    INIT_18 => x"AAAAAAAAAAABBBBBBBBBBBBBBBBCCCCCCCCCB755566656656766677666555656",
    INIT_19 => x"76554454554443323334543344333336A4800000000000000000000000000000",
    INIT_1a => x"0000000000000000000000000000000000000000000000000193111133332124",
    INIT_1b => x"5798543122440741332312212332123233333321111111111111111112222222",
    INIT_1c => x"AAAAAAAAAAABBBBBBBBBBBBBBBCCCCCCCCCCCB65556666656666667766644655",
    INIT_1d => x"66555454454443322322333334543344B5800000000000000000000000000000",
    INIT_1e => x"0000000000000000000000000000000000000000000000000292111233322124",
    INIT_1f => x"5AAB432132615712323122112232234333333222111111111111111112222222",
    INIT_20 => x"AAAAAAAAAAABBBBBBBBBBBBBBBCCCCCCCCCCCCB6556666655666766776654565",
    INIT_21 => x"56544455444444333222222233454233B6710000000000000000003100000000",
    INIT_22 => x"0000000000000000000000000000000000000000000000000582112233221124",
    INIT_23 => x"57A9552323328212331122212233333444432222111111111111111111111222",
    INIT_24 => x"AAAAAAAAAAABBBBBBBBBBBBBBBCCCCCCCCCCCCD9555666655666676666554455",
    INIT_25 => x"55444445433334333344534335433344B673000000000000000002CB00000000",
    INIT_26 => x"0000000000000000000000000000000000000000000000000762112333211134",
    INIT_27 => x"38BA841225174123321122212233333455433322111111111111111111112222",
    INIT_28 => x"AAAAAAAAAAABBBBBBBBBBBBBBBCCCCCCCCCCCCCC854566665566566666555544",
    INIT_29 => x"544444444433333334455455354564239755000000000000000002CA00000000",
    INIT_2a => x"0000000000000000000000000000000000000000000000000851122333211244",
    INIT_2b => x"78BA722343551234211122112223333444333332211111111111111111111222",
    INIT_2c => x"AAAAAAAAAAABBBBBBBBBBBBBBCCCCCCCCCCCCCCCD85456666556656656555554",
    INIT_2d => x"4544444444333332335557774433564369460000000000000000004200000000",
    INIT_2e => x"0000000000000000000000000000000000000000000000001921122223211247",
    INIT_2f => x"66C9623532613242111111112123233444433332211111111111111111112222",
    INIT_30 => x"AAAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCDC7545566655655655554554",
    INIT_31 => x"444444443343332234324655623436645A461000000000000000000000000000",
    INIT_32 => x"0000000000000000000000000000000000000000000000004811122223111334",
    INIT_33 => x"7BCB623445322331211111111122233455433333211111111111111111112222",
    INIT_34 => x"AAAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCCDB655556665555665454444",
    INIT_35 => x"444444443333332245533233432457733A753000000000000000000000000000",
    INIT_36 => x"0000000000000000000000000000000000000000000000007511222232111327",
    INIT_37 => x"BCD9642385213412211111112222323344323332211111111111112111112222",
    INIT_38 => x"AAAAAAAAAAABBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCDA64555566654565544334",
    INIT_39 => x"4444333443333333336635544423568626A45000000000000000001000000000",
    INIT_3a => x"000000000000000000000000000000000000000000000001932122222211134A",
    INIT_3b => x"CDA6522387224212111111112112222243233322111111111111112111111122",
    INIT_3c => x"AAAAAAAAAAABBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCDDA7555557764455554434",
    INIT_3d => x"4443332333344556545864325443355666B5710000000000000008D900000000",
    INIT_3e => x"0000000000000000000000000000000000000000000000049112222121112579",
    INIT_3f => x"DC85212465543121111111121111122343234332111111111111111111111112",
    INIT_40 => x"AAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCDDEB755556666444555443",
    INIT_41 => x"4443333233333357867784224422265369D8640000000000000007DD50000000",
    INIT_42 => x"0000000000000000000000000000000000000000000000095112222221225698",
    INIT_43 => x"D99432226B854222111111211111122333333333111111112111111221111111",
    INIT_44 => x"AAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCDDDDB75555556653455443",
    INIT_45 => x"33333333333322225756555435633774569B490000000000000008DD70000000",
    INIT_46 => x"00000000000000000000000000000000000000000000003B21121222111356AB",
    INIT_47 => x"A85311249B863221111112211111122332333332111111111111111121111111",
    INIT_48 => x"AAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCDDDEDA7544554554445433",
    INIT_49 => x"33333333334323355565443546974575A76D774000000000000007DE90000000",
    INIT_4a => x"00000000000000000000000000000000000000000000007801122211221357CA",
    INIT_4b => x"776511348A842321112222211111112232332332111111111121111111111111",
    INIT_4c => x"AAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCDDDEEDB855445444445543",
    INIT_4d => x"333333333334554553444323577752689AAAB49100000000000004DF90000000",
    INIT_4e => x"0000000000000000000000000000000000000000000002B301122121211557D9",
    INIT_4f => x"7575116787623311221232111111112222333332111111111122111112111111",
    INIT_50 => x"AAAAAAAAAAABBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCDDEEEEDA65554445444444",
    INIT_51 => x"33332333333664555445442226B6547797ABC575000000000000003810000000",
    INIT_52 => x"0000000000000000000000000000000000000000000007911122112122344AD9",
    INIT_53 => x"9384438737323222211221111111111122233322111111111112111111211111",
    INIT_54 => x"AAAAAAAAAAABBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCDDDDEEDB96554434554444",
    INIT_55 => x"32233333443467886433353223A96677976AAC37100000000000000000000000",
    INIT_56 => x"000000000000000000000000000000000000000000002A31112222322333BBCB",
    INIT_57 => x"886A43A469432222223311121111111122223332211111111112211111221111",
    INIT_58 => x"AAAAAAAAAAABBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCDDEEEEEDB9655555445434",
    INIT_59 => x"4333333334444443442235554577434759697D95600000000000000000000000",
    INIT_5a => x"000000000000000000000000000000000000000000008901122223355227EA9A",
    INIT_5b => x"B785245499432222233111221111111122222222111111111112111111111111",
    INIT_5c => x"AAAAAAAAAAABBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCDDEEEEEEDB866566545543",
    INIT_5d => x"44433345323554212334335422357645488559E3740000000000000000000000",
    INIT_5e => x"00000000000000000000000000000000000000000004A31112223348515BDAAC",
    INIT_5f => x"9A71132887422332341111211111111111122221111111111112211111111111",
    INIT_60 => x"AAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCDDEEEEEEEDA75556555554",
    INIT_61 => x"33333333445444533565213642236A85567668BB481000000000000000000000",
    INIT_62 => x"0000000000000000000000000000000000000000001A61122123236997B9BB9D",
    INIT_63 => x"6A11126686422433421111211111111111111221111111111111111111111112",
    INIT_64 => x"AAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCDDEEEEEEEECA7665555555",
    INIT_65 => x"433334567454248635434546653226563777777D738000000000000000000000",
    INIT_66 => x"000000000000000000000000000000000000000000892111223354896C7BAAC9",
    INIT_67 => x"6B42177976535545222221222111111111111122111111111111111111111122",
    INIT_68 => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCCCCCCCCCDDEEEEEEEEDC9776555544",
    INIT_69 => x"4543347897652234577588854452353333966677B56500000000000000000000",
    INIT_6a => x"000000000000000000000000000000000000000005A4112223356896888A8CB6",
    INIT_6b => x"CA41579878434345332222222111111111111111111111111111111111111111",
    INIT_6c => x"AAAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCCCDDEEEEEEEEDCB976665554",
    INIT_6d => x"45533579A889544566445567A6652543347854778B3630000000000000000000",
    INIT_6e => x"00000000000000000000000000000000000000003A52122122448986A3B99BBE",
    INIT_6f => x"8735857AB3323664322122222111111111111111111111111111111221111111",
    INIT_70 => x"AAAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCCCDDEEEEEEEEEECB86565554",
    INIT_71 => x"4443488842245689735652455836433356256474589362000000000000000000",
    INIT_72 => x"0000000000000000000000000000000000000002A62111211347AA8A65BCDBEB",
    INIT_73 => x"567887CC92345863232222222111111111111111111111111111112211111112",
    INIT_74 => x"AAAAAAAAAAABBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCDDEEEEEEEEEEECA7556545",
    INIT_75 => x"4345442211234444742243264322433455336355346937310000000000000000",
    INIT_76 => x"000000000000000000000000000000000000002A72121122245AAB554ACEA7E5",
    INIT_77 => x"7775588B65234743323321121121111111111111111111111111112111111112",
    INIT_78 => x"AAAAAAAAAAABBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCDDEEEEEEEEEDDCA8655555",
    INIT_79 => x"5333574442354334443233554432365344433334333782751000000000000000",
    INIT_7a => x"000000000000000000000000000000000000029850122221379AC85569DC9D84",
    INIT_7b => x"456577A843366644443221111222111111111111111111111111111221111111",
    INIT_7c => x"AAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCDDEEEEEEEEEDCCCB865544",
    INIT_7d => x"4553248A94134556698775443344345446946425545477275100000000000000",
    INIT_7e => x"0000000000000000000000000000000000002A741122322159A9B8738CBADDA4",
    INIT_7f => x"34777BA647458636542222222222111111111111111111111111111221111111",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_2,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

RAMB36E1_3 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"AAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCDDEEEEEEEDDDECCBA86543",
    INIT_01 => x"46645669A655646545647B623322355654656625421538937710000000000000",
    INIT_02 => x"000000000000000000000000000000000004A730123244449ABA8AA5ABBBED93",
    INIT_03 => x"248ADE8864557235431122122222111111111111111111111111111121111111",
    INIT_04 => x"AAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCDDEEEEEEEDDDDDCA886456",
    INIT_05 => x"3468AA756797355466563562223357666A367524432436992783000000000000",
    INIT_06 => x"00000000000000000000000000000000017953112233677ABBA9ADA976BEBAA7",
    INIT_07 => x"199AAA5556764534421222222222111111111111111111111111111121111112",
    INIT_08 => x"AAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCDDEEEEEEDDDDDCCCA86556",
    INIT_09 => x"435689776697334558975388232456576934633523223658B459510000000000",
    INIT_0a => x"0000000000000000000000000000000039941112233688AB998AC9B76CCB8BE6",
    INIT_0b => x"AABBA81584765344222112332222211111111111111111111111111111111111",
    INIT_0c => x"AAAAAAAAAAABBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCDDEEEEEEEEEDDCA9997555",
    INIT_0d => x"555434565686798AABABA6584433235555434244233234427C64783000000000",
    INIT_0e => x"00000000000000000000000000000016A8321122234797B89BB9A389DABCED79",
    INIT_0f => x"C9CDB64434467642332122223322211111111111111111111111111111111111",
    INIT_10 => x"AAAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCCCCCDDEEEEEEEEEDDDCA888755",
    INIT_11 => x"67775555688546679CBBB8476477415656433335444335345699568741000000",
    INIT_12 => x"000000000000000000000000000014A86421122234576AB9BAB9A8AACDEED79E",
    INIT_13 => x"B89BC44355555743422222333222211112111111111111111111111111111111",
    INIT_14 => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCCCCCDDCDDDEEEEEEEEEEDDDEC97765",
    INIT_15 => x"688755668B943667ACDA89634457421354544323334347224527665687300000",
    INIT_16 => x"00000000000000000000000000149B6331122223344589ABB7CC687BBE79C7BB",
    INIT_17 => x"77DBB94286334632222222332333322121111111111111111111111122111111",
    INIT_18 => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCCCCDDDDDDDEEEEEEEDEEEDDECA7786",
    INIT_19 => x"5676436BCB9768BCCDCB8984485552345474343564444442467B787747974210",
    INIT_1a => x"000000000000000000000001269A6321112223334549AAAC77CC75B9AD6AD8A7",
    INIT_1b => x"6AA8D62694234311122222234433332121111111111111111111111111111111",
    INIT_1c => x"AAAAAAAAAAAABBBBBBBBBBBCCCCCCCCCCCCCDDDDDDDDEEEEEEEEEEEEDDBAAAA8",
    INIT_1d => x"87645668B987678BCAAAA876468876665497543245554236972688ABA4468975",
    INIT_1e => x"321000000000000000000259A9622211122233435579AAA7AAAC78ABBACDAB88",
    INIT_1f => x"797CA859A7436422222233453433321221111111111111111111111111111111",
    INIT_20 => x"AAAAAAAAAAAABBBBBBBBBBBCCCCCCCCCCCCCDDDDDDDDEEEEEEEEEEEEEDBABB97",
    INIT_21 => x"99654578AA888A9BCBABA8657856A976558765364256476B40138666AB743478",
    INIT_22 => x"98753211111100012246899642211111211344556778ACA8AADD9ACBDAB9AD63",
    INIT_23 => x"7B9A86A666434222222244433432222211111111111111111111111111111111",
    INIT_24 => x"AAAAAAAAAAAABBBBBBBBBBBCCCCCCCCCCCCDDDDDDDDDEEEEEEEEEEEEEDCCCA88",
    INIT_25 => x"7676678ABCA6678BCBBCC977776589BAA676368854435C9522674666978A6435",
    INIT_26 => x"5478998788777888888654113323112212234476699ABA689BACCD9BC9ABCA52",
    INIT_27 => x"8ADB766565543222212242333433222111111111111111111111111111111111",
    INIT_28 => x"AAAAAAAAAAAABBBBBBBBBBBCCCCCCCCCCCCDDDDDDDDDEEEEEEEEEEEDDDDDCBAA",
    INIT_29 => x"7434479ABABA559ACDCBAA766556A99A6656585464549C713146768CA869A545",
    INIT_2a => x"454424545666655443212304776411121234676998BA8B9A85BADCBC99BAEB68",
    INIT_2b => x"A998646937541122222123544544322111111111111111111111111111111221",
    INIT_2c => x"AAAAAAAAAAAABBBBBBBBBBBCCCCCCCCCCCCDDDDDDDDDEEEEEEEEEDDDDDDDDBAA",
    INIT_2d => x"9755778977ABA89BCCB9878858876676655736524353874552267468AB976655",
    INIT_2e => x"3435421101111121234593135544221213347A7A7CB8A7798B78DACCAACC9BA9",
    INIT_2f => x"AA85545576322123221354434333332111111111111111111111111111112221",
    INIT_30 => x"AAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCDDDDDDDDDEEEEEEEEEEDDDDDCBA99",
    INIT_31 => x"BA89867888899BA9AA9A95587ABB8697656783774533742524243489956BBDCB",
    INIT_32 => x"CAACCA2010111102257433447658522224579AAC9999D69CC88DBBBAACC9AB7B",
    INIT_33 => x"DAB6486335321222232332455543321111111111111111111111111111111122",
    INIT_34 => x"AAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCDDDDDDDDDEEEEEEEEEDDDDDDCCBA7",
    INIT_35 => x"67998776899976776678B93575556796755455746633553323651373459EEDAB",
    INIT_36 => x"DDBB9D600431132110012565567643233476499BCB88AABC68CDBACDCC8CB7B9",
    INIT_37 => x"86847B9544311222233333543344322211111111111111111111111221111222",
    INIT_38 => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCCDDDDDDDDDEEEEEEEEEEDDCABB9998",
    INIT_39 => x"99AAAA865565347754678755B96665665535642452226A22423246577789BBAB",
    INIT_3a => x"CBA9AA9214741421211246664674523336622679BBD889A95BC9A8EBDAAB8579",
    INIT_3b => x"B9A8788534221123344555543232222111111111111111111111111111111121",
    INIT_3c => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEEDBAA97799",
    INIT_3d => x"ACA989987774642368886678995896443343326423343822432466456667DBBA",
    INIT_3e => x"56A9878754432111111115666776433345421368BCB9C75BB979BCEABCCA526C",
    INIT_3f => x"D9A8868742111234324654432332221111111111111111111111111111111111",
    INIT_40 => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEEDBA99BA97",
    INIT_41 => x"5678A97889947753458AA87883347777665553345433542333322215676997C7",
    INIT_42 => x"35CDDB87755411111111156787533455586311479A8A9A9BBC89ABA9CDBA2448",
    INIT_43 => x"9777756742211243136755433333322111111111111111111111111111111111",
    INIT_44 => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEEDBAABB987",
    INIT_45 => x"67ABBA97754357774368AB977763368537523336533353255221343334435B85",
    INIT_46 => x"557ADB776652111111111465333557886552113656BAAB9AA9BDB99CA3BA48AB",
    INIT_47 => x"9874434421111354345333344234332211111111111111111111111111112211",
    INIT_48 => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEEDCCBB9789",
    INIT_49 => x"BBA9AA965545778A789867758965566543346543232494353222464344435657",
    INIT_4a => x"5555687873561141111112544468AA984332112346AACCBDCDDACBD969C99A85",
    INIT_4b => x"7658466321122343235232244243332111111111111111111111111111111211",
    INIT_4c => x"AAAAAAAAAAAABBBBBBBBBBBCCCCCCCCCCCCDDDDDDDDDEEEEEEEEEEEDCBBB8889",
    INIT_4d => x"AA98A956654556766557778998674368554322323532A5221224342215664779",
    INIT_4e => x"866766653134100222334556689ABA7634221112356ABCA8CEACCDB7579ACB75",
    INIT_4f => x"9665454211223223532344331345432211111111111111111111111111112111",
    INIT_50 => x"AAAAAAAAAAAABBBBBBBBBBBCCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEDDCBBBAAA9",
    INIT_51 => x"8998797664333444554665998666753553443343443663431334333212345489",
    INIT_52 => x"8687766533222222343568799ABBA874431211122456BAACBDBACDB54488A953",
    INIT_53 => x"4757562211113444442553422235432211111111111111111111111111122111",
    INIT_54 => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEEDDCBBCBA8",
    INIT_55 => x"78AAAB8755656975457433655569985544842233423955313555212354556767",
    INIT_56 => x"9988678888757553467689AABAABB8754222111133269BCCDDDDD9B16B858648",
    INIT_57 => x"6577433212114543233374323332343221111111111111111111111111221111",
    INIT_58 => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCDDDDDDDDDDDEEEEEEEEEEEDCBCBAAA",
    INIT_59 => x"AAA88877568677422363345754388B834663741453553212462122263465543A",
    INIT_5a => x"C9B99A8AAA99998766ABABDCDBAA98743232111132228DDFCBDD89B5A7748569",
    INIT_5b => x"6554221113223352465655564552222211111111111111111111111111211111",
    INIT_5c => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEEDDCCCBBBC",
    INIT_5d => x"BAA9887788678777543354454444577864466364232643342223442216567659",
    INIT_5e => x"789AB87CCCBBAA97598ABACCBCCAA76431221111222348AB8DDC4AB686656666",
    INIT_5f => x"5552211122323434535312685423322111111111111111111111111112111111",
    INIT_60 => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCDDDDDDDDDDEDEEEEEEEEEDDCDDCBBB",
    INIT_61 => x"BBCB778887667677565667753423366654632763445321342223344254454595",
    INIT_62 => x"6A8989CDCDCBAC9AACC9DBCDCCAA87641132211111234479BCB7788677567437",
    INIT_63 => x"5322221224423225222333544222332111111111111111111111111122111111",
    INIT_64 => x"AAAAAAAAAAAABBBBBBBBBBBCCCCCCCCCCCDDDDDDDDDDEEEEEEEEEDDDCCDDCCBC",
    INIT_65 => x"CCB9632345558989974445455334543357636644579234422335546453442597",
    INIT_66 => x"986B8AADDDE99D9ACDDEEDDDCCAA976412323111222356787AC9C65658875674",
    INIT_67 => x"5222111114345155323343211223332111111111111111111111111121111111",
    INIT_68 => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCDDDDDDDDDDDEEEEEEEEDDCCCDCCCCC",
    INIT_69 => x"CCCB865653459977776786556553223433776422398454314333234453647889",
    INIT_6a => x"7689BBABCDAADA99ABDCCEDDDC9A965412221111111235688BB99A5488763342",
    INIT_6b => x"5321112223353354334342223533332211111111111111111111111221111111",
    INIT_6c => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEDDCCDDCCCC",
    INIT_6d => x"CC98997786589953799A86767643233325633542384321234434333323546445",
    INIT_6e => x"585866BCCCBBBA99BBCDDCBBCBBB756412211211111112256988758698543333",
    INIT_6f => x"3222223222232342322221123333322211111111111111111111111211111111",
    INIT_70 => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEDDDDDCCBBA",
    INIT_71 => x"AB9AA977866679A7676699AA5368745444333335831247454533333237456665",
    INIT_72 => x"666889CCBDDCBA89BCCDC9ABCAA8865512111222223221224566864785354322",
    INIT_73 => x"2322222342334323512332223212332221111111111111111111111111111111",
    INIT_74 => x"AAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEDDDDCCBBBA",
    INIT_75 => x"99ACCA9757866786465575998669734687424339B35334774565454347647998",
    INIT_76 => x"88B79BDCCCCCC7978CCCCBBBC98A754412221122333422112355577574433211",
    INIT_77 => x"2212222254334333223212222332322211111111111111111111112111111111",
    INIT_78 => x"AAAAAAAAAAAAABBBBBBBBBBBCCCCCCCCCCDDDDDDDDDDEEEDEEEEEDDDDDCBCCBB",
    INIT_79 => x"AABCCBA98AA8764445455335644654433433425B532433656755423775364669",
    INIT_7a => x"8B979ACDECCBB78CBCABBABCA98A654312221222212111112442324433222122",
    INIT_7b => x"2123235546546422234432323322222211111111111111111111121111112111",
    INIT_7c => x"AAAAAAAAAAAAABBBBBBBBBBBCCCCCCCCCCDDDDDDDDDDDDEEEEEEEDDDDDCBAA89",
    INIT_7d => x"ABCBBAAA977885556886555435567564233445AD622234446334357875465389",
    INIT_7e => x"8A7BAADDDCCB8789ACA98BA99AAA753311222111111111111222221111212212",
    INIT_7f => x"1122324635456454223423333433332111111111111111111111111111111111",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_3,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

RAMB36E1_4 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"AAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCDDDDDDDDDDDDDEEEEDDDDDDDCBA867",
    INIT_01 => x"889A889A988646687876776743355662456333AD456634332454784557588578",
    INIT_02 => x"88BA8DDCCDDB699AAABBBBB9B9A9543312221112122111111122113322233224",
    INIT_03 => x"1111133243223333224233233223432211111111111111111111111111111111",
    INIT_04 => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCDCCDDDDDDDDDDDDDEEEEEEEEDDDDDCCBAAA",
    INIT_05 => x"99AAA9975788965778653246454334432346558D645444333433795534688899",
    INIT_06 => x"88A9ABCDCDDB6A9BACCBDBAACB98746312222223221111211223545654322332",
    INIT_07 => x"1112232243336655412555312534432111111111111111111111111111121111",
    INIT_08 => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCDCCDDDDDDDDDDDDEEEEEEEEEEDDDCCB99AA",
    INIT_09 => x"99BCBAAB9897997766533543344344453223665BD5322244336433653685978A",
    INIT_0a => x"77A79DCACDDB8AA9BBCCBBACBABA7672122122222111211112567A8974554321",
    INIT_0b => x"2211222223463335443325654334532111111111111111111111111111221111",
    INIT_0c => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCDDDDDDDDDDDDEEDEEEEEEEDDCCDDB977",
    INIT_0d => x"778BCCBBA7875457986455223456554323322335A3444444459678579467778A",
    INIT_0e => x"99BB9ABB9BAAAAA99BBBACBBBCB77563112212223222321246657699A7677432",
    INIT_0f => x"1221122223432565333542544435432111111111111111111111111112211111",
    INIT_10 => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCDDDDDDDDDDDDDDDEEEEEEDDDDDDDCB87",
    INIT_11 => x"678ACCA999A88869995434644558554468632334731135345323356655755877",
    INIT_12 => x"888AAAAA89AAA98A9BBBACBBBBBB78631121122212221123778B879A86458633",
    INIT_13 => x"4342112235453574412786552444432111111111111111111111111112211111",
    INIT_14 => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCDDDDDDDDDDDDEEDDEEEEEDEDCCCDCBBA",
    INIT_15 => x"98ACBA977ABB9878976656556555345446455477862546424658886438756B65",
    INIT_16 => x"34755769BACAA8999BDCBECAABAB7853111111111111135676BB797777855544",
    INIT_17 => x"5343211224336454645745766544332111111111111111111111111112211111",
    INIT_18 => x"AAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCDDDDDDDDDDDDDEEDEEEEEEDDDCCDDDCB",
    INIT_19 => x"AAABB866899A8556566556455574434554663577364954755756645566663446",
    INIT_1a => x"6425556BC9AAA698ABBCDBBBBAAA677411121111112145687AAD996844695677",
    INIT_1b => x"4323211113526658644854433444432111111111111111111111111122111111",
    INIT_1c => x"AAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCDDDDDDDDDDDDEEEDEEEEEEEDDCCCDDCB",
    INIT_1d => x"A99AA898BB898887777558987674464332332234453474455566542365764337",
    INIT_1e => x"644548B9BAB98899A9BCDBA98A9A8553112211111133357A8AB8CB6347887665",
    INIT_1f => x"7524322112244733651254333444422211111111111111111111111122111111",
    INIT_20 => x"AAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCDDDDDDDDDDDDEEEEEEEEEEEDCCCDDDDD",
    INIT_21 => x"CBA8999658899977887534755778665453336766545254334677466343443454",
    INIT_22 => x"644639ACCACB69ABA9BBCCBA9A9A7874112211111222259BCBBCC9A346787645",
    INIT_23 => x"7646663112132454264234224333322111111111111111111111111122111111",
    INIT_24 => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCDDDDDDDDDDDDDEEEEEEEEEEDDCCCDDDD",
    INIT_25 => x"CCCA99A875444688778862234777555315864543458445453255545347423346",
    INIT_26 => x"652369BBDDBB998977B6BCCBBAA8865311211111122257CCDCBADA8662A98673",
    INIT_27 => x"6765843222213375245374232222211111111111111111111111111121111112",
    INIT_28 => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCDDDDDDDDDDDDEEDEEEEEEEEDDCCBBCDC",
    INIT_29 => x"CCBA5467764457A8676677675456872355433333334736443445642455345356",
    INIT_2a => x"8689989ABBBA98B957AAAAA9A96887431222111112336CDCBDDBADC95A9B8677",
    INIT_2b => x"7885863211222344353354323222221111111111111111111111112221111122",
    INIT_2c => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCDDDDDDDDDDDDEEEEEEDEEEDDDDCCCCCC",
    INIT_2d => x"DCA99534554699B9887668754444532343322112564611344565334632233444",
    INIT_2e => x"677698ACBBA99B875888ABA9A8869752212111112237779ACABBDBCC16CB9459",
    INIT_2f => x"7645674432111234415853422121111111111111111111111111112321111221",
    INIT_30 => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCDDDDDDDDDDDDEEEEEEEEEDDDCDCCCCCB",
    INIT_31 => x"CCCAA87978896579897586346444223344354465354623325555432423223552",
    INIT_32 => x"355773689BAA8A58668ABCCA9A976453211211112239B9B9BBACCDCC958B8436",
    INIT_33 => x"9898976753111221573367432111111111111111111111111111112311112211",
    INIT_34 => x"AAAAAAAAAAAAABBBBBBBBCBCCCCCCCCCDDDDDDDDDDDDEEEEEEEEEEDDCCCBAAA9",
    INIT_35 => x"9999754789A758AA964675334355434586245764123722332542334222543453",
    INIT_36 => x"3446547788887765857BBABBABA77543322111112477BBDABC9A99D9A887C868",
    INIT_37 => x"8847646444111121144454442222111111111111111111111111112111112111",
    INIT_38 => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCDDDDDDDDDDDDEDEEEEEEEEDDCCCCCA89",
    INIT_39 => x"998887546797679A755543356534566975454565233662322352334322432355",
    INIT_3a => x"4345555555555553545577999888964452212112339B9BB89BA7989CA88ABB9C",
    INIT_3b => x"B663878554211123223346442232111111111111111111111111111111112111",
    INIT_3c => x"AAAAAAAAAAAABBBBBBBBBCCCCCCCCCCCDDDDDDDDDDDDEEEEEEEEEEDDCAABBBA9",
    INIT_3d => x"AAB9667AA8899886458753568754388643673334453352433432333332244434",
    INIT_3e => x"43444344434444323331344658788A644323112238BAD8799C87AACAA98CB899",
    INIT_3f => x"B867586644332111124444433333211111111111111111111111111111222111",
    INIT_40 => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCDDDDDDDDDDDDDEEEEEEEEDDDCA9AABBB",
    INIT_41 => x"A98659BAAA898763476566688865575558644113344552444222233222255333",
    INIT_42 => x"43345554353223333321111133775884334412237ACBBC98A8A95AACCBCCE84A",
    INIT_43 => x"AA955A6975343221112244433212321111111111111111111111111111121111",
    INIT_44 => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCDDDDDDDDDDDDEEEEEEEEEEDDB9889AA9",
    INIT_45 => x"8777778789A999A6763556788765434447773333321782234222222244333322",
    INIT_46 => x"5568BD77AE50104422222211112336888884135ACBBDA9A6B85A7A99ACDC8B35",
    INIT_47 => x"9BBA798656532211222332234322211111111111111111111111111111121111",
    INIT_48 => x"AAAAAAAAAAAABBBBBBBBBCCCCCCCCCCCDDDDDDDDDDDDDEEEEEDEEEDCA9778988",
    INIT_49 => x"88898667999986667887899BA657664456555663323362143322232244335423",
    INIT_4a => x"46778634564410320111233321112447579648CDDCA8B5479BAABC9B8A6AB759",
    INIT_4b => x"69AB836666554332222223223322111111111111111111111111111111111111",
    INIT_4c => x"AAAAAAAAAAAABBBBBBBBBCCCCCCCCCCCDDDDDDDDDDDDDEEEEEDEEEDCBA999876",
    INIT_4d => x"778A9668777764469B9ACDBA6445752443455443443472232232223332235423",
    INIT_4e => x"4567B10013441111211234445421122559BABCEDBAC8DA68589A89BCB9B89795",
    INIT_4f => x"8A9AD61576544322111112222222211111111111111111111111111111111111",
    INIT_50 => x"AAAAAAAAAAAAABBBBBBBBCCCCCCCCDCCDDDDDDDDDDDDEEEEEEEEEEDDCAAA8778",
    INIT_51 => x"8889A7798678867876ACCAAA84564445454754634225A3233231244444545554",
    INIT_52 => x"247741111121111123323343555421135688BBDCCAC8A9854988BC88BB8C8AA9",
    INIT_53 => x"7BD8786558443422112222222231332111111111111111111111111111111111",
    INIT_54 => x"AAAAAAAAAAAAABBBBBBBBCCCCCCCCDCCCDDDDDDDDDDDEEEEEEEEEDDDCBBAAAA9",
    INIT_55 => x"766799888677445568BCBABA879A8335766653433336D5133322132347A6A898",
    INIT_56 => x"964542111112212322234445555542122344699CB8B9A8B968A7AC99BBB8CB89",
    INIT_57 => x"887C886888533332111222223222332211111111111111111111111111111111",
    INIT_58 => x"AAAAAAAAAAAAABBBBBBBBCCCCCCCCDCCCDDDDDDDDDDDEEEEEEEEEEDDCBAABCBB",
    INIT_59 => x"AA99AA96677446526BCBBBA8778A647564346565332279223232345489DBA877",
    INIT_5a => x"766665334555555655433245555664122223267BA8B87A79A7CD9B9CCABB9E82",
    INIT_5b => x"385BAB8A75444322221111222222221111111111111111111111221111111112",
    INIT_5c => x"AAAAAAAAAAAAABBBBBBBBCCCCCCCCDCCCDDDDDDDDDDDEEDEEEEEEEEDCBAAABA9",
    INIT_5d => x"999A8678AA845667ABCCB9AA7776485556434663234435810355679BCDA85677",
    INIT_5e => x"776554323344556767765743367654212222345799CBC9B8977BD778ACBCDD72",
    INIT_5f => x"677BA79778765333212111211122221111111111111111111111221111111122",
    INIT_60 => x"AAAAAAAAAAAAABBBBBBBBCCCCCCCCCCCCDDDDDDDDDDDEEEEEEEEEEDDDCBBBBA9",
    INIT_61 => x"9A99888BB9888789BDEA7AA9AA988867576556443214326646A98ABA97689742",
    INIT_62 => x"11000000000000012367865673446421212223367889BDED958CC667B8C96C81",
    INIT_63 => x"478BB63345985533221111222221111111111111111111111112211111111222",
    INIT_64 => x"AAAAAAAAAAAAABBBBBBBBCCCCCCCCCCCCDDDDDDDDDDDEEEEEEEEEEDDDCBCCCBA",
    INIT_65 => x"AAAAA988999888ACDCCCCA56855677856622246434442346897BC96578742000",
    INIT_66 => x"00000000000000000001256888633321211222344769A9B8B9B9AA549A8DCAA7",
    INIT_67 => x"3B9CD63234574223321111111122221121111111111111111122111111111122",
    INIT_68 => x"AAAAAAAAAAAAABBBBBBBBCCCCCCCCCCCCDDDDDDDDDDDEEEDEEEEEEDDDDCBBBAA",
    INIT_69 => x"BBBBBBCCCCB98ACCCBACB96866578B85777554335643473217BB667752000000",
    INIT_6a => x"000000000000000000000013689752221222223455876A79A97D99887CBBAE99",
    INIT_6b => x"359CA74324B65222322111111111111121111111111111111111111111111111",
    INIT_6c => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEDDDCBBBAA9",
    INIT_6d => x"9ABBA9ABBCCAACCAACCB88AC9A96777975674663464543249B86895100000000",
    INIT_6e => x"000000000000000000000000026888211222222343697CCCB9ABC7A77DBBAA88",
    INIT_6f => x"6789BC74547A3235322111211111111122111111111111111111111111111122",
    INIT_70 => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEDCBBA99998",
    INIT_71 => x"899998ABBCA9ACCCCCCAA9BB8775889866755754665546389579510000000000",
    INIT_72 => x"0000000000000000000000000002787421222223243889B68BEDB9963897CCA8",
    INIT_73 => x"69787DB8767A9544322211111112111112111111111111111111111111111222",
    INIT_74 => x"AAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEDCBA988ABB",
    INIT_75 => x"A8889BCB977768CDDA999B988964767467545655353353763961000000000000",
    INIT_76 => x"0000000000000000000000000000049863112222233569A14AAA9DC6189ACDCD",
    INIT_77 => x"514988C8A4567885432111111111111112111111111111111211111111111132",
    INIT_78 => x"AAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEDCBBA778A9",
    INIT_79 => x"9888889B86678ABBBBABC647667544579663464243543746A400000000000000",
    INIT_7a => x"00000000000000000000000000000028A9302222233568944A9AAEB42348DCAB",
    INIT_7b => x"A113657AA9315874332211111111111111111111111111111211111111211221",
    INIT_7c => x"AAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCDDDDDDDDDDDEEEEEEDDEDBBA877776",
    INIT_7d => x"666788876677899ABBAB83457674246555444336332474881000000000000000",
    INIT_7e => x"000000000000000000000000000000017B741222222356A75798B9B764458C99",
    INIT_7f => x"D512269B99631365322211111211211111111111111111111111111111211111",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_4,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

RAMB36E1_5 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"AAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCDDDDDDDDDDEEEEEEEDDEDBBB977776",
    INIT_01 => x"676678886568878A879955B63333596424543433345949700000000000000000",
    INIT_02 => x"0000000000000000000000000000000005A96022222235586667AD96748C67D8",
    INIT_03 => x"B6433367BB676235422211111111111121111111111111111111111111111111",
    INIT_04 => x"AAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCDDDDDDDDDDEEEEEEEEEDDCBBBA7666",
    INIT_05 => x"7875789987666645688AAAB5443598564464333248A596000000000000000000",
    INIT_06 => x"000000000000000000000000000000000028870222222448A67BC9BA6838CABB",
    INIT_07 => x"A83A64578BA53323432221111111111221111111111111111111111111111111",
    INIT_08 => x"AAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCDDDDDDDDDDDEEEEEEEEEEDCBBBB9765",
    INIT_09 => x"577679999B9665656899A9856334435A986424425C5950000000000000000030",
    INIT_0a => x"0000000000000000000000000000000000029A3122223344878ABC9C7664A5AF",
    INIT_0b => x"CB89953457885233432133211111112221111111111111111111111111111122",
    INIT_0c => x"AAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCDDDDDDDDDDEEEEEEEDEEDDBBBBBA76",
    INIT_0d => x"666655568998887676556796323433678A932734B585000000000000000007E6",
    INIT_0e => x"000000000000000000000000000000000000288302223334995AABABA583A979",
    INIT_0f => x"EBBA633133578334222111221111111221111111111111111111111111111111",
    INIT_10 => x"AAAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEDDCBABBA85",
    INIT_11 => x"556545776555566776668855423323674784333B777000000000000000002CD6",
    INIT_12 => x"00000000000000000000000000000000000003953122223458267A9AD8636AA8",
    INIT_13 => x"BB98423313575323322111112211111221111111111111111111111111111212",
    INIT_14 => x"AAAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCCDDDDDDDDDDEEEEEEEEEEDDCBA99875",
    INIT_15 => x"5655556777433346679A834657642244235423B9670000000000000000006FD1",
    INIT_16 => x"00000000000000000000000000000000000000596112223464357799D952247C",
    INIT_17 => x"BA8A412532357222332111111221112211111111111111111111111121111112",
    INIT_18 => x"AAAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCCCDDDDDDDDDEEEEEEEEEEEDDBA88876",
    INIT_19 => x"66446555565455444433776577664432456538D5911000000000000000001530",
    INIT_1a => x"0000000000000000000000000000000000000007731232234422678ABA422268",
    INIT_1b => x"CB6A921342366223221111111121112211111111111111111111111221111112",
    INIT_1c => x"AAAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCCCCDDDDDDDDEEEEEDEEEEDDDCA99887",
    INIT_1d => x"6544764565445544644654565558543436535C68410000000000000000000000",
    INIT_1e => x"000000000000000000000000000000000000000186513211452246A9BB453344",
    INIT_1f => x"7D98752233456222211111111121123211111111111111111111111221112122",
    INIT_20 => x"AAAAAAAAAAAAAABBBBBBBBBCCCCCCCCCCCCCCDDDDDDDEDDEEEEEEEDDDCBBA9A8",
    INIT_21 => x"644565444434566668975567AB8652431324A977110000000000000000000000",
    INIT_22 => x"00000000000000000000000000000000000000003952131133523558BB744563",
    INIT_23 => x"15DA653235768422111111111112123311111111111111121111111121112233",
    INIT_24 => x"AAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCCCDDDDDEEDDDEEEEEEDDCB9AA98",
    INIT_25 => x"755677455334444556657646965853433227C591100000000000000000000000",
    INIT_26 => x"000000000000000000000000000000000000000007741221223445358BA66487",
    INIT_27 => x"65B8B4342578A731111111111112222211111111111111111111111212112232",
    INIT_28 => x"AAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCCCCCDDDDEEEEEDDDEEEDDA67997",
    INIT_29 => x"55688745644333555423534753673754535D7841000000000000000000000000",
    INIT_2a => x"000000000000000000000000000000000000000001954122221213459C799467",
    INIT_2b => x"A867B51333469833111111111111222111111111111111111111111211122221",
    INIT_2c => x"AAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCCCCCCDDEEEEEEEEEEEEDC8668A9",
    INIT_2d => x"87677443365324533223555544446876519C6710000000000000000000000000",
    INIT_2e => x"000000000000000000000000000000000000000000686222122211347A96A636",
    INIT_2f => x"67A6C71124677522311111211111233111111111111111111111122111111121",
    INIT_30 => x"AAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCCCCDDDDEEEEEEEEEEEEDB76668B",
    INIT_31 => x"BA64433334444554323223456455499436F87200000000000000000000000000",
    INIT_32 => x"0000000000000000000000000000000000000000001A54122222111267975537",
    INIT_33 => x"69BA752224546511132111221111233111111111111111121111122211111111",
    INIT_34 => x"AAAAAAAAAAAAABBBBBBBBBBBCCCCCCCCCCCCCCCDCCDDEEEEEEEEEEEEC8666669",
    INIT_35 => x"BA7544454456775345666568744239722CD55100000000000000000000000000",
    INIT_36 => x"0000000000000000000000000000000000000000000594222222112246792239",
    INIT_37 => x"76ACA11124753621113211121112222111111112211111121111112112221111",
    INIT_38 => x"AAAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCDDDCDDEEEEEEEEEEED84566666",
    INIT_39 => x"788634433345543344567665311334445EA63100000000000000000000000000",
    INIT_3a => x"0000000000000000000000000000000000000000000095312121111225742115",
    INIT_3b => x"98CBD62113773332111221122112321111111111111111111111111221222111",
    INIT_3c => x"AAAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCDDDCDDEEEEEEEEEEEB53355554",
    INIT_3d => x"466433333334322222224466745743348F852100000000000000000000000000",
    INIT_3e => x"0000000000000000000000000000000000000000000059421121111223531122",
    INIT_3f => x"4BCAC76213676242111123111112321111111111111111111111211121221111",
    INIT_40 => x"AAAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCDDCCDDEEEEEEEEEEE943334444",
    INIT_41 => x"56634433344334434422455347974344CE631000000120000000000000000000",
    INIT_42 => x"0000000000000000000000000000000000000000000019540221111124342232",
    INIT_43 => x"37B9A86311576424111112421112211111111111111121111111221123321111",
    INIT_44 => x"AAAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCDDDCDDEEEEEEEEEEC643333345",
    INIT_45 => x"65444643443235666434334565444565F9521000000200000000000000000000",
    INIT_46 => x"0000000000000000000000000000000000000000000006661121111223313256",
    INIT_47 => x"4778ABA412344422311111233112221111111111111111111111111112352111",
    INIT_48 => x"AAAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCCCCCDDEEEEEEEEEE9433322345",
    INIT_49 => x"54445654542344333355578687677727F6420000002100000000000000000000",
    INIT_4a => x"0000000000000000000000000000000000000000000002852132111222322237",
    INIT_4b => x"6946999422212221331111223412211111111111222211111211112111122111",
    INIT_4c => x"AAAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCCCCCDDEEEEEEEEEB5433222344",
    INIT_4d => x"4454455453233222455578546445552BC6400000004100000000000000000000",
    INIT_4e => x"0000000000000000000000000000000000000000000000865022111222232235",
    INIT_4f => x"5686782242311112132111222233211111111111222211111211222221111112",
    INIT_50 => x"AAAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCCCCCDDEEEEEEEED74442234433",
    INIT_51 => x"4554454443332234433332223346566E95100000022000000000000000000000",
    INIT_52 => x"0000000000000000000000000000000000000000000000675112221111223423",
    INIT_53 => x"65789A6233321111114111123213411111111121111112111122222232111112",
    INIT_54 => x"AAAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCCCCCDDEEEEEEED944422343333",
    INIT_55 => x"4444443334422344333344333323757E74000000051000000000000000000000",
    INIT_56 => x"0000000000000000000000000000000000000000000000286212221111222321",
    INIT_57 => x"75448BA422451111111411223311232111111112212112111222221222111112",
    INIT_58 => x"AAAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCCCCCDDEEEEEEEA544323333334",
    INIT_59 => x"3334433455322332343344332123329D43000000151000000000000000000000",
    INIT_5a => x"0000000000000000000000000000000000000000000000085302121112122221",
    INIT_5b => x"575458B431392111111232223321112211111112211111111121221111111123",
    INIT_5c => x"AAAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCCCCCDDEEEEEEB6543333333443",
    INIT_5d => x"334433345322333343345332224532BB43000000230000000000000000000000",
    INIT_5e => x"0000000000000000000000000000000000000000000000066612122111223322",
    INIT_5f => x"4853688312194111112124333321110122111122211111112122222111112223",
    INIT_60 => x"AAAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCCCCCCDDEEEDA64433333344433",
    INIT_61 => x"344333344322333433466444334433EA42000000220000000000000000000000",
    INIT_62 => x"0000000000000000000000000000000000000000000000047623112111222332",
    INIT_63 => x"4884463111245121211124434221111112321122211111122222212211112233",
    INIT_64 => x"AAAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCCCCCCDEEEDA644333433443344",
    INIT_65 => x"444333344322223323464464222214EA41000000320000000000000000000000",
    INIT_66 => x"0000000000000000000000000000000000000000000000027622222111123233",
    INIT_67 => x"46B6323121216212211123454221111111134322111121132122211111112233",
    INIT_68 => x"AAAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCCCCCCDEED84444344434544445",
    INIT_69 => x"544333344333344324443442222236F941000000410000000000000088000000",
    INIT_6a => x"0000000000000000000000000000000000000000000000017531123211112222",
    INIT_6b => x"2395334221217712311123455211111111112354111212133213211111111112",
    INIT_6c => x"AAAAAAAAAAAAAABBBBBBBBBBCCCCCCCCCCCCCCCCCCCDED744554454445555455",
    INIT_6d => x"443333444333454334432344234457F9310000015100000000000001DD100000",
    INIT_6e => x"0000000000000000000000000000000000000000000000008640112211111111",
    INIT_6f => x"1175133311115D22321123444311111111111113322122123223311112321112",
    INIT_70 => x"AAAAAAAAAAAAAABBBBBBBBBBBCCCCCCCCCCCCCCCCCCEC6445655544456555555",
    INIT_71 => x"444333443333454334444543223556F931000004A00000000000000055000000",
    INIT_72 => x"0000000000000000000000000000000000000000000000008640111211111111",
    INIT_73 => x"1138112622123D81321123342221111111111111222322113321211113542122",
    INIT_74 => x"AAAAAAAAAAAAAABBBBBBBBBBBCCCCCCCCCCCCCCCCCDC64456655545565656654",
    INIT_75 => x"543334433334454235455433333446F730000009D10000000000000000000000",
    INIT_76 => x"0000000000000000000000000000000000000000000000008651111112111111",
    INIT_77 => x"12285118311139C3221123332111111111111112221332321221111233453113",
    INIT_78 => x"AAAAAAAAAAAAAABBBBBBBBBBBCCCCCCCCCCCCCCCCDC744556555455665666644",
    INIT_79 => x"532344444444443256543345433459E63100000CD10000000000000000000000",
    INIT_7a => x"0000000000000000000000000000000000000000000000008650111212111111",
    INIT_7b => x"11258117711127C7221123332111111111111111112332222111112233233323",
    INIT_7c => x"AAAAAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCCDD8445565455456666676544",
    INIT_7d => x"323445444444542366543575434648F73100001DD10000000000000000000000",
    INIT_7e => x"0000000000000000000000000000000000000000000000007860111212111111",
    INIT_7f => x"11328314B11125B8421133222111111111111112112232211211232233223323",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_5,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

RAMB36E1_6 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"AAAAAAAAAAAAAABBBBBBBBBBBBBCCCCCCCCCCCCDC74455555554566666776444",
    INIT_01 => x"334455555544533355345775444327F94100001DD10000000000000384000000",
    INIT_02 => x"0000000000000000000000000000000000000000000000008761111212211111",
    INIT_03 => x"11225711B4113497821143211111111111111111113222221111232322222543",
    INIT_04 => x"AAAAAAAAAAAAAABBBBBBBBBBBBBCCCCBCCCCCCDC634555555555667667765444",
    INIT_05 => x"444555555444433445566644652227E84000002DE300000000000006DD200000",
    INIT_06 => x"0000000000000000000000000000000000000000000000008761111222311111",
    INIT_07 => x"1113183188012378761243211111111111111222112322222211223332122344",
    INIT_08 => x"AAAAAAAAAAAAAABBBBBBBBBBBBBCCCCBBCCCCDD7345556555556777677664454",
    INIT_09 => x"445555455444443445553347631336E74000002ED300000000000007BB400000",
    INIT_0a => x"0000000000000000000000000000000000000000000000007661111221311111",
    INIT_0b => x"111215614C11235B392333211111111111111233212222212342222222213222",
    INIT_0c => x"AAAAAAAAAAAAAABBBBBBBBBBBBBBCCCBBCBCDD74455565555567777776654644",
    INIT_0d => x"445555554454433545554466213424E84100002ED200000000000004DE600000",
    INIT_0e => x"0000000000000000000000000000000000000000000000007670111131311111",
    INIT_0f => x"111232932B51233B558243211111111111122232111222223364221211223312",
    INIT_10 => x"AAAAAAAAAAAAAABBBBBBBBBBBBBBCCBBBBBCD844555665555668877876545644",
    INIT_11 => x"445545554555434555555554334434D74100001CC400000000000003EE500000",
    INIT_12 => x"0000000000000000000000000000000000000000000000007760111131311111",
    INIT_13 => x"1112516517A11228A19422211111111111122222111112244255221122234422",
    INIT_14 => x"AAAAAAAAAAAAAABBBBBBBBBBBBBBCCBBBBCD8444556655556678877865546544",
    INIT_15 => x"455445545665445566556665444543E74100001CC6000000000000006B200000",
    INIT_16 => x"0000000000000000000000000000000000000000000000007660111121321111",
    INIT_17 => x"1112623823C32235B33A12111111111111122211111122134343232123222322",
    INIT_18 => x"AAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBCD84445666655556688877754455444",
    INIT_19 => x"555455446655544565666663336532D75100000AD80000000000000000000000",
    INIT_1a => x"0000000000000000000000000000000000000000000000008661111122221111",
    INIT_1b => x"1111532751A71233A50771111111111111222211122122223534333133233123",
    INIT_1c => x"AAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBCD844445666555566788767654555435",
    INIT_1d => x"655554456665454455676653456521A852100007EA0000000000000000000000",
    INIT_1e => x"0000000000000000000000000000000000000000000000008651111112121111",
    INIT_1f => x"11124434705B2234880193111111111121232111123223322533223134312123",
    INIT_20 => x"AAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBD8444556666555666787777644555456",
    INIT_21 => x"5455445666644544456667545666318B62100004EB0000000000000000000000",
    INIT_22 => x"0000000000000000000000000000000000000000000000028641111112131112",
    INIT_23 => x"11125632631C5334482138111111111122222111123323333344312233211222",
    INIT_24 => x"AAAAAAAAAAAAAABBBBBBBBBBBBBBBBBC84455556666556767797777544555565",
    INIT_25 => x"4454456666545554455677544567547A53100000A90000000000000000000000",
    INIT_26 => x"0000000000000000000000000000000000000000000000038722111112221112",
    INIT_27 => x"211237433608A334274116401111111222122222122323333324522223222332",
    INIT_28 => x"AAAAAAAAAAAAAAABBBBBBBBBBBBBBBC944555566666567768877676444545765",
    INIT_29 => x"5544456666455554446666555555875B53200000120000000000000000000000",
    INIT_2a => x"0000000000000000000000000000000000000000000000057612111113222122",
    INIT_2b => x"222237331633D642146111611111122122111233222222234633312223223344",
    INIT_2c => x"AAAAAAAAAAAAAAABBBBBBBBBBBBBBCB645565565565677678767776444457665",
    INIT_2d => x"5544566665555654455555565444764B64210000021000000000000000000000",
    INIT_2e => x"0000000000000000000000000000000000000000000000077612111112423123",
    INIT_2f => x"222137421371AA32127210460111122223111222232223333432112322324334",
    INIT_30 => x"AAAAAAAAAAAAAAABBBBBBBBBBBBBBB6455655555666777777657776443487655",
    INIT_31 => x"4444566665555544554554555445777A85210000021000000000000000000000",
    INIT_32 => x"0000000000000000000000000000000000000000000000096411111111423123",
    INIT_33 => x"3231365112737D32116401073011112222111222322223443221124322324423",
    INIT_34 => x"AAAAAAAAAAAAAAABBBBBBBBBBBBBB74455555555667777787657875443796555",
    INIT_35 => x"44545655555555445545445555457868A4210000011000000000000000000000",
    INIT_36 => x"0000000000000000000000000000000000000000000000296221111111333232",
    INIT_37 => x"3232346122573D51113511137112222211222222311244343221234334323213",
    INIT_38 => x"AAAAAAAAAAAAAAABBBBBBBBBBBBC944565555556667887777557875534986554",
    INIT_39 => x"45544555556544455555445555446754C4310000000000000000000000000000",
    INIT_3a => x"0000000000000000000000000000000000000000000000686231111221243343",
    INIT_3b => x"23222362233839A0121311105512323311211123322333332112464337512124",
    INIT_3c => x"AAAAAAAAAAAAAABBBBBBBBBBBBBA545555555567778876776546865446976654",
    INIT_3d => x"45445455566544455555334444445544B7331000000000000000000000000000",
    INIT_3e => x"0000000000000000000000000000000000000000000000975122111121133443",
    INIT_3f => x"23333463143473C2111221111731333311211123422443322222485325522236",
    INIT_40 => x"AAAAAAAAAAAAAABBBBBBBBBBBBB6445654555567778876776446874447866644",
    INIT_41 => x"544444545565445555653344444444448A332000000000000000000000000000",
    INIT_42 => x"0000000000000000000000000000000000000000000003973212111111134422",
    INIT_43 => x"24433563233363A6111131111371243211212222322453222323466324332234",
    INIT_44 => x"AAAAAAAAAAAAAABBBBBBBBBBBB74456545555667778766865445974458866544",
    INIT_45 => x"544444445464355555543444444444444B432100000000000000000000000000",
    INIT_46 => x"0000000000000000000000000000000000000000000007671212212111124521",
    INIT_47 => x"344333353332255A011132111254242111212222222354213424433325322222",
    INIT_48 => x"AAAAAAAAAAAAAABBBBBBBBBBB844565455556677788767754445974558876544",
    INIT_49 => x"4544344455633545455434444444444438832210000000000000000000000000",
    INIT_4a => x"0000000000000000000000000000000000000000000029641223211111115742",
    INIT_4b => x"344332344222144B301123112326222222212233233343223424412434211112",
    INIT_4c => x"AAAAAAAAAAAAAABBBBBBBBBBA545554565556777888768654544865568875444",
    INIT_4d => x"4443334556534554455334444444444435B54110000000000000000000000000",
    INIT_4e => x"0000000000000000000000000000000000000000000068722233111111115762",
    INIT_4f => x"3444323452111257901113212323412332222333443233233444312554311122",
    INIT_50 => x"AAAAAAAAAAAAAAABBBBBBBBB6455545555567787888768644544775468875444",
    INIT_51 => x"4443335545534554455334444544443333974210000000000000000000000000",
    INIT_52 => x"00000000000000000000000000000000000000000001A8522343211111114963",
    INIT_53 => x"3343323452111135B31112222221332432233543552233345564222564311232",
    INIT_54 => x"AAAAAAAAAAAAAAABBBBBBBB84555556555567787888678544544875468874444",
    INIT_55 => x"44333355454345544543344444444333335B4311000000000000000000000000",
    INIT_56 => x"00000000000000000000000000000000000000000006A7232443111111122853",
    INIT_57 => x"5443324442111114881112322222243322233543342222355664324753112323",
    INIT_58 => x"AAAAAAAAAAAAAAABBBBBBB955555556555677777887687545544875578764444",
    INIT_59 => x"43332355554445544543454444444433335A8421000000000000000000000000",
    INIT_5a => x"0000000000000000000000000000000000000000001B84242452111111122784",
    INIT_5b => x"65643332321211125A2122322222223323343442332232446654435742112445",
    INIT_5c => x"AAAAAAAAAAAAAAABBBBBBA655555556555677878977786445544885588764434",
    INIT_5d => x"333323545553355445434544454443333357B442100000000000000000000100",
    INIT_5e => x"0000000000000000000000000000000000000000008A62533463111111223383",
    INIT_5f => x"44742322221211113A7122231222213324444432331244556554334422123464",
    INIT_60 => x"AAAAAAAAAAAAAAABBBBBA6455544565555677888977785445544775688774334",
    INIT_61 => x"3333235445434544554346434544433334449A44200000000000000000003D30",
    INIT_62 => x"000000000000000000000000000000000000000003C842523442111111133364",
    INIT_63 => x"346423212211111216B212232222223335544432242364444453234322134331",
    INIT_64 => x"AAAAAAAAAAAAAAABBBBB54555444565555777888877775455444786687674334",
    INIT_65 => x"3333244445434644554345444444444444446B64200000000000000000000A80",
    INIT_66 => x"00000000000000000000000000000000000000001AA514543331122111234388",
    INIT_67 => x"335422222211111212B512233221233256654322354564434463234212134321",
    INIT_68 => x"AAAAAAAAAAAAAAABBBC634554345665546767879877765454444776677774334",
    INIT_69 => x"33332444354345445544554444444455444458B4410000000000000000000010",
    INIT_6a => x"00000000000000000000000000000000000000006C6145652232112112224589",
    INIT_6b => x"3343222221211121217B12233222234257654322454654324453244222243322",
    INIT_6c => x"AAAAAAAAAAAAAAABBDA444543346665546667889777764554444776576764333",
    INIT_6d => x"4332244434434544664445444543455544444699441000000000000000000000",
    INIT_6e => x"0000000000000000000000000000000000000002B82255431133212222333679",
    INIT_6f => x"4333212211211211231A51333323224456643233556764324332333331232224",
    INIT_70 => x"AAAAAAAAAAAAAAABCD5345434456655446767888787754544444676576663333",
    INIT_71 => x"432223343453564366544443444445555444455B743110000000000000000000",
    INIT_72 => x"0000000000000000000000000000000000000019941434311234313333553557",
    INIT_73 => x"5322211211221122232382333323335555521234566773233333333321123443",
    INIT_74 => x"AAAAAAAAAAAAAAABD93454444466555447767888777754444444686576653333",
    INIT_75 => x"3322233333645543565445434434555654444447A34321000000000000000000",
    INIT_76 => x"0000000000000000000000000000000000000189512444211125423444874446",
    INIT_77 => x"5321111111121122332164223433345653331244564663233244224212234552",
    INIT_78 => x"AAAAAAAAAAAAAAAAC63443344565554457767888777744444443685566653333",
    INIT_79 => x"33323433446445446554443444345566444444457A4442200000000000000000",
    INIT_7a => x"0000000000000000000000000000000000000697233243211224533454874336",
    INIT_7b => x"5322111111122232332139323443346732233345564653233454234123365563",
    INIT_7c => x"AAAAAAAAAAAAAAAAB64443345656544556656788777644444433664566653333",
    INIT_7d => x"3333344344644545654444444334566644444555479254330000000000000000",
    INIT_7e => x"0000000000000000000000000000000000006871364343232334445554553235",
    INIT_7f => x"5332111112122222332216824433346621243435665633334544223223365774",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_6,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

RAMB36E1_7 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"AAAAAAAAAAAAAAABB54433445556545556656788777644433333754576543333",
    INIT_01 => x"4333344334755645654344444345556644444455459A35532000000000000000",
    INIT_02 => x"0000000000000000000000000000000000069822664333232354446754442223",
    INIT_03 => x"5242111112223322322221755533345422463534764433333434324334575676",
    INIT_04 => x"AAAAAAAAAAAAAAAC944443455465445556655788777544333333764475543333",
    INIT_05 => x"4333344334665656754334343444556544554455458CA3563200000000000000",
    INIT_06 => x"0022000000000000000000000000000001677324453433234554556653232222",
    INIT_07 => x"6232111221223422322221377533333323574432564323334323214544575665",
    INIT_08 => x"AAAAAAAAAAAAAAAD734444454455445456555788767533333334663466433333",
    INIT_09 => x"3333344444665656654333343444555434544455557ABA347432000000000000",
    INIT_0a => x"0000000000000000000000000000000027652254563533455665554543223222",
    INIT_0b => x"5212111222234322333333268422334542474343564322444212224553466642",
    INIT_0c => x"AAAAAAAAAAAAAAAC634444554554445456545678667433333334663366433333",
    INIT_0d => x"34344454446666566443334434455544444445556668BCB63864100000000000",
    INIT_0e => x"0000000000000000000000000000000377423644663644667765664443323321",
    INIT_0f => x"4312222223333323334433238423334762564334464323443112454653576532",
    INIT_10 => x"AAAAAAAAAAAAAA9B534434544554445445445678666433333335554466533333",
    INIT_11 => x"34444555546766566434334434554443334454456656ACCB7357520000000000",
    INIT_12 => x"0000000000000000000000000000015855136654655756768876666554433331",
    INIT_13 => x"3411323334333133335533224534455652465554554334453222675656764444",
    INIT_14 => x"AAAAAAAAAAAAAA89544445544444445445445567666433333335554466533334",
    INIT_15 => x"444445555567565664444344355533332344444444458BCBCB43885200000000",
    INIT_16 => x"0000000000000000000000000000366840565876766668867887776676543332",
    INIT_17 => x"2522254444423223334533322445666443556654654334474224655445543445",
    INIT_18 => x"AAAAAAAAAAAAAA98634444444444445435434557655433333335444465633334",
    INIT_19 => x"44445555556655565444434546642232233444444468ACCCCCB6358953100000",
    INIT_1a => x"0000000000000000000000000037754125776877876768888898898787654433",
    INIT_1b => x"2632344333323224433433334466676454566435643534673234444323434555",
    INIT_1c => x"AAAAAAAAAAAAAA98634444444444444334434546655433332245445455544344",
    INIT_1d => x"4444456555565567655544555642222223456899ACDDDDDCCCCB932589952000",
    INIT_1e => x"000000000000000000000001378752148679789997788999AAA9A99978875444",
    INIT_1f => x"3742334443223223444332345577575356466335644645652346555223545643",
    INIT_20 => x"AAAAAAAAAAAAAAA9633444444444444334433445655333332345435455544444",
    INIT_21 => x"4444456545566667656665555432222247ACDFFFEEEEDDDDDDCCCA73247A8642",
    INIT_22 => x"10000000000000000001235698641369988989ABBA9ABBA9ABA8998987665443",
    INIT_23 => x"3663344543333334564233455655556356443345755445434557664224544531",
    INIT_24 => x"AAAAAAAAAAAAAAA9632344444434444334433345654333332345434555444444",
    INIT_25 => x"44445555445676776678A86778755457BEEEEEEEEEEEDDDDDDCDCCCA9622479A",
    INIT_26 => x"A8631000100001122347898663235778AA9A99BCCCBBBBA99A86666676544444",
    INIT_27 => x"4564444445334445653343445755646656432344655453345657743225323311",
    INIT_28 => x"AAAAAAAAAAAAAAA9853334444444343334333334664322333344334554443344",
    INIT_29 => x"44455555445787889ABCED9BBDFEDCCDEEEDEEEEEDEEEDDDDDDDDCCCCB975233",
    INIT_2a => x"577876654556778767776543358877789AAAA9BCCCBAAAA88876666666544455",
    INIT_2b => x"5665544444434554653244444555444664344454566433465535743344223212",
    INIT_2c => x"AAAAAAAAAAAAAAABB97544344443343343333334665323333445433565443445",
    INIT_2d => x"54555555445789ABCEEEEEDDDEEEEEEDEEEDEDEEEEDEDDDDDDDDDDCCCCBCCA85",
    INIT_2e => x"34443259622334556643246899877789AAABBBCCCCA999888877777777654555",
    INIT_2f => x"6676555655554554454355444455444444346555676422465435754342234323",
    INIT_30 => x"AAAAAAAAAAAAAAABCCA864444434433343333334565333333355433565344555",
    INIT_31 => x"44554555678ABDDDEEDDDEEEEEEEDDEEEEDEEEDEEDDEDDDDDDDDDDDDCDCCCDCC",
    INIT_32 => x"A989549F8023212212479BAAA99778AAABBCCCCCBA9999888988788888876666",
    INIT_33 => x"7786666666655565444555566444434334545645675322465434566431344333",
    INIT_34 => x"AAAAAAAAAAAAAAABBBBBBA876434433433333344465334343454444465345544",
    INIT_35 => x"44555689BDDDDDDDDDDDDEEEEEEEDEEEEDEEEEEEDEDDEDDDDDDDDDDDDDDCCCCC",
    INIT_36 => x"CBBE67FB2016501107CBBBBBBAAA9ABBBCCCCCCBAAAAA9899A99889999987778",
    INIT_37 => x"8887777655555665444655666543333444556646554464554443367412455322",
    INIT_38 => x"AAAAAAAAAAAAAAAABBBBBBBBA975444443444444465344444555544465455545",
    INIT_39 => x"5678ABDDDDDDDDDDDDDDDDDEDEEEEDDDEEDEEDEDDEEEDEEDDDDDDDDDDDDDDCCC",
    INIT_3a => x"CBBB9A844442111103CBBBCBBBBCBBCCCCCCCCCBBBBBBAAABAAAA99AAAA99999",
    INIT_3b => x"9998876655555664444665455453233455557756544785465344355313355212",
    INIT_3c => x"AAAAAAAAAAAAAAAABBBBBBBBBBBA876555544454465454545666665566667679",
    INIT_3d => x"ABCCDDDDDDDDDDDDDDDDDDDDDDEEDDEDDDEDEDDDEEEDDDEDDDDDDDDDDDDDDDDD",
    INIT_3e => x"CCCBCEC87543321103DCCCCCCCCDDCCCCCDDCCCCCCCBBBBBBBBBAAAAABAA99AB",
    INIT_3f => x"A9AA875555556765555665443353333466556655544764465444342122465322",
    INIT_40 => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBCBABB767777777777789AAAAA9999ABCCCC",
    INIT_41 => x"CCCCCDDDDDDDDDDDDDDDDDDDDDDEEDDEEEDDDDEDDDDDDEDDDDDDDDDDDDDDDDDD",
    INIT_42 => x"DDDDDDC87544332103DDDDCCCCDDDDDCCDDDDDDDCCCCCCCCCCCBBBBBBBBAAABA",
    INIT_43 => x"A99A976555667777766765432354454566656545553444444533331124665333",
    INIT_44 => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBCCBBBCCCCBBCCDCDDDDDDDDDDDDDDDCC",
    INIT_45 => x"CCCCCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDDEEDDDDDDDDDDDDDDDEDDDDDDD",
    INIT_46 => x"DDDDDDCCB844331019EDDDDDDDDDDDDDDDDDDDDDDDDCCCCCCCCCCCBBBCBBBBBB",
    INIT_47 => x"BBAAA97655777877877876433466666786666645554445435643221125655434",
    INIT_48 => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBCDCCCCCCCCDDDCCCCCCCC",
    INIT_49 => x"CCCCCCCDDDCDDDDDDDDDDDDDDDDDDDDDDEDDDDDDEDDDDDDDDDDDDDEDDDDDDDDD",
    INIT_4a => x"DDDDDDDFFD222149BDDDDDDDDDDDDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCBBBB",
    INIT_4b => x"BBBBAA8766888998989986533568767997776655554446436665221136434324",
    INIT_4c => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCC",
    INIT_4d => x"CCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDEDDEEDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_4e => x"DDDDDDDDA901107FEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCCCCCDDCCCCCC",
    INIT_4f => x"CCCCBA9977999A999AA997533478877998866566654556445685221256433324",
    INIT_50 => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCCBCCCCCCCCCCCCCCC",
    INIT_51 => x"CCCCCCCCCDDCCCDDDDDDDDDDDDDDDDDDDDDDDDDEDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_52 => x"DDDDDDDDCA11114DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCCCC",
    INIT_53 => x"CCCCCBAA99AAAAAAAAAAA8632478777878877667665665454674112455534546",
    INIT_54 => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCC",
    INIT_55 => x"CCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDDDDDDDEDDDDEDDDDDDDDEDDEDDDDDDDED",
    INIT_56 => x"DDDDDDDDC711127CCCDDDDDDDDDDDDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCD",
    INIT_57 => x"CCCCCCBAAABBBBBBBBBAA9632367688877887777765665455773114666534666",
    INIT_58 => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCCBBCCCCCCCCCCCCC",
    INIT_59 => x"CCCCCCCCCCCCCDCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDDDDDDDDDDDDDD",
    INIT_5a => x"DDDDDDDCB511119EDDDDDDDDDDDDDDDDDDDDDDDDEEDDDDDDDDDDDDDDDDDDDDDD",
    INIT_5b => x"DDDDCCCBBBBCCBBBBBBBB9743357779888988766765666656775236766433454",
    INIT_5c => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCC",
    INIT_5d => x"CCCCCCCCCCCCCCDDCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDDDDDDDDDDDDDD",
    INIT_5e => x"DDDDDDDDD92112BEDDDDDDDDDDDDDDDDDDDDDDEDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_5f => x"DDDDDDCCBCCCCCCCCCCCBA86446789999999A866766667865676346766533443",
    INIT_60 => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCC",
    INIT_61 => x"CCCCCCCCCCCCCCCDDCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_62 => x"DDDDDDDDD80139DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_63 => x"DDDDDDDDCCCCCCCCCCCCBA9865799AAA99AAA988866788976577557766523443",
    INIT_64 => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCBCCCCCCC",
    INIT_65 => x"CCCCCCCCCCCCCCCCCCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_66 => x"DDDDDDDDDE408FDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_67 => x"DDDDDDDDDDCCCCCCCCCCCBA9888AAABAAABBAAAA97689A987578778877423443",
    INIT_68 => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCCCCCC",
    INIT_69 => x"CCCCCCCCCCCCCCCCCCDDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_6a => x"DDDDDDDDDEB6CEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_6b => x"DDDDDDDDDDDCCCCCCCCCCCBBAAABBBBBBBBBBBBAA879AAAA9789889876334444",
    INIT_6c => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCCCCC",
    INIT_6d => x"CBBCCCCCCCCCCCCCCCCCCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_6e => x"DDDDDDDDDDEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_6f => x"DDDDDDDDDDDCCCCCCCCCCCCCCBBCCCCCBBBBBBBBAA9AABBBAA99999986455556",
    INIT_70 => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCCC",
    INIT_71 => x"CBBBCCCCCCCCCCCCCCCCCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_72 => x"DDDDDDDDDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDDDDDDDEDDEDDDDDDDDDD",
    INIT_73 => x"DDDDDDDDDDDDDDCCCDDDCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBAAAAAA97666677",
    INIT_74 => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCC",
    INIT_75 => x"CBBBBCCCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_76 => x"DDDDDDDDDDEDDDDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDDDDDDD",
    INIT_77 => x"DDDDDDDDDDDDDDCCCDDDDDDCCCCCCCCCCCCCCCCBCBBBBBBBBBBBBAAAA9877788",
    INIT_78 => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCC",
    INIT_79 => x"BBBBBBCCCCCCCCCCCCCCCCCCCDCCCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_7a => x"DDDDDDDDEDEDDDDDDDDDDDDDDDDDDDEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_7b => x"DDDDDDDDDDDDDDDCDDDDDDDCCCCCCCCCCCCCCCCCCCBBBBBBBBBBBBBAAA998889",
    INIT_7c => x"AAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBC",
    INIT_7d => x"BBBBBBBBCCCCCCCCCCCCCCCCCCCCCCCCDDDDCDDDDDDDDDDDDDDDDDDDDDDDDDDD",
    INIT_7e => x"DDDDDEDDDDEDDDDDDDDDDEDDDDDDDDDDDDDDDDDDEDDDDDDDDDDDDDDDDEDDDDDD",
    INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_7,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

end Behavioral;

