
---

TOOL:	ncelab(64)	15.22-s018: Started on Apr 26, 2022 at 14:31:40 PDT
ncelab
    -64BIT
    -NOCOPYRIGHT
    -NOTIMINGCHECKS
    -MESSAGES
    -STATUS
    -NOWARN CUVWSP
    -NOWARN BNDWRN
    -NOWARN DLNCML
    -TIMESCALE 1ns/1ps
    -ACCESS +rwc
    -LOGFILE nc_elab.log
    -APPEND_LOG
    worklib.test_top

	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
 dma_sg_axi_if       ();  
             |
ncelab: *W,CUVWSI (./gyro_top_tb.sv,273|13): 1 input port was not connected:
ncelab: (./rtl/include/amba_interfaces.sv,45): clk

 dma_r_cpu_axi_if       ();  
                |
ncelab: *W,CUVWSI (./gyro_top_tb.sv,290|16): 1 input port was not connected:
ncelab: (./rtl/include/amba_interfaces.sv,227): clk

 dma_w_cpu_axi_if       ();  
                |
ncelab: *W,CUVWSI (./gyro_top_tb.sv,309|16): 1 input port was not connected:
ncelab: (./rtl/include/amba_interfaces.sv,321): clk

ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.BiDirChannels_v1_0:module <0x6f9ad4ed>
			streams:   7, words:  1911
		worklib.BiDirChannels_v1_0_S00_AXI:module <0x3d7f3456>
			streams:  34, words: 16616
		worklib.GyroInputOutputSerializer:module <0x731ff794>
			streams:  60, words: 21890
		worklib.SPI_ip_v1_0:module <0x5e4e0e91>
			streams:  25, words:  8491
		worklib.SPI_ip_v1_0_S00_AXI:module <0x0550edcd>
			streams:  31, words: 16349
		worklib.axi_inter_wrap:module <0x57510e6e>
			streams: 121, words: 56734
		worklib.axi_m_bfm:module <0x6160ea09>
			streams:  75, words: 136614
		worklib.axi_m_reg:module <0x5a86eed7>
			streams:  28, words: 10641
		worklib.axil_demux:module <0x47bad6b2>
			streams:  10, words: 44052
		worklib.axis_stream_fifo_v1_0:module <0x563b1f80>
			streams:  63, words: 31992
		worklib.axis_stream_fifo_v1_0_S00_AXI:module <0x605bdf10>
			streams:  37, words: 18118
		worklib.axis_stream_txfifo_v2_0:module <0x25528f7b>
			streams:  80, words: 36513
		worklib.axis_stream_txfifo_v2_0_S00_AXI:module <0x3d9ad1a4>
			streams:  25, words: 11979
		worklib.axis_stream_txfifo_v2_0_S00_AXIS:module <0x177a02a9>
			streams:   9, words:  2936
		worklib.bidir_wrap:module <0x11a1ddd1>
			streams:  38, words: 16663
		worklib.clock_divider_by_10:module <0x45e43f79>
			streams:   6, words:  2200
		worklib.clock_divider_by_2:module <0x4b6b07f4>
			streams:   1, words:   123
		worklib.dff:module <0x1747ab76>
			streams:   2, words:   415
		worklib.dff:module <0x4d7e759e>
			streams:   2, words:   415
		worklib.dma_wrap:module <0x1357f693>
			streams:  75, words: 34958
		worklib.file_streamer_32bit:module <0x3b4cda25>
			streams:  15, words:  5201
		worklib.file_writer_32bit:module <0x050982c3>
			streams:   3, words:  3220
		worklib.gen_sync_que_af:module <0x065ce3b2>
			streams:  12, words:  6416
		worklib.gen_sync_que_af:module <0x2e602edb>
			streams:  12, words:  6657
		worklib.gen_sync_que_af:module <0x7be44201>
			streams:  12, words:  6501
		worklib.gen_sync_que_srl:module <0x69e117e7>
			streams:  20, words:  9811
		worklib.gyro_top:module <0x5f85645c>
			streams:  18, words:  5571
		worklib.gyro_top_tb:module <0x07ca880f>
			streams:  54, words: 20879
		worklib.iobuf_ch:module <0x17e6a58e>
			streams:   2, words:   556
		worklib.mux_8x1_1bit:module <0x160825d0>
			streams:   2, words:  1087
		worklib.rtl_tp_ram:module <0x2eaa9ef3>
			streams:   6, words:  2063
		worklib.rxfifo_wrap:module <0x779e02a5>
			streams: 105, words: 31987
		worklib.spi_1_0_wrap:module <0x78e222e3>
			streams:  22, words:  9713
		worklib.spi_dummy_reg:module <0x1fac4be4>
			streams:  31, words: 12133
		worklib.test_top:module <0x6a727f6b>
			streams:   1, words: 106836
		worklib.txfifo_wrap:module <0x6d7ef8db>
			streams: 105, words: 32114
		worklib.upCounter8Bits:module <0x3551c1b7>
			streams:   3, words:   919
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 53      34
		Interfaces:              14       5
		Registers:             1625    1370
		Scalar wires:           626       -
		Expanded wires:         348      10
		Vectored wires:         446       -
		Always blocks:          224     168
		Initial blocks:          16      16
		Cont. assignments:      177     227
		Pseudo assignments:     561     561
		Compilation units:        1       1
		Simulation timescale:   1ps
	Writing initial simulation snapshot: worklib.test_top:module
ncelab: Memory Usage - 51.9M program + 41.8M data = 93.7M total (Peak 96.9M)
ncelab: CPU Usage - 0.1s system + 0.3s user = 0.3s total (0.4s, 81.3% cpu)
TOOL:	ncelab(64)	15.22-s018: Exiting on Apr 26, 2022 at 14:31:40 PDT  (total: 00:00:00)
