{
  "name": "core_arch::x86::avx::_mm256_storeu2_m128",
  "safe": false,
  "callees": {
    "core_arch::x86::avx::_mm256_castps256_ps128": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Casts vector of type __m256 to type __m128.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_castps256_ps128)\n",
      "adt": {
        "core_arch::x86::__m128": "Constructor"
      }
    },
    "core_arch::x86::sse::_mm_storeu_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Stores four 32-bit floats into memory. There are no restrictions on memory\n alignment. For aligned memory [`_mm_store_ps`](fn._mm_store_ps.html) may be\n faster.\n\n This corresponds to instructions `VMOVUPS` / `MOVUPS`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_storeu_ps)\n",
      "adt": {}
    },
    "core_arch::x86::avx::_mm256_extractf128_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Extracts 128 bits (composed of 4 packed single-precision (32-bit)\n floating-point elements) from `a`, selected with `imm8`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_extractf128_ps)\n",
      "adt": {
        "core_arch::x86::__m128": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m256": [
      "Plain"
    ],
    "core_arch::x86::__m128": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx::_mm256_storeu2_m128"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx.rs:3066:1: 3071:2",
  "src": "pub unsafe fn _mm256_storeu2_m128(hiaddr: *mut f32, loaddr: *mut f32, a: __m256) {\n    let lo = _mm256_castps256_ps128(a);\n    _mm_storeu_ps(loaddr, lo);\n    let hi = _mm256_extractf128_ps::<1>(a);\n    _mm_storeu_ps(hiaddr, hi);\n}",
  "mir": "fn core_arch::x86::avx::_mm256_storeu2_m128(_1: *mut f32, _2: *mut f32, _3: core_arch::x86::__m256) -> () {\n    let mut _0: ();\n    let  _4: core_arch::x86::__m128;\n    let  _5: ();\n    let  _6: core_arch::x86::__m128;\n    let  _7: ();\n    debug hiaddr => _1;\n    debug loaddr => _2;\n    debug a => _3;\n    debug lo => _4;\n    debug hi => _6;\n    bb0: {\n        _4 = core_arch::x86::avx::_mm256_castps256_ps128(_3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = core_arch::x86::sse::_mm_storeu_ps(_2, _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _6 = core_arch::x86::avx::_mm256_extractf128_ps::<1>(_3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _7 = core_arch::x86::sse::_mm_storeu_ps(_1, _6) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        return;\n    }\n}\n",
  "doc": " Stores the high and low 128-bit halves (each composed of 4 packed\n single-precision (32-bit) floating-point elements) from `a` into memory two\n different 128-bit locations.\n `hiaddr` and `loaddr` do not need to be aligned on any particular boundary.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_storeu2_m128)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}