Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Tue Feb 27 15:17:16 2024
| Host         : CallumsLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AXI_Lite_65_timing_summary_routed.rpt -pb AXI_Lite_65_timing_summary_routed.pb -rpx AXI_Lite_65_timing_summary_routed.rpx -warn_on_violation
| Design       : AXI_Lite_65
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2145)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5395)
5. checking no_input_delay (56)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2145)
---------------------------
 There are 2145 register/latch pins with no clock driven by root clock pin: s00_axi_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5395)
---------------------------------------------------
 There are 5395 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (56)
-------------------------------
 There are 56 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 5432          inf        0.000                      0                 5432           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5432 Endpoints
Min Delay          5432 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[3].genblk1[27].cell_module/state_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.893ns  (logic 0.419ns (2.480%)  route 16.474ns (97.520%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/Q
                         net (fo=1027, routed)       16.474    16.893    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[3].genblk1[27].cell_module/rst_board
    SLICE_X0Y144         FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[3].genblk1[27].cell_module/state_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[3].genblk1[26].cell_module/state_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.758ns  (logic 0.419ns (2.500%)  route 16.339ns (97.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/Q
                         net (fo=1027, routed)       16.339    16.758    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[3].genblk1[26].cell_module/rst_board
    SLICE_X1Y140         FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[3].genblk1[26].cell_module/state_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[4].genblk1[26].cell_module/state_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.758ns  (logic 0.419ns (2.500%)  route 16.339ns (97.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/Q
                         net (fo=1027, routed)       16.339    16.758    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[4].genblk1[26].cell_module/rst_board
    SLICE_X1Y140         FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[4].genblk1[26].cell_module/state_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[10].genblk1[24].cell_module/state_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.666ns  (logic 0.419ns (2.514%)  route 16.247ns (97.486%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/Q
                         net (fo=1027, routed)       16.247    16.666    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[10].genblk1[24].cell_module/rst_board
    SLICE_X9Y137         FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[10].genblk1[24].cell_module/state_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[9].genblk1[24].cell_module/state_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.666ns  (logic 0.419ns (2.514%)  route 16.247ns (97.486%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/Q
                         net (fo=1027, routed)       16.247    16.666    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[9].genblk1[24].cell_module/rst_board
    SLICE_X8Y137         FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[9].genblk1[24].cell_module/state_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[4].genblk1[27].cell_module/state_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.618ns  (logic 0.419ns (2.521%)  route 16.199ns (97.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/Q
                         net (fo=1027, routed)       16.199    16.618    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[4].genblk1[27].cell_module/rst_board
    SLICE_X2Y143         FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[4].genblk1[27].cell_module/state_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[5].genblk1[27].cell_module/state_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.618ns  (logic 0.419ns (2.521%)  route 16.199ns (97.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/Q
                         net (fo=1027, routed)       16.199    16.618    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[5].genblk1[27].cell_module/rst_board
    SLICE_X3Y143         FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[5].genblk1[27].cell_module/state_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[10].genblk1[26].cell_module/state_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.522ns  (logic 0.419ns (2.536%)  route 16.103ns (97.464%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/Q
                         net (fo=1027, routed)       16.103    16.522    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[10].genblk1[26].cell_module/rst_board
    SLICE_X8Y139         FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[10].genblk1[26].cell_module/state_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[11].genblk1[25].cell_module/state_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.522ns  (logic 0.419ns (2.536%)  route 16.103ns (97.464%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/Q
                         net (fo=1027, routed)       16.103    16.522    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[11].genblk1[25].cell_module/rst_board
    SLICE_X9Y139         FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[11].genblk1[25].cell_module/state_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[0].genblk1[27].cell_module/state_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.507ns  (logic 0.419ns (2.538%)  route 16.088ns (97.462%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/C
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  AXI_Lite_65_S00_AXI_inst/rst_board_reg/Q
                         net (fo=1027, routed)       16.088    16.507    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[0].genblk1[27].cell_module/rst_board
    SLICE_X4Y142         FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[0].genblk1[27].cell_module/state_reg/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/set_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[14].genblk1[3].cell_module/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/set_state_reg/C
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  AXI_Lite_65_S00_AXI_inst/set_state_reg/Q
                         net (fo=1028, routed)        0.066     0.207    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[14].genblk1[2].cell_module/set_state
    SLICE_X29Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.252 r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[14].genblk1[2].cell_module/state_i_1__448/O
                         net (fo=1, routed)           0.000     0.252    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[14].genblk1[3].cell_module/state_reg_4
    SLICE_X29Y100        FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[14].genblk1[3].cell_module/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/slv_reg21_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[10].genblk1[4].cell_module/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/slv_reg21_reg[4]/C
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  AXI_Lite_65_S00_AXI_inst/slv_reg21_reg[4]/Q
                         net (fo=2, routed)           0.063     0.227    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[10].genblk1[3].cell_module/new_state[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I0_O)        0.045     0.272 r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[10].genblk1[3].cell_module/state_i_1__321/O
                         net (fo=1, routed)           0.000     0.272    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[10].genblk1[4].cell_module/state_reg_3
    SLICE_X9Y106         FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[10].genblk1[4].cell_module/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/slv_reg12_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[19].genblk1[18].cell_module/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.209ns (76.753%)  route 0.063ns (23.247%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/slv_reg12_reg[18]/C
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  AXI_Lite_65_S00_AXI_inst/slv_reg12_reg[18]/Q
                         net (fo=2, routed)           0.063     0.227    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[19].genblk1[17].cell_module/new_state[0]
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.045     0.272 r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[19].genblk1[17].cell_module/state_i_1__623/O
                         net (fo=1, routed)           0.000     0.272    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[19].genblk1[18].cell_module/state_reg_3
    SLICE_X43Y127        FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[19].genblk1[18].cell_module/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/slv_reg17_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[14].genblk1[18].cell_module/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.209ns (76.147%)  route 0.065ns (23.853%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y130        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/slv_reg17_reg[18]/C
    SLICE_X14Y130        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  AXI_Lite_65_S00_AXI_inst/slv_reg17_reg[18]/Q
                         net (fo=2, routed)           0.065     0.229    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[14].genblk1[17].cell_module/new_state[0]
    SLICE_X15Y130        LUT6 (Prop_lut6_I0_O)        0.045     0.274 r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[14].genblk1[17].cell_module/state_i_1__463/O
                         net (fo=1, routed)           0.000     0.274    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[14].genblk1[18].cell_module/state_reg_3
    SLICE_X15Y130        FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[14].genblk1[18].cell_module/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/slv_reg25_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[6].genblk1[20].cell_module/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/slv_reg25_reg[20]/C
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  AXI_Lite_65_S00_AXI_inst/slv_reg25_reg[20]/Q
                         net (fo=2, routed)           0.098     0.239    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[6].genblk1[19].cell_module/new_state[0]
    SLICE_X5Y123         LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[6].genblk1[19].cell_module/state_i_1__209/O
                         net (fo=1, routed)           0.000     0.284    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[6].genblk1[20].cell_module/state_reg_4
    SLICE_X5Y123         FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[6].genblk1[20].cell_module/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/slv_reg24_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[7].genblk1[14].cell_module/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/slv_reg24_reg[14]/C
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  AXI_Lite_65_S00_AXI_inst/slv_reg24_reg[14]/Q
                         net (fo=2, routed)           0.098     0.239    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[7].genblk1[13].cell_module/new_state[0]
    SLICE_X37Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[7].genblk1[13].cell_module/state_i_1__235/O
                         net (fo=1, routed)           0.000     0.284    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[7].genblk1[14].cell_module/state_reg_5
    SLICE_X37Y117        FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[7].genblk1[14].cell_module/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/slv_reg14_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[17].genblk1[27].cell_module/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y141        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/slv_reg14_reg[27]/C
    SLICE_X35Y141        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  AXI_Lite_65_S00_AXI_inst/slv_reg14_reg[27]/Q
                         net (fo=2, routed)           0.099     0.240    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[17].genblk1[26].cell_module/new_state[0]
    SLICE_X34Y141        LUT6 (Prop_lut6_I0_O)        0.045     0.285 r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[17].genblk1[26].cell_module/state_i_1__568/O
                         net (fo=1, routed)           0.000     0.285    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[17].genblk1[27].cell_module/state_reg_4
    SLICE_X34Y141        FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[17].genblk1[27].cell_module/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/slv_reg10_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[21].genblk1[28].cell_module/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/slv_reg10_reg[28]/C
    SLICE_X43Y143        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  AXI_Lite_65_S00_AXI_inst/slv_reg10_reg[28]/Q
                         net (fo=2, routed)           0.099     0.240    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[21].genblk1[27].cell_module/new_state[0]
    SLICE_X42Y143        LUT6 (Prop_lut6_I0_O)        0.045     0.285 r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[21].genblk1[27].cell_module/state_i_1__697/O
                         net (fo=1, routed)           0.000     0.285    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[21].genblk1[28].cell_module/state_reg_3
    SLICE_X42Y143        FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[21].genblk1[28].cell_module/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/slv_reg20_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[11].genblk1[17].cell_module/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/slv_reg20_reg[17]/C
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  AXI_Lite_65_S00_AXI_inst/slv_reg20_reg[17]/Q
                         net (fo=2, routed)           0.099     0.240    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[11].genblk1[16].cell_module/new_state[0]
    SLICE_X14Y129        LUT6 (Prop_lut6_I0_O)        0.045     0.285 r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[11].genblk1[16].cell_module/state_i_1__366/O
                         net (fo=1, routed)           0.000     0.285    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[11].genblk1[17].cell_module/state_reg_4
    SLICE_X14Y129        FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[11].genblk1[17].cell_module/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_Lite_65_S00_AXI_inst/slv_reg15_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_Lite_65_S00_AXI_inst/board_module/genblk1[16].genblk1[2].cell_module/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE                         0.000     0.000 r  AXI_Lite_65_S00_AXI_inst/slv_reg15_reg[2]/C
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  AXI_Lite_65_S00_AXI_inst/slv_reg15_reg[2]/Q
                         net (fo=2, routed)           0.099     0.240    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[16].genblk1[1].cell_module/new_state[0]
    SLICE_X14Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.285 r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[16].genblk1[1].cell_module/state_i_1__511/O
                         net (fo=1, routed)           0.000     0.285    AXI_Lite_65_S00_AXI_inst/board_module/genblk1[16].genblk1[2].cell_module/state_reg_3
    SLICE_X14Y96         FDRE                                         r  AXI_Lite_65_S00_AXI_inst/board_module/genblk1[16].genblk1[2].cell_module/state_reg/D
  -------------------------------------------------------------------    -------------------





