 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HF_tANS_recoder
Version: T-2022.03-SP4
Date   : Wed May 14 12:23:57 2025
****************************************

Operating Conditions: PVT_0P9V_125C   Library: slow_vdd1v0
Wire Load Model Mode: top

  Startpoint: shift1_reg[0]
              (rising edge-triggered flip-flop clocked by PHI)
  Endpoint: o_stream[2]
            (output port clocked by PHI)
  Path Group: PHI
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PHI (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  shift1_reg[0]/CK (DFFHQX1)             0.0000     0.0000 r
  shift1_reg[0]/Q (DFFHQX1)              0.2177     0.2177 f
  U163/Y (NAND2BX1)                      0.0527     0.2704 r
  U220/Y (INVX1)                         0.0431     0.3134 f
  U215/Y (NOR2BX1)                       0.0561     0.3696 r
  U262/Y (AND3XL)                        0.1778     0.5474 r
  o_stream[2] (out)                      0.0000     0.5474 r
  data arrival time                                 0.5474

  clock PHI (rise edge)                  1.0000     1.0000
  clock network delay (ideal)            0.0000     1.0000
  clock uncertainty                     -0.0500     0.9500
  output external delay                 -0.4000     0.5500
  data required time                                0.5500
  -----------------------------------------------------------
  data required time                                0.5500
  data arrival time                                -0.5474
  -----------------------------------------------------------
  slack (MET)                                       0.0026


1
