{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511749379265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511749379280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 21:22:59 2017 " "Processing started: Sun Nov 26 21:22:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511749379280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511749379280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dct32 -c dct32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off dct32 -c dct32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511749379280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511749380728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511749380728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct32.v 1 1 " "Found 1 design units, including 1 entities, in source file dct32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct32 " "Found entity 1: dct32" {  } { { "dct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511749395379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511749395379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct8puntos.v 1 1 " "Found 1 design units, including 1 entities, in source file dct8puntos.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct8puntos " "Found entity 1: dct8puntos" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct8puntos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511749395387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511749395387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct16.v 1 1 " "Found 1 design units, including 1 entities, in source file dct16.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct16 " "Found entity 1: dct16" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511749395394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511749395394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_add8.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_add8.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_add8 " "Found entity 1: shift_add8" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511749395401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511749395401 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_add16.v(39) " "Verilog HDL information at shift_add16.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add16.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511749395409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_add16.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_add16 " "Found entity 1: shift_add16" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511749395410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511749395410 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_add32.v(76) " "Verilog HDL information at shift_add32.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511749395416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_add32.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_add32 " "Found entity 1: shift_add32" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511749395419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511749395419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloque " "Found entity 1: bloque" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/bloque.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511749395426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511749395426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct32_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dct32_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct32_test " "Found entity 1: dct32_test" {  } { { "dct32_test.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511749395434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511749395434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dct32 " "Elaborating entity \"dct32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511749395540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct16 dct16:dct16_1 " "Elaborating entity \"dct16\" for hierarchy \"dct16:dct16_1\"" {  } { { "dct32.v" "dct16_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511749395553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct8puntos dct16:dct16_1\|dct8puntos:dct8puntos_1 " "Elaborating entity \"dct8puntos\" for hierarchy \"dct16:dct16_1\|dct8puntos:dct8puntos_1\"" {  } { { "dct16.v" "dct8puntos_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct16.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511749395562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloque dct16:dct16_1\|dct8puntos:dct8puntos_1\|bloque:dct4puntos_1 " "Elaborating entity \"bloque\" for hierarchy \"dct16:dct16_1\|dct8puntos:dct8puntos_1\|bloque:dct4puntos_1\"" {  } { { "dct8puntos.v" "dct4puntos_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct8puntos.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511749395568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 bloque.v(78) " "Verilog HDL assignment warning at bloque.v(78): truncated value with size 27 to match size of target (21)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/bloque.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395571 "|dct32|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 bloque.v(79) " "Verilog HDL assignment warning at bloque.v(79): truncated value with size 27 to match size of target (21)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/bloque.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395571 "|dct32|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 21 bloque.v(80) " "Verilog HDL assignment warning at bloque.v(80): truncated value with size 26 to match size of target (21)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/bloque.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395571 "|dct32|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 bloque.v(81) " "Verilog HDL assignment warning at bloque.v(81): truncated value with size 27 to match size of target (21)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/bloque.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395571 "|dct32|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 bloque.v(82) " "Verilog HDL assignment warning at bloque.v(82): truncated value with size 27 to match size of target (21)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/bloque.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395571 "|dct32|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 21 bloque.v(83) " "Verilog HDL assignment warning at bloque.v(83): truncated value with size 26 to match size of target (21)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/bloque.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395571 "|dct32|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add8 dct16:dct16_1\|dct8puntos:dct8puntos_1\|shift_add8:shift_add8_1 " "Elaborating entity \"shift_add8\" for hierarchy \"dct16:dct16_1\|dct8puntos:dct8puntos_1\|shift_add8:shift_add8_1\"" {  } { { "dct8puntos.v" "shift_add8_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct8puntos.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511749395574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add8.v(39) " "Verilog HDL assignment warning at shift_add8.v(39): truncated value with size 27 to match size of target (21)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add8.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395578 "|dct32|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add8.v(41) " "Verilog HDL assignment warning at shift_add8.v(41): truncated value with size 27 to match size of target (21)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add8.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395578 "|dct32|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add8.v(43) " "Verilog HDL assignment warning at shift_add8.v(43): truncated value with size 27 to match size of target (21)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add8.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395578 "|dct32|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add8.v(45) " "Verilog HDL assignment warning at shift_add8.v(45): truncated value with size 27 to match size of target (21)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add8.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395578 "|dct32|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add16 dct16:dct16_1\|shift_add16:shift_add16_1 " "Elaborating entity \"shift_add16\" for hierarchy \"dct16:dct16_1\|shift_add16:shift_add16_1\"" {  } { { "dct16.v" "shift_add16_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct16.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511749395580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(104) " "Verilog HDL assignment warning at shift_add16.v(104): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add16.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395590 "|dct32|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(106) " "Verilog HDL assignment warning at shift_add16.v(106): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add16.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395591 "|dct32|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(108) " "Verilog HDL assignment warning at shift_add16.v(108): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add16.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395592 "|dct32|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(110) " "Verilog HDL assignment warning at shift_add16.v(110): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add16.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395593 "|dct32|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(112) " "Verilog HDL assignment warning at shift_add16.v(112): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add16.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395594 "|dct32|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(114) " "Verilog HDL assignment warning at shift_add16.v(114): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add16.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395595 "|dct32|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(116) " "Verilog HDL assignment warning at shift_add16.v(116): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add16.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395596 "|dct32|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(118) " "Verilog HDL assignment warning at shift_add16.v(118): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add16.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395597 "|dct32|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1511749395643 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_next " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_next\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1511749395643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add32 shift_add32:shift_add32_1 " "Elaborating entity \"shift_add32\" for hierarchy \"shift_add32:shift_add32_1\"" {  } { { "dct32.v" "shift_add32_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511749395684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(161) " "Verilog HDL assignment warning at shift_add32.v(161): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(163) " "Verilog HDL assignment warning at shift_add32.v(163): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(165) " "Verilog HDL assignment warning at shift_add32.v(165): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(167) " "Verilog HDL assignment warning at shift_add32.v(167): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(170) " "Verilog HDL assignment warning at shift_add32.v(170): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(172) " "Verilog HDL assignment warning at shift_add32.v(172): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(174) " "Verilog HDL assignment warning at shift_add32.v(174): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(176) " "Verilog HDL assignment warning at shift_add32.v(176): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(178) " "Verilog HDL assignment warning at shift_add32.v(178): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(180) " "Verilog HDL assignment warning at shift_add32.v(180): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(182) " "Verilog HDL assignment warning at shift_add32.v(182): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(184) " "Verilog HDL assignment warning at shift_add32.v(184): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(186) " "Verilog HDL assignment warning at shift_add32.v(186): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(188) " "Verilog HDL assignment warning at shift_add32.v(188): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(190) " "Verilog HDL assignment warning at shift_add32.v(190): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(192) " "Verilog HDL assignment warning at shift_add32.v(192): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/shift_add32.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 "|dct32|shift_add32:shift_add32_1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_next " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_next\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1511749395712 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1511749400544 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[0\] GND " "Pin \"y0\[0\]\" is stuck at GND" {  } { { "dct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511749401010 "|dct32|y0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[1\] GND " "Pin \"y0\[1\]\" is stuck at GND" {  } { { "dct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511749401010 "|dct32|y0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[2\] GND " "Pin \"y0\[2\]\" is stuck at GND" {  } { { "dct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511749401010 "|dct32|y0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[3\] GND " "Pin \"y0\[3\]\" is stuck at GND" {  } { { "dct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511749401010 "|dct32|y0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[4\] GND " "Pin \"y0\[4\]\" is stuck at GND" {  } { { "dct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511749401010 "|dct32|y0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[5\] GND " "Pin \"y0\[5\]\" is stuck at GND" {  } { { "dct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511749401010 "|dct32|y0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y16\[0\] GND " "Pin \"y16\[0\]\" is stuck at GND" {  } { { "dct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511749401010 "|dct32|y16[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y16\[1\] GND " "Pin \"y16\[1\]\" is stuck at GND" {  } { { "dct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511749401010 "|dct32|y16[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y16\[2\] GND " "Pin \"y16\[2\]\" is stuck at GND" {  } { { "dct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511749401010 "|dct32|y16[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y16\[3\] GND " "Pin \"y16\[3\]\" is stuck at GND" {  } { { "dct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511749401010 "|dct32|y16[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y16\[4\] GND " "Pin \"y16\[4\]\" is stuck at GND" {  } { { "dct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/dct32.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511749401010 "|dct32|y16[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511749401010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511749401718 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/output_files/dct32.map.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/dct32/output_files/dct32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511749404850 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511749406194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511749406194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19582 " "Implemented 19582 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "291 " "Implemented 291 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511749407323 ""} { "Info" "ICUT_CUT_TM_OPINS" "672 " "Implemented 672 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511749407323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18619 " "Implemented 18619 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511749407323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511749407323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "812 " "Peak virtual memory: 812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511749407384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 21:23:27 2017 " "Processing ended: Sun Nov 26 21:23:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511749407384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511749407384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511749407384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511749407384 ""}
