/*
 * SPDX-License-Identifier: Apache-2.0
 */

#include "motor_output.h"

#include "imu_stream.h"
#include "topic_bus.h"

#include <zephyr/device.h>
#include <zephyr/drivers/gpio.h>
#include <zephyr/drivers/misc/nxp_flexio_dshot/nxp_flexio_dshot.h>
#include <zephyr/drivers/pwm.h>
#include <zephyr/kernel.h>
#include <zephyr/logging/log.h>
#include <zephyr/sys/atomic.h>
#include <zephyr/sys/util.h>

#include <zros/private/zros_node_struct.h>
#include <zros/private/zros_pub_struct.h>
#include <zros/zros_node.h>
#include <zros/zros_pub.h>

#include <csyn/csyn.h>

LOG_MODULE_DECLARE(rdd2, LOG_LEVEL_INF);

#define MOTOR_NODE DT_ALIAS(motors)

/* Per-motor PWM bank (cognipilot,pwm-motors): each motor carries its own
 * controller/channel/period/flags spec, so the bank may span timers and mix
 * polarity or complementary outputs. Never active in lockstep, where motor
 * values only cross the simulator topic boundary. */
#if DT_NODE_HAS_COMPAT(MOTOR_NODE, cognipilot_pwm_motors) &&                   \
    defined(CONFIG_PWM) && !defined(CONFIG_RDD2_LOCKSTEP)
#define RDD2_MOTORS_PWM_ARRAY 1
#else
#define RDD2_MOTORS_PWM_ARRAY 0
#endif

static atomic_t g_motor_test_active;
static rdd2_motor_values_t g_motor_test_values;
static atomic_t g_motor_raw_test_active;
static rdd2_motor_raw_t g_motor_raw_test_values;
static struct zros_node g_rdd2_motor_output_node;
static struct zros_pub g_rdd2_motor_output_pub;
static rdd2_topic_motor_output_blob_t g_rdd2_motor_output_blob;
static bool g_rdd2_motor_output_pub_ready;
#if defined(CONFIG_CSYN_ZENOH) && !defined(CONFIG_RDD2_LOCKSTEP)
static struct csyn_topic *g_fastdyn_pwm_topic;
#endif

static void motor_output_publish(const rdd2_motor_values_t *motors,
                                 const rdd2_motor_raw_t *raw, bool armed,
                                 bool test_mode) {
  ARG_UNUSED(raw);
  ARG_UNUSED(test_mode);

  if (!g_rdd2_motor_output_pub_ready) {
    return;
  }
  rdd2_topic_make_pwm_output(&g_rdd2_motor_output_blob, motors, armed);

  (void)zros_pub_update(&g_rdd2_motor_output_pub);
#if defined(CONFIG_CSYN_ZENOH) && !defined(CONFIG_RDD2_LOCKSTEP)
  (void)csyn_topic_publish(g_fastdyn_pwm_topic, &g_rdd2_motor_output_blob,
                           sizeof(g_rdd2_motor_output_blob));
#endif
}

static float clampf(float value, float min_value, float max_value) {
  if (value < min_value) {
    return min_value;
  }
  if (value > max_value) {
    return max_value;
  }
  return value;
}

static uint16_t motor_to_dshot(float normalized, bool armed) {
  float min_output = armed ? RDD2_MOTOR_IDLE_THROTTLE : 0.0f;
  float clamped = clampf(normalized, min_output, 1.0f);
  float span = (float)(DSHOT_MAX - DSHOT_MIN);

  if (!armed || clamped <= 0.0f) {
    return DSHOT_DISARMED;
  }

  return (uint16_t)(DSHOT_MIN + (clamped * span) + 0.5f);
}

#if RDD2_MOTORS_PWM_ARRAY

#define MOTOR_PWM_SPEC(idx, _) PWM_DT_SPEC_GET_BY_IDX(MOTOR_NODE, idx)
static const struct pwm_dt_spec g_motor_pwm[4] = {LISTIFY(4, MOTOR_PWM_SPEC,
                                                          (,))};

#if DT_NODE_HAS_PROP(MOTOR_NODE, companion_gpios)
#define MOTOR_COMPANION_SPEC(node, prop, idx)                                  \
  GPIO_DT_SPEC_GET_BY_IDX(node, prop, idx)
static const struct gpio_dt_spec g_motor_companion[] = {DT_FOREACH_PROP_ELEM_SEP(
    MOTOR_NODE, companion_gpios, MOTOR_COMPANION_SPEC, (,))};
#endif

static const struct gpio_dt_spec g_motor_enable =
    GPIO_DT_SPEC_GET_OR(MOTOR_NODE, enable_gpios, {0});
static const struct gpio_dt_spec g_motor_fault =
    GPIO_DT_SPEC_GET_OR(MOTOR_NODE, fault_gpios, {0});
static bool g_motor_enable_active;
static bool g_motor_fault_reported;

static void motor_pwm_backend_init(void) {
#if DT_NODE_HAS_PROP(MOTOR_NODE, companion_gpios)
  for (size_t i = 0; i < ARRAY_SIZE(g_motor_companion); i++) {
    (void)gpio_pin_configure_dt(&g_motor_companion[i], GPIO_OUTPUT_INACTIVE);
  }
#endif
  if (g_motor_enable.port != NULL) {
    (void)gpio_pin_configure_dt(&g_motor_enable, GPIO_OUTPUT_INACTIVE);
  }
  if (g_motor_fault.port != NULL) {
    (void)gpio_pin_configure_dt(&g_motor_fault, GPIO_INPUT);
  }
  g_motor_enable_active = false;
}

static bool motor_pwm_backend_ready(void) {
  for (size_t i = 0; i < 4U; i++) {
    if (!pwm_is_ready_dt(&g_motor_pwm[i])) {
      return false;
    }
  }
  return true;
}

/* The power stage sleeps whenever the vehicle is disarmed: asserted only on
 * writes that carry arming (or test) authority, dropped on every other. */
static void motor_pwm_enable_set(bool active) {
  if (g_motor_enable.port == NULL || active == g_motor_enable_active) {
    return;
  }
  (void)gpio_pin_set_dt(&g_motor_enable, active ? 1 : 0);
  g_motor_enable_active = active;
}

static void motor_pwm_fault_poll(void) {
  bool faulted;

  if (g_motor_fault.port == NULL) {
    return;
  }
  faulted = gpio_pin_get_dt(&g_motor_fault) == 1;
  if (faulted != g_motor_fault_reported) {
    if (faulted) {
      LOG_WRN("motor power stage fault asserted");
    } else {
      LOG_INF("motor power stage fault cleared");
    }
    g_motor_fault_reported = faulted;
  }
}

static void motor_pwm_write(size_t i, float duty) {
  const struct pwm_dt_spec *spec = &g_motor_pwm[i];
  uint32_t pulse = (uint32_t)((float)spec->period * duty + 0.5f);

  if (pulse > spec->period) {
    pulse = spec->period;
  }
  (void)pwm_set_pulse_dt(spec, pulse);
}

bool rdd2_motor_output_fault_active(void) {
  if (g_motor_fault.port == NULL) {
    return false;
  }
  return gpio_pin_get_dt(&g_motor_fault) == 1;
}

#else

bool rdd2_motor_output_fault_active(void) { return false; }

#endif /* RDD2_MOTORS_PWM_ARRAY */

static uint64_t motor_output_trigger_and_timestamp(void) {
#if defined(CONFIG_RDD2_DSHOT) && !defined(CONFIG_RDD2_LOCKSTEP)
  const struct device *const dshot_dev = DEVICE_DT_GET(MOTOR_NODE);

  nxp_flexio_dshot_trigger(dshot_dev);
  return nxp_flexio_dshot_last_trigger_ns_get(dshot_dev);
#else
  return (uint64_t)k_uptime_get_32();
#endif
}

void rdd2_motor_output_init(void) {
  int rc;

#if RDD2_MOTORS_PWM_ARRAY
  motor_pwm_backend_init();
#endif

  zros_node_init(&g_rdd2_motor_output_node, "rdd2_motor_output");
  rc = zros_pub_init(&g_rdd2_motor_output_pub, &g_rdd2_motor_output_node,
                     &topic_pwm_signal_outputs, &g_rdd2_motor_output_blob);
  g_rdd2_motor_output_pub_ready = (rc == 0);
#if defined(CONFIG_CSYN_ZENOH) && !defined(CONFIG_RDD2_LOCKSTEP)
  g_fastdyn_pwm_topic = csyn_topic_find("pwm");
  if (g_fastdyn_pwm_topic == NULL) {
    g_rdd2_motor_output_pub_ready = false;
  }
#endif

  rdd2_motor_test_clear();
  rdd2_motor_raw_test_clear();
  motor_output_publish(&(rdd2_motor_values_t){0},
                       &(rdd2_motor_raw_t){
                           .m0 = DSHOT_DISARMED,
                           .m1 = DSHOT_DISARMED,
                           .m2 = DSHOT_DISARMED,
                           .m3 = DSHOT_DISARMED,
                       },
                       false, false);
}

bool rdd2_motor_output_ready(void) {
#if RDD2_MOTORS_PWM_ARRAY
  return motor_pwm_backend_ready();
#else
  return device_is_ready(DEVICE_DT_GET(MOTOR_NODE));
#endif
}

uint64_t rdd2_motor_output_write_all(const rdd2_motor_values_t *motors,
                                     bool armed, bool test_mode) {
  float min_output = (armed && !test_mode) ? RDD2_MOTOR_IDLE_THROTTLE : 0.0f;
  rdd2_motor_values_t applied = {0};
  rdd2_motor_raw_t raw = {0};
  const float *motor_values = rdd2_topic_motor_values_data_const(motors);
  float *applied_values = rdd2_topic_motor_values_data(&applied);
  uint16_t *raw_values = rdd2_topic_motor_raw_data(&raw);

#if defined(CONFIG_RDD2_LOCKSTEP)
  /* Intermediate 1600 Hz controller outputs do not cross the 200 Hz plant
   * boundary. Avoid four fake-device writes and a trigger for each one. */
  if (!rdd2_imu_stream_lockstep_at_target()) {
    return 0U;
  }
#endif

  for (size_t i = 0; i < 4U; i++) {
    applied_values[i] =
        armed ? clampf(motor_values[i], min_output, 1.0f) : 0.0f;
    raw_values[i] =
        motor_to_dshot(applied_values[i], armed && applied_values[i] > 0.0f);
#if defined(CONFIG_RDD2_DSHOT) && !defined(CONFIG_RDD2_LOCKSTEP)
    nxp_flexio_dshot_data_set(DEVICE_DT_GET(MOTOR_NODE), i, raw_values[i],
                              false);
#endif
  }

#if RDD2_MOTORS_PWM_ARRAY
  motor_pwm_enable_set(armed);
  motor_pwm_fault_poll();
  for (size_t i = 0; i < 4U; i++) {
    motor_pwm_write(i, applied_values[i]);
  }
#endif

  motor_output_publish(&applied, &raw, armed, test_mode);
  return motor_output_trigger_and_timestamp();
}

uint64_t rdd2_motor_output_write_all_raw(const rdd2_motor_raw_t *raw,
                                         bool test_mode) {
  rdd2_motor_values_t applied = {0};
  rdd2_motor_raw_t clamped = {0};
  const uint16_t *raw_values = rdd2_topic_motor_raw_data_const(raw);
  float *applied_values = rdd2_topic_motor_values_data(&applied);
  uint16_t *clamped_values = rdd2_topic_motor_raw_data(&clamped);
  bool armed = false;

#if defined(CONFIG_RDD2_LOCKSTEP)
  if (!rdd2_imu_stream_lockstep_at_target()) {
    return 0U;
  }
#endif

  for (size_t i = 0; i < 4U; i++) {
    uint16_t value = raw_values[i];

    if (value != DSHOT_DISARMED && value < DSHOT_MIN) {
      value = DSHOT_MIN;
    }
    if (value > DSHOT_MAX) {
      value = DSHOT_MAX;
    }

    clamped_values[i] = value;
    if (value == DSHOT_DISARMED) {
      applied_values[i] = 0.0f;
    } else {
      applied_values[i] =
          (float)(value - DSHOT_MIN) / (float)(DSHOT_MAX - DSHOT_MIN);
      armed = true;
    }
#if defined(CONFIG_RDD2_DSHOT) && !defined(CONFIG_RDD2_LOCKSTEP)
    nxp_flexio_dshot_data_set(DEVICE_DT_GET(MOTOR_NODE), i, value, false);
#endif
  }

#if RDD2_MOTORS_PWM_ARRAY
  motor_pwm_enable_set(armed);
  motor_pwm_fault_poll();
  for (size_t i = 0; i < 4U; i++) {
    motor_pwm_write(i, applied_values[i]);
  }
#endif

  motor_output_publish(&applied, &clamped, armed, test_mode);
  return motor_output_trigger_and_timestamp();
}

bool rdd2_motor_test_get(rdd2_motor_values_t *motors) {
  const float *test_values =
      rdd2_topic_motor_values_data_const(&g_motor_test_values);
  float *motor_values = rdd2_topic_motor_values_data(motors);
  bool active;
  unsigned int key = irq_lock();

  for (size_t i = 0; i < 4U; i++) {
    motor_values[i] = test_values[i];
  }
  active = atomic_get(&g_motor_test_active) != 0;

  irq_unlock(key);

  return active;
}

void rdd2_motor_test_set(size_t index, float value) {
  float *test_values = rdd2_topic_motor_values_data(&g_motor_test_values);
  unsigned int key = irq_lock();

  test_values[index] = clampf(value, 0.0f, 1.0f);
  atomic_set(&g_motor_test_active, 1);

  irq_unlock(key);
}

void rdd2_motor_test_clear(void) {
  float *test_values = rdd2_topic_motor_values_data(&g_motor_test_values);
  unsigned int key = irq_lock();

  for (size_t i = 0; i < 4U; i++) {
    test_values[i] = 0.0f;
  }
  atomic_set(&g_motor_test_active, 0);

  irq_unlock(key);
}

bool rdd2_motor_raw_test_get(rdd2_motor_raw_t *raw) {
  const uint16_t *test_values =
      rdd2_topic_motor_raw_data_const(&g_motor_raw_test_values);
  uint16_t *raw_values = rdd2_topic_motor_raw_data(raw);
  bool active;
  unsigned int key = irq_lock();

  for (size_t i = 0; i < 4U; i++) {
    raw_values[i] = test_values[i];
  }
  active = atomic_get(&g_motor_raw_test_active) != 0;

  irq_unlock(key);

  return active;
}

void rdd2_motor_raw_test_set(size_t index, uint16_t value) {
  uint16_t *test_values = rdd2_topic_motor_raw_data(&g_motor_raw_test_values);
  unsigned int key = irq_lock();

  test_values[index] = value;
  atomic_set(&g_motor_raw_test_active, 1);

  irq_unlock(key);
}

void rdd2_motor_raw_test_set_all(uint16_t value) {
  uint16_t *test_values = rdd2_topic_motor_raw_data(&g_motor_raw_test_values);
  unsigned int key = irq_lock();

  for (size_t i = 0; i < 4U; i++) {
    test_values[i] = value;
  }
  atomic_set(&g_motor_raw_test_active, 1);

  irq_unlock(key);
}

void rdd2_motor_raw_test_clear(void) {
  uint16_t *test_values = rdd2_topic_motor_raw_data(&g_motor_raw_test_values);
  unsigned int key = irq_lock();

  for (size_t i = 0; i < 4U; i++) {
    test_values[i] = DSHOT_DISARMED;
  }
  atomic_set(&g_motor_raw_test_active, 0);

  irq_unlock(key);
}
