// Seed: 605018410
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wand id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_11[-1 : 1];
  ;
  wire [(  -1  ) : -1 'h0] id_12;
  assign id_5 = -1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5,
    output wand id_6
);
  event [1 : 1 'b0] id_8 = id_5;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_5 = 0;
endmodule
