{"vcs1":{"timestamp_begin":1739351831.408239289, "rt":0.26, "ut":0.09, "st":0.14}}
{"vcselab":{"timestamp_begin":1739351831.744911684, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739351832.064195205, "rt":0.14, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739351831.136088270}
{"VCS_COMP_START_TIME": 1739351831.136088270}
{"VCS_COMP_END_TIME": 1739351832.275841022}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps testbench/mem_test.sv testbench/top.sv design/mem.sv -o simv"}
{"vcs1": {"peak_mem": 308120}}
{"vcselab": {"peak_mem": 174632}}
