// Seed: 1041080564
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply0 id_6
);
  always disable id_8;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri0 id_2,
    output wand id_3,
    output tri0 id_4,
    output supply0 id_5,
    output tri1 id_6,
    output wor id_7,
    input tri1 id_8,
    output uwire id_9
);
  reg id_11 = ~{id_8, (-1 == 1)} ? ~id_8 : -1;
  always @(posedge id_11) id_11 <= id_8;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_2,
      id_8,
      id_1,
      id_6
  );
endmodule
