<root><simulation><result_generated_time />2023-05-16 14:59:11<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 14, 'OX': 14, 'IY': 16, 'IX': 16, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 512}<im2col_enable />False<total_MAC_operation />903168<total_data_size_element />{'W': 4608, 'I': 131072, 'O': 100352}<total_data_reuse />{'W': 196, 'I': 6.890625, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />2</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [441, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7)]], [[('FY', 3)], [('FX', 3)]], [], []]<I />[[], [[('FY', 3), ('OY', 7)], [('FX', 3), ('OX', 7)]], [], []]<O />[[[('FY', 3)], [('FX', 3)]], [[('OY', 7)], [('OX', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OY', 2)], [], []]<I />[[('OX', 2), ('OY', 2)], [], []]<O />[[('OX', 2), ('OY', 2)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 4, 1, 1], 'I': [5.44, 1.27, 1.0, 1.0], 'O': [9.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 72, 72], 'I': [32, 2048, 2048], 'O': [32, 1568, 1568], 'O_partial': [0, 0, 0], 'O_final': [32, 1568, 1568]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.06, 0.0, 0.0], 'O': [0.06, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.0, 0.0], 'I': [0.06, 0.0, 0.0], 'O': [0.06, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [32, 2048, 2048], 'O': [16, 1568, 1568], 'O_partial': [0, 0, 0], 'O_final': [16, 1568, 1568]}<total_unit_count />{'W': [441, 9, 1, 1], 'I': [441, 441, 1, 1], 'O': [441, 49, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [81, 81, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [5.444444444444445, 5.444444444444445, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[4608, 4608], [4608, 4608], [4608, 0]]<I />[[903168, 713216], [131072, 131072], [131072, 0]]<O />[[(0, 100352), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 100352), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[576, 576], [72, 72], [18, 0]]<I />[[112896, 89152], [2048, 2048], [512, 0]]<O />[[(0, 12544), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 12544], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />903168<idle />1193984</mac_count></basic_info><energy><total_energy />2036063.0<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[51.2, 409.6, 665.6]<O />[0.0, 307.2, 512.0]</mem_energy_breakdown><MAC_energy><active_MAC />1974325.2<idle_MAC />59699.2<total />2034024.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1325<utilization_without_data_loading />0.4307<utilization_spatial />0.4307<utilization_temporal_with_data_loading />0.3077<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />6656<latency_cycle_without_data_loading />2048<ideal_computing_cycle />2048<data_loading><load_cycle_total />4608<load_cycle_individual />{'W': [512, 512, 0], 'I': [3072, 2048, 0]}<load_cycle_combined />{'W': 1024, 'I': 3584}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-1536], [-2048, -2048], [-2048, -2048]], 'I': [[-1536], [-2048, -2048], [-2048, -2048]], 'O': [[-2048], [-2048, -512], [-512, -1536]]}<mem_stall_cycle_shared />{'W': [[-1536], [-2048, 0], [0, 0]], 'I': [[-1536], [-2048, 0], [0, 0]], 'O': [[-2048], [-2048, -512], [-512, -1536]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 72, 72], 'I': [32, 2048, 2048], 'O': [32, 1568, 1568], 'O_partial': [0, 0, 0], 'O_final': [32, 1568, 1568]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [2592, 2048, 2048], 'O': [1568, 1568, 1568]}<loop_cycles_each_level />{'W': [4, 4, 4], 'I': [4, 4, 4], 'O': [4, 4, 4]}<top_ir_loop_size />{'W': [4, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [18.0, 18.0], [18.0, 18.0]], 'I': [[8.0, 8.0], [648.0, 512.0], [512.0, 512.0]], 'O': [[8.0, 8.0], [392.0, 392.0], [392.0, 392.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 18.0], [18.0, 18.0]], 'I': [[8.0, 8.0], [648.0, 512.0], [512.0, 512.0]], 'O': [[8.0, 8.0], [392.0, 392.0], [392.0, 392.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [18.0, 18.0], [18.0, 0]], 'I': [[8.0, 8.0], [648.0, 512.0], [512.0, 0]], 'O': [[8.0, 8.0], [392.0, 392.0], [392.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [1058.0, 922.0], [530.0, 392.0]], 'I': [[8.0, 8.0], [1058.0, 922.0], [530.0, 392.0]], 'O': [[8.0, 8.0], [1058.0, 922.0], [530.0, 392.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 4], [4, 4, 1], [4, 4, 1]], 'I': [[1, 1, 4], [4, 4, 1], [4, 4, 1]], 'O': [[1, 1, 4], [4, 4, 1], [4, 4, 1]]}<trans_time_real />{'W': [[0, 1, 4], [[0, 4, 1], [0, 4, 1]], [[0, 4, 1], [0, 4, 1]]], 'I': [[0, 1, 4], [[0, 4, 1], [5, 4, 1]], [[4, 4, 1], [1, 4, 1]]], 'O': [[0, 1, 4], [[0, 4, 1], [3, 4, 1]], [[3, 4, 1], [1, 4, 1]]]}<single_stall_cycle />{'W': [[-1], [-4, -4], [-4, -4]], 'I': [[-1], [-4, 1], [0, -3]], 'O': [[-1], [-4, -1], [-1, -3]]}<single_stall_count />{'W': [3, 0, 0], 'I': [3, 0, 0], 'O': [4, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3, 3]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-4, -4], [-1, -4]], 1: [[-4, -4], [-1, -1]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.6<mem_area_percentage />99.6 %</area></results><elapsed_time_second />0</simulation></root>