{
  "module_name": "cache.json",
  "hash_id": "64c26c714c96d4b082ec437b98ca84e6c0adcbbfaf5adc33f7d21aca761e2c5d",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/nehalemex/cache.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Cycles L1D locked\",\n        \"EventCode\": \"0x63\",\n        \"EventName\": \"CACHE_LOCK_CYCLES.L1D\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles L1D and L2 locked\",\n        \"EventCode\": \"0x63\",\n        \"EventName\": \"CACHE_LOCK_CYCLES.L1D_L2\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L1D cache lines replaced in M state\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"L1D.M_EVICT\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"L1D cache lines allocated in the M state\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"L1D.M_REPL\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"L1D snoop eviction of cache lines in M state\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"L1D.M_SNOOP_EVICT\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"L1 data cache lines allocated\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"L1D.REPL\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All references to the L1 data cache\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"L1D_ALL_REF.ANY\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L1 data cacheable reads and writes\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"L1D_ALL_REF.CACHEABLE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"L1 data cache read in E state\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"L1D_CACHE_LD.E_STATE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"L1 data cache read in I state (misses)\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"L1D_CACHE_LD.I_STATE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L1 data cache reads\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"L1D_CACHE_LD.MESI\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0xf\"\n    },\n    {\n        \"BriefDescription\": \"L1 data cache read in M state\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"L1D_CACHE_LD.M_STATE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"L1 data cache read in S state\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"L1D_CACHE_LD.S_STATE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"L1 data cache load locks in E state\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"L1D_CACHE_LOCK.E_STATE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"L1 data cache load lock hits\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"L1D_CACHE_LOCK.HIT\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L1 data cache load locks in M state\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"L1D_CACHE_LOCK.M_STATE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"L1 data cache load locks in S state\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"L1D_CACHE_LOCK.S_STATE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"L1D load lock accepted in fill buffer\",\n        \"EventCode\": \"0x53\",\n        \"EventName\": \"L1D_CACHE_LOCK_FB_HIT\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L1D prefetch load lock accepted in fill buffer\",\n        \"EventCode\": \"0x52\",\n        \"EventName\": \"L1D_CACHE_PREFETCH_LOCK_FB_HIT\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L1 data cache stores in E state\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"L1D_CACHE_ST.E_STATE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"L1 data cache stores in M state\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"L1D_CACHE_ST.M_STATE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"L1 data cache stores in S state\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"L1D_CACHE_ST.S_STATE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"L1D hardware prefetch misses\",\n        \"EventCode\": \"0x4E\",\n        \"EventName\": \"L1D_PREFETCH.MISS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"L1D hardware prefetch requests\",\n        \"EventCode\": \"0x4E\",\n        \"EventName\": \"L1D_PREFETCH.REQUESTS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L1D hardware prefetch requests triggered\",\n        \"EventCode\": \"0x4E\",\n        \"EventName\": \"L1D_PREFETCH.TRIGGERS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"L1 writebacks to L2 in E state\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"L1D_WB_L2.E_STATE\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"L1 writebacks to L2 in I state (misses)\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"L1D_WB_L2.I_STATE\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All L1 writebacks to L2\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"L1D_WB_L2.MESI\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0xf\"\n    },\n    {\n        \"BriefDescription\": \"L1 writebacks to L2 in M state\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"L1D_WB_L2.M_STATE\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"L1 writebacks to L2 in S state\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"L1D_WB_L2.S_STATE\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"All L2 data requests\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_DATA_RQSTS.ANY\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0xff\"\n    },\n    {\n        \"BriefDescription\": \"L2 data demand loads in E state\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_DATA_RQSTS.DEMAND.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"L2 data demand loads in I state (misses)\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_DATA_RQSTS.DEMAND.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L2 data demand requests\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_DATA_RQSTS.DEMAND.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0xf\"\n    },\n    {\n        \"BriefDescription\": \"L2 data demand loads in M state\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_DATA_RQSTS.DEMAND.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"L2 data demand loads in S state\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_DATA_RQSTS.DEMAND.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"L2 data prefetches in E state\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_DATA_RQSTS.PREFETCH.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"L2 data prefetches in the I state (misses)\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_DATA_RQSTS.PREFETCH.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"All L2 data prefetches\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_DATA_RQSTS.PREFETCH.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0xf0\"\n    },\n    {\n        \"BriefDescription\": \"L2 data prefetches in M state\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_DATA_RQSTS.PREFETCH.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"L2 data prefetches in the S state\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_DATA_RQSTS.PREFETCH.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"L2 lines alloacated\",\n        \"EventCode\": \"0xF1\",\n        \"EventName\": \"L2_LINES_IN.ANY\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x7\"\n    },\n    {\n        \"BriefDescription\": \"L2 lines allocated in the E state\",\n        \"EventCode\": \"0xF1\",\n        \"EventName\": \"L2_LINES_IN.E_STATE\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"L2 lines allocated in the S state\",\n        \"EventCode\": \"0xF1\",\n        \"EventName\": \"L2_LINES_IN.S_STATE\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"L2 lines evicted\",\n        \"EventCode\": \"0xF2\",\n        \"EventName\": \"L2_LINES_OUT.ANY\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0xf\"\n    },\n    {\n        \"BriefDescription\": \"L2 lines evicted by a demand request\",\n        \"EventCode\": \"0xF2\",\n        \"EventName\": \"L2_LINES_OUT.DEMAND_CLEAN\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L2 modified lines evicted by a demand request\",\n        \"EventCode\": \"0xF2\",\n        \"EventName\": \"L2_LINES_OUT.DEMAND_DIRTY\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"L2 lines evicted by a prefetch request\",\n        \"EventCode\": \"0xF2\",\n        \"EventName\": \"L2_LINES_OUT.PREFETCH_CLEAN\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"L2 modified lines evicted by a prefetch request\",\n        \"EventCode\": \"0xF2\",\n        \"EventName\": \"L2_LINES_OUT.PREFETCH_DIRTY\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"L2 instruction fetches\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.IFETCHES\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x30\"\n    },\n    {\n        \"BriefDescription\": \"L2 instruction fetch hits\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.IFETCH_HIT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"L2 instruction fetch misses\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.IFETCH_MISS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"L2 load hits\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.LD_HIT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L2 load misses\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.LD_MISS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"L2 requests\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.LOADS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x3\"\n    },\n    {\n        \"BriefDescription\": \"All L2 misses\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.MISS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0xaa\"\n    },\n    {\n        \"BriefDescription\": \"All L2 prefetches\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.PREFETCHES\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0xc0\"\n    },\n    {\n        \"BriefDescription\": \"L2 prefetch hits\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.PREFETCH_HIT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"L2 prefetch misses\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.PREFETCH_MISS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"All L2 requests\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.REFERENCES\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0xff\"\n    },\n    {\n        \"BriefDescription\": \"L2 RFO requests\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.RFOS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0xc\"\n    },\n    {\n        \"BriefDescription\": \"L2 RFO hits\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.RFO_HIT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"L2 RFO misses\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.RFO_MISS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"All L2 transactions\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANSACTIONS.ANY\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"L2 fill transactions\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANSACTIONS.FILL\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"L2 instruction fetch transactions\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANSACTIONS.IFETCH\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"L1D writeback to L2 transactions\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANSACTIONS.L1D_WB\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"L2 Load transactions\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANSACTIONS.LOAD\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L2 prefetch transactions\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANSACTIONS.PREFETCH\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"L2 RFO transactions\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANSACTIONS.RFO\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"L2 writeback to LLC transactions\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANSACTIONS.WB\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"L2 demand lock RFOs in E state\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_WRITE.LOCK.E_STATE\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"All demand L2 lock RFOs that hit the cache\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_WRITE.LOCK.HIT\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0xe0\"\n    },\n    {\n        \"BriefDescription\": \"L2 demand lock RFOs in I state (misses)\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_WRITE.LOCK.I_STATE\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"All demand L2 lock RFOs\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_WRITE.LOCK.MESI\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0xf0\"\n    },\n    {\n        \"BriefDescription\": \"L2 demand lock RFOs in M state\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_WRITE.LOCK.M_STATE\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"L2 demand lock RFOs in S state\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_WRITE.LOCK.S_STATE\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"All L2 demand store RFOs that hit the cache\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_WRITE.RFO.HIT\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0xe\"\n    },\n    {\n        \"BriefDescription\": \"L2 demand store RFOs in I state (misses)\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_WRITE.RFO.I_STATE\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All L2 demand store RFOs\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_WRITE.RFO.MESI\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0xf\"\n    },\n    {\n        \"BriefDescription\": \"L2 demand store RFOs in M state\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_WRITE.RFO.M_STATE\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"L2 demand store RFOs in S state\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_WRITE.RFO.S_STATE\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Longest latency cache miss\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"LONGEST_LAT_CACHE.MISS\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"Longest latency cache reference\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"LONGEST_LAT_CACHE.REFERENCE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 0 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_0\",\n        \"MSRIndex\": \"0x3F6\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 1024 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_1024\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x400\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"100\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 128 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_128\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x80\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 16 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_16\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x10\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"10000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 16384 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_16384\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x4000\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"5\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 2048 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_2048\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x800\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"50\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 256 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_256\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x100\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"500\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 32 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_32\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x20\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"5000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 32768 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_32768\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x8000\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"3\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 4 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_4\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x4\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"50000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 4096 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_4096\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x1000\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"20\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 512 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_512\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x200\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"200\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 64 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_64\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x40\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"2000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 8 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_8\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x8\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Memory instructions retired above 8192 clocks (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_8192\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x2000\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"10\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Instructions retired which contains a load (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.LOADS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Instructions retired which contains a store (Precise Event)\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"MEM_INST_RETIRED.STORES\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Retired loads that miss L1D and hit an previously allocated LFB (Precise Event)\",\n        \"EventCode\": \"0xCB\",\n        \"EventName\": \"MEM_LOAD_RETIRED.HIT_LFB\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Retired loads that hit the L1 data cache (Precise Event)\",\n        \"EventCode\": \"0xCB\",\n        \"EventName\": \"MEM_LOAD_RETIRED.L1D_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Retired loads that hit the L2 cache (Precise Event)\",\n        \"EventCode\": \"0xCB\",\n        \"EventName\": \"MEM_LOAD_RETIRED.L2_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Retired loads that miss the LLC cache (Precise Event)\",\n        \"EventCode\": \"0xCB\",\n        \"EventName\": \"MEM_LOAD_RETIRED.LLC_MISS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"10000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Retired loads that hit valid versions in the LLC cache (Precise Event)\",\n        \"EventCode\": \"0xCB\",\n        \"EventName\": \"MEM_LOAD_RETIRED.LLC_UNSHARED_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"40000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Retired loads that hit sibling core's L2 in modified or unmodified states (Precise Event)\",\n        \"EventCode\": \"0xCB\",\n        \"EventName\": \"MEM_LOAD_RETIRED.OTHER_CORE_L2_HIT_HITM\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"40000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Offcore L1 data cache writebacks\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"OFFCORE_REQUESTS.L1D_WRITEBACK\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Offcore requests blocked due to Super Queue full\",\n        \"EventCode\": \"0xB2\",\n        \"EventName\": \"OFFCORE_REQUESTS_SQ_FULL\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads satisfied by any cache or DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F11\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore data reads\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF11\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads satisfied by the IO, CSR, MMIO unit\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8011\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x111\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x211\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x411\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x711\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4711\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1811\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3811\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1011\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x811\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code reads satisfied by any cache or DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_IFETCH.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F44\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore code reads\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_IFETCH.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF44\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code reads satisfied by the IO, CSR, MMIO unit\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_IFETCH.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8044\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code reads satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_IFETCH.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x144\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code reads satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_IFETCH.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x244\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code reads satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_IFETCH.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x444\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code reads satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_IFETCH.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x744\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code reads satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_IFETCH.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4744\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code reads satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_IFETCH.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1844\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code reads satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_IFETCH.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3844\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code reads that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_IFETCH.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1044\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code reads that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_IFETCH.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x844\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore requests satisfied by any cache or DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7FFF\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore requests\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFFFF\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore requests satisfied by the IO, CSR, MMIO unit\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x80FF\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore requests satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1FF\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore requests satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x2FF\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore requests satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4FF\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore requests satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7FF\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore requests satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x47FF\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore requests satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x18FF\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore requests satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x38FF\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore requests that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x10FF\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore requests that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8FF\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore RFO requests satisfied by any cache or DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F22\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore RFO requests\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF22\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore RFO requests satisfied by the IO, CSR, MMIO unit\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8022\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore RFO requests satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x122\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore RFO requests satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x222\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore RFO requests satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x422\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore RFO requests satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x722\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore RFO requests satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4722\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore RFO requests satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1822\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore RFO requests satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3822\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore RFO requests that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1022\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore RFO requests that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x822\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore writebacks to any cache or DRAM.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F08\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore writebacks\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF08\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore writebacks to the IO, CSR, MMIO unit.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8008\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore writebacks to the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x108\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore writebacks to the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x408\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore writebacks to the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x708\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore writebacks to the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4708\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore writebacks to a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1808\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore writebacks to a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3808\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore writebacks that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1008\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore writebacks that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x808\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code or data read requests satisfied by any cache or DRAM.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IFETCH.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F77\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore code or data read requests\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IFETCH.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF77\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code or data read requests satisfied by the IO, CSR, MMIO unit.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IFETCH.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8077\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code or data read requests satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IFETCH.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x177\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code or data read requests satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IFETCH.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x277\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code or data read requests satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IFETCH.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x477\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code or data read requests satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IFETCH.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x777\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code or data read requests satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IFETCH.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4777\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code or data read requests satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IFETCH.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1877\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code or data read requests satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IFETCH.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3877\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code or data read requests that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IFETCH.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1077\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore code or data read requests that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IFETCH.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x877\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore request = all data, response = any cache_dram\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IN.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F33\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore request = all data, response = any location\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IN.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF33\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads, RFOs, and prefetches satisfied by the IO, CSR, MMIO unit\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IN.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8033\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads, RFOs, and prefetches satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IN.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x133\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads, RFOs, and prefetches satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IN.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x233\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads, RFOs, and prefetches satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IN.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x433\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore request = all data, response = local cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IN.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x733\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore request = all data, response = local cache or dram\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IN.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4733\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore request = all data, response = remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IN.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1833\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore request = all data, response = remote cache or dram\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IN.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3833\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads, RFOs, and prefetches that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IN.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1033\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore data reads, RFOs, and prefetches that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IN.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x833\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data requests satisfied by any cache or DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F03\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore demand data requests\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF03\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data requests satisfied by the IO, CSR, MMIO unit.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8003\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data requests satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x103\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data requests satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x203\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data requests satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x403\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data requests satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x703\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data requests satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4703\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data requests satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1803\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data requests satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3803\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data requests that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1003\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data requests that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x803\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data reads satisfied by any cache or DRAM.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F01\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore demand data reads\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF01\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data reads satisfied by the IO, CSR, MMIO unit\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8001\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data reads satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x101\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data reads satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x201\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data reads satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x401\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data reads satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x701\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data reads satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4701\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data reads satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1801\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data reads satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3801\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data reads that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1001\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand data reads that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x801\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand code reads satisfied by any cache or DRAM.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_IFETCH.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F04\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore demand code reads\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_IFETCH.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF04\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand code reads satisfied by the IO, CSR, MMIO unit\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_IFETCH.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8004\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand code reads satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_IFETCH.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x104\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand code reads satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_IFETCH.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x204\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand code reads satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_IFETCH.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x404\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand code reads satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_IFETCH.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x704\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand code reads satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_IFETCH.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4704\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand code reads satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_IFETCH.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1804\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand code reads satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_IFETCH.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3804\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand code reads that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_IFETCH.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1004\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand code reads that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_IFETCH.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x804\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand RFO requests satisfied by any cache or DRAM.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F02\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore demand RFO requests\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF02\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand RFO requests satisfied by the IO, CSR, MMIO unit\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8002\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand RFO requests satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x102\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand RFO requests satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x202\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand RFO requests satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x402\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand RFO requests satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x702\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand RFO requests satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4702\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand RFO requests satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1802\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand RFO requests satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3802\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand RFO requests that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1002\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore demand RFO requests that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x802\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore other requests satisfied by any cache or DRAM.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.OTHER.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F80\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore other requests\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.OTHER.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF80\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore other requests satisfied by the IO, CSR, MMIO unit\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.OTHER.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8080\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore other requests satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.OTHER.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x180\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore other requests satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.OTHER.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x280\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore other requests satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.OTHER.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x480\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore other requests satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.OTHER.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x780\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore other requests satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.OTHER.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4780\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore other requests satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.OTHER.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1880\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore other requests satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.OTHER.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3880\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore other requests that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.OTHER.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1080\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore other requests that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.OTHER.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x880\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data requests satisfied by any cache or DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F30\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore prefetch data requests\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF30\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data requests satisfied by the IO, CSR, MMIO unit.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8030\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data requests satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x130\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data requests satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x230\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data requests satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x430\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data requests satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x730\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data requests satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4730\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data requests satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1830\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data requests satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3830\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data requests that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1030\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data requests that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x830\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data reads satisfied by any cache or DRAM.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA_RD.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F10\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore prefetch data reads\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA_RD.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF10\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data reads satisfied by the IO, CSR, MMIO unit\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA_RD.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8010\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data reads satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA_RD.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x110\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data reads satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA_RD.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x210\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data reads satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA_RD.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x410\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data reads satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA_RD.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x710\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data reads satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA_RD.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4710\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data reads satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA_RD.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1810\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data reads satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA_RD.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3810\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data reads that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA_RD.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1010\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch data reads that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA_RD.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x810\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch code reads satisfied by any cache or DRAM.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_IFETCH.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F40\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore prefetch code reads\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_IFETCH.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF40\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch code reads satisfied by the IO, CSR, MMIO unit\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_IFETCH.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8040\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch code reads satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_IFETCH.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x140\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch code reads satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_IFETCH.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x240\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch code reads satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_IFETCH.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x440\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch code reads satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_IFETCH.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x740\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch code reads satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_IFETCH.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4740\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch code reads satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_IFETCH.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1840\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch code reads satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_IFETCH.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3840\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch code reads that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_IFETCH.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1040\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch code reads that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_IFETCH.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x840\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch RFO requests satisfied by any cache or DRAM.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_RFO.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F20\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore prefetch RFO requests\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_RFO.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF20\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch RFO requests satisfied by the IO, CSR, MMIO unit\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_RFO.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8020\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch RFO requests satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_RFO.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x120\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch RFO requests satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_RFO.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x220\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch RFO requests satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_RFO.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x420\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch RFO requests satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_RFO.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x720\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch RFO requests satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_RFO.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4720\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch RFO requests satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_RFO.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1820\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch RFO requests satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_RFO.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3820\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch RFO requests that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_RFO.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1020\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch RFO requests that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_RFO.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x820\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch requests satisfied by any cache or DRAM.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PREFETCH.ANY_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x7F70\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All offcore prefetch requests\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PREFETCH.ANY_LOCATION\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0xFF70\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch requests satisfied by the IO, CSR, MMIO unit\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PREFETCH.IO_CSR_MMIO\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x8070\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch requests satisfied by the LLC and not found in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PREFETCH.LLC_HIT_NO_OTHER_CORE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x170\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch requests satisfied by the LLC and HIT in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PREFETCH.LLC_HIT_OTHER_CORE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x270\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch requests satisfied by the LLC  and HITM in a sibling core\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PREFETCH.LLC_HIT_OTHER_CORE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x470\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch requests satisfied by the LLC\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x770\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch requests satisfied by the LLC or local DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x4770\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch requests satisfied by a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PREFETCH.REMOTE_CACHE\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1870\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch requests satisfied by a remote cache or remote DRAM\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PREFETCH.REMOTE_CACHE_DRAM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x3870\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch requests that HIT in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PREFETCH.REMOTE_CACHE_HIT\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x1070\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore prefetch requests that HITM in a remote cache\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PREFETCH.REMOTE_CACHE_HITM\",\n        \"MSRIndex\": \"0x1A6\",\n        \"MSRValue\": \"0x870\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Super Queue lock splits across a cache line\",\n        \"EventCode\": \"0xF4\",\n        \"EventName\": \"SQ_MISC.SPLIT_LOCK\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Loads delayed with at-Retirement block code\",\n        \"EventCode\": \"0x6\",\n        \"EventName\": \"STORE_BLOCKS.AT_RET\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Cacheable loads delayed with L1D block code\",\n        \"EventCode\": \"0x6\",\n        \"EventName\": \"STORE_BLOCKS.L1D_BLOCK\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x8\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}