[2025-09-17 17:26:23] START suite=cs trace=streaming_phase3_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2905643 heartbeat IPC: 3.442 cumulative IPC: 3.442 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5710172 heartbeat IPC: 3.566 cumulative IPC: 3.503 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5710172 cumulative IPC: 3.503 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5710172 cumulative IPC: 3.503 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 19434944 heartbeat IPC: 0.7286 cumulative IPC: 0.7286 (Simulation time: 00 hr 02 min 46 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 33740777 heartbeat IPC: 0.699 cumulative IPC: 0.7135 (Simulation time: 00 hr 04 min 16 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 49687560 heartbeat IPC: 0.6271 cumulative IPC: 0.6822 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 65925699 heartbeat IPC: 0.6158 cumulative IPC: 0.6643 (Simulation time: 00 hr 07 min 28 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 81712079 heartbeat IPC: 0.6335 cumulative IPC: 0.6579 (Simulation time: 00 hr 08 min 58 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 97777727 heartbeat IPC: 0.6224 cumulative IPC: 0.6517 (Simulation time: 00 hr 10 min 23 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 115146933 heartbeat IPC: 0.5757 cumulative IPC: 0.6396 (Simulation time: 00 hr 12 min 09 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000009 cycles: 132728701 heartbeat IPC: 0.5688 cumulative IPC: 0.6298 (Simulation time: 00 hr 13 min 48 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 150374193 heartbeat IPC: 0.5667 cumulative IPC: 0.6221 (Simulation time: 00 hr 15 min 36 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 162591397 cumulative IPC: 0.615 (Simulation time: 00 hr 17 min 20 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 162591397 cumulative IPC: 0.615 (Simulation time: 00 hr 17 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.615 instructions: 100000000 cycles: 162591397
CPU 0 Branch Prediction Accuracy: 99.5% MPKI: 0.09048 Average ROB Occupancy at Mispredict: 8308
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00547
BRANCH_INDIRECT: 0.06726
BRANCH_CONDITIONAL: 0.01775
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 479554
LQ_STALL: 0
SQ_STALL: 67545


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 200.86406
REPLAY_LOAD: 107.34804
NON_REPLAY_LOAD: 90.58693

== Total ==
ADDR_TRANS: 169931
REPLAY_LOAD: 175192
NON_REPLAY_LOAD: 134431

== Counts ==
ADDR_TRANS: 846
REPLAY_LOAD: 1632
NON_REPLAY_LOAD: 1484

cpu0->cpu0_STLB TOTAL        ACCESS:    1647421 HIT:    1605089 MISS:      42332 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:    1647421 HIT:    1605089 MISS:      42332 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 350.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6106405 HIT:    4991260 MISS:    1115145 MSHR_MERGE:     375687
cpu0->cpu0_L2C LOAD         ACCESS:    4625637 HIT:    4348196 MISS:     277441 MSHR_MERGE:      44688
cpu0->cpu0_L2C RFO          ACCESS:     280907 HIT:      81353 MISS:     199554 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     691383 HIT:     142412 MISS:     548971 MSHR_MERGE:     330998
cpu0->cpu0_L2C WRITE        ACCESS:     414326 HIT:     412567 MISS:       1759 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      94152 HIT:       6732 MISS:      87420 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     511608 ISSUED:     511608 USEFUL:     100370 USELESS:      60601
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.45 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13262323 HIT:    8302901 MISS:    4959422 MSHR_MERGE:     899128
cpu0->cpu0_L1I LOAD         ACCESS:   13262323 HIT:    8302901 MISS:    4959422 MSHR_MERGE:     899128
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26054268 HIT:   22986982 MISS:    3067286 MSHR_MERGE:    1947050
cpu0->cpu0_L1D LOAD         ACCESS:   14232354 HIT:   13277633 MISS:     954721 MSHR_MERGE:     389376
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    3002204 HIT:    2400323 MISS:     601881 MSHR_MERGE:     422059
cpu0->cpu0_L1D WRITE        ACCESS:    8717094 HIT:    7301299 MISS:    1415795 MSHR_MERGE:    1134878
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102616 HIT:       7727 MISS:      94889 MSHR_MERGE:        737
cpu0->cpu0_L1D PREFETCH REQUESTED:    3075385 ISSUED:    3002204 USEFUL:      95527 USELESS:      29958
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 63.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10792783 HIT:    9857594 MISS:     935189 MSHR_MERGE:     389650
cpu0->cpu0_ITLB LOAD         ACCESS:   10792783 HIT:    9857594 MISS:     935189 MSHR_MERGE:     389650
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.587 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22164945 HIT:   20724367 MISS:    1440578 MSHR_MERGE:     338697
cpu0->cpu0_DTLB LOAD         ACCESS:   22164945 HIT:   20724367 MISS:    1440578 MSHR_MERGE:     338697
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.11 cycles
cpu0->LLC TOTAL        ACCESS:     997792 HIT:     490112 MISS:     507680 MSHR_MERGE:      10475
cpu0->LLC LOAD         ACCESS:     232753 HIT:      86315 MISS:     146438 MSHR_MERGE:         51
cpu0->LLC RFO          ACCESS:     199553 HIT:      96197 MISS:     103356 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     217973 HIT:      28299 MISS:     189674 MSHR_MERGE:      10424
cpu0->LLC WRITE        ACCESS:     260093 HIT:     259003 MISS:       1090 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      87420 HIT:      20298 MISS:      67122 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11618
  ROW_BUFFER_MISS:     484491
  AVG DBUS CONGESTED CYCLE: 5.072
Channel 0 WQ ROW_BUFFER_HIT:      23294
  ROW_BUFFER_MISS:     117439
  FULL:          0
Channel 0 REFRESHES ISSUED:      13550

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       957617       140653        26565        29674
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           61          327         1707        11450
  STLB miss resolved @ L2C                0           39          444         2726         7529
  STLB miss resolved @ LLC                0          109          970         7912        14765
  STLB miss resolved @ MEM                0           60         3719        15542        52220

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             153174        32368       613138         5322         1726
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            4           66          282          303
  STLB miss resolved @ L2C                0            7           74          179          165
  STLB miss resolved @ LLC                4            3          103          786          219
  STLB miss resolved @ MEM                7            1          201          809         1200
[2025-09-17 17:43:43] END   suite=cs trace=streaming_phase3_core3 (rc=0)
