/****************************************************************************
 *
 *   Copyright (c) 2020 PX4 Development Team. All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 * 3. Neither the name PX4 nor the names of its contributors may be
 *    used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 ****************************************************************************/

/**
 * @file InvenSense_ICM40609D_registers.hpp
 *
 * Invensense ICM-40609-D registers.
 *
 */

#pragma once

#include <cstdint>

namespace InvenSense_ICM40609D
{
// TODO: move to a central header
static constexpr uint8_t Bit0 = (1 << 0);
static constexpr uint8_t Bit1 = (1 << 1);
static constexpr uint8_t Bit2 = (1 << 2);
static constexpr uint8_t Bit3 = (1 << 3);
static constexpr uint8_t Bit4 = (1 << 4);
static constexpr uint8_t Bit5 = (1 << 5);
static constexpr uint8_t Bit6 = (1 << 6);
static constexpr uint8_t Bit7 = (1 << 7);

static constexpr uint32_t SPI_SPEED = 24 * 1000 * 1000; // 24 MHz SPI
static constexpr uint8_t DIR_READ = 0x80;

static constexpr uint8_t WHOAMI = 0x3B;

static constexpr float TEMPERATURE_SENSITIVITY = 132.48f; // LSB/C
static constexpr float TEMPERATURE_OFFSET = 25.f; // C

namespace Register
{

enum class BANK_0 : uint8_t {
	DEVICE_CONFIG     = 0x11,

	INT_CONFIG        = 0x14,

	FIFO_CONFIG       = 0x16,

	TEMP_DATA1        = 0x1D,
	TEMP_DATA0        = 0x1E,

	INT_STATUS        = 0x2D,
	FIFO_COUNTH       = 0x2E,
	FIFO_COUNTL       = 0x2F,
	FIFO_DATA         = 0x30,

	SIGNAL_PATH_RESET = 0x4B,

	INTF_CONFIG0      = 0x4C,

	PWR_MGMT0         = 0x4E,
	GYRO_CONFIG0      = 0x4F,
	ACCEL_CONFIG0     = 0x50,

	FIFO_CONFIG1      = 0x5F,
	FIFO_CONFIG2      = 0x60,
	FIFO_CONFIG3      = 0x61,

	INT_CONFIG0       = 0x63,

	INT_SOURCE0       = 0x65,

	WHO_AM_I          = 0x75,
	REG_BANK_SEL      = 0x76,
};

};

//---------------- BANK0 Register bits

// DEVICE_CONFIG
enum DEVICE_CONFIG_BIT : uint8_t {
	SOFT_RESET_CONFIG = Bit0, //
};

// INT_CONFIG
enum INT_CONFIG_BIT : uint8_t {
	INT1_MODE           = Bit2,
	INT1_DRIVE_CIRCUIT  = Bit1,
	INT1_POLARITY       = Bit0,
};

// FIFO_CONFIG
enum FIFO_CONFIG_BIT : uint8_t {
	// 7:6 FIFO_MODE
	FIFO_MODE_STOP_ON_FULL = Bit7 | Bit6, // 11: STOP-on-FULL Mode
};

// INT_STATUS
enum INT_STATUS_BIT : uint8_t {
	DATA_RDY_INT   = Bit3,
	FIFO_THS_INT   = Bit2,
	FIFO_FULL_INT  = Bit1,
};

// SIGNAL_PATH_RESET
enum SIGNAL_PATH_RESET_BIT : uint8_t {
	FIFO_FLUSH      = Bit1,
};

// INTF_CONFIG0
enum INTF_CONFIG0_BIT : uint8_t {
	FIFO_HOLD_LAST_DATA_EN = Bit7,
	FIFO_COUNT_REC = Bit6,
	FIFO_COUNT_ENDIAN = Bit5,
	SENSOR_DATA_ENDIAN = Bit4,
	UI_SIFS_CFG_DISABLE_SPI = Bit1,
	UI_SIFS_CFG_DISABLE_I2C = Bit1 | Bit0
};

// PWR_MGMT0
enum PWR_MGMT0_BIT : uint8_t {
	GYRO_MODE_LOW_NOISE  = Bit3 | Bit2, // 11: Places gyroscope in Low Noise (LN) Mode
	ACCEL_MODE_LOW_NOISE = Bit1 | Bit0, // 11: Places accelerometer in Low Noise (LN) Mode
};

// GYRO_CONFIG0
enum GYRO_CONFIG0_BIT : uint8_t {
	// 7:5 GYRO_FS_SEL
	GYRO_FS_SEL_2000_DPS = 0,            // 0b000 = ±2000dps (default)
	GYRO_FS_SEL_1000_DPS = Bit5,         // 0b001 = ±1000 dps
	GYRO_FS_SEL_500_DPS  = Bit6,         // 0b010 = ±500 dps
	GYRO_FS_SEL_250_DPS  = Bit6 | Bit5,  // 0b011 = ±250 dps
	GYRO_FS_SEL_125_DPS  = Bit7,         // 0b100 = ±125 dps

	// 3:0 GYRO_ODR
	GYRO_ODR_32kHz       = Bit0,         // 0001: 32kHz
	GYRO_ODR_16kHz       = Bit1,         // 0010: 16kHz
	GYRO_ODR_8kHz        = Bit1 | Bit0,  // 0011: 8kHz
	GYRO_ODR_4kHz        = Bit2,         // 0100: 4kHz
	GYRO_ODR_2kHz        = Bit2 | Bit0,  // 0101: 2kHz
	GYRO_ODR_1kHz        = Bit2 | Bit1,  // 0110: 1kHz (default)
};

// ACCEL_CONFIG0
enum ACCEL_CONFIG0_BIT : uint8_t {
	// 7:5 ACCEL_FS_SEL
	ACCEL_FS_SEL_32G = 0,           // 000: ±32g (default)
	ACCEL_FS_SEL_16G = Bit5,        // 001: ±16g
	ACCEL_FS_SEL_8G  = Bit6,        // 010: ±8g
	ACCEL_FS_SEL_4G  = Bit6 | Bit5, // 011: ±4g

	// 3:0 ACCEL_ODR
	ACCEL_ODR_32kHz  = Bit0,        // 0001: 32kHz
	ACCEL_ODR_16kHz  = Bit1,        // 0010: 16kHz
	ACCEL_ODR_8kHz   = Bit1 | Bit0, // 0011: 8kHz
	ACCEL_ODR_4kHz   = Bit2,        // 0100: 4kHz
	ACCEL_ODR_2kHz   = Bit2 | Bit0, // 0101: 2kHz
	ACCEL_ODR_1kHz   = Bit2 | Bit1, // 0110: 1kHz (default)
};

// FIFO_CONFIG1
enum FIFO_CONFIG1_BIT : uint8_t {
	FIFO_RESUME_PARTIAL_RD = Bit6,
	FIFO_WM_GT_TH          = Bit5,

	FIFO_TEMP_EN           = Bit2,
	FIFO_GYRO_EN           = Bit1,
	FIFO_ACCEL_EN          = Bit0,
};

// INT_CONFIG0
enum INT_CONFIG0_BIT : uint8_t {
	// 3:2 FIFO_THS_INT_CLEAR
	CLEAR_ON_FIFO_READ = Bit3,
};

// INT_SOURCE0
enum INT_SOURCE0_BIT : uint8_t {
	UI_DRDY_INT1_EN    = Bit3,
	FIFO_THS_INT1_EN   = Bit2, // FIFO threshold interrupt routed to INT1
	FIFO_FULL_INT1_EN  = Bit1,
};

// REG_BANK_SEL
enum REG_BANK_SEL_BIT : uint8_t {
	USER_BANK_0 = 0,           // 0: Select USER BANK 0.
	USER_BANK_1 = Bit4,        // 1: Select USER BANK 1.
	USER_BANK_2 = Bit5,        // 2: Select USER BANK 2.
	USER_BANK_3 = Bit5 | Bit4, // 3: Select USER BANK 3.
};

namespace FIFO
{
static constexpr size_t SIZE = 2048;

// FIFO_DATA layout when FIFO_CONFIG1 has FIFO_GYRO_EN and FIFO_ACCEL_EN set

// Packet 3
struct DATA {
	uint8_t FIFO_Header;
	uint8_t ACCEL_DATA_X1;
	uint8_t ACCEL_DATA_X0;
	uint8_t ACCEL_DATA_Y1;
	uint8_t ACCEL_DATA_Y0;
	uint8_t ACCEL_DATA_Z1;
	uint8_t ACCEL_DATA_Z0;
	uint8_t GYRO_DATA_X1;
	uint8_t GYRO_DATA_X0;
	uint8_t GYRO_DATA_Y1;
	uint8_t GYRO_DATA_Y0;
	uint8_t GYRO_DATA_Z1;
	uint8_t GYRO_DATA_Z0;
	uint8_t temperature;  // Temperature[7:0]
	uint8_t timestamp_l;
	uint8_t timestamp_h;
};

// With FIFO_ACCEL_EN and FIFO_GYRO_EN header should be 8’b_0110_10xx
enum FIFO_HEADER_BIT : uint8_t {
	HEADER_MSG             = Bit7, // 1: FIFO is empty
	HEADER_ACCEL           = Bit6,
	HEADER_GYRO            = Bit5,

	HEADER_TIMESTAMP_FSYNC = Bit3 | Bit2,
	HEADER_ODR_ACCEL       = Bit1,
	HEADER_ODR_GYRO        = Bit0,
};

}
} // namespace InvenSense_ICM40609D
