
ubuntu-preinstalled/setterm:     file format elf32-littlearm


Disassembly of section .init:

00000f78 <.init>:
 f78:	push	{r3, lr}
 f7c:	bl	31f0 <tcgetattr@plt+0x1f18>
 f80:	pop	{r3, pc}

Disassembly of section .plt:

00000f84 <raise@plt-0x14>:
     f84:	push	{lr}		; (str lr, [sp, #-4]!)
     f88:	ldr	lr, [pc, #4]	; f94 <raise@plt-0x4>
     f8c:	add	lr, pc, lr
     f90:	ldr	pc, [lr, #8]!
     f94:	andeq	r5, r1, r8, lsl pc

00000f98 <raise@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #86016	; 0x15000
     fa0:	ldr	pc, [ip, #3864]!	; 0xf18

00000fa4 <tigetnum@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #86016	; 0x15000
     fac:	ldr	pc, [ip, #3856]!	; 0xf10

00000fb0 <strcmp@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #86016	; 0x15000
     fb8:	ldr	pc, [ip, #3848]!	; 0xf08

00000fbc <__cxa_finalize@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #86016	; 0x15000
     fc4:	ldr	pc, [ip, #3840]!	; 0xf00

00000fc8 <strtol@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #86016	; 0x15000
     fd0:	ldr	pc, [ip, #3832]!	; 0xef8

00000fd4 <strcspn@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #86016	; 0x15000
     fdc:	ldr	pc, [ip, #3824]!	; 0xef0

00000fe0 <read@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #86016	; 0x15000
     fe8:	ldr	pc, [ip, #3816]!	; 0xee8

00000fec <free@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #86016	; 0x15000
     ff4:	ldr	pc, [ip, #3808]!	; 0xee0

00000ff8 <nanosleep@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #86016	; 0x15000
    1000:	ldr	pc, [ip, #3800]!	; 0xed8

00001004 <ferror@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #86016	; 0x15000
    100c:	ldr	pc, [ip, #3792]!	; 0xed0

00001010 <strndup@plt>:
    1010:			; <UNDEFINED> instruction: 0xe7fd4778
    1014:	add	ip, pc, #0, 12
    1018:	add	ip, ip, #86016	; 0x15000
    101c:	ldr	pc, [ip, #3780]!	; 0xec4

00001020 <_exit@plt>:
    1020:	add	ip, pc, #0, 12
    1024:	add	ip, ip, #86016	; 0x15000
    1028:	ldr	pc, [ip, #3772]!	; 0xebc

0000102c <memcpy@plt>:
    102c:	add	ip, pc, #0, 12
    1030:	add	ip, ip, #86016	; 0x15000
    1034:	ldr	pc, [ip, #3764]!	; 0xeb4

00001038 <__strtoull_internal@plt>:
    1038:	add	ip, pc, #0, 12
    103c:	add	ip, ip, #86016	; 0x15000
    1040:	ldr	pc, [ip, #3756]!	; 0xeac

00001044 <select@plt>:
    1044:	add	ip, pc, #0, 12
    1048:	add	ip, ip, #86016	; 0x15000
    104c:	ldr	pc, [ip, #3748]!	; 0xea4

00001050 <dcgettext@plt>:
    1050:	add	ip, pc, #0, 12
    1054:	add	ip, ip, #86016	; 0x15000
    1058:	ldr	pc, [ip, #3740]!	; 0xe9c

0000105c <strdup@plt>:
    105c:			; <UNDEFINED> instruction: 0xe7fd4778
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #86016	; 0x15000
    1068:	ldr	pc, [ip, #3728]!	; 0xe90

0000106c <__stack_chk_fail@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #86016	; 0x15000
    1074:	ldr	pc, [ip, #3720]!	; 0xe88

00001078 <textdomain@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #86016	; 0x15000
    1080:	ldr	pc, [ip, #3712]!	; 0xe80

00001084 <err@plt>:
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #86016	; 0x15000
    108c:	ldr	pc, [ip, #3704]!	; 0xe78

00001090 <fwrite@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #86016	; 0x15000
    1098:	ldr	pc, [ip, #3696]!	; 0xe70

0000109c <ioctl@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #86016	; 0x15000
    10a4:	ldr	pc, [ip, #3688]!	; 0xe68

000010a8 <tcsetattr@plt>:
    10a8:			; <UNDEFINED> instruction: 0xe7fd4778
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #86016	; 0x15000
    10b4:	ldr	pc, [ip, #3676]!	; 0xe5c

000010b8 <__fpending@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #86016	; 0x15000
    10c0:	ldr	pc, [ip, #3668]!	; 0xe54

000010c4 <open64@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #86016	; 0x15000
    10cc:	ldr	pc, [ip, #3660]!	; 0xe4c

000010d0 <getenv@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #86016	; 0x15000
    10d8:	ldr	pc, [ip, #3652]!	; 0xe44

000010dc <malloc@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #86016	; 0x15000
    10e4:	ldr	pc, [ip, #3644]!	; 0xe3c

000010e8 <__libc_start_main@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #86016	; 0x15000
    10f0:	ldr	pc, [ip, #3636]!	; 0xe34

000010f4 <__gmon_start__@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #86016	; 0x15000
    10fc:	ldr	pc, [ip, #3628]!	; 0xe2c

00001100 <__ctype_b_loc@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #86016	; 0x15000
    1108:	ldr	pc, [ip, #3620]!	; 0xe24

0000110c <exit@plt>:
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #86016	; 0x15000
    1114:	ldr	pc, [ip, #3612]!	; 0xe1c

00001118 <strtoul@plt>:
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #86016	; 0x15000
    1120:	ldr	pc, [ip, #3604]!	; 0xe14

00001124 <strlen@plt>:
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #86016	; 0x15000
    112c:	ldr	pc, [ip, #3596]!	; 0xe0c

00001130 <strchr@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #86016	; 0x15000
    1138:	ldr	pc, [ip, #3588]!	; 0xe04

0000113c <warnx@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #86016	; 0x15000
    1144:	ldr	pc, [ip, #3580]!	; 0xdfc

00001148 <__errno_location@plt>:
    1148:	add	ip, pc, #0, 12
    114c:	add	ip, ip, #86016	; 0x15000
    1150:	ldr	pc, [ip, #3572]!	; 0xdf4

00001154 <klogctl@plt>:
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #86016	; 0x15000
    115c:	ldr	pc, [ip, #3564]!	; 0xdec

00001160 <__cxa_atexit@plt>:
    1160:			; <UNDEFINED> instruction: 0xe7fd4778
    1164:	add	ip, pc, #0, 12
    1168:	add	ip, ip, #86016	; 0x15000
    116c:	ldr	pc, [ip, #3552]!	; 0xde0

00001170 <__isoc99_sscanf@plt>:
    1170:	add	ip, pc, #0, 12
    1174:	add	ip, ip, #86016	; 0x15000
    1178:	ldr	pc, [ip, #3544]!	; 0xdd8

0000117c <__vasprintf_chk@plt>:
    117c:	add	ip, pc, #0, 12
    1180:	add	ip, ip, #86016	; 0x15000
    1184:	ldr	pc, [ip, #3536]!	; 0xdd0

00001188 <memset@plt>:
    1188:	add	ip, pc, #0, 12
    118c:	add	ip, ip, #86016	; 0x15000
    1190:	ldr	pc, [ip, #3528]!	; 0xdc8

00001194 <fgetc@plt>:
    1194:	add	ip, pc, #0, 12
    1198:	add	ip, ip, #86016	; 0x15000
    119c:	ldr	pc, [ip, #3520]!	; 0xdc0

000011a0 <__printf_chk@plt>:
    11a0:	add	ip, pc, #0, 12
    11a4:	add	ip, ip, #86016	; 0x15000
    11a8:	ldr	pc, [ip, #3512]!	; 0xdb8

000011ac <strtod@plt>:
    11ac:	add	ip, pc, #0, 12
    11b0:	add	ip, ip, #86016	; 0x15000
    11b4:	ldr	pc, [ip, #3504]!	; 0xdb0

000011b8 <write@plt>:
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #86016	; 0x15000
    11c0:	ldr	pc, [ip, #3496]!	; 0xda8

000011c4 <putp@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #86016	; 0x15000
    11cc:	ldr	pc, [ip, #3488]!	; 0xda0

000011d0 <getopt_long_only@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #86016	; 0x15000
    11d8:	ldr	pc, [ip, #3480]!	; 0xd98

000011dc <__fprintf_chk@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #86016	; 0x15000
    11e4:	ldr	pc, [ip, #3472]!	; 0xd90

000011e8 <setupterm@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #86016	; 0x15000
    11f0:	ldr	pc, [ip, #3464]!	; 0xd88

000011f4 <fclose@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #86016	; 0x15000
    11fc:	ldr	pc, [ip, #3456]!	; 0xd80

00001200 <fcntl64@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #86016	; 0x15000
    1208:	ldr	pc, [ip, #3448]!	; 0xd78

0000120c <setlocale@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #86016	; 0x15000
    1214:	ldr	pc, [ip, #3440]!	; 0xd70

00001218 <errx@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #86016	; 0x15000
    1220:	ldr	pc, [ip, #3432]!	; 0xd68

00001224 <tigetstr@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #86016	; 0x15000
    122c:	ldr	pc, [ip, #3424]!	; 0xd60

00001230 <warn@plt>:
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #86016	; 0x15000
    1238:	ldr	pc, [ip, #3416]!	; 0xd58

0000123c <fputc@plt>:
    123c:	add	ip, pc, #0, 12
    1240:	add	ip, ip, #86016	; 0x15000
    1244:	ldr	pc, [ip, #3408]!	; 0xd50

00001248 <localeconv@plt>:
    1248:	add	ip, pc, #0, 12
    124c:	add	ip, ip, #86016	; 0x15000
    1250:	ldr	pc, [ip, #3400]!	; 0xd48

00001254 <putc@plt>:
    1254:	add	ip, pc, #0, 12
    1258:	add	ip, ip, #86016	; 0x15000
    125c:	ldr	pc, [ip, #3392]!	; 0xd40

00001260 <__strtoll_internal@plt>:
    1260:	add	ip, pc, #0, 12
    1264:	add	ip, ip, #86016	; 0x15000
    1268:	ldr	pc, [ip, #3384]!	; 0xd38

0000126c <fopen64@plt>:
    126c:	add	ip, pc, #0, 12
    1270:	add	ip, ip, #86016	; 0x15000
    1274:	ldr	pc, [ip, #3376]!	; 0xd30

00001278 <bindtextdomain@plt>:
    1278:	add	ip, pc, #0, 12
    127c:	add	ip, ip, #86016	; 0x15000
    1280:	ldr	pc, [ip, #3368]!	; 0xd28

00001284 <isatty@plt>:
    1284:	add	ip, pc, #0, 12
    1288:	add	ip, ip, #86016	; 0x15000
    128c:	ldr	pc, [ip, #3360]!	; 0xd20

00001290 <fputs@plt>:
    1290:	add	ip, pc, #0, 12
    1294:	add	ip, ip, #86016	; 0x15000
    1298:	ldr	pc, [ip, #3352]!	; 0xd18

0000129c <strncmp@plt>:
    129c:	add	ip, pc, #0, 12
    12a0:	add	ip, ip, #86016	; 0x15000
    12a4:	ldr	pc, [ip, #3344]!	; 0xd10

000012a8 <abort@plt>:
    12a8:	add	ip, pc, #0, 12
    12ac:	add	ip, ip, #86016	; 0x15000
    12b0:	ldr	pc, [ip, #3336]!	; 0xd08

000012b4 <close@plt>:
    12b4:	add	ip, pc, #0, 12
    12b8:	add	ip, ip, #86016	; 0x15000
    12bc:	ldr	pc, [ip, #3328]!	; 0xd00

000012c0 <__snprintf_chk@plt>:
    12c0:	add	ip, pc, #0, 12
    12c4:	add	ip, ip, #86016	; 0x15000
    12c8:	ldr	pc, [ip, #3320]!	; 0xcf8

000012cc <strspn@plt>:
    12cc:	add	ip, pc, #0, 12
    12d0:	add	ip, ip, #86016	; 0x15000
    12d4:	ldr	pc, [ip, #3312]!	; 0xcf0

000012d8 <tcgetattr@plt>:
    12d8:	add	ip, pc, #0, 12
    12dc:	add	ip, ip, #86016	; 0x15000
    12e0:	ldr	pc, [ip, #3304]!	; 0xce8

Disassembly of section .text:

000012e8 <.text>:
    12e8:	svcmi	0x00f0e92d
    12ec:	eorvc	pc, lr, #1325400064	; 0x4f000000
    12f0:	blhi	bc7ac <tcgetattr@plt+0xbb4d4>
    12f4:			; <UNDEFINED> instruction: 0xf8df4680
    12f8:	strmi	r7, [lr], -r4, ror #26
    12fc:	stclcc	8, cr15, [r0, #-892]!	; 0xfffffc84
    1300:	ldrbtmi	r2, [pc], #-256	; 1308 <tcgetattr@plt+0x30>
    1304:	ldclls	8, cr15, [ip, #-892]	; 0xfffffc84
    1308:	cfldr64vc	mvdx15, [r3, #-692]!	; 0xfffffd4c
    130c:	ldclpl	8, cr15, [r8, #-892]	; 0xfffffc84
    1310:	ldmpl	fp!, {r1, r3, r4, r5, sl, fp, sp, pc}^
    1314:	ldrbtmi	r4, [sp], #-1273	; 0xfffffb07
    1318:	ldmdavs	fp, {r5, r9, sl, lr}
    131c:			; <UNDEFINED> instruction: 0xf04f93f1
    1320:			; <UNDEFINED> instruction: 0xf7ff0300
    1324:			; <UNDEFINED> instruction: 0x4649ef32
    1328:			; <UNDEFINED> instruction: 0xf7ff2006
    132c:			; <UNDEFINED> instruction: 0xf8dfef70
    1330:			; <UNDEFINED> instruction: 0x46281d3c
    1334:			; <UNDEFINED> instruction: 0xf7ff4479
    1338:	strtmi	lr, [r8], -r0, lsr #31
    133c:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
    1340:	stceq	8, cr15, [ip, #-892]!	; 0xfffffc84
    1344:	stcpl	8, cr15, [ip, #-892]!	; 0xfffffc84
    1348:			; <UNDEFINED> instruction: 0xf0044478
    134c:			; <UNDEFINED> instruction: 0xf1b8f8c7
    1350:	ldrbtmi	r0, [sp], #-3841	; 0xfffff0ff
    1354:	ldrhi	pc, [r9, #833]	; 0x341
    1358:	ldccs	8, cr15, [ip, #-892]	; 0xfffffc84
    135c:	movwcs	sl, #3866	; 0xf1a
    1360:	bls	43cb88 <tcgetattr@plt+0x43b8b0>
    1364:	stmib	r7, {r1, r3, r4, r5, r6, sl, lr}^
    1368:	stmib	r7, {r8, r9, ip, sp}^
    136c:			; <UNDEFINED> instruction: 0xf1023302
    1370:			; <UNDEFINED> instruction: 0xf8df0b28
    1374:	ldrbtmi	r3, [fp], #-3336	; 0xfffff2f8
    1378:	andcs	r9, r0, #134217728	; 0x8000000
    137c:	andls	r4, r0, #95420416	; 0x5b00000
    1380:	mrc	6, 0, r4, cr8, cr1, {1}
    1384:			; <UNDEFINED> instruction: 0x46402a10
    1388:	svc	0x0022f7ff
    138c:			; <UNDEFINED> instruction: 0xf0001c43
    1390:	stmcs	r7, {r0, r2, r4, r5, r7, sl, pc}
    1394:			; <UNDEFINED> instruction: 0xf8dfdd26
    1398:	ldrtmi	ip, [sl], -r8, ror #25
    139c:	ldrbtmi	r2, [ip], #904	; 0x388
    13a0:	svclt	0x00a84298
    13a4:	blle	452d30 <tcgetattr@plt+0x451a58>
    13a8:			; <UNDEFINED> instruction: 0xf0004298
    13ac:			; <UNDEFINED> instruction: 0xf8518441
    13b0:	addsmi	r3, r8, #4, 30
    13b4:			; <UNDEFINED> instruction: 0xf04fbfb4
    13b8:			; <UNDEFINED> instruction: 0xf04f0e00
    13bc:	blcs	4bc8 <tcgetattr@plt+0x38f0>
    13c0:			; <UNDEFINED> instruction: 0xf04fbf08
    13c4:			; <UNDEFINED> instruction: 0xf1be0e00
    13c8:	mvnle	r0, r0, lsl #30
    13cc:	svccc	0x0040f85c
    13d0:	addsmi	r3, r8, #4, 4	; 0x40000000
    13d4:			; <UNDEFINED> instruction: 0x2100bfb4
    13d8:	blcs	97e4 <tcgetattr@plt+0x850c>
    13dc:	tstcs	r0, r8, lsl #30
    13e0:	bicsle	r2, sp, r0, lsl #18
    13e4:	stmdacs	r3!, {r7, fp, ip, sp}
    13e8:	ldrbhi	pc, [r0, #513]	; 0x201	; <UNPREDICTABLE>
    13ec:			; <UNDEFINED> instruction: 0xf010e8df
    13f0:	streq	r0, [r5], #-1040	; 0xfffffbf0
    13f4:	mvneq	r0, #-402653181	; 0xe8000003
    13f8:	orrseq	r0, r8, #201326595	; 0xc000003
    13fc:	movteq	r0, #13166	; 0x336e
    1400:			; <UNDEFINED> instruction: 0x03230339
    1404:	rscseq	r0, sl, #872415232	; 0x34000000
    1408:	adcseq	r0, sp, #1879048206	; 0x7000000e
    140c:	rsbeq	r0, r7, #536870921	; 0x20000009
    1410:	andseq	r0, r3, #-805306365	; 0xd0000003
    1414:	bicseq	r0, lr, r8, ror #3
    1418:			; <UNDEFINED> instruction: 0x01a901b3
    141c:			; <UNDEFINED> instruction: 0x01730197
    1420:	cmpeq	r7, r1, ror #2
    1424:	teqeq	r6, r5, asr #2
    1428:	sbcseq	r0, r8, fp, lsl #2
    142c:	rsbseq	r0, sl, ip, lsl #1
    1430:	eorseq	r0, r9, r6, asr r0
    1434:	beq	fe4c14cc <tcgetattr@plt+0xfe4c01f4>
    1438:	mcrrne	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    143c:	andcs	r2, r0, r5, lsl #4
    1440:			; <UNDEFINED> instruction: 0xf7ff4479
    1444:			; <UNDEFINED> instruction: 0xf8dfee06
    1448:			; <UNDEFINED> instruction: 0xf8df2c40
    144c:	stmiapl	sl!, {r6, sl, fp, ip, sp}
    1450:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    1454:	andcs	r4, r1, r1, lsl #12
    1458:	mcr	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    145c:			; <UNDEFINED> instruction: 0xf7ff2000
    1460:			; <UNDEFINED> instruction: 0xf894ee56
    1464:			; <UNDEFINED> instruction: 0x065a32b7
    1468:	strbthi	pc, [lr], #257	; 0x101	; <UNPREDICTABLE>
    146c:	stccs	8, cr15, [r0], #-892	; 0xfffffc84
    1470:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    1474:	adcscc	pc, r7, #132, 16	; 0x840000
    1478:			; <UNDEFINED> instruction: 0xf8d358ab
    147c:			; <UNDEFINED> instruction: 0xf1b99000
    1480:			; <UNDEFINED> instruction: 0xf0000f00
    1484:	stmdbls	r2, {r2, r3, r4, sl, pc}
    1488:	andcs	r2, r0, r5, lsl #4
    148c:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
    1490:	strbmi	r4, [r8], -r1, lsl #12
    1494:	ldc2l	0, cr15, [r8, #8]!
    1498:	strb	r6, [lr, -r0, ror #1]!
    149c:	adcscc	pc, r7, #148, 16	; 0x940000
    14a0:			; <UNDEFINED> instruction: 0xf1010699
    14a4:			; <UNDEFINED> instruction: 0xf8df84d1
    14a8:			; <UNDEFINED> instruction: 0xf0432be8
    14ac:			; <UNDEFINED> instruction: 0xf8840320
    14b0:	stmiapl	fp!, {r0, r1, r2, r4, r5, r7, r9, ip, sp}
    14b4:	ldrdls	pc, [r0], -r3
    14b8:	svceq	0x0000f1b9
    14bc:	ldrhi	pc, [r1], #-0
    14c0:	blge	ff43f844 <tcgetattr@plt+0xff43e56c>
    14c4:	andcs	r2, r0, r5, lsl #4
    14c8:			; <UNDEFINED> instruction: 0x465144fa
    14cc:	stcl	7, cr15, [r0, #1020]	; 0x3fc
    14d0:	strbmi	r4, [r8], -r1, lsl #12
    14d4:	ldc2l	0, cr15, [r8, #8]
    14d8:	svcvs	0x00faf5b0
    14dc:	strhi	pc, [r2, #-513]!	; 0xfffffdff
    14e0:	strb	r6, [sl, -r0, lsr #1]
    14e4:	adcscc	pc, r7, #148, 16	; 0x940000
    14e8:			; <UNDEFINED> instruction: 0xf10106d8
    14ec:			; <UNDEFINED> instruction: 0xf8df84ad
    14f0:			; <UNDEFINED> instruction: 0xf0432ba0
    14f4:			; <UNDEFINED> instruction: 0xf8840310
    14f8:			; <UNDEFINED> instruction: 0x463032b7
    14fc:	ldmdavs	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
    1500:			; <UNDEFINED> instruction: 0xf81ef002
    1504:	ldr	r6, [r8, -r0, ror #4]!
    1508:	adcscc	pc, r7, #148, 16	; 0x940000
    150c:	vorr.i32	d16, #-1174405120	; 0xba000000
    1510:			; <UNDEFINED> instruction: 0xf10109c0
    1514:			; <UNDEFINED> instruction: 0xf8df8499
    1518:			; <UNDEFINED> instruction: 0xf0432b78
    151c:			; <UNDEFINED> instruction: 0xf8840308
    1520:			; <UNDEFINED> instruction: 0xf8df32b7
    1524:	stmiapl	fp!, {r2, r4, r5, r6, r8, r9, fp, ip}
    1528:			; <UNDEFINED> instruction: 0xf8d34479
    152c:	ldrbmi	sl, [r0], -r0
    1530:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1534:			; <UNDEFINED> instruction: 0xf0002800
    1538:			; <UNDEFINED> instruction: 0xf8df83dd
    153c:	ldrbmi	r1, [r0], -r0, ror #22
    1540:			; <UNDEFINED> instruction: 0xf7ff4479
    1544:	stmdacs	r0, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}
    1548:	bicshi	pc, r4, #0
    154c:	blne	143f8d0 <tcgetattr@plt+0x143e5f8>
    1550:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    1554:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1558:			; <UNDEFINED> instruction: 0xf0012800
    155c:			; <UNDEFINED> instruction: 0xf8df83a7
    1560:	ldrbmi	r1, [r0], -r4, asr #22
    1564:			; <UNDEFINED> instruction: 0xf7ff4479
    1568:	stmdacs	r0, {r2, r5, r8, sl, fp, sp, lr, pc}
    156c:	bichi	pc, r7, #1
    1570:	blne	d3f8f4 <tcgetattr@plt+0xd3e61c>
    1574:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    1578:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
    157c:			; <UNDEFINED> instruction: 0xf0002800
    1580:			; <UNDEFINED> instruction: 0xf8df83ba
    1584:	andcs	r1, r5, #40, 22	; 0xa000
    1588:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    158c:	stcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1590:	blne	73f914 <tcgetattr@plt+0x73e63c>
    1594:	ldrbtmi	r4, [r9], #-1619	; 0xfffff9ad
    1598:	andcs	r4, r1, r2, lsl #12
    159c:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
    15a0:	adcscc	pc, r7, #148, 16	; 0x940000
    15a4:	vorr.i32	q8, #-1207959552	; 0xb8000000
    15a8:			; <UNDEFINED> instruction: 0xf1010a80
    15ac:			; <UNDEFINED> instruction: 0xf8df844d
    15b0:			; <UNDEFINED> instruction: 0xf0431ae0
    15b4:			; <UNDEFINED> instruction: 0xf8840304
    15b8:	andcs	r3, r5, #1879048203	; 0x7000000b
    15bc:	bls	ffd3f940 <tcgetattr@plt+0xffd3e668>
    15c0:	stmdapl	fp!, {r4, r6, r9, sl, lr}^
    15c4:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
    15c8:	movwls	r4, #13897	; 0x3649
    15cc:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    15d0:	stmdals	r3, {r0, r9, sl, lr}
    15d4:	ldc2l	0, cr15, [r8, #-8]
    15d8:	vadd.i8	d2, d1, d8
    15dc:	mvnvs	r8, r2, ror r4
    15e0:			; <UNDEFINED> instruction: 0xf47f2800
    15e4:			; <UNDEFINED> instruction: 0xf894aeca
    15e8:			; <UNDEFINED> instruction: 0x079932b7
    15ec:	strthi	pc, [ip], #-257	; 0xfffffeff
    15f0:	adcscs	pc, r3, #148, 16	; 0x940000
    15f4:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    15f8:	adcscc	pc, r7, #132, 16	; 0x840000
    15fc:	movweq	pc, #16450	; 0x4042	; <UNPREDICTABLE>
    1600:	adcscc	pc, r3, #132, 16	; 0x840000
    1604:			; <UNDEFINED> instruction: 0xf894e6b9
    1608:			; <UNDEFINED> instruction: 0x079a32b7
    160c:	stmdbeq	r0, {r0, r1, r6, r7, r8, r9, ip, sp, lr, pc}^
    1610:	ldrhi	pc, [sl], #-257	; 0xfffffeff
    1614:	bgt	1e3f998 <tcgetattr@plt+0x1e3e6c0>
    1618:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    161c:	bne	fe63f9a0 <tcgetattr@plt+0xfe63e6c8>
    1620:			; <UNDEFINED> instruction: 0xf8842205
    1624:			; <UNDEFINED> instruction: 0x464832b7
    1628:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    162c:			; <UNDEFINED> instruction: 0xf8d34479
    1630:			; <UNDEFINED> instruction: 0xf7ffa000
    1634:			; <UNDEFINED> instruction: 0xf8dfed0e
    1638:			; <UNDEFINED> instruction: 0xf8df3a84
    163c:	ldrbtmi	r2, [fp], #-2692	; 0xfffff57c
    1640:	andls	pc, r0, sp, asr #17
    1644:			; <UNDEFINED> instruction: 0x4601447a
    1648:			; <UNDEFINED> instruction: 0xf0024650
    164c:			; <UNDEFINED> instruction: 0xf894fc47
    1650:	vqsub.u32	d19, d16, d19
    1654:			; <UNDEFINED> instruction: 0xf8840382
    1658:			; <UNDEFINED> instruction: 0xe68e32b3
    165c:	adcscc	pc, r5, #148, 16	; 0x940000
    1660:			; <UNDEFINED> instruction: 0xf1010659
    1664:			; <UNDEFINED> instruction: 0xf8df83f1
    1668:			; <UNDEFINED> instruction: 0xf0432a28
    166c:			; <UNDEFINED> instruction: 0xf8840340
    1670:	stmiapl	fp!, {r0, r2, r4, r5, r7, r9, ip, sp}
    1674:	cmnvs	r3, fp, lsl r8
    1678:			; <UNDEFINED> instruction: 0xf894e67f
    167c:	ldmibeq	sl, {r0, r2, r4, r5, r7, r9, ip, sp}^
    1680:	mvnhi	pc, #65	; 0x41
    1684:	bcs	23fa08 <tcgetattr@plt+0x23e730>
    1688:	orreq	pc, r0, #67	; 0x43
    168c:	adcscc	pc, r5, #132, 16	; 0x840000
    1690:	stmiapl	fp!, {r4, r5, r9, sl, lr}
    1694:			; <UNDEFINED> instruction: 0xf0016819
    1698:	msrvs	LR_irq, r3
    169c:			; <UNDEFINED> instruction: 0xf894e66d
    16a0:			; <UNDEFINED> instruction: 0x069832b5
    16a4:	bicshi	pc, r0, #1073741824	; 0x40000000
    16a8:	stmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    16ac:	nopeq	{67}	; 0x43
    16b0:			; <UNDEFINED> instruction: 0xf894e7ec
    16b4:			; <UNDEFINED> instruction: 0x06da32b5
    16b8:	bichi	pc, r6, #1073741824	; 0x40000000
    16bc:	ldmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    16c0:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    16c4:	adcscc	pc, r5, #132, 16	; 0x840000
    16c8:	stmiapl	fp!, {r4, r5, r9, sl, lr}
    16cc:			; <UNDEFINED> instruction: 0xf0016819
    16d0:	rsbvs	pc, r0, r7, lsr pc	; <UNPREDICTABLE>
    16d4:			; <UNDEFINED> instruction: 0xf894e651
    16d8:			; <UNDEFINED> instruction: 0x065932b6
    16dc:			; <UNDEFINED> instruction: 0x83b4f101
    16e0:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    16e4:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    16e8:	adcscc	pc, r6, #132, 16	; 0x840000
    16ec:			; <UNDEFINED> instruction: 0xf8d358ab
    16f0:			; <UNDEFINED> instruction: 0xf1b99000
    16f4:			; <UNDEFINED> instruction: 0xf0000f00
    16f8:			; <UNDEFINED> instruction: 0xf8df82eb
    16fc:	andcs	sl, r5, #200, 18	; 0x320000
    1700:	ldrbtmi	r2, [sl], #0
    1704:			; <UNDEFINED> instruction: 0xf7ff4651
    1708:	strmi	lr, [r1], -r4, lsr #25
    170c:			; <UNDEFINED> instruction: 0xf0024648
    1710:	mcrne	12, 2, pc, cr3, cr11, {5}	; <UNPREDICTABLE>
    1714:	vpadd.i8	d2, d17, d15
    1718:	adcvs	r8, r0, #228, 6	; 0x90000003
    171c:			; <UNDEFINED> instruction: 0xf894e62d
    1720:			; <UNDEFINED> instruction: 0x069832b6
    1724:	orrshi	pc, r0, #1073741824	; 0x40000000
    1728:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    172c:	nopeq	{67}	; 0x43
    1730:	adcscc	pc, r6, #132, 16	; 0x840000
    1734:	stmdapl	fp!, {r0, r2, r6, r9, fp, sp, pc}^
    1738:	ldmdavs	r9, {r4, r5, r9, sl, lr}
    173c:	cdp2	0, 7, cr15, cr10, cr1, {0}
    1740:			; <UNDEFINED> instruction: 0xf894e61b
    1744:			; <UNDEFINED> instruction: 0x06da32b6
    1748:	cmnhi	lr, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    174c:	stmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1750:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    1754:			; <UNDEFINED> instruction: 0xf894e7ec
    1758:			; <UNDEFINED> instruction: 0x071932b5
    175c:	stmibeq	r0, {r0, r1, r6, r7, r8, r9, ip, sp, lr, pc}^
    1760:	cmnhi	r2, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    1764:	stmdbgt	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1768:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    176c:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1770:			; <UNDEFINED> instruction: 0xf8842205
    1774:			; <UNDEFINED> instruction: 0x464832b5
    1778:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    177c:			; <UNDEFINED> instruction: 0xf8d34479
    1780:			; <UNDEFINED> instruction: 0xf7ffa000
    1784:			; <UNDEFINED> instruction: 0xf8dfec66
    1788:			; <UNDEFINED> instruction: 0xf8df3944
    178c:	ldrbtmi	r2, [fp], #-2372	; 0xfffff6bc
    1790:	andls	pc, r0, sp, asr #17
    1794:			; <UNDEFINED> instruction: 0x4601447a
    1798:			; <UNDEFINED> instruction: 0xf0024650
    179c:			; <UNDEFINED> instruction: 0xf894fb9f
    17a0:	vqsub.u32	d19, d16, d19
    17a4:			; <UNDEFINED> instruction: 0xf88403c3
    17a8:	strb	r3, [r6, #691]!	; 0x2b3
    17ac:	adcscc	pc, r5, #148, 16	; 0x940000
    17b0:			; <UNDEFINED> instruction: 0xf1010758
    17b4:			; <UNDEFINED> instruction: 0xf0438349
    17b8:			; <UNDEFINED> instruction: 0xf8840304
    17bc:	ldrb	r3, [ip, #693]	; 0x2b5
    17c0:	adcscc	pc, r5, #148, 16	; 0x940000
    17c4:	vqshl.u64	d16, d10, #3
    17c8:			; <UNDEFINED> instruction: 0xf1010940
    17cc:			; <UNDEFINED> instruction: 0xf8df833d
    17d0:			; <UNDEFINED> instruction: 0xf043c8c0
    17d4:			; <UNDEFINED> instruction: 0xf8df0302
    17d8:	andcs	r1, r5, #252, 16	; 0xfc0000
    17dc:	adcscc	pc, r5, #132, 16	; 0x840000
    17e0:			; <UNDEFINED> instruction: 0xf8554648
    17e4:	ldrbtmi	r3, [r9], #-12
    17e8:	ldrdge	pc, [r0], -r3
    17ec:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    17f0:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    17f4:	stmiacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    17f8:			; <UNDEFINED> instruction: 0xf8cd447b
    17fc:	ldrbtmi	r9, [sl], #-0
    1800:	ldrbmi	r4, [r0], -r1, lsl #12
    1804:	blx	1abd816 <tcgetattr@plt+0x1abc53e>
    1808:	adcscc	pc, r2, #148, 16	; 0x940000
    180c:	orrne	pc, r6, #96, 6	; 0x80000001
    1810:	adcscc	pc, r2, #132, 16	; 0x840000
    1814:			; <UNDEFINED> instruction: 0xf894e5b1
    1818:			; <UNDEFINED> instruction: 0xf01332b5
    181c:			; <UNDEFINED> instruction: 0xf0410901
    1820:			; <UNDEFINED> instruction: 0xf8df8313
    1824:			; <UNDEFINED> instruction: 0xf043c86c
    1828:			; <UNDEFINED> instruction: 0xf8df0301
    182c:	andcs	r1, r5, #180, 16	; 0xb40000
    1830:	adcscc	pc, r5, #132, 16	; 0x840000
    1834:			; <UNDEFINED> instruction: 0xf8554648
    1838:	ldrbtmi	r3, [r9], #-12
    183c:	ldrdge	pc, [r0], -r3
    1840:	stc	7, cr15, [r6], {255}	; 0xff
    1844:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1848:	ldmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    184c:			; <UNDEFINED> instruction: 0xf8cd447b
    1850:	ldrbtmi	r9, [sl], #-0
    1854:	ldrbmi	r4, [r0], -r1, lsl #12
    1858:	blx	103d86a <tcgetattr@plt+0x103c592>
    185c:	adcscc	pc, r2, #148, 16	; 0x940000
    1860:	movtne	pc, #21344	; 0x5360	; <UNPREDICTABLE>
    1864:	adcscc	pc, r2, #132, 16	; 0x840000
    1868:			; <UNDEFINED> instruction: 0xf894e587
    186c:	b	17ce344 <tcgetattr@plt+0x17cd06c>
    1870:			; <UNDEFINED> instruction: 0xf04119d3
    1874:			; <UNDEFINED> instruction: 0xf8df82e9
    1878:			; <UNDEFINED> instruction: 0xf043c818
    187c:			; <UNDEFINED> instruction: 0xf8df0380
    1880:	andcs	r1, r5, #108, 16	; 0x6c0000
    1884:	adcscc	pc, r4, #132, 16	; 0x840000
    1888:			; <UNDEFINED> instruction: 0xf8554648
    188c:	ldrbtmi	r3, [r9], #-12
    1890:	ldrdge	pc, [r0], -r3
    1894:	bl	ff73f898 <tcgetattr@plt+0xff73e5c0>
    1898:	ldmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    189c:	ldmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    18a0:			; <UNDEFINED> instruction: 0xf8cd447b
    18a4:	ldrbtmi	r9, [sl], #-0
    18a8:	ldrbmi	r4, [r0], -r1, lsl #12
    18ac:	blx	5bd8be <tcgetattr@plt+0x5bc5e6>
    18b0:	adcscc	pc, r2, #148, 16	; 0x940000
    18b4:	movwne	pc, #17248	; 0x4360	; <UNPREDICTABLE>
    18b8:	adcscc	pc, r2, #132, 16	; 0x840000
    18bc:			; <UNDEFINED> instruction: 0xf894e55d
    18c0:			; <UNDEFINED> instruction: 0x075932b6
    18c4:	stmibeq	r0, {r0, r1, r6, r7, r8, r9, ip, sp, lr, pc}
    18c8:	adcshi	pc, lr, #1073741824	; 0x40000000
    18cc:			; <UNDEFINED> instruction: 0xc7c0f8df
    18d0:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    18d4:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    18d8:			; <UNDEFINED> instruction: 0xf8842205
    18dc:			; <UNDEFINED> instruction: 0x464832b6
    18e0:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    18e4:			; <UNDEFINED> instruction: 0xf8d34479
    18e8:			; <UNDEFINED> instruction: 0xf7ffa000
    18ec:			; <UNDEFINED> instruction: 0xf8dfebb2
    18f0:			; <UNDEFINED> instruction: 0xf8df380c
    18f4:	ldrbtmi	r2, [fp], #-2060	; 0xfffff7f4
    18f8:	andls	pc, r0, sp, asr #17
    18fc:			; <UNDEFINED> instruction: 0x4601447a
    1900:			; <UNDEFINED> instruction: 0xf0024650
    1904:			; <UNDEFINED> instruction: 0xf894faeb
    1908:	vqsub.u32	d19, d16, d18
    190c:			; <UNDEFINED> instruction: 0xf88403c3
    1910:	ldr	r3, [r2, #-690]!	; 0xfffffd4e
    1914:	adcscc	pc, r4, #148, 16	; 0x940000
    1918:	vmov.i32	q8, #-1207959552	; 0xb8000000
    191c:			; <UNDEFINED> instruction: 0xf1011980
    1920:			; <UNDEFINED> instruction: 0xf8df8293
    1924:			; <UNDEFINED> instruction: 0xf043c76c
    1928:			; <UNDEFINED> instruction: 0xf8df0340
    192c:	andcs	r1, r5, #216, 14	; 0x3600000
    1930:	adcscc	pc, r4, #132, 16	; 0x840000
    1934:			; <UNDEFINED> instruction: 0xf8554648
    1938:	ldrbtmi	r3, [r9], #-12
    193c:	ldrdge	pc, [r0], -r3
    1940:	bl	fe1bf944 <tcgetattr@plt+0xfe1be66c>
    1944:			; <UNDEFINED> instruction: 0x37c0f8df
    1948:			; <UNDEFINED> instruction: 0x27c0f8df
    194c:			; <UNDEFINED> instruction: 0xf8cd447b
    1950:	ldrbtmi	r9, [sl], #-0
    1954:	ldrbmi	r4, [r0], -r1, lsl #12
    1958:	blx	ff03d968 <tcgetattr@plt+0xff03c690>
    195c:	adcscc	pc, r2, #148, 16	; 0x940000
    1960:	orreq	pc, r2, #96, 6	; 0x80000001
    1964:	adcscc	pc, r2, #132, 16	; 0x840000
    1968:			; <UNDEFINED> instruction: 0xf894e507
    196c:			; <UNDEFINED> instruction: 0xf01332b7
    1970:			; <UNDEFINED> instruction: 0xf0410901
    1974:			; <UNDEFINED> instruction: 0xf8df8269
    1978:			; <UNDEFINED> instruction: 0xf043c718
    197c:			; <UNDEFINED> instruction: 0xf8df0301
    1980:	andcs	r1, r5, #144, 14	; 0x2400000
    1984:	adcscc	pc, r7, #132, 16	; 0x840000
    1988:			; <UNDEFINED> instruction: 0xf8554648
    198c:	ldrbtmi	r3, [r9], #-12
    1990:	ldrdge	pc, [r0], -r3
    1994:	bl	173f998 <tcgetattr@plt+0x173e6c0>
    1998:			; <UNDEFINED> instruction: 0x3778f8df
    199c:			; <UNDEFINED> instruction: 0x2778f8df
    19a0:			; <UNDEFINED> instruction: 0xf8cd447b
    19a4:	ldrbtmi	r9, [sl], #-0
    19a8:	ldrbmi	r4, [r0], -r1, lsl #12
    19ac:	blx	fe5bd9bc <tcgetattr@plt+0xfe5bc6e4>
    19b0:	adcscc	pc, r3, #148, 16	; 0x940000
    19b4:	movteq	pc, #4960	; 0x1360	; <UNPREDICTABLE>
    19b8:	adcscc	pc, r3, #132, 16	; 0x840000
    19bc:			; <UNDEFINED> instruction: 0xf894e4dd
    19c0:			; <UNDEFINED> instruction: 0x079a32b6
    19c4:	subhi	pc, r0, #1073741824	; 0x40000000
    19c8:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    19cc:			; <UNDEFINED> instruction: 0xf8844630
    19d0:			; <UNDEFINED> instruction: 0xf00132b6
    19d4:			; <UNDEFINED> instruction: 0xf894fe1d
    19d8:	vqsub.u32	d19, d16, d17
    19dc:			; <UNDEFINED> instruction: 0xf8841307
    19e0:	strb	r3, [sl], #689	; 0x2b1
    19e4:	adcscc	pc, r6, #148, 16	; 0x940000
    19e8:			; <UNDEFINED> instruction: 0xf10107d9
    19ec:			; <UNDEFINED> instruction: 0xf043822d
    19f0:	ldrtmi	r0, [r0], -r1, lsl #6
    19f4:	adcscc	pc, r6, #132, 16	; 0x840000
    19f8:	cdp2	0, 0, cr15, cr10, cr1, {0}
    19fc:	adcscc	pc, r1, #148, 16	; 0x940000
    1a00:	movweq	pc, #13152	; 0x3360	; <UNPREDICTABLE>
    1a04:	adcscc	pc, r1, #132, 16	; 0x840000
    1a08:			; <UNDEFINED> instruction: 0xf894e4b7
    1a0c:			; <UNDEFINED> instruction: 0x069832b4
    1a10:	andshi	pc, sl, #1073741824	; 0x40000000
    1a14:			; <UNDEFINED> instruction: 0x2678f8df
    1a18:	nopeq	{67}	; 0x43
    1a1c:	adcscc	pc, r4, #132, 16	; 0x840000
    1a20:	ldmdavs	r8, {r0, r1, r3, r5, r7, fp, ip, lr}
    1a24:	ldc2	0, cr15, [r8], #4
    1a28:	adcscc	pc, r0, #148, 16	; 0x940000
    1a2c:	movwne	pc, #29536	; 0x7360	; <UNPREDICTABLE>
    1a30:	adcscc	pc, r0, #132, 16	; 0x840000
    1a34:			; <UNDEFINED> instruction: 0xf894e4a1
    1a38:			; <UNDEFINED> instruction: 0x06da32b4
    1a3c:	andhi	pc, r4, #1073741824	; 0x40000000
    1a40:			; <UNDEFINED> instruction: 0x264cf8df
    1a44:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    1a48:	adcscc	pc, r4, #132, 16	; 0x840000
    1a4c:	ldmdavs	r8, {r0, r1, r3, r5, r7, fp, ip, lr}
    1a50:	stc2	0, cr15, [r2], #4
    1a54:	adcscc	pc, r0, #148, 16	; 0x940000
    1a58:	movweq	pc, #13152	; 0x3360	; <UNPREDICTABLE>
    1a5c:	adcscc	pc, r0, #132, 16	; 0x840000
    1a60:			; <UNDEFINED> instruction: 0xf894e48b
    1a64:			; <UNDEFINED> instruction: 0x071932b4
    1a68:	mvnhi	pc, r1, lsl #2
    1a6c:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    1a70:	adcscc	pc, r4, #132, 16	; 0x840000
    1a74:			; <UNDEFINED> instruction: 0xf894e481
    1a78:			; <UNDEFINED> instruction: 0x075832b4
    1a7c:	stmibeq	r0, {r0, r1, r6, r7, r8, r9, ip, sp, lr, pc}
    1a80:	mvnhi	pc, r1, lsl #2
    1a84:			; <UNDEFINED> instruction: 0xc608f8df
    1a88:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    1a8c:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    1a90:			; <UNDEFINED> instruction: 0xf8842205
    1a94:			; <UNDEFINED> instruction: 0x464832b4
    1a98:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    1a9c:			; <UNDEFINED> instruction: 0xf8d34479
    1aa0:			; <UNDEFINED> instruction: 0xf7ffa000
    1aa4:			; <UNDEFINED> instruction: 0xf8dfead6
    1aa8:			; <UNDEFINED> instruction: 0xf8df3678
    1aac:	ldrbtmi	r2, [fp], #-1656	; 0xfffff988
    1ab0:	andls	pc, r0, sp, asr #17
    1ab4:			; <UNDEFINED> instruction: 0x4601447a
    1ab8:			; <UNDEFINED> instruction: 0xf0024650
    1abc:			; <UNDEFINED> instruction: 0xf894fa0f
    1ac0:	vqsub.u32	d19, d16, d18
    1ac4:			; <UNDEFINED> instruction: 0xf8840341
    1ac8:	ldrb	r3, [r6], #-690	; 0xfffffd4e
    1acc:	adcscc	pc, r6, #148, 16	; 0x940000
    1ad0:	ldmibne	r3, {r0, r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    1ad4:			; <UNDEFINED> instruction: 0x81b8f041
    1ad8:	ldrgt	pc, [r4, #2271]!	; 0x8df
    1adc:	orreq	pc, r0, #67	; 0x43
    1ae0:			; <UNDEFINED> instruction: 0x1644f8df
    1ae4:			; <UNDEFINED> instruction: 0xf8842205
    1ae8:			; <UNDEFINED> instruction: 0x464832b6
    1aec:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    1af0:			; <UNDEFINED> instruction: 0xf8d34479
    1af4:			; <UNDEFINED> instruction: 0xf7ffa000
    1af8:			; <UNDEFINED> instruction: 0xf8dfeaac
    1afc:			; <UNDEFINED> instruction: 0xf8df3630
    1b00:	ldrbtmi	r2, [fp], #-1584	; 0xfffff9d0
    1b04:	andls	pc, r0, sp, asr #17
    1b08:			; <UNDEFINED> instruction: 0x4601447a
    1b0c:			; <UNDEFINED> instruction: 0xf0024650
    1b10:			; <UNDEFINED> instruction: 0xf894f9e5
    1b14:	vqsub.u32	d19, d16, d19
    1b18:			; <UNDEFINED> instruction: 0xf8840300
    1b1c:	strt	r3, [ip], #-691	; 0xfffffd4d
    1b20:	adcscc	pc, r6, #148, 16	; 0x940000
    1b24:	vorr.i32	d16, #-1174405120	; 0xba000000
    1b28:			; <UNDEFINED> instruction: 0xf10109c0
    1b2c:			; <UNDEFINED> instruction: 0xf8df818d
    1b30:			; <UNDEFINED> instruction: 0xf043c560
    1b34:			; <UNDEFINED> instruction: 0xf8df0308
    1b38:	andcs	r1, r5, #252, 10	; 0x3f000000
    1b3c:	adcscc	pc, r6, #132, 16	; 0x840000
    1b40:			; <UNDEFINED> instruction: 0xf8554648
    1b44:	ldrbtmi	r3, [r9], #-12
    1b48:	ldrdge	pc, [r0], -r3
    1b4c:	b	fe03fb50 <tcgetattr@plt+0xfe03e878>
    1b50:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1b54:	strbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1b58:			; <UNDEFINED> instruction: 0xf8cd447b
    1b5c:	ldrbtmi	r9, [sl], #-0
    1b60:	ldrbmi	r4, [r0], -r1, lsl #12
    1b64:			; <UNDEFINED> instruction: 0xf9baf002
    1b68:	adcscc	pc, r2, #148, 16	; 0x940000
    1b6c:	bicne	pc, r7, #96, 6	; 0x80000001
    1b70:	adcscc	pc, r2, #132, 16	; 0x840000
    1b74:			; <UNDEFINED> instruction: 0xf894e401
    1b78:			; <UNDEFINED> instruction: 0x079932b4
    1b7c:	stmdbeq	r0, {r0, r1, r6, r7, r8, r9, ip, sp, lr, pc}^
    1b80:	msrhi	SPSR_x, r1, lsl #2
    1b84:	strgt	pc, [r8, #-2271]	; 0xfffff721
    1b88:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    1b8c:	ldrne	pc, [r0, #2271]!	; 0x8df
    1b90:			; <UNDEFINED> instruction: 0xf8842205
    1b94:			; <UNDEFINED> instruction: 0x464832b4
    1b98:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    1b9c:			; <UNDEFINED> instruction: 0xf8d34479
    1ba0:			; <UNDEFINED> instruction: 0xf7ffa000
    1ba4:			; <UNDEFINED> instruction: 0xf8dfea56
    1ba8:			; <UNDEFINED> instruction: 0xf8df359c
    1bac:	ldrbtmi	r2, [fp], #-1436	; 0xfffffa64
    1bb0:	andls	pc, r0, sp, asr #17
    1bb4:			; <UNDEFINED> instruction: 0x4601447a
    1bb8:			; <UNDEFINED> instruction: 0xf0024650
    1bbc:			; <UNDEFINED> instruction: 0xf894f98f
    1bc0:	vqsub.u32	d19, d16, d18
    1bc4:			; <UNDEFINED> instruction: 0xf8840300
    1bc8:			; <UNDEFINED> instruction: 0xf7ff32b2
    1bcc:			; <UNDEFINED> instruction: 0xf894bbd6
    1bd0:			; <UNDEFINED> instruction: 0x07d832b4
    1bd4:	teqhi	r8, r1, lsl #2	; <UNPREDICTABLE>
    1bd8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    1bdc:	adcscc	pc, r4, #132, 16	; 0x840000
    1be0:	bllt	ff2ffbe4 <tcgetattr@plt+0xff2fe90c>
    1be4:	adcscc	pc, r3, #148, 16	; 0x940000
    1be8:			; <UNDEFINED> instruction: 0xf04109da
    1bec:			; <UNDEFINED> instruction: 0xf043812d
    1bf0:			; <UNDEFINED> instruction: 0xf8840380
    1bf4:			; <UNDEFINED> instruction: 0xf7ff32b3
    1bf8:			; <UNDEFINED> instruction: 0xf894bbc0
    1bfc:			; <UNDEFINED> instruction: 0x065a32b3
    1c00:	msrhi	CPSR_x, r1, lsl #2
    1c04:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    1c08:	adcscc	pc, r3, #132, 16	; 0x840000
    1c0c:	bllt	fed7fc10 <tcgetattr@plt+0xfed7e938>
    1c10:	adcscc	pc, r3, #148, 16	; 0x940000
    1c14:			; <UNDEFINED> instruction: 0xf1010699
    1c18:			; <UNDEFINED> instruction: 0xf8df8117
    1c1c:			; <UNDEFINED> instruction: 0xf0432474
    1c20:			; <UNDEFINED> instruction: 0xf8840320
    1c24:	stmiapl	fp!, {r0, r1, r4, r5, r7, r9, ip, sp}
    1c28:	eorvs	r6, r3, fp, lsl r8
    1c2c:	bllt	fe97fc30 <tcgetattr@plt+0xfe97e958>
    1c30:	ldmdblt	r3, {r0, r1, r4, fp, sp, lr}
    1c34:			; <UNDEFINED> instruction: 0xf7ff6010
    1c38:	addsmi	fp, r8, #205824	; 0x32400
    1c3c:	blge	ff1bed40 <tcgetattr@plt+0xff1bda68>
    1c40:	strcc	pc, [r8, #-2271]	; 0xfffff721
    1c44:			; <UNDEFINED> instruction: 0xf8df2205
    1c48:	andcs	r1, r0, r8, lsl #10
    1c4c:	streq	pc, [r4], #-428	; 0xfffffe54
    1c50:	ldmdaeq	r8!, {r2, r3, r8, ip, sp, lr, pc}
    1c54:	ldrbtmi	r5, [r9], #-2286	; 0xfffff712
    1c58:	ldrbtvc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1c5c:	ldrdls	pc, [r0], -r6
    1c60:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c64:	strtcc	pc, [r0], #-2271	; 0xfffff721
    1c68:	ldrbtmi	r2, [pc], #-257	; 1c70 <tcgetattr@plt+0x998>
    1c6c:			; <UNDEFINED> instruction: 0xf8df58eb
    1c70:	ldmdavs	fp, {r3, r5, r6, r7, sl, ip, lr}
    1c74:			; <UNDEFINED> instruction: 0x4602447d
    1c78:			; <UNDEFINED> instruction: 0xf7ff4648
    1c7c:			; <UNDEFINED> instruction: 0xf8dfeab0
    1c80:	ldrbtmi	r9, [r9], #1244	; 0x4dc
    1c84:	svceq	0x0004f854
    1c88:			; <UNDEFINED> instruction: 0xf107b190
    1c8c:	strtmi	r0, [fp], -r8, lsr #4
    1c90:			; <UNDEFINED> instruction: 0xf852e004
    1c94:	blcs	118dc <tcgetattr@plt+0x10604>
    1c98:	eorhi	pc, r2, r1
    1c9c:	addmi	r6, r8, #13697024	; 0xd10000
    1ca0:	ldmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1ca4:	tstcs	r1, sl, asr #12
    1ca8:	b	fe63fcac <tcgetattr@plt+0xfe63e9d4>
    1cac:	mvnle	r4, r0, lsr #11
    1cb0:	andcs	r6, sl, r1, lsr r8
    1cb4:	b	ff0bfcb8 <tcgetattr@plt+0xff0be9e0>
    1cb8:			; <UNDEFINED> instruction: 0xf7ff2001
    1cbc:	ldrtmi	lr, [r0], -r8, lsr #20
    1cc0:	stc2	0, cr15, [r8], #-4
    1cc4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    1cc8:	blge	ff9bedcc <tcgetattr@plt+0xff9bdaf4>
    1ccc:	bllt	ff6ffcd0 <tcgetattr@plt+0xff6fe9f8>
    1cd0:			; <UNDEFINED> instruction: 0xf0014630
    1cd4:	pkhbtmi	pc, r1, pc, lsl #24	; <UNPREDICTABLE>
    1cd8:			; <UNDEFINED> instruction: 0xf47f2800
    1cdc:	andcs	sl, r8, lr, lsl #26
    1ce0:			; <UNDEFINED> instruction: 0x4630e51b
    1ce4:	ldc2	0, cr15, [r6], {1}
    1ce8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    1cec:	blge	ffe3edf0 <tcgetattr@plt+0xffe3db18>
    1cf0:	bllt	ff9bfcf4 <tcgetattr@plt+0xff9bea1c>
    1cf4:	eorvs	r2, r0, #1
    1cf8:	bllt	fffcfc <tcgetattr@plt+0xffea24>
    1cfc:	blcs	1bd90 <tcgetattr@plt+0x1aab8>
    1d00:	strbhi	pc, [lr], #-0	; <UNPREDICTABLE>
    1d04:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    1d08:	tstcs	r1, r0, lsr #16
    1d0c:			; <UNDEFINED> instruction: 0xf7ff464a
    1d10:	cmplt	r0, ip, ror #20
    1d14:	ldrdvs	pc, [r0], -r9
    1d18:			; <UNDEFINED> instruction: 0xf0012e00
    1d1c:	mcrcs	0, 0, r8, cr1, cr8, {7}
    1d20:	rschi	pc, fp, r1
    1d24:			; <UNDEFINED> instruction: 0xf0003601
    1d28:	stmdavs	r6!, {r0, r2, r4, r6, r7, r8, r9, sl, pc}
    1d2c:			; <UNDEFINED> instruction: 0xf8df2203
    1d30:			; <UNDEFINED> instruction: 0x46301430
    1d34:			; <UNDEFINED> instruction: 0xf7ff4479
    1d38:	stmdacs	r0, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    1d3c:	cmphi	r2, r0	; <UNPREDICTABLE>
    1d40:	strtne	pc, [r0], #-2271	; 0xfffff721
    1d44:	andcs	r4, r5, #48, 12	; 0x3000000
    1d48:			; <UNDEFINED> instruction: 0xf7ff4479
    1d4c:	blx	fec3c7f4 <tcgetattr@plt+0xfec3b51c>
    1d50:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    1d54:	adcscc	pc, r3, #148, 16	; 0x940000
    1d58:	movwne	pc, #17248	; 0x4360	; <UNPREDICTABLE>
    1d5c:	adcscc	pc, r3, #132, 16	; 0x840000
    1d60:			; <UNDEFINED> instruction: 0xf1000658
    1d64:			; <UNDEFINED> instruction: 0xf9948155
    1d68:	blcs	e83c <tcgetattr@plt+0xd564>
    1d6c:	strthi	pc, [fp], #-704	; 0xfffffd40
    1d70:	adcscc	pc, r4, #148, 16	; 0x940000
    1d74:			; <UNDEFINED> instruction: 0xf10007d9
    1d78:			; <UNDEFINED> instruction: 0xf89483a7
    1d7c:			; <UNDEFINED> instruction: 0x079a32b4
    1d80:			; <UNDEFINED> instruction: 0xf894d50e
    1d84:			; <UNDEFINED> instruction: 0x07db32b2
    1d88:	strhi	pc, [lr, #-320]!	; 0xfffffec0
    1d8c:	ldrbtmi	r4, [r8], #-2294	; 0xfffff70a
    1d90:	b	123fd94 <tcgetattr@plt+0x123eabc>
    1d94:	svccc	0x00fff1b0
    1d98:	andcs	fp, r0, r8, lsl #30
    1d9c:	b	4bfda0 <tcgetattr@plt+0x4beac8>
    1da0:	adcscc	pc, r4, #148, 16	; 0x940000
    1da4:	strle	r0, [sp, #-1887]	; 0xfffff8a1
    1da8:	adcscc	pc, r2, #148, 16	; 0x940000
    1dac:			; <UNDEFINED> instruction: 0xf100079e
    1db0:	stmiami	lr!, {r0, r2, r3, r5, r8, sl, pc}^
    1db4:	blmi	ffb92f9c <tcgetattr@plt+0xffb91cc4>
    1db8:	tstcs	r1, r5, lsl #4
    1dbc:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    1dc0:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dc4:	adcscc	pc, r6, #148, 16	; 0x940000
    1dc8:			; <UNDEFINED> instruction: 0xf1000718
    1dcc:			; <UNDEFINED> instruction: 0xf9948363
    1dd0:	blcs	e8b0 <tcgetattr@plt+0xd5d8>
    1dd4:	strbthi	pc, [r3], #704	; 0x2c0	; <UNPREDICTABLE>
    1dd8:	adcscc	pc, r4, #148, 16	; 0x940000
    1ddc:	strle	r0, [r9, #-1818]	; 0xfffff8e6
    1de0:	adcscc	pc, r3, #148, 16	; 0x940000
    1de4:			; <UNDEFINED> instruction: 0xf14006db
    1de8:	stmibmi	r2!, {r1, r2, r4, r8, sl, pc}^
    1dec:	ldrbtmi	r2, [r9], #-1
    1df0:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1df4:	adcscc	pc, r4, #148, 16	; 0x940000
    1df8:			; <UNDEFINED> instruction: 0xf10006df
    1dfc:			; <UNDEFINED> instruction: 0xf894833c
    1e00:			; <UNDEFINED> instruction: 0x069e32b4
    1e04:	msrhi	CPSR_fc, #0, 2
    1e08:	adcscc	pc, r6, #148, 16	; 0x940000
    1e0c:			; <UNDEFINED> instruction: 0xf10007d8
    1e10:			; <UNDEFINED> instruction: 0xf8948310
    1e14:			; <UNDEFINED> instruction: 0x079932b6
    1e18:	mrshi	pc, (UNDEF: 21)	; <UNPREDICTABLE>
    1e1c:	adcscc	pc, r7, #148, 16	; 0x940000
    1e20:	strle	r0, [sp, #-2010]	; 0xfffff826
    1e24:	adcscc	pc, r3, #148, 16	; 0x940000
    1e28:			; <UNDEFINED> instruction: 0xf100079b
    1e2c:	ldmmi	r2, {r1, r3, r5, r6, r7, sl, pc}^
    1e30:	blmi	ff3d3018 <tcgetattr@plt+0xff3d1d40>
    1e34:	tstcs	r1, r5, lsl #4
    1e38:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    1e3c:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e40:	adcscc	pc, r4, #148, 16	; 0x940000
    1e44:	ldrle	r0, [r2, #-1631]	; 0xfffff9a1
    1e48:	adcscc	pc, r2, #148, 16	; 0x940000
    1e4c:			; <UNDEFINED> instruction: 0xf100075e
    1e50:			; <UNDEFINED> instruction: 0xf8948530
    1e54:			; <UNDEFINED> instruction: 0x06d832b3
    1e58:	ldrbthi	pc, [r7], #320	; 0x140	; <UNPREDICTABLE>
    1e5c:	andcs	r4, r5, #196, 22	; 0x31000
    1e60:	smlabtcs	r1, r6, r8, r4
    1e64:	ldrbtmi	r5, [r8], #-2286	; 0xfffff712
    1e68:			; <UNDEFINED> instruction: 0xf7ff6833
    1e6c:			; <UNDEFINED> instruction: 0xf894e912
    1e70:			; <UNDEFINED> instruction: 0x075932b6
    1e74:			; <UNDEFINED> instruction: 0xf894d512
    1e78:			; <UNDEFINED> instruction: 0x071a32b2
    1e7c:	ldrbthi	pc, [pc], #256	; 1e84 <tcgetattr@plt+0xbac>	; <UNPREDICTABLE>
    1e80:	adcscc	pc, r3, #148, 16	; 0x940000
    1e84:			; <UNDEFINED> instruction: 0xf14006db
    1e88:	blmi	fee63244 <tcgetattr@plt+0xfee61f6c>
    1e8c:	ldmmi	ip!, {r0, r2, r9, sp}
    1e90:	stmiapl	lr!, {r0, r8, sp}^
    1e94:	ldmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    1e98:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e9c:	adcscc	pc, r4, #148, 18	; 0x250000
    1ea0:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    1ea4:			; <UNDEFINED> instruction: 0xf89480a1
    1ea8:			; <UNDEFINED> instruction: 0x07d832b5
    1eac:			; <UNDEFINED> instruction: 0xf894d512
    1eb0:			; <UNDEFINED> instruction: 0x069932b2
    1eb4:	ldrbthi	pc, [r0], #256	; 0x100	; <UNPREDICTABLE>
    1eb8:	adcscc	pc, r3, #148, 16	; 0x940000
    1ebc:			; <UNDEFINED> instruction: 0xf14006da
    1ec0:	blmi	feae31a4 <tcgetattr@plt+0xfeae1ecc>
    1ec4:	stmiami	pc!, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    1ec8:	stmiapl	lr!, {r0, r8, sp}^
    1ecc:	ldmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    1ed0:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ed4:	adcscc	pc, r5, #148, 16	; 0x940000
    1ed8:	strle	r0, [lr, #-1947]	; 0xfffff865
    1edc:	adcscc	pc, r2, #148, 16	; 0x940000
    1ee0:			; <UNDEFINED> instruction: 0xf100065f
    1ee4:	stmiami	r8!, {r0, r1, r2, r4, r5, r6, sl, pc}
    1ee8:			; <UNDEFINED> instruction: 0xf7ff4478
    1eec:			; <UNDEFINED> instruction: 0xf1b0e99c
    1ef0:	svclt	0x00083fff
    1ef4:			; <UNDEFINED> instruction: 0xf7ff2000
    1ef8:			; <UNDEFINED> instruction: 0xf894e966
    1efc:			; <UNDEFINED> instruction: 0x075e32b5
    1f00:	addshi	pc, sl, r0, lsl #2
    1f04:	adcscc	pc, r5, #148, 16	; 0x940000
    1f08:	strle	r0, [lr, #-1816]	; 0xfffff8e8
    1f0c:	adcscc	pc, r3, #148, 16	; 0x940000
    1f10:			; <UNDEFINED> instruction: 0xf1000719
    1f14:	ldmmi	sp, {r2, r5, r6, sl, pc}
    1f18:			; <UNDEFINED> instruction: 0xf7ff4478
    1f1c:			; <UNDEFINED> instruction: 0xf1b0e984
    1f20:	svclt	0x00083fff
    1f24:			; <UNDEFINED> instruction: 0xf7ff2000
    1f28:			; <UNDEFINED> instruction: 0xf894e94e
    1f2c:			; <UNDEFINED> instruction: 0x06da32b6
    1f30:	bvs	ff8b7390 <tcgetattr@plt+0xff8b60b8>
    1f34:			; <UNDEFINED> instruction: 0xf0001c53
    1f38:	bcs	23ad4 <tcgetattr@plt+0x227fc>
    1f3c:	svcmi	0x0094dd0a
    1f40:	ldrbtmi	sl, [pc], #-3654	; 1f48 <tcgetattr@plt+0xc70>
    1f44:	andcs	r4, r1, r9, lsr r6
    1f48:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f4c:	blcs	1400ac <tcgetattr@plt+0x13edd4>
    1f50:	vldmiale	r7!, {s5-s4}
    1f54:	andcs	r4, sp, r6, lsl #23
    1f58:	ldmdavs	r1!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    1f5c:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f60:	adcscc	pc, r6, #148, 16	; 0x940000
    1f64:			; <UNDEFINED> instruction: 0xf100069f
    1f68:			; <UNDEFINED> instruction: 0xf8948242
    1f6c:			; <UNDEFINED> instruction: 0x065e32b6
    1f70:	andshi	pc, r5, #0, 2
    1f74:	adcscc	pc, r5, #148, 16	; 0x940000
    1f78:			; <UNDEFINED> instruction: 0xf10006d8
    1f7c:			; <UNDEFINED> instruction: 0xf89481e7
    1f80:			; <UNDEFINED> instruction: 0x071f32b7
    1f84:	bichi	pc, r9, r0, lsl #2
    1f88:	adcscc	pc, r7, #148, 16	; 0x940000
    1f8c:			; <UNDEFINED> instruction: 0xf10006de
    1f90:			; <UNDEFINED> instruction: 0xf89481bc
    1f94:			; <UNDEFINED> instruction: 0xf01332b5
    1f98:			; <UNDEFINED> instruction: 0xf0400fa0
    1f9c:			; <UNDEFINED> instruction: 0xf8948107
    1fa0:			; <UNDEFINED> instruction: 0x079932b7
    1fa4:	adcshi	pc, r7, #0, 2
    1fa8:	blcs	1c73c <tcgetattr@plt+0x1b464>
    1fac:	addshi	pc, r8, #64	; 0x40
    1fb0:	adcscc	pc, r7, #148, 16	; 0x940000
    1fb4:			; <UNDEFINED> instruction: 0xf100069a
    1fb8:			; <UNDEFINED> instruction: 0xf89482e2
    1fbc:			; <UNDEFINED> instruction: 0x065b32b7
    1fc0:	sbchi	pc, ip, #0, 2
    1fc4:	blmi	994998 <tcgetattr@plt+0x9936c0>
    1fc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1fcc:	blls	ffc5c03c <tcgetattr@plt+0xffc5ad64>
    1fd0:			; <UNDEFINED> instruction: 0xf040405a
    1fd4:	andcs	r8, r0, r4, lsl #15
    1fd8:	cfldr64vc	mvdx15, [r3, #-52]!	; 0xffffffcc
    1fdc:	blhi	bd2d8 <tcgetattr@plt+0xbc000>
    1fe0:	svchi	0x00f0e8bd
    1fe4:	ldrt	r2, [r5], r1
    1fe8:	adcscc	pc, r2, #148, 16	; 0x940000
    1fec:			; <UNDEFINED> instruction: 0xf10006df
    1ff0:			; <UNDEFINED> instruction: 0xf8948485
    1ff4:			; <UNDEFINED> instruction: 0x06de32b3
    1ff8:	ldrbthi	pc, [r3], #-320	; 0xfffffec0	; <UNPREDICTABLE>
    1ffc:	andcs	r4, r5, #92, 22	; 0x17000
    2000:	tstcs	r1, r5, ror #16
    2004:	ldrbtmi	r5, [r8], #-2286	; 0xfffff712
    2008:			; <UNDEFINED> instruction: 0xf7ff6833
    200c:	strb	lr, [sl, -r2, asr #16]
    2010:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
    2014:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2018:	svccc	0x00fff1b0
    201c:	andcs	fp, r0, r8, lsl #30
    2020:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2024:			; <UNDEFINED> instruction: 0xf894e69f
    2028:			; <UNDEFINED> instruction: 0x200122b1
    202c:	ldmdbeq	r2, {r2, r3, r4, r6, r8, fp, lr}
    2030:			; <UNDEFINED> instruction: 0xf7ff4479
    2034:			; <UNDEFINED> instruction: 0xe6f1e8b6
    2038:			; <UNDEFINED> instruction: 0x4620495a
    203c:			; <UNDEFINED> instruction: 0xf0014479
    2040:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    2044:	svcge	0x005ef43f
    2048:	andcs	r4, r4, #74752	; 0x12400
    204c:	tstcs	r1, r6, asr r8
    2050:	ldrbtmi	r5, [r8], #-2286	; 0xfffff712
    2054:			; <UNDEFINED> instruction: 0xf7ff6833
    2058:	smmla	r3, ip, r8, lr
    205c:	andeq	r5, r1, r6, lsr #23
    2060:	andeq	r0, r0, ip, lsr #2
    2064:	andeq	r4, r0, r0, lsr #8
    2068:	andeq	r4, r0, r2, ror #6
    206c:	andeq	r4, r0, r0, lsr r3
    2070:	muleq	r0, r5, r3
    2074:	andeq	r5, r1, r6, asr fp
    2078:	andeq	r5, r1, r4, asr #15
    207c:	strdeq	r4, [r0], -r6
    2080:	andeq	r5, r0, lr, ror r2
    2084:	ldrdeq	r4, [r0], -r0
    2088:	andeq	r0, r0, r8, asr #2
    208c:	andeq	r4, r0, ip, asr #5
    2090:	andeq	r0, r0, r0, asr r1
    2094:	andeq	r4, r0, r4, lsr #1
    2098:	andeq	r4, r0, r8, lsr r0
    209c:			; <UNDEFINED> instruction: 0x000041b4
    20a0:	andeq	r4, r0, sl, lsr #3
    20a4:	andeq	r4, r0, r0, lsr #3
    20a8:	andeq	r4, r0, lr, ror #2
    20ac:	andeq	r3, r0, r2, ror #31
    20b0:	andeq	r3, r0, r6, ror #31
    20b4:	andeq	r3, r0, r8, lsr #31
    20b8:	andeq	r3, r0, r0, asr #30
    20bc:	andeq	r4, r0, r6, lsr #1
    20c0:	andeq	r3, r0, ip, lsl pc
    20c4:	andeq	r3, r0, sl, ror #28
    20c8:	strdeq	r3, [r0], -r0
    20cc:	andeq	r3, r0, sl, asr pc
    20d0:	andeq	r3, r0, ip, asr pc
    20d4:	andeq	r3, r0, r6, lsl #27
    20d8:	andeq	r3, r0, ip, ror #29
    20dc:	andeq	r3, r0, r2, ror #26
    20e0:	andeq	r3, r0, r2, lsr sp
    20e4:	muleq	r0, r8, lr
    20e8:	andeq	r3, r0, lr, lsl #26
    20ec:	ldrdeq	r3, [r0], -lr
    20f0:	andeq	r3, r0, r4, asr #28
    20f4:			; <UNDEFINED> instruction: 0x00003cba
    20f8:	andeq	r3, r0, r8, lsl #25
    20fc:	andeq	r3, r0, lr, ror #27
    2100:	andeq	r3, r0, r4, ror #24
    2104:	andeq	r3, r0, r2, lsr ip
    2108:	muleq	r0, r8, sp
    210c:	andeq	r3, r0, lr, lsl #24
    2110:	ldrdeq	r3, [r0], -lr
    2114:	andeq	r3, r0, r4, asr #26
    2118:			; <UNDEFINED> instruction: 0x00003bba
    211c:	ldrdeq	r3, [r0], -r0
    2120:	andeq	r3, r0, r6, lsr ip
    2124:	andeq	r3, r0, ip, lsr #21
    2128:	andeq	r3, r0, ip, ror sl
    212c:	andeq	r3, r0, r2, ror #23
    2130:	andeq	r3, r0, r8, asr sl
    2134:	andeq	r3, r0, r6, lsr #20
    2138:	andeq	r3, r0, ip, lsl #23
    213c:	andeq	r3, r0, r2, lsl #20
    2140:	ldrdeq	r3, [r0], -r0
    2144:	andeq	r3, r0, r6, lsr fp
    2148:	andeq	r3, r0, ip, lsr #19
    214c:	andeq	r0, r0, r4, lsr r1
    2150:	andeq	r3, r0, r2, ror #20
    2154:			; <UNDEFINED> instruction: 0x00014ebe
    2158:	andeq	r3, r0, r0, ror r9
    215c:	andeq	r4, r0, r2, lsr r8
    2160:			; <UNDEFINED> instruction: 0x000044bc
    2164:	andeq	r4, r0, ip, lsr #9
    2168:	andeq	r4, r0, lr, ror #9
    216c:	andeq	r3, r0, ip, asr r8
    2170:	andeq	r0, r0, r0, asr #2
    2174:			; <UNDEFINED> instruction: 0x000044ba
    2178:	andeq	r3, r0, r0, lsl r8
    217c:	andeq	r4, r0, r6, lsl #9
    2180:	andeq	r4, r0, r8, asr r4
    2184:	andeq	r4, r0, r0, asr #8
    2188:	andeq	r3, r0, r8, ror #14
    218c:			; <UNDEFINED> instruction: 0x000036bc
    2190:	andeq	r4, r0, r2, lsl #8
    2194:	andeq	r4, r1, r0, ror #29
    2198:	strdeq	r4, [r0], -sl
    219c:	andeq	r4, r0, sl, ror #3
    21a0:	andeq	r4, r0, ip, lsr #5
    21a4:	ldrdeq	r4, [r0], -r8
    21a8:	andeq	r4, r0, sl, asr #5
    21ac:	bcs	1c63c <tcgetattr@plt+0x1b364>
    21b0:	orrshi	pc, r0, #0
    21b4:	stclne	8, cr15, [r0, #892]!	; 0x37c
    21b8:	ldrbtmi	sl, [r9], #-2112	; 0xfffff7c0
    21bc:			; <UNDEFINED> instruction: 0xf894f001
    21c0:	smlatbcs	r0, r0, r9, r6
    21c4:	svc	0x007ef7fe
    21c8:	vmull.p8	<illegal reg q8.5>, d0, d7
    21cc:	stmdbvs	r3!, {r0, r1, r3, r4, r6, r7, r9, sl, pc}^
    21d0:			; <UNDEFINED> instruction: 0xf0002b00
    21d4:			; <UNDEFINED> instruction: 0xf89485de
    21d8:	stmdbvs	r0!, {r0, r2, r4, r5, r7, r9, ip, sp}^
    21dc:			; <UNDEFINED> instruction: 0xf100069d
    21e0:			; <UNDEFINED> instruction: 0xf8df8375
    21e4:	ldrbtmi	r1, [r9], #-3512	; 0xfffff248
    21e8:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21ec:	stmdacs	r0, {r0, r7, r9, sl, lr}
    21f0:	ldrthi	pc, [r4], r0	; <UNPREDICTABLE>
    21f4:	andcs	sl, r4, #3817472	; 0x3a4000
    21f8:			; <UNDEFINED> instruction: 0xf7fe4638
    21fc:	stmdacs	r4, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2200:	strthi	pc, [r8], r0, asr #32
    2204:			; <UNDEFINED> instruction: 0x63a4f89d
    2208:			; <UNDEFINED> instruction: 0x53a5f89d
    220c:	blx	180e6e <tcgetattr@plt+0x17fb96>
    2210:	svceq	0x0000f1bb
    2214:	ldrhi	pc, [lr], r0
    2218:	beq	12fcb5c <tcgetattr@plt+0x12fb884>
    221c:			; <UNDEFINED> instruction: 0xf0014650
    2220:	mcr	8, 0, pc, cr8, cr9, {4}	; <UNPREDICTABLE>
    2224:	bl	184a6c <tcgetattr@plt+0x183794>
    2228:			; <UNDEFINED> instruction: 0xf001000b
    222c:			; <UNDEFINED> instruction: 0x4652f893
    2230:	bne	43da98 <tcgetattr@plt+0x43c7c0>
    2234:	ldrtmi	r4, [r8], -r0, lsl #13
    2238:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
    223c:	vmlal.s8	q9, d0, d0
    2240:	strmi	r8, [r2, #1661]	; 0x67d
    2244:	ldrbthi	pc, [sl], -r0, asr #32	; <UNPREDICTABLE>
    2248:			; <UNDEFINED> instruction: 0xf0002e00
    224c:	cdp	5, 1, cr8, cr8, cr14, {5}
    2250:	b	13f4a98 <tcgetattr@plt+0x13f37c0>
    2254:	strbmi	r0, [r2], -r5, asr #20
    2258:			; <UNDEFINED> instruction: 0xf04f2000
    225c:			; <UNDEFINED> instruction: 0xf10c0e0a
    2260:	ldmdbne	r1, {r1, r8, r9}^
    2264:			; <UNDEFINED> instruction: 0xf913b1a5
    2268:	movwcc	fp, #11266	; 0x2c02
    226c:	bllt	8027c <tcgetattr@plt+0x7efa4>
    2270:			; <UNDEFINED> instruction: 0xd1f84291
    2274:	ldrbmi	r1, [r4], #3659	; 0xe4b
    2278:	and	r1, r4, r9, asr #22
    227c:			; <UNDEFINED> instruction: 0x461a4299
    2280:			; <UNDEFINED> instruction: 0xf913d006
    2284:			; <UNDEFINED> instruction: 0xf1bbbd01
    2288:			; <UNDEFINED> instruction: 0xf1030f20
    228c:	rscsle	r0, r5, r1, lsl #4
    2290:			; <UNDEFINED> instruction: 0xf8023001
    2294:	addmi	lr, r6, #1024	; 0x400
    2298:	bl	fe8b6a24 <tcgetattr@plt+0xfe8b574c>
    229c:	strbmi	r0, [fp], -r8, lsl #4
    22a0:	strbmi	r2, [r0], -r1, lsl #2
    22a4:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    22a8:			; <UNDEFINED> instruction: 0xf7ff4638
    22ac:	cdp	8, 1, cr14, cr8, cr4, {0}
    22b0:			; <UNDEFINED> instruction: 0xf7fe0a10
    22b4:			; <UNDEFINED> instruction: 0x4640ee9c
    22b8:	mrc	7, 4, APSR_nzcv, cr8, cr14, {7}
    22bc:			; <UNDEFINED> instruction: 0xf7fe69a0
    22c0:			; <UNDEFINED> instruction: 0x4648ee96
    22c4:	mrc	7, 7, APSR_nzcv, cr8, cr14, {7}
    22c8:	strbmi	r4, [r8], -r7, lsl #12
    22cc:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    22d0:	strbmi	r4, [r8], -r6, lsl #12
    22d4:	svc	0x008ef7fe
    22d8:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx5
    22dc:	strbhi	pc, [sl, #64]	; 0x40	; <UNPREDICTABLE>
    22e0:			; <UNDEFINED> instruction: 0xf43f2800
    22e4:	stmdblt	pc!, {r2, r3, r4, r6, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    22e8:	svc	0x002ef7fe
    22ec:	blcs	25c300 <tcgetattr@plt+0x25b028>
    22f0:	mrcge	4, 2, APSR_nzcv, cr5, cr15, {1}
    22f4:	stcne	8, cr15, [r8], #892	; 0x37c
    22f8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    22fc:			; <UNDEFINED> instruction: 0xf7fe2000
    2300:	strmi	lr, [r1], -r8, lsr #29
    2304:			; <UNDEFINED> instruction: 0xf7fe2001
    2308:			; <UNDEFINED> instruction: 0xf8dfef88
    230c:	mulcs	r1, r8, ip
    2310:	ldrbtmi	r6, [r9], #-2658	; 0xfffff59e
    2314:	svc	0x0044f7fe
    2318:	bvs	8fbc0c <tcgetattr@plt+0x8fa934>
    231c:	vpmax.s8	q13, <illegal reg q10.5>, <illegal reg q12.5>
    2320:	andcs	r4, r0, ip, lsl r1
    2324:			; <UNDEFINED> instruction: 0xf88d250a
    2328:			; <UNDEFINED> instruction: 0xf88d53a4
    232c:			; <UNDEFINED> instruction: 0xf7fe33a5
    2330:	stmdacs	r0, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    2334:	mcrge	4, 1, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    2338:	stclne	8, cr15, [ip], #-892	; 0xfffffc84
    233c:	andcs	r2, r0, r5, lsl #4
    2340:			; <UNDEFINED> instruction: 0xf7fe4479
    2344:			; <UNDEFINED> instruction: 0xf7feee86
    2348:	ssub16	lr, sp, r4
    234c:	mrrcne	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    2350:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2354:			; <UNDEFINED> instruction: 0xffb0f000
    2358:			; <UNDEFINED> instruction: 0xf43f2800
    235c:	stmdavs	r2!, {r4, r9, sl, fp, sp, pc}^
    2360:	vmlsl.s8	q1, d0, d0
    2364:	cfldr32ne	mvfx8, [r1], {37}	; 0x25
    2368:	ldrhi	pc, [pc, #-0]!	; 2370 <tcgetattr@plt+0x1098>
    236c:			; <UNDEFINED> instruction: 0xf0401c53
    2370:			; <UNDEFINED> instruction: 0x464a8515
    2374:	tstmi	ip, r5, asr #4	; <UNPREDICTABLE>
    2378:	movwcs	r2, #57344	; 0xe000
    237c:	andcc	pc, r0, r9, lsl #17
    2380:	mcr	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2384:			; <UNDEFINED> instruction: 0xf43f2800
    2388:			; <UNDEFINED> instruction: 0xf8dfadfa
    238c:	andcs	r1, r5, #36, 24	; 0x2400
    2390:	ldrbtmi	r2, [r9], #-0
    2394:	mrc	7, 2, APSR_nzcv, cr12, cr14, {7}
    2398:	svc	0x004af7fe
    239c:			; <UNDEFINED> instruction: 0xf8dfe5ef
    23a0:			; <UNDEFINED> instruction: 0x46201c14
    23a4:			; <UNDEFINED> instruction: 0xf0004479
    23a8:	stmdacs	r0, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    23ac:	cfstrdge	mvd15, [r2, #252]!	; 0xfc
    23b0:	stccc	8, cr15, [r4], {223}	; 0xdf
    23b4:			; <UNDEFINED> instruction: 0xf8df2205
    23b8:	tstcs	r1, r4, lsl #24
    23bc:	stcvc	8, cr15, [r0], {223}	; 0xdf
    23c0:	ldrbtmi	r5, [r8], #-2286	; 0xfffff712
    23c4:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    23c8:	mcr	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    23cc:	strcc	r6, [r1, #-2725]	; 0xfffff55b
    23d0:	bvs	fe8ba3f0 <tcgetattr@plt+0xfe8b9118>
    23d4:	andcs	r4, r1, r9, lsr r6
    23d8:	mcr	7, 7, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    23dc:	ldrmi	r6, [sp], #-2723	; 0xfffff55d
    23e0:	ldclle	13, cr2, [r6, #640]!	; 0x280
    23e4:	andcs	r6, sp, r1, lsr r8
    23e8:	svc	0x0034f7fe
    23ec:			; <UNDEFINED> instruction: 0xf8dfe5c2
    23f0:			; <UNDEFINED> instruction: 0x46201bd4
    23f4:			; <UNDEFINED> instruction: 0xf0004479
    23f8:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    23fc:	cfldrsge	mvf15, [r5, #252]!	; 0xfc
    2400:	movwcc	r6, #6883	; 0x1ae3
    2404:	ldrbhi	pc, [sl], #-0	; <UNPREDICTABLE>
    2408:	blvc	fef4078c <tcgetattr@plt+0xfef3f4b4>
    240c:	ldrbtmi	sl, [pc], #-3653	; 2414 <tcgetattr@plt+0x113c>
    2410:	ldrtmi	lr, [r9], -r3
    2414:			; <UNDEFINED> instruction: 0xf7fe2001
    2418:			; <UNDEFINED> instruction: 0xf856eec4
    241c:	bcs	d034 <tcgetattr@plt+0xbd5c>
    2420:			; <UNDEFINED> instruction: 0xf8dfdcf7
    2424:	stmiapl	lr!, {r2, r4, r7, r8, r9, fp, ip, sp}^
    2428:	andcs	r6, sp, r1, lsr r8
    242c:	svc	0x0012f7fe
    2430:			; <UNDEFINED> instruction: 0xf8dfe59b
    2434:			; <UNDEFINED> instruction: 0x46201b98
    2438:			; <UNDEFINED> instruction: 0xf0004479
    243c:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    2440:	cfstrdge	mvd15, [r7], #252	; 0xfc
    2444:	adcscs	pc, r1, #148, 16	; 0x940000
    2448:			; <UNDEFINED> instruction: 0xf8df2001
    244c:			; <UNDEFINED> instruction: 0xf0021b84
    2450:	ldrbtmi	r0, [r9], #-527	; 0xfffffdf1
    2454:	mcr	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2458:			; <UNDEFINED> instruction: 0xf894e4db
    245c:			; <UNDEFINED> instruction: 0x200122b0
    2460:	blcc	1c407e4 <tcgetattr@plt+0x1c3f50c>
    2464:	blne	1c407e8 <tcgetattr@plt+0x1c3f510>
    2468:	ldrbtmi	r0, [fp], #-2322	; 0xfffff6ee
    246c:	eorscc	r4, r0, #2030043136	; 0x79000000
    2470:	mrc	7, 4, APSR_nzcv, cr6, cr14, {7}
    2474:			; <UNDEFINED> instruction: 0xf894e4c8
    2478:			; <UNDEFINED> instruction: 0x200122b0
    247c:	blcc	1740800 <tcgetattr@plt+0x173f528>
    2480:	blne	1740804 <tcgetattr@plt+0x173f52c>
    2484:	andeq	pc, pc, #2
    2488:	eorscc	r4, r0, #2063597568	; 0x7b000000
    248c:			; <UNDEFINED> instruction: 0xf7fe4479
    2490:	ldrt	lr, [r4], #3720	; 0xe88
    2494:	blne	1340818 <tcgetattr@plt+0x133f540>
    2498:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    249c:			; <UNDEFINED> instruction: 0xff0cf000
    24a0:			; <UNDEFINED> instruction: 0xf43f2800
    24a4:			; <UNDEFINED> instruction: 0xf994ac94
    24a8:	blcs	ef78 <tcgetattr@plt+0xdca0>
    24ac:	strhi	pc, [r1], #-704	; 0xfffffd40
    24b0:	bleq	d40834 <tcgetattr@plt+0xd3f55c>
    24b4:			; <UNDEFINED> instruction: 0xf8df4478
    24b8:	andcs	r3, r5, #0, 22
    24bc:	stmiapl	lr!, {r0, r8, sp}^
    24c0:			; <UNDEFINED> instruction: 0xf7fe6833
    24c4:	str	lr, [r2], #3558	; 0xde6
    24c8:	bleq	84084c <tcgetattr@plt+0x83f574>
    24cc:			; <UNDEFINED> instruction: 0xf7fe4478
    24d0:			; <UNDEFINED> instruction: 0xf1b0eeaa
    24d4:	svclt	0x00083fff
    24d8:			; <UNDEFINED> instruction: 0xf7fe2000
    24dc:	strb	lr, [ip], #-3700	; 0xfffff18c
    24e0:	blne	340864 <tcgetattr@plt+0x33f58c>
    24e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    24e8:	cdp2	0, 14, cr15, cr6, cr0, {0}
    24ec:			; <UNDEFINED> instruction: 0xf43f2800
    24f0:	stmibvs	r2!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, pc}^
    24f4:	andcs	r2, r8, r0, lsl #2
    24f8:	mcr	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    24fc:			; <UNDEFINED> instruction: 0xf43f2800
    2500:			; <UNDEFINED> instruction: 0xf8dfad57
    2504:	andcs	r1, r5, #240, 20	; 0xf0000
    2508:	ldrbtmi	r2, [r9], #-0
    250c:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    2510:	mcr	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2514:			; <UNDEFINED> instruction: 0xf8dfe54c
    2518:	strtmi	r1, [r0], -r0, ror #21
    251c:			; <UNDEFINED> instruction: 0xf0004479
    2520:	stmdacs	r0, {r0, r1, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    2524:	cfstrdge	mvd15, [r0, #-252]	; 0xffffff04
    2528:	adcscs	pc, r3, #148, 16	; 0x940000
    252c:	andeq	pc, r4, #18
    2530:	andcs	fp, r0, #29, 30	; 0x74
    2534:	ldrmi	r2, [r1], -r7
    2538:	svclt	0x00084611
    253c:			; <UNDEFINED> instruction: 0xf7fe2006
    2540:	stmdacs	r0, {r1, r3, r9, sl, fp, sp, lr, pc}
    2544:	cfldrsge	mvf15, [r0, #-252]!	; 0xffffff04
    2548:	bne	fec408cc <tcgetattr@plt+0xfec3f5f4>
    254c:	andcs	r2, r0, r5, lsl #4
    2550:			; <UNDEFINED> instruction: 0xf7fe4479
    2554:			; <UNDEFINED> instruction: 0xf7feed7e
    2558:	str	lr, [r5, #-3692]!	; 0xfffff194
    255c:	bne	fe8408e0 <tcgetattr@plt+0xfe83f608>
    2560:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2564:	cdp2	0, 10, cr15, cr8, cr0, {0}
    2568:			; <UNDEFINED> instruction: 0xf43f2800
    256c:			; <UNDEFINED> instruction: 0xf8dfad2b
    2570:	mulcs	r1, r4, sl
    2574:	ldrbtmi	r6, [r9], #-2274	; 0xfffff71e
    2578:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    257c:			; <UNDEFINED> instruction: 0xf8dfe522
    2580:	strtmi	r1, [r0], -r8, lsl #21
    2584:			; <UNDEFINED> instruction: 0xf0004479
    2588:	stmdacs	r0, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    258c:	cfldrsge	mvf15, [r5, #-252]	; 0xffffff04
    2590:	bne	1e40914 <tcgetattr@plt+0x1e3f63c>
    2594:	stmiavs	r2!, {r0, sp}
    2598:			; <UNDEFINED> instruction: 0xf7fe4479
    259c:	str	lr, [ip, #-3586]	; 0xfffff1fe
    25a0:	beq	1b40924 <tcgetattr@plt+0x1b3f64c>
    25a4:			; <UNDEFINED> instruction: 0xf7fe4478
    25a8:	mlavs	r0, r4, sp, lr
    25ac:			; <UNDEFINED> instruction: 0xf47f2800
    25b0:			; <UNDEFINED> instruction: 0xf8dfaba9
    25b4:	andcs	r1, r5, #96, 20	; 0x60000
    25b8:			; <UNDEFINED> instruction: 0xf7fe4479
    25bc:	strmi	lr, [r1], -sl, asr #26
    25c0:			; <UNDEFINED> instruction: 0xf7fe2001
    25c4:	andcs	lr, r0, sl, lsr #28
    25c8:	mrc	7, 2, APSR_nzcv, cr12, cr14, {7}
    25cc:			; <UNDEFINED> instruction: 0xf0002800
    25d0:	mcrge	4, 0, r8, cr11, cr0, {6}
    25d4:	tstcs	r3, r8, lsl #20
    25d8:	andls	r2, r3, #0
    25dc:	bleq	3e720 <tcgetattr@plt+0x3d448>
    25e0:			; <UNDEFINED> instruction: 0xf7fe9604
    25e4:	ldrtmi	lr, [r1], -lr, lsl #28
    25e8:			; <UNDEFINED> instruction: 0xf7fe2000
    25ec:			; <UNDEFINED> instruction: 0xf44fee76
    25f0:	mrscs	r6, R12_usr
    25f4:			; <UNDEFINED> instruction: 0xf7fe2000
    25f8:	ldrtmi	lr, [r6], r4, lsl #28
    25fc:			; <UNDEFINED> instruction: 0x000fe8be
    2600:	vst1.32	{d20-d22}, [pc :256], ip
    2604:	vadd.i8	d23, d27, d0
    2608:			; <UNDEFINED> instruction: 0xf6c02680
    260c:	strls	r6, [r2], -r6, ror #13
    2610:	bge	140994 <tcgetattr@plt+0x13f6bc>
    2614:	stmia	ip!, {r0, r1, r3, r4, r9, sl, sp}
    2618:	ldrbtmi	r0, [sl], #15
    261c:			; <UNDEFINED> instruction: 0x000fe8be
    2620:	andeq	lr, pc, ip, lsr #17
    2624:			; <UNDEFINED> instruction: 0x000fe8be
    2628:	andeq	lr, pc, ip, lsr #17
    262c:	muleq	r7, lr, r8
    2630:	andeq	lr, r7, ip, lsl #17
    2634:	ldmvs	fp!, {r1, r3, r4, r5, r9, sl, lr}^
    2638:	ldrbmi	r2, [r8], -r2, lsl #2
    263c:	movweq	pc, #40995	; 0xa023	; <UNPREDICTABLE>
    2640:			; <UNDEFINED> instruction: 0xf8a760fb
    2644:			; <UNDEFINED> instruction: 0xf7fe8016
    2648:			; <UNDEFINED> instruction: 0xf7feed32
    264c:			; <UNDEFINED> instruction: 0x4680ed7e
    2650:			; <UNDEFINED> instruction: 0x46514632
    2654:			; <UNDEFINED> instruction: 0xf8c82000
    2658:			; <UNDEFINED> instruction: 0xf7feb000
    265c:			; <UNDEFINED> instruction: 0xf8d8edae
    2660:	stmdacs	r0, {ip, sp}
    2664:	bne	db9c1c <tcgetattr@plt+0xdb8944>
    2668:	blcs	2f683c <tcgetattr@plt+0x2f5564>
    266c:	mvnle	r4, r2, lsl #9
    2670:	tstcs	r0, r2, lsl #22
    2674:			; <UNDEFINED> instruction: 0xf8c94648
    2678:			; <UNDEFINED> instruction: 0xf8c9b000
    267c:			; <UNDEFINED> instruction: 0xf7fe3004
    2680:	mcrcs	12, 0, lr, cr0, cr12, {5}
    2684:			; <UNDEFINED> instruction: 0xf10dd1e4
    2688:	strls	r0, [r5, #-3044]	; 0xfffff41c
    268c:	beq	3e7d0 <tcgetattr@plt+0x3d4f8>
    2690:	blge	653fcc <tcgetattr@plt+0x652cf4>
    2694:	blls	a72a4 <tcgetattr@plt+0xa5fcc>
    2698:	svcge	0x0004f843
    269c:			; <UNDEFINED> instruction: 0xd1fb459b
    26a0:	andcs	r6, sl, #3866624	; 0x3b0000
    26a4:	bcs	3cdc0 <tcgetattr@plt+0x3bae8>
    26a8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    26ac:	and	r6, r4, fp, lsr r0
    26b0:	ldrdcc	pc, [r0], -r8
    26b4:			; <UNDEFINED> instruction: 0xf0402b04
    26b8:	movwcs	r8, #979	; 0x3d3
    26bc:			; <UNDEFINED> instruction: 0x461a4639
    26c0:	strls	r2, [r0, #-1]
    26c4:	ldc	7, cr15, [lr], #1016	; 0x3f8
    26c8:	blle	ffc4c6d0 <tcgetattr@plt+0xffc4b3f8>
    26cc:			; <UNDEFINED> instruction: 0x83b5f000
    26d0:	stmdbvc	r9!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    26d4:	andseq	pc, pc, #-2147483599	; 0x80000031
    26d8:	tsteq	r6, r9, lsl #22
    26dc:			; <UNDEFINED> instruction: 0xf7fe2000
    26e0:	stmdacs	r0, {r7, sl, fp, sp, lr, pc}
    26e4:	strmi	sp, [r6], #-2876	; 0xfffff4c4
    26e8:	ldrtmi	sl, [r3], #-3058	; 0xfffff40e
    26ec:			; <UNDEFINED> instruction: 0x2c25f913
    26f0:	andle	r2, r1, r2, asr sl
    26f4:	stmible	lr, {r1, r2, r3, r4, r9, sl, fp, sp}^
    26f8:	strtmi	r4, [r9], sl, asr #13
    26fc:	bls	e9b18 <tcgetattr@plt+0xe8840>
    2700:	stmdals	r4, {r0, r1, r2, r9, sl, fp, sp, pc}
    2704:			; <UNDEFINED> instruction: 0xf04faf06
    2708:			; <UNDEFINED> instruction: 0xf8030800
    270c:	ldmdavs	r1, {r2, r5, sl, fp, pc}
    2710:	cdp2	0, 8, cr15, cr2, cr0, {0}
    2714:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2718:			; <UNDEFINED> instruction: 0x463a4633
    271c:			; <UNDEFINED> instruction: 0x46504479
    2720:	stc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2724:			; <UNDEFINED> instruction: 0xf0002802
    2728:			; <UNDEFINED> instruction: 0xf8df834a
    272c:			; <UNDEFINED> instruction: 0x464018f4
    2730:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2734:	stc	7, cr15, [ip], {254}	; 0xfe
    2738:			; <UNDEFINED> instruction: 0xf7fe4651
    273c:	eor	lr, r3, r0, lsl #26
    2740:	andle	r2, r9, r4, lsl #22
    2744:	addsle	r2, r3, fp, lsl #22
    2748:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    274c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2750:	blcs	2fa798 <tcgetattr@plt+0x2f94c0>
    2754:			; <UNDEFINED> instruction: 0xe78bd197
    2758:			; <UNDEFINED> instruction: 0xf47f2b0b
    275c:			; <UNDEFINED> instruction: 0xe787af79
    2760:	ldrdcc	pc, [r0], -r8
    2764:	addsle	r2, r6, r4, lsl #22
    2768:	ldmne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    276c:	stcls	6, cr4, [r5, #-676]	; 0xfffffd5c
    2770:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2774:			; <UNDEFINED> instruction: 0xf7fe2000
    2778:			; <UNDEFINED> instruction: 0xf7feec6c
    277c:	blls	fdcec <tcgetattr@plt+0xfca14>
    2780:	ldmdavs	r9, {r2, fp, ip, pc}
    2784:	cdp2	0, 4, cr15, cr8, cr0, {0}
    2788:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    278c:	andcs	r2, r0, r5, lsl #4
    2790:			; <UNDEFINED> instruction: 0xf7fe4479
    2794:			; <UNDEFINED> instruction: 0xf7feec5e
    2798:			; <UNDEFINED> instruction: 0xf7ffecd2
    279c:			; <UNDEFINED> instruction: 0xf8dfbae9
    27a0:			; <UNDEFINED> instruction: 0x46201890
    27a4:			; <UNDEFINED> instruction: 0xf0004479
    27a8:	stmdacs	r0, {r0, r1, r2, r7, r8, sl, fp, ip, sp, lr, pc}
    27ac:	blge	53f8b0 <tcgetattr@plt+0x53e5d8>
    27b0:	adcscc	pc, r3, #148, 16	; 0x940000
    27b4:			; <UNDEFINED> instruction: 0xf10007d9
    27b8:			; <UNDEFINED> instruction: 0xf8df82f5
    27bc:	ldrbtmi	r0, [r8], #-2168	; 0xfffff788
    27c0:	ubfxcc	pc, pc, #17, #21
    27c4:	tstcs	r1, r5, lsl #4
    27c8:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    27cc:	stcl	7, cr15, [r0], #-1016	; 0xfffffc08
    27d0:	bllt	c07d4 <tcgetattr@plt+0xbf4fc>
    27d4:	stmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    27d8:			; <UNDEFINED> instruction: 0xf7ff4478
    27dc:			; <UNDEFINED> instruction: 0xf8dfbb86
    27e0:	ldrbtmi	r0, [r8], #-2140	; 0xfffff7a4
    27e4:	bllt	fe6807e8 <tcgetattr@plt+0xfe67f510>
    27e8:	ldmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    27ec:			; <UNDEFINED> instruction: 0xf7fe4478
    27f0:			; <UNDEFINED> instruction: 0xf1b0ed1a
    27f4:	svclt	0x00083fff
    27f8:			; <UNDEFINED> instruction: 0xf7fe2000
    27fc:			; <UNDEFINED> instruction: 0xf7ffece4
    2800:			; <UNDEFINED> instruction: 0xf8dfbacf
    2804:	ldrbtmi	r0, [r8], #-2112	; 0xfffff7c0
    2808:	bllt	50080c <tcgetattr@plt+0x4ff534>
    280c:	ldmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2810:			; <UNDEFINED> instruction: 0xf7ff4478
    2814:			; <UNDEFINED> instruction: 0xf8dfbad0
    2818:	ldrbtmi	r0, [r8], #-2100	; 0xfffff7cc
    281c:	stc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2820:	svccc	0x00fff1b0
    2824:	andcs	fp, r0, r8, lsl #30
    2828:	stcl	7, cr15, [ip], {254}	; 0xfe
    282c:	blt	ff8c0830 <tcgetattr@plt+0xff8bf558>
    2830:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2834:			; <UNDEFINED> instruction: 0xf7fe4478
    2838:			; <UNDEFINED> instruction: 0xf1b0ecf6
    283c:	svclt	0x00083fff
    2840:			; <UNDEFINED> instruction: 0xf7fe2000
    2844:			; <UNDEFINED> instruction: 0xf7ffecc0
    2848:			; <UNDEFINED> instruction: 0xf8dfbb45
    284c:	ldrbtmi	r0, [r8], #-2056	; 0xfffff7f8
    2850:	stcl	7, cr15, [r8], #1016	; 0x3f8
    2854:	svccc	0x00fff1b0
    2858:	andcs	fp, r0, r8, lsl #30
    285c:	ldc	7, cr15, [r2], #1016	; 0x3f8
    2860:	bllt	180864 <tcgetattr@plt+0x17f58c>
    2864:	ubfxeq	pc, pc, #17, #17
    2868:			; <UNDEFINED> instruction: 0xf7fe4478
    286c:			; <UNDEFINED> instruction: 0xf1b0ecdc
    2870:	svclt	0x00083fff
    2874:			; <UNDEFINED> instruction: 0xf7fe2000
    2878:			; <UNDEFINED> instruction: 0xf7ffeca6
    287c:			; <UNDEFINED> instruction: 0xf8dfbb0f
    2880:	ldrbtmi	r0, [r8], #-2012	; 0xfffff824
    2884:	stcl	7, cr15, [lr], {254}	; 0xfe
    2888:	svccc	0x00fff1b0
    288c:	andcs	fp, r0, r8, lsl #30
    2890:	ldc	7, cr15, [r8], {254}	; 0xfe
    2894:	bllt	c0898 <tcgetattr@plt+0xbf5c0>
    2898:			; <UNDEFINED> instruction: 0x07c4f8df
    289c:			; <UNDEFINED> instruction: 0xf7fe4478
    28a0:			; <UNDEFINED> instruction: 0xf1b0ecc2
    28a4:	svclt	0x00083fff
    28a8:			; <UNDEFINED> instruction: 0xf7fe2000
    28ac:			; <UNDEFINED> instruction: 0xf7ffec8c
    28b0:			; <UNDEFINED> instruction: 0xf8dfbb11
    28b4:	ldrbtmi	r0, [r8], #-1968	; 0xfffff850
    28b8:	ldc	7, cr15, [r4], #1016	; 0x3f8
    28bc:	svccc	0x00fff1b0
    28c0:	andcs	fp, r0, r8, lsl #30
    28c4:	ldcl	7, cr15, [lr], #-1016	; 0xfffffc08
    28c8:	blt	ff4808cc <tcgetattr@plt+0xff47f5f4>
    28cc:			; <UNDEFINED> instruction: 0x1798f8df
    28d0:	str	r4, [r9], #1145	; 0x479
    28d4:			; <UNDEFINED> instruction: 0x1794f8df
    28d8:	ldrbtmi	sl, [r9], #-2112	; 0xfffff7c0
    28dc:	stc2	0, cr15, [r4, #-0]
    28e0:			; <UNDEFINED> instruction: 0xf8dfe46e
    28e4:	ldrbtmi	r0, [r8], #-1932	; 0xfffff874
    28e8:	ldc	7, cr15, [ip], {254}	; 0xfe
    28ec:	svccc	0x00fff1b0
    28f0:	andcs	fp, r0, r8, lsl #30
    28f4:	stcl	7, cr15, [r6], #-1016	; 0xfffffc08
    28f8:	blt	ff5808fc <tcgetattr@plt+0xff57f624>
    28fc:			; <UNDEFINED> instruction: 0x0774f8df
    2900:			; <UNDEFINED> instruction: 0xf7fe4478
    2904:			; <UNDEFINED> instruction: 0xf1b0ec90
    2908:	svclt	0x00083fff
    290c:			; <UNDEFINED> instruction: 0xf7fe2000
    2910:			; <UNDEFINED> instruction: 0xf7ffec5a
    2914:			; <UNDEFINED> instruction: 0xf8dfbac8
    2918:	andcs	r3, r5, #160, 12	; 0xa000000
    291c:	smmlsne	r8, pc, r8, pc	; <UNPREDICTABLE>
    2920:	stmiapl	fp!, {sp}^
    2924:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2928:	bl	fe4c0928 <tcgetattr@plt+0xfe4bf650>
    292c:			; <UNDEFINED> instruction: 0xf7fe4621
    2930:			; <UNDEFINED> instruction: 0xf8dfecb0
    2934:	andcs	r1, r5, #72, 14	; 0x1200000
    2938:	ldrbtmi	r2, [r9], #-0
    293c:	bl	fe24093c <tcgetattr@plt+0xfe23f664>
    2940:			; <UNDEFINED> instruction: 0x373cf8df
    2944:	stmiapl	fp!, {r0, r8, sp}^
    2948:			; <UNDEFINED> instruction: 0x4602681b
    294c:			; <UNDEFINED> instruction: 0xf7fe4620
    2950:	strtmi	lr, [r1], -r6, asr #24
    2954:			; <UNDEFINED> instruction: 0xf7fe200a
    2958:			; <UNDEFINED> instruction: 0xf8dfec72
    295c:	andcs	r1, r5, #40, 14	; 0xa00000
    2960:	ldrbtmi	r2, [r9], #-0
    2964:	bl	1d40964 <tcgetattr@plt+0x1d3f68c>
    2968:			; <UNDEFINED> instruction: 0xf7fe4621
    296c:			; <UNDEFINED> instruction: 0xf8dfec92
    2970:	andcs	r1, r5, #24, 14	; 0x600000
    2974:	ldrbtmi	r2, [r9], #-0
    2978:	bl	1ac0978 <tcgetattr@plt+0x1abf6a0>
    297c:			; <UNDEFINED> instruction: 0xf7fe4621
    2980:			; <UNDEFINED> instruction: 0xf8dfec88
    2984:	andcs	r1, r5, #8, 14	; 0x200000
    2988:	ldrbtmi	r2, [r9], #-0
    298c:	bl	184098c <tcgetattr@plt+0x183f6b4>
    2990:			; <UNDEFINED> instruction: 0xf7fe4621
    2994:			; <UNDEFINED> instruction: 0xf8dfec7e
    2998:	andcs	r1, r5, #248, 12	; 0xf800000
    299c:	ldrbtmi	r2, [r9], #-0
    29a0:	bl	15c09a0 <tcgetattr@plt+0x15bf6c8>
    29a4:			; <UNDEFINED> instruction: 0xf7fe4621
    29a8:			; <UNDEFINED> instruction: 0xf8dfec74
    29ac:	andcs	r1, r5, #232, 12	; 0xe800000
    29b0:	ldrbtmi	r2, [r9], #-0
    29b4:	bl	13409b4 <tcgetattr@plt+0x133f6dc>
    29b8:			; <UNDEFINED> instruction: 0xf7fe4621
    29bc:			; <UNDEFINED> instruction: 0xf8dfec6a
    29c0:	andcs	r1, r5, #216, 12	; 0xd800000
    29c4:	ldrbtmi	r2, [r9], #-0
    29c8:	bl	10c09c8 <tcgetattr@plt+0x10bf6f0>
    29cc:			; <UNDEFINED> instruction: 0xf7fe4621
    29d0:			; <UNDEFINED> instruction: 0xf8dfec60
    29d4:	andcs	r1, r5, #200, 12	; 0xc800000
    29d8:	ldrbtmi	r2, [r9], #-0
    29dc:	bl	e409dc <tcgetattr@plt+0xe3f704>
    29e0:			; <UNDEFINED> instruction: 0xf7fe4621
    29e4:			; <UNDEFINED> instruction: 0xf8dfec56
    29e8:	andcs	r1, r5, #184, 12	; 0xb800000
    29ec:	ldrbtmi	r2, [r9], #-0
    29f0:	bl	bc09f0 <tcgetattr@plt+0xbbf718>
    29f4:			; <UNDEFINED> instruction: 0xf7fe4621
    29f8:			; <UNDEFINED> instruction: 0xf8dfec4c
    29fc:	andcs	r1, r5, #168, 12	; 0xa800000
    2a00:	ldrbtmi	r2, [r9], #-0
    2a04:	bl	940a04 <tcgetattr@plt+0x93f72c>
    2a08:			; <UNDEFINED> instruction: 0xf7fe4621
    2a0c:			; <UNDEFINED> instruction: 0xf8dfec42
    2a10:	andcs	r1, r5, #152, 12	; 0x9800000
    2a14:	ldrbtmi	r2, [r9], #-0
    2a18:	bl	6c0a18 <tcgetattr@plt+0x6bf740>
    2a1c:			; <UNDEFINED> instruction: 0xf7fe4621
    2a20:			; <UNDEFINED> instruction: 0xf8dfec38
    2a24:	andcs	r1, r5, #136, 12	; 0x8800000
    2a28:	ldrbtmi	r2, [r9], #-0
    2a2c:	bl	440a2c <tcgetattr@plt+0x43f754>
    2a30:			; <UNDEFINED> instruction: 0xf7fe4621
    2a34:			; <UNDEFINED> instruction: 0xf8dfec2e
    2a38:	andcs	r1, r5, #120, 12	; 0x7800000
    2a3c:	ldrbtmi	r2, [r9], #-0
    2a40:	bl	1c0a40 <tcgetattr@plt+0x1bf768>
    2a44:			; <UNDEFINED> instruction: 0xf7fe4621
    2a48:			; <UNDEFINED> instruction: 0xf8dfec24
    2a4c:	andcs	r1, r5, #104, 12	; 0x6800000
    2a50:	ldrbtmi	r2, [r9], #-0
    2a54:	b	fff40a54 <tcgetattr@plt+0xfff3f77c>
    2a58:			; <UNDEFINED> instruction: 0xf7fe4621
    2a5c:			; <UNDEFINED> instruction: 0xf8dfec1a
    2a60:	andcs	r1, r5, #88, 12	; 0x5800000
    2a64:	ldrbtmi	r2, [r9], #-0
    2a68:	b	ffcc0a68 <tcgetattr@plt+0xffcbf790>
    2a6c:			; <UNDEFINED> instruction: 0xf7fe4621
    2a70:			; <UNDEFINED> instruction: 0xf8dfec10
    2a74:	andcs	r1, r5, #72, 12	; 0x4800000
    2a78:	ldrbtmi	r2, [r9], #-0
    2a7c:	b	ffa40a7c <tcgetattr@plt+0xffa3f7a4>
    2a80:			; <UNDEFINED> instruction: 0xf7fe4621
    2a84:			; <UNDEFINED> instruction: 0xf8dfec06
    2a88:	andcs	r1, r5, #56, 12	; 0x3800000
    2a8c:	ldrbtmi	r2, [r9], #-0
    2a90:	b	ff7c0a90 <tcgetattr@plt+0xff7bf7b8>
    2a94:			; <UNDEFINED> instruction: 0xf7fe4621
    2a98:			; <UNDEFINED> instruction: 0xf8dfebfc
    2a9c:	andcs	r1, r5, #40, 12	; 0x2800000
    2aa0:	ldrbtmi	r2, [r9], #-0
    2aa4:	b	ff540aa4 <tcgetattr@plt+0xff53f7cc>
    2aa8:			; <UNDEFINED> instruction: 0xf7fe4621
    2aac:			; <UNDEFINED> instruction: 0xf8dfebf2
    2ab0:	andcs	r1, r5, #24, 12	; 0x1800000
    2ab4:	ldrbtmi	r2, [r9], #-0
    2ab8:	b	ff2c0ab8 <tcgetattr@plt+0xff2bf7e0>
    2abc:			; <UNDEFINED> instruction: 0xf7fe4621
    2ac0:			; <UNDEFINED> instruction: 0xf8dfebe8
    2ac4:	andcs	r1, r5, #8, 12	; 0x800000
    2ac8:	ldrbtmi	r2, [r9], #-0
    2acc:	b	ff040acc <tcgetattr@plt+0xff03f7f4>
    2ad0:			; <UNDEFINED> instruction: 0xf7fe4621
    2ad4:			; <UNDEFINED> instruction: 0xf8dfebde
    2ad8:	andcs	r1, r5, #248, 10	; 0x3e000000
    2adc:	ldrbtmi	r2, [r9], #-0
    2ae0:	b	fedc0ae0 <tcgetattr@plt+0xfedbf808>
    2ae4:			; <UNDEFINED> instruction: 0xf7fe4621
    2ae8:			; <UNDEFINED> instruction: 0xf8dfebd4
    2aec:	andcs	r1, r5, #232, 10	; 0x3a000000
    2af0:	ldrbtmi	r2, [r9], #-0
    2af4:	b	feb40af4 <tcgetattr@plt+0xfeb3f81c>
    2af8:			; <UNDEFINED> instruction: 0xf7fe4621
    2afc:			; <UNDEFINED> instruction: 0xf8dfebca
    2b00:	andcs	r1, r5, #216, 10	; 0x36000000
    2b04:	ldrbtmi	r2, [r9], #-0
    2b08:	b	fe8c0b08 <tcgetattr@plt+0xfe8bf830>
    2b0c:			; <UNDEFINED> instruction: 0xf7fe4621
    2b10:			; <UNDEFINED> instruction: 0xf8dfebc0
    2b14:	andcs	r1, r5, #200, 10	; 0x32000000
    2b18:	ldrbtmi	r2, [r9], #-0
    2b1c:	b	fe640b1c <tcgetattr@plt+0xfe63f844>
    2b20:			; <UNDEFINED> instruction: 0xf7fe4621
    2b24:			; <UNDEFINED> instruction: 0xf8dfebb6
    2b28:	andcs	r1, r5, #184, 10	; 0x2e000000
    2b2c:	ldrbtmi	r2, [r9], #-0
    2b30:	b	fe3c0b30 <tcgetattr@plt+0xfe3bf858>
    2b34:			; <UNDEFINED> instruction: 0xf7fe4621
    2b38:			; <UNDEFINED> instruction: 0xf8dfebac
    2b3c:	andcs	r1, r5, #168, 10	; 0x2a000000
    2b40:	ldrbtmi	r2, [r9], #-0
    2b44:	b	fe140b44 <tcgetattr@plt+0xfe13f86c>
    2b48:			; <UNDEFINED> instruction: 0xf7fe4621
    2b4c:			; <UNDEFINED> instruction: 0xf8dfeba2
    2b50:	andcs	r1, r5, #152, 10	; 0x26000000
    2b54:	ldrbtmi	r2, [r9], #-0
    2b58:	b	1ec0b58 <tcgetattr@plt+0x1ebf880>
    2b5c:			; <UNDEFINED> instruction: 0xf7fe4621
    2b60:			; <UNDEFINED> instruction: 0xf8dfeb98
    2b64:	andcs	r1, r5, #136, 10	; 0x22000000
    2b68:	ldrbtmi	r2, [r9], #-0
    2b6c:	b	1c40b6c <tcgetattr@plt+0x1c3f894>
    2b70:			; <UNDEFINED> instruction: 0xf7fe4621
    2b74:			; <UNDEFINED> instruction: 0xf8dfeb8e
    2b78:	andcs	r1, r5, #120, 10	; 0x1e000000
    2b7c:	ldrbtmi	r2, [r9], #-0
    2b80:	b	19c0b80 <tcgetattr@plt+0x19bf8a8>
    2b84:			; <UNDEFINED> instruction: 0xf7fe4621
    2b88:			; <UNDEFINED> instruction: 0xf8dfeb84
    2b8c:	andcs	r1, r5, #104, 10	; 0x1a000000
    2b90:	ldrbtmi	r2, [r9], #-0
    2b94:	b	1740b94 <tcgetattr@plt+0x173f8bc>
    2b98:			; <UNDEFINED> instruction: 0xf7fe4621
    2b9c:			; <UNDEFINED> instruction: 0xf8dfeb7a
    2ba0:	andcs	r1, r5, #88, 10	; 0x16000000
    2ba4:	ldrbtmi	r2, [r9], #-0
    2ba8:	b	14c0ba8 <tcgetattr@plt+0x14bf8d0>
    2bac:			; <UNDEFINED> instruction: 0xf7fe4621
    2bb0:			; <UNDEFINED> instruction: 0xf8dfeb70
    2bb4:	andcs	r1, r5, #72, 10	; 0x12000000
    2bb8:	ldrbtmi	r2, [r9], #-0
    2bbc:	b	1240bbc <tcgetattr@plt+0x123f8e4>
    2bc0:			; <UNDEFINED> instruction: 0xf7fe4621
    2bc4:			; <UNDEFINED> instruction: 0xf8dfeb66
    2bc8:	andcs	r1, r5, #56, 10	; 0xe000000
    2bcc:	ldrbtmi	r2, [r9], #-0
    2bd0:	b	fc0bd0 <tcgetattr@plt+0xfbf8f8>
    2bd4:			; <UNDEFINED> instruction: 0xf7fe4621
    2bd8:			; <UNDEFINED> instruction: 0xf8dfeb5c
    2bdc:	andcs	r1, r5, #40, 10	; 0xa000000
    2be0:	ldrbtmi	r2, [r9], #-0
    2be4:	b	d40be4 <tcgetattr@plt+0xd3f90c>
    2be8:			; <UNDEFINED> instruction: 0xf7fe4621
    2bec:			; <UNDEFINED> instruction: 0xf8dfeb52
    2bf0:	andcs	r1, r5, #24, 10	; 0x6000000
    2bf4:	ldrbtmi	r2, [r9], #-0
    2bf8:	b	ac0bf8 <tcgetattr@plt+0xabf920>
    2bfc:			; <UNDEFINED> instruction: 0xf7fe4621
    2c00:			; <UNDEFINED> instruction: 0xf8dfeb48
    2c04:	andcs	r1, r5, #8, 10	; 0x2000000
    2c08:	ldrbtmi	r2, [r9], #-0
    2c0c:	b	840c0c <tcgetattr@plt+0x83f934>
    2c10:			; <UNDEFINED> instruction: 0xf7fe4621
    2c14:			; <UNDEFINED> instruction: 0xf8dfeb3e
    2c18:	andcs	r1, r5, #248, 8	; 0xf8000000
    2c1c:	ldrbtmi	r2, [r9], #-0
    2c20:	b	5c0c20 <tcgetattr@plt+0x5bf948>
    2c24:			; <UNDEFINED> instruction: 0xf7fe4621
    2c28:			; <UNDEFINED> instruction: 0xf8dfeb34
    2c2c:	andcs	r1, r5, #232, 8	; 0xe8000000
    2c30:	ldrbtmi	r2, [r9], #-0
    2c34:	b	340c34 <tcgetattr@plt+0x33f95c>
    2c38:			; <UNDEFINED> instruction: 0xf7fe4621
    2c3c:			; <UNDEFINED> instruction: 0xf8dfeb2a
    2c40:	andcs	r1, r5, #216, 8	; 0xd8000000
    2c44:	ldrbtmi	r2, [r9], #-0
    2c48:	b	c0c48 <tcgetattr@plt+0xbf970>
    2c4c:			; <UNDEFINED> instruction: 0xf7fe4621
    2c50:			; <UNDEFINED> instruction: 0xf8dfeb20
    2c54:	andcs	r1, r5, #200, 8	; 0xc8000000
    2c58:	ldrbtmi	r2, [r9], #-0
    2c5c:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c60:	ldrtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2c64:			; <UNDEFINED> instruction: 0x46024479
    2c68:			; <UNDEFINED> instruction: 0xf7fe2001
    2c6c:			; <UNDEFINED> instruction: 0xf8dfea9a
    2c70:	andcs	r1, r5, #180, 8	; 0xb4000000
    2c74:	ldrbtmi	r2, [r9], #-0
    2c78:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c7c:	strtne	pc, [r8], #2271	; 0x8df
    2c80:			; <UNDEFINED> instruction: 0x46024479
    2c84:			; <UNDEFINED> instruction: 0xf7fe2001
    2c88:			; <UNDEFINED> instruction: 0xf8dfea8c
    2c8c:	andcs	r1, r5, #160, 8	; 0xa0000000
    2c90:	ldrbtmi	r2, [r9], #-0
    2c94:	ldmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c98:	ldrcs	pc, [r4], #2271	; 0x8df
    2c9c:			; <UNDEFINED> instruction: 0x4601447a
    2ca0:			; <UNDEFINED> instruction: 0xf7fe2001
    2ca4:	andcs	lr, r0, lr, ror sl
    2ca8:	b	c40ca8 <tcgetattr@plt+0xc3f9d0>
    2cac:			; <UNDEFINED> instruction: 0xf7ff2002
    2cb0:			; <UNDEFINED> instruction: 0xf8dfb822
    2cb4:	ldrbtmi	r0, [r8], #-1152	; 0xfffffb80
    2cb8:	bllt	fff80cbc <tcgetattr@plt+0xfff7f9e4>
    2cbc:	andcs	r4, r4, #194560	; 0x2f800
    2cc0:	ldrbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2cc4:	stmiapl	lr!, {r0, r8, sp}^
    2cc8:	ldmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    2ccc:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cd0:	bllt	feac0cd4 <tcgetattr@plt+0xfeabf9fc>
    2cd4:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2cd8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2cdc:	bllt	3c0ce0 <tcgetattr@plt+0x3bfa08>
    2ce0:	msreq	CPSR_c, #160, 2	; 0x28
    2ce4:			; <UNDEFINED> instruction: 0xf63e2b5d
    2ce8:			; <UNDEFINED> instruction: 0xf8dfafe1
    2cec:			; <UNDEFINED> instruction: 0x46032454
    2cf0:	ldmdavs	r0!, {r0, r8, sp}
    2cf4:			; <UNDEFINED> instruction: 0xf7fe447a
    2cf8:			; <UNDEFINED> instruction: 0xf7feea72
    2cfc:	ldrdcs	fp, [r3], -r7
    2d00:	svclt	0x00f9f7fe
    2d04:	ldrteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2d08:			; <UNDEFINED> instruction: 0xf7fe4478
    2d0c:			; <UNDEFINED> instruction: 0xf1b0e94c
    2d10:			; <UNDEFINED> instruction: 0xf77f0800
    2d14:			; <UNDEFINED> instruction: 0xf8dfa925
    2d18:	andcs	r1, r1, r0, lsr r4
    2d1c:	strtge	pc, [ip], #-2271	; 0xfffff721
    2d20:	streq	pc, [r2, -r8, lsr #3]
    2d24:			; <UNDEFINED> instruction: 0x260a4479
    2d28:	b	ec0d28 <tcgetattr@plt+0xebfa50>
    2d2c:	strd	r4, [r5], -sl
    2d30:			; <UNDEFINED> instruction: 0x46514632
    2d34:	strcc	r2, [sl], -r1
    2d38:	b	cc0d38 <tcgetattr@plt+0xcbfa60>
    2d3c:	blle	ffdd383c <tcgetattr@plt+0xffdd2564>
    2d40:	mulcs	sl, sp, fp
    2d44:	stmiapl	lr!, {r0, r8, r9, sl, sp}^
    2d48:			; <UNDEFINED> instruction: 0xf7fe6831
    2d4c:	ldrtmi	lr, [r8], -r4, lsl #21
    2d50:			; <UNDEFINED> instruction: 0xf002210a
    2d54:			; <UNDEFINED> instruction: 0x3701fa97
    2d58:	eorseq	pc, r0, r1, lsl #2
    2d5c:			; <UNDEFINED> instruction: 0xf7fe6831
    2d60:	ldrmi	lr, [r8, #2682]!	; 0xa7a
    2d64:			; <UNDEFINED> instruction: 0xf8dfdaf3
    2d68:	andcs	sl, sl, r8, ror #7
    2d6c:	smladxcs	r1, r1, r8, r6
    2d70:	b	1c40d70 <tcgetattr@plt+0x1c3fa98>
    2d74:	strd	r4, [r4], -sl
    2d78:	andcs	r4, r1, r1, asr r6
    2d7c:	b	440d7c <tcgetattr@plt+0x43faa4>
    2d80:	ldrmi	r3, [r8, #1793]!	; 0x701
    2d84:	ldmdavs	r1!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    2d88:			; <UNDEFINED> instruction: 0xf7fe200a
    2d8c:			; <UNDEFINED> instruction: 0xf7ffea64
    2d90:	blmi	ffc31134 <tcgetattr@plt+0xffc2fe5c>
    2d94:	smcvs	13387	; 0x344b
    2d98:	blt	780d9c <tcgetattr@plt+0x77fac4>
    2d9c:	eorsle	r3, sl, r3, lsl #4
    2da0:	b	fe0c0da0 <tcgetattr@plt+0xfe0bfac8>
    2da4:	ldrbtmi	r4, [r8], #-2284	; 0xfffff714
    2da8:	strbmi	lr, [r2], -sl, lsl #10
    2dac:	blt	1d80db0 <tcgetattr@plt+0x1d7fad8>
    2db0:	andcs	r4, r1, sl, ror #19
    2db4:			; <UNDEFINED> instruction: 0xf7fe4479
    2db8:			; <UNDEFINED> instruction: 0xf7ffe9f4
    2dbc:	strbmi	fp, [sl], -r0, ror #17
    2dc0:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    2dc4:	stmib	r9, {r6, r9, sl, lr}^
    2dc8:			; <UNDEFINED> instruction: 0xf7fe8800
    2dcc:	ldmdavs	pc!, {r3, r5, r6, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2dd0:			; <UNDEFINED> instruction: 0x46406833
    2dd4:	vmax.s8	q10, <illegal reg q2.5>, q5
    2dd8:			; <UNDEFINED> instruction: 0xf8a94114
    2ddc:			; <UNDEFINED> instruction: 0xf8a97000
    2de0:			; <UNDEFINED> instruction: 0xf7fe3002
    2de4:			; <UNDEFINED> instruction: 0xf7fee95c
    2de8:	strbmi	fp, [sl], -r3, asr #31
    2dec:	tstmi	ip, r5, asr #4	; <UNPREDICTABLE>
    2df0:	movwcs	r2, #16384	; 0x4000
    2df4:	andcc	pc, r0, r9, lsl #17
    2df8:	ldmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2dfc:			; <UNDEFINED> instruction: 0xf43f2800
    2e00:	ldmibmi	r7, {r1, r2, r3, r4, r5, r7, fp, sp, pc}^
    2e04:	andcs	r2, r0, r5, lsl #4
    2e08:			; <UNDEFINED> instruction: 0xf7fe4479
    2e0c:			; <UNDEFINED> instruction: 0xf7fee922
    2e10:			; <UNDEFINED> instruction: 0xf7ffea10
    2e14:			; <UNDEFINED> instruction: 0x464ab8b4
    2e18:	tstmi	ip, r5, asr #4	; <UNPREDICTABLE>
    2e1c:	movwcs	r2, #61440	; 0xf000
    2e20:	andcc	pc, r0, r9, lsl #17
    2e24:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e28:	blle	3ca638 <tcgetattr@plt+0x3c9360>
    2e2c:	andcs	r4, r1, sp, asr #19
    2e30:			; <UNDEFINED> instruction: 0xf7fe4479
    2e34:			; <UNDEFINED> instruction: 0xf7ffe9b6
    2e38:	bge	ffa710c8 <tcgetattr@plt+0xffa6fdf0>
    2e3c:			; <UNDEFINED> instruction: 0x46a9abf2
    2e40:	cfstrsls	mvf4, [r5, #-204]	; 0xffffff34
    2e44:	ldrb	r4, [sl], #-1682	; 0xfffff96e
    2e48:	blx	fe63ee50 <tcgetattr@plt+0xfe63db78>
    2e4c:	andcs	r4, r5, #3244032	; 0x318000
    2e50:	ldrbtmi	r2, [r9], #-0
    2e54:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e58:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e5c:	stmlt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2e60:	andcs	r4, r5, #3178496	; 0x308000
    2e64:	ldrbtmi	r2, [r9], #-0
    2e68:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e6c:	andcs	r4, r1, r1, lsl #12
    2e70:	stmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e74:			; <UNDEFINED> instruction: 0xf47f2800
    2e78:			; <UNDEFINED> instruction: 0xf7feaa3d
    2e7c:	stmdavs	r3, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
    2e80:	svclt	0x00182b20
    2e84:			; <UNDEFINED> instruction: 0xf7ff6005
    2e88:	ldmibmi	r9!, {r0, r2, r4, r5, r9, fp, ip, sp, pc}
    2e8c:	andcs	r2, r0, r5, lsl #4
    2e90:			; <UNDEFINED> instruction: 0xf7fe4479
    2e94:			; <UNDEFINED> instruction: 0xf7fee8de
    2e98:	ldmibmi	r6!, {r1, r4, r6, r8, fp, sp, lr, pc}
    2e9c:	andcs	r4, r5, #186368	; 0x2d800
    2ea0:	stmiapl	fp!, {r0, r3, r4, r5, r6, sl, lr}^
    2ea4:	ldmdavs	ip, {sp}
    2ea8:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2eac:	tstcs	r1, r4, ror fp
    2eb0:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2eb4:	strtmi	r4, [r0], -r2, lsl #12
    2eb8:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ebc:			; <UNDEFINED> instruction: 0xf7fe2001
    2ec0:	strbmi	lr, [r9], -r6, lsr #18
    2ec4:	ldrbmi	r2, [r0], -r5, lsl #4
    2ec8:	ldrdls	pc, [ip], -sp
    2ecc:	stmia	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ed0:	strbmi	r4, [fp], -sl, lsr #19
    2ed4:			; <UNDEFINED> instruction: 0x46024479
    2ed8:			; <UNDEFINED> instruction: 0xf7fe2001
    2edc:			; <UNDEFINED> instruction: 0xf7fee99e
    2ee0:	ldrbmi	lr, [r1], -r6, asr #17
    2ee4:	andcs	r2, r0, r5, lsl #4
    2ee8:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2eec:	strbmi	r4, [fp], -r4, lsr #19
    2ef0:			; <UNDEFINED> instruction: 0x46024479
    2ef4:			; <UNDEFINED> instruction: 0xf7fe2001
    2ef8:	stmibmi	r2!, {r4, r7, r8, fp, sp, lr, pc}
    2efc:	andcs	r2, r0, r5, lsl #4
    2f00:			; <UNDEFINED> instruction: 0xf7fe4479
    2f04:	strmi	lr, [r1], -r6, lsr #17
    2f08:			; <UNDEFINED> instruction: 0xf7fe4630
    2f0c:	ldmibmi	lr, {r1, r2, r7, r8, fp, sp, lr, pc}
    2f10:	ldrtmi	r2, [r0], -r5, lsl #4
    2f14:			; <UNDEFINED> instruction: 0xf7fe4479
    2f18:	stmdavs	r2!, {r2, r3, r4, r7, fp, sp, lr, pc}
    2f1c:	andcs	r4, r1, r1, lsl #12
    2f20:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f24:	andcs	r4, r5, #84934656	; 0x5100000
    2f28:			; <UNDEFINED> instruction: 0xf7fe2000
    2f2c:	ldmibmi	r7, {r1, r4, r7, fp, sp, lr, pc}
    2f30:	ldrbtmi	r4, [r9], #-1611	; 0xfffff9b5
    2f34:	andcs	r4, r1, r2, lsl #12
    2f38:	stmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f3c:	andcs	r4, r5, #148, 18	; 0x250000
    2f40:	andcs	r4, r0, r9, ror r4
    2f44:	stm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f48:	strmi	r6, [r1], -r2, lsr #19
    2f4c:	rscscc	pc, pc, pc, asr #32
    2f50:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f54:	andcs	r4, r5, #2342912	; 0x23c000
    2f58:			; <UNDEFINED> instruction: 0xe7f24479
    2f5c:	andcs	r4, r5, #2326528	; 0x238000
    2f60:			; <UNDEFINED> instruction: 0xf7fe4479
    2f64:	stmdbvs	r2!, {r1, r2, r4, r5, r6, fp, sp, lr, pc}^
    2f68:			; <UNDEFINED> instruction: 0xf04f4601
    2f6c:			; <UNDEFINED> instruction: 0xf7fe30ff
    2f70:	stmibmi	sl, {r1, r3, r7, fp, sp, lr, pc}
    2f74:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2f78:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f7c:	andcs	r4, r1, r1, lsl #12
    2f80:	stmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f84:	andcs	r4, r5, #2195456	; 0x218000
    2f88:			; <UNDEFINED> instruction: 0xe7da4479
    2f8c:	andcs	r4, r5, #2179072	; 0x214000
    2f90:	ldrbtmi	r4, [r9], #-2937	; 0xfffff487
    2f94:	svclt	0x0000e785
    2f98:	andeq	r4, r0, r2, asr r2
    2f9c:	andeq	r4, r0, sl, lsr r2
    2fa0:	ldrdeq	r3, [r0], -lr
    2fa4:	andeq	r4, r0, lr, ror #1
    2fa8:	andeq	r4, r0, r0, lsr #1
    2fac:	andeq	r4, r0, r6, lsr r0
    2fb0:	andeq	r4, r0, r6
    2fb4:	andeq	r3, r0, r8, asr #31
    2fb8:	andeq	r0, r0, r0, asr #2
    2fbc:			; <UNDEFINED> instruction: 0x00003fb6
    2fc0:			; <UNDEFINED> instruction: 0x00003fbc
    2fc4:	andeq	r3, r0, r8, asr pc
    2fc8:	andeq	r3, r0, r2, asr pc
    2fcc:	muleq	r0, r0, lr
    2fd0:	andeq	r3, r0, r2, lsl #29
    2fd4:	andeq	r3, r0, r6, lsl #29
    2fd8:	andeq	r3, r0, r4, asr lr
    2fdc:	andeq	r3, r0, r8, ror #28
    2fe0:	andeq	r3, r0, ip, lsr #28
    2fe4:	strdeq	r3, [r0], -r2
    2fe8:	andeq	r3, r0, ip, ror #2
    2fec:	andeq	r3, r0, ip, lsr #27
    2ff0:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    2ff4:	andeq	r3, r0, r2, ror #30
    2ff8:	andeq	r3, r0, r8, asr #30
    2ffc:	andeq	r3, r0, ip, lsl pc
    3000:	andeq	r3, r0, lr, lsr pc
    3004:	andeq	r3, r0, r2, lsr pc
    3008:	andeq	r3, r0, r4, lsl #30
    300c:	strdeq	r3, [r0], -ip
    3010:	ldrdeq	r3, [r0], -r4
    3014:	andeq	r3, r0, r8, asr #23
    3018:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    301c:	andeq	r3, r0, r4, lsr #22
    3020:	andeq	r3, r0, sl, lsl fp
    3024:	andeq	r3, r0, lr, ror #26
    3028:	andeq	r3, r0, r2, asr #21
    302c:	ldrdeq	r3, [r0], -r8
    3030:	strdeq	r3, [r0], -r4
    3034:	andeq	r2, r0, r2, ror lr
    3038:	andeq	r2, r0, r0, ror lr
    303c:	andeq	r2, r0, r6, ror lr
    3040:	muleq	r0, r8, sl
    3044:	andeq	r2, r0, r2, lsr lr
    3048:	strdeq	r2, [r0], -r8
    304c:	muleq	r0, r6, sl
    3050:	andeq	r3, r0, ip, ror sl
    3054:	andeq	r3, r0, r2, ror #20
    3058:	andeq	r3, r0, r8, asr #20
    305c:	andeq	r3, r0, r2, ror sl
    3060:	andeq	r3, r0, ip, ror #20
    3064:	andeq	r3, r0, lr, lsr #20
    3068:	muleq	r0, r0, sp
    306c:	andeq	r3, r0, lr, lsr fp
    3070:	andeq	r3, r0, sl, asr #19
    3074:	strdeq	r3, [r0], -r8
    3078:	andeq	r2, r0, r8, lsl #28
    307c:	strdeq	r2, [r0], -lr
    3080:	andeq	r0, r0, r8, asr #2
    3084:	andeq	r2, r0, r6, ror #27
    3088:	strdeq	r2, [r0], -r6
    308c:	andeq	r2, r0, lr, ror #27
    3090:	andeq	r2, r0, r2, lsr #28
    3094:	andeq	r2, r0, r6, asr lr
    3098:	andeq	r2, r0, r6, lsl #29
    309c:	andeq	r2, r0, r6, asr #29
    30a0:	strdeq	r2, [r0], -r6
    30a4:	andeq	r2, r0, r2, lsr pc
    30a8:	andeq	r2, r0, r2, asr pc
    30ac:	andeq	r2, r0, r2, ror pc
    30b0:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    30b4:	ldrdeq	r2, [r0], -sl
    30b8:	andeq	r3, r0, lr
    30bc:	andeq	r3, r0, r6, lsr r0
    30c0:	andeq	r3, r0, lr, asr r0
    30c4:	andeq	r3, r0, sl, lsl #1
    30c8:	strheq	r3, [r0], -r6
    30cc:	strdeq	r3, [r0], -r2
    30d0:	andeq	r3, r0, sl, lsl #2
    30d4:	andeq	r3, r0, lr, lsl r1
    30d8:	andeq	r3, r0, r6, lsr r1
    30dc:	andeq	r3, r0, r2, asr r1
    30e0:	andeq	r3, r0, sl, lsl #3
    30e4:	andeq	r3, r0, r2, asr #3
    30e8:	strdeq	r3, [r0], -lr
    30ec:	andeq	r3, r0, r6, lsr r2
    30f0:	andeq	r3, r0, r6, ror #4
    30f4:	andeq	r3, r0, r2, lsr #5
    30f8:	ldrdeq	r3, [r0], -sl
    30fc:	andeq	r3, r0, r6, lsl r3
    3100:	andeq	r3, r0, lr, lsr r3
    3104:	andeq	r3, r0, lr, ror #6
    3108:	muleq	r0, sl, r3
    310c:			; <UNDEFINED> instruction: 0x000033ba
    3110:	andeq	r3, r0, sl, ror #7
    3114:	andeq	r3, r0, r2, lsr #8
    3118:	andeq	r3, r0, sl, asr r4
    311c:	andeq	r3, r0, r2, lsl #9
    3120:	andeq	r3, r0, ip, lsl #9
    3124:	andeq	r3, r0, r2, lsr #9
    3128:	andeq	r3, r0, r8, lsr #9
    312c:			; <UNDEFINED> instruction: 0x000034be
    3130:	ldrdeq	r3, [r0], -r0
    3134:	andeq	r2, r0, r2, ror #18
    3138:	muleq	r0, r0, r6
    313c:			; <UNDEFINED> instruction: 0x000034be
    3140:	andeq	r2, r0, r8, ror #19
    3144:	andeq	r3, r0, ip, lsl r6
    3148:	andeq	r3, r0, r8, lsl #12
    314c:	andeq	r3, r0, ip, lsl #12
    3150:	andeq	r3, r0, ip, asr #11
    3154:	andeq	r3, r0, r0, lsr #13
    3158:	andeq	r2, r0, r2, lsl #17
    315c:	ldrdeq	r3, [r0], -ip
    3160:	andeq	r3, r0, r4, lsr #11
    3164:	andeq	r3, r0, ip, lsr #11
    3168:	andeq	r3, r0, r2, ror r5
    316c:			; <UNDEFINED> instruction: 0x000033be
    3170:	strdeq	r2, [r0], -r4
    3174:	strdeq	r2, [r0], -r0
    3178:	andeq	r0, r0, r4, lsr r1
    317c:	andeq	r2, r0, r8, lsr #13
    3180:	andeq	r2, r0, ip, lsl #13
    3184:	ldrdeq	r3, [r0], -r8
    3188:	andeq	r3, r0, r8, lsr #5
    318c:	andeq	r2, r0, sl, asr #12
    3190:	andeq	r3, r0, r4, ror #9
    3194:	andeq	r3, r0, ip, asr #9
    3198:	andeq	r3, r0, r0, ror #9
    319c:	andeq	r3, r0, sl, lsl #5
    31a0:	muleq	r0, ip, r4
    31a4:	strdeq	r2, [r0], -lr
    31a8:	bleq	3f2ec <tcgetattr@plt+0x3e014>
    31ac:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    31b0:	strbtmi	fp, [sl], -r2, lsl #24
    31b4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    31b8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    31bc:	ldrmi	sl, [sl], #776	; 0x308
    31c0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    31c4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    31c8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    31cc:			; <UNDEFINED> instruction: 0xf85a4b06
    31d0:	stmdami	r6, {r0, r1, ip, sp}
    31d4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    31d8:	svc	0x0086f7fd
    31dc:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31e0:	andeq	r3, r1, ip, asr #25
    31e4:	andeq	r0, r0, r0, lsr #2
    31e8:	andeq	r0, r0, ip, lsr r1
    31ec:	andeq	r0, r0, r4, asr #2
    31f0:	ldr	r3, [pc, #20]	; 320c <tcgetattr@plt+0x1f34>
    31f4:	ldr	r2, [pc, #20]	; 3210 <tcgetattr@plt+0x1f38>
    31f8:	add	r3, pc, r3
    31fc:	ldr	r2, [r3, r2]
    3200:	cmp	r2, #0
    3204:	bxeq	lr
    3208:	b	10f4 <__gmon_start__@plt>
    320c:	andeq	r3, r1, ip, lsr #25
    3210:	andeq	r0, r0, r8, lsr r1
    3214:	blmi	1d5234 <tcgetattr@plt+0x1d3f5c>
    3218:	bmi	1d4400 <tcgetattr@plt+0x1d3128>
    321c:	addmi	r4, r3, #2063597568	; 0x7b000000
    3220:	andle	r4, r3, sl, ror r4
    3224:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3228:	ldrmi	fp, [r8, -r3, lsl #2]
    322c:	svclt	0x00004770
    3230:	strdeq	r3, [r1], -r0
    3234:	andeq	r3, r1, ip, ror #27
    3238:	andeq	r3, r1, r8, lsl #25
    323c:	andeq	r0, r0, r8, lsr #2
    3240:	stmdbmi	r9, {r3, fp, lr}
    3244:	bmi	25442c <tcgetattr@plt+0x253154>
    3248:	bne	254434 <tcgetattr@plt+0x25315c>
    324c:	svceq	0x00cb447a
    3250:			; <UNDEFINED> instruction: 0x01a1eb03
    3254:	andle	r1, r3, r9, asr #32
    3258:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    325c:	ldrmi	fp, [r8, -r3, lsl #2]
    3260:	svclt	0x00004770
    3264:	andeq	r3, r1, r4, asr #27
    3268:	andeq	r3, r1, r0, asr #27
    326c:	andeq	r3, r1, ip, asr ip
    3270:	andeq	r0, r0, ip, asr #2
    3274:	blmi	2b069c <tcgetattr@plt+0x2af3c4>
    3278:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    327c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3280:	blmi	271834 <tcgetattr@plt+0x27055c>
    3284:	ldrdlt	r5, [r3, -r3]!
    3288:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    328c:			; <UNDEFINED> instruction: 0xf7fd6818
    3290:			; <UNDEFINED> instruction: 0xf7ffee96
    3294:	blmi	1c3198 <tcgetattr@plt+0x1c1ec0>
    3298:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    329c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    32a0:	andeq	r3, r1, lr, lsl #27
    32a4:	andeq	r3, r1, ip, lsr #24
    32a8:	andeq	r0, r0, r4, lsr #2
    32ac:	andeq	r3, r1, r6, ror sp
    32b0:	andeq	r3, r1, lr, ror #26
    32b4:	svclt	0x0000e7c4
    32b8:			; <UNDEFINED> instruction: 0x4604b538
    32bc:	adcscc	pc, r3, #144, 16	; 0x900000
    32c0:	andseq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
    32c4:	strmi	sp, [sp], -fp, lsl #2
    32c8:	andcs	r4, r5, #98304	; 0x18000
    32cc:			; <UNDEFINED> instruction: 0xf7fd4479
    32d0:	stmdavs	r1!, {r6, r7, r9, sl, fp, sp, lr, pc}
    32d4:			; <UNDEFINED> instruction: 0xf7fd462a
    32d8:			; <UNDEFINED> instruction: 0xf894ef32
    32dc:	vrshr.u64	d19, d19, #61
    32e0:	ldclt	0, cr1, [r8, #-0]
    32e4:	andeq	r2, r0, r8, lsr #4
    32e8:	tstcs	r1, lr, lsl #8
    32ec:	addlt	fp, r2, r0, lsl #10
    32f0:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    32f4:			; <UNDEFINED> instruction: 0xf8dfab03
    32f8:	ldrbtmi	ip, [lr], #80	; 0x50
    32fc:	blcs	141450 <tcgetattr@plt+0x140178>
    3300:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3304:	ldrdgt	pc, [r0], -ip
    3308:	andgt	pc, r4, sp, asr #17
    330c:	stceq	0, cr15, [r0], {79}	; 0x4f
    3310:			; <UNDEFINED> instruction: 0xf7fd9300
    3314:	stmdacs	r0, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    3318:	bmi	339f50 <tcgetattr@plt+0x338c78>
    331c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    3320:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3324:	subsmi	r9, sl, r1, lsl #22
    3328:	andlt	sp, r2, r9, lsl #2
    332c:	bl	1414a8 <tcgetattr@plt+0x1401d0>
    3330:	ldrbmi	fp, [r0, -r3]!
    3334:	andcs	r4, r1, r6, lsl #18
    3338:			; <UNDEFINED> instruction: 0xf7fd4479
    333c:			; <UNDEFINED> instruction: 0xf7fdeea4
    3340:	svclt	0x0000ee96
    3344:	andeq	r3, r1, lr, lsr #23
    3348:	andeq	r0, r0, ip, lsr #2
    334c:	andeq	r3, r1, sl, lsl #23
    3350:	ldrdeq	r2, [r0], -ip
    3354:			; <UNDEFINED> instruction: 0x4604b510
    3358:	mcr	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    335c:	svclt	0x00181e23
    3360:	stmdacs	r0, {r0, r8, r9, sp}
    3364:	movwcs	fp, #3864	; 0xf18
    3368:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    336c:	strtmi	r4, [r2], -r2, lsl #18
    3370:	ldrbtmi	r2, [r9], #-1
    3374:	mcr	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3378:			; <UNDEFINED> instruction: 0x000021ba
    337c:	andcs	r4, r5, #81920	; 0x14000
    3380:	ldrbtmi	r2, [r9], #-0
    3384:			; <UNDEFINED> instruction: 0xf7fdb508
    3388:	strmi	lr, [r1], -r4, ror #28
    338c:			; <UNDEFINED> instruction: 0xf7fd2001
    3390:	svclt	0x0000ef44
    3394:	andeq	r2, r0, r6, asr #3
    3398:			; <UNDEFINED> instruction: 0x4606b570
    339c:	strcs	r4, [r0], #-3353	; 0xfffff2e7
    33a0:	ldrbtmi	r4, [sp], #-2073	; 0xfffff7e7
    33a4:	strcc	r4, [r4, #-1144]	; 0xfffffb88
    33a8:			; <UNDEFINED> instruction: 0xf855e001
    33ac:	ldrtmi	r0, [r1], -r4, lsl #22
    33b0:	ldcl	7, cr15, [lr, #1012]!	; 0x3f4
    33b4:	strcc	fp, [r1], #-360	; 0xfffffe98
    33b8:	mvnsle	r2, sl, lsl #24
    33bc:	andcs	r4, r5, #311296	; 0x4c000
    33c0:	ldrbtmi	r2, [r9], #-0
    33c4:	mcr	7, 2, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    33c8:	ldrtmi	r4, [r0], -r1, lsl #12
    33cc:	cdp2	0, 5, cr15, cr12, cr0, {0}
    33d0:			; <UNDEFINED> instruction: 0xf1a44604
    33d4:	blx	fecc3ffc <tcgetattr@plt+0xfecc2d24>
    33d8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    33dc:	svclt	0x00882c09
    33e0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    33e4:	strtmi	fp, [r0], -fp, lsl #18
    33e8:	stmdbmi	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    33ec:	andcs	r2, r0, r5, lsl #4
    33f0:			; <UNDEFINED> instruction: 0xf7fd4479
    33f4:	stmdbmi	r7, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}
    33f8:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    33fc:	andcs	r4, r1, r2, lsl #12
    3400:	svc	0x000af7fd
    3404:	andeq	r3, r1, r6, lsl #15
    3408:	andeq	r2, r0, r0, asr #3
    340c:	andeq	r2, r0, sl, lsr #3
    3410:	andeq	r2, r0, ip, ror r1
    3414:	andeq	r2, r0, r2, lsl #3
    3418:	tstcs	r4, sl, lsl #12
    341c:			; <UNDEFINED> instruction: 0x4604b510
    3420:			; <UNDEFINED> instruction: 0xf7fd2000
    3424:	smlattcs	r0, lr, lr, lr
    3428:	strmi	r4, [r8], -r2, lsr #12
    342c:			; <UNDEFINED> instruction: 0x4010e8bd
    3430:	mrclt	7, 1, APSR_nzcv, cr10, cr13, {7}
    3434:	svcmi	0x00f8e92d
    3438:	ldcmi	6, cr4, [r1], #-28	; 0xffffffe4
    343c:			; <UNDEFINED> instruction: 0x460d4691
    3440:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    3444:	stmdbmi	pc!, {r1, r2, r6, ip, lr, pc}	; <UNPREDICTABLE>
    3448:	andcs	r2, r0, r5, lsl #4
    344c:	bleq	13f878 <tcgetattr@plt+0x13e5a0>
    3450:			; <UNDEFINED> instruction: 0xf7fd4479
    3454:			; <UNDEFINED> instruction: 0x4601edfe
    3458:			; <UNDEFINED> instruction: 0xf0004628
    345c:	blmi	ac2cb8 <tcgetattr@plt+0xac19e0>
    3460:	andeq	pc, r0, r9, asr #17
    3464:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    3468:	ldrdcc	pc, [r0], -sl
    346c:	eormi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    3470:	strcs	fp, [r1, #-788]	; 0xfffffcec
    3474:			; <UNDEFINED> instruction: 0x8094f8df
    3478:	streq	lr, [r5], r9, lsl #22
    347c:			; <UNDEFINED> instruction: 0xe01644f8
    3480:	strbmi	r2, [r1], -r5, lsl #4
    3484:	strcc	r2, [r1, #-0]
    3488:	stcl	7, cr15, [r2, #1012]!	; 0x3f4
    348c:	strmi	r3, [r1], -r4, lsl #12
    3490:			; <UNDEFINED> instruction: 0xf0004620
    3494:			; <UNDEFINED> instruction: 0xf846fdf9
    3498:			; <UNDEFINED> instruction: 0xf8da0c04
    349c:	movwcc	r3, #4096	; 0x1000
    34a0:	andcc	pc, r0, sl, asr #17
    34a4:	eormi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    34a8:	stfcsd	f3, [r1, #400]!	; 0x190
    34ac:			; <UNDEFINED> instruction: 0xf994d01d
    34b0:	ldrtmi	r3, [r3], r0
    34b4:	mvnle	r2, sp, lsr #22
    34b8:	mvnscc	pc, #79	; 0x4f
    34bc:	andcc	pc, r0, fp, asr #17
    34c0:	svchi	0x00f8e8bd
    34c4:	bleq	fe17e0f0 <tcgetattr@plt+0xfe17ce18>
    34c8:	mvnscc	pc, #79	; 0x4f
    34cc:	andcc	pc, r0, fp, asr #17
    34d0:	svchi	0x00f8e8bd
    34d4:	ldrmi	r4, [r3], ip, lsl #22
    34d8:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    34dc:	ldrdcc	pc, [r0], -sl
    34e0:	eormi	pc, r3, r0, asr r8	; <UNPREDICTABLE>
    34e4:	bicle	r2, r5, r0, lsl #24
    34e8:	stmdbmi	r9, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    34ec:	andcs	r2, r0, r5, lsl #4
    34f0:			; <UNDEFINED> instruction: 0xf7fd4479
    34f4:	strmi	lr, [r1], -lr, lsr #27
    34f8:			; <UNDEFINED> instruction: 0xf7fd2001
    34fc:	svclt	0x0000ee8e
    3500:	andeq	r3, r1, r8, ror #20
    3504:	andeq	r2, r0, ip, lsl r1
    3508:	andeq	r0, r0, r0, lsr r1
    350c:	strdeq	r2, [r0], -r0
    3510:	muleq	r0, r4, r0
    3514:	bmi	25613c <tcgetattr@plt+0x254e64>
    3518:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    351c:			; <UNDEFINED> instruction: 0xf8506813
    3520:	teqlt	r8, r3, lsr #32
    3524:	mulne	r0, r0, r9
    3528:	andle	r2, r2, sp, lsr #18
    352c:	andsvs	r3, r3, r1, lsl #6
    3530:	andcs	r4, r0, r0, ror r7
    3534:	svclt	0x00004770
    3538:	muleq	r1, r0, r9
    353c:	andeq	r0, r0, r0, lsr r1
    3540:			; <UNDEFINED> instruction: 0x460cb538
    3544:	ldmdbmi	sl, {r0, r3, r6, r7, r8, ip, sp, pc}
    3548:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    354c:	ldc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    3550:	ldmdbmi	r8, {r4, r6, r8, r9, ip, sp, pc}
    3554:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3558:	stc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    355c:	ldcmi	3, cr11, [r6, #-32]	; 0xffffffe0
    3560:	andcs	r2, r0, r5, lsl #4
    3564:			; <UNDEFINED> instruction: 0x4629447d
    3568:	ldcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    356c:	strtmi	r4, [r0], -r1, lsl #12
    3570:	stc2	0, cr15, [sl]
    3574:	stmdale	r8, {r2, r3, r4, r5, fp, sp}
    3578:			; <UNDEFINED> instruction: 0xf7ffbd38
    357c:	strmi	pc, [r4], -fp, asr #31
    3580:	mvnle	r2, r0, lsl #16
    3584:	andeq	pc, r2, pc, rrx
    3588:			; <UNDEFINED> instruction: 0x4629bd38
    358c:	andcs	r2, r0, r5, lsl #4
    3590:	ldcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    3594:	strtmi	r4, [r3], -r9, lsl #18
    3598:			; <UNDEFINED> instruction: 0x46024479
    359c:			; <UNDEFINED> instruction: 0xf7fd2001
    35a0:			; <UNDEFINED> instruction: 0xf06fee3c
    35a4:	ldclt	0, cr0, [r8, #-4]!
    35a8:	rscscc	pc, pc, pc, asr #32
    35ac:	svclt	0x0000bd38
    35b0:	andeq	r2, r0, sl, asr #32
    35b4:	andeq	r2, r0, r6, asr #32
    35b8:	andeq	r2, r0, r8
    35bc:	andeq	r1, r0, r4, ror #31
    35c0:			; <UNDEFINED> instruction: 0x460cb538
    35c4:	ldfmid	f3, [r0, #-420]	; 0xfffffe5c
    35c8:	andcs	r2, r0, r5, lsl #4
    35cc:			; <UNDEFINED> instruction: 0x4629447d
    35d0:	ldc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    35d4:	strtmi	r4, [r0], -r1, lsl #12
    35d8:	ldc2l	0, cr15, [r6, #-0]
    35dc:	stcle	8, cr2, [r6, #-0]
    35e0:			; <UNDEFINED> instruction: 0xf7ffbd38
    35e4:			; <UNDEFINED> instruction: 0x4604ff97
    35e8:	mvnle	r2, r0, lsl #16
    35ec:			; <UNDEFINED> instruction: 0x4629bd38
    35f0:	andcs	r2, r0, r5, lsl #4
    35f4:	stc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    35f8:	strtmi	r4, [r3], -r4, lsl #18
    35fc:			; <UNDEFINED> instruction: 0x46024479
    3600:			; <UNDEFINED> instruction: 0xf7fd2001
    3604:	svclt	0x0000ee0a
    3608:	andeq	r1, r0, r0, lsr #31
    360c:	andeq	r1, r0, r0, lsl #31
    3610:	blmi	ab0df8 <tcgetattr@plt+0xaafb20>
    3614:	ldrbtmi	r4, [fp], #-2602	; 0xfffff5d6
    3618:	stmdavs	ip!, {r0, r2, r3, r4, r7, fp, ip, lr}
    361c:	eorvc	pc, r4, r0, asr r8	; <UNPREDICTABLE>
    3620:	addeq	lr, r4, r0, lsl #22
    3624:	stcvs	8, cr15, [r4], {80}	; 0x50
    3628:	stmdbmi	r6!, {r0, r1, r2, r3, r6, r8, ip, sp, pc}
    362c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3630:	ldc	7, cr15, [lr], #1012	; 0x3f4
    3634:	ldrtmi	fp, [lr], -r8, asr #22
    3638:	strcc	r2, [r1], #-1793	; 0xfffff8ff
    363c:	stcmi	0, cr6, [r2, #-176]!	; 0xffffff50
    3640:	stmdami	r2!, {sl, sp}
    3644:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    3648:	and	r3, r1, r4, lsl #10
    364c:	bleq	1417a8 <tcgetattr@plt+0x1404d0>
    3650:			; <UNDEFINED> instruction: 0xf7fd4631
    3654:	cmnlt	r8, lr, lsr #25
    3658:	cfstrscs	mvf3, [sl], {1}
    365c:	ldmdbmi	ip, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3660:	andcs	r2, r0, r5, lsl #4
    3664:			; <UNDEFINED> instruction: 0xf7fd4479
    3668:			; <UNDEFINED> instruction: 0x4601ecf4
    366c:			; <UNDEFINED> instruction: 0xf0004630
    3670:	strmi	pc, [r4], -fp, lsl #26
    3674:	strtmi	r2, [r0], -r8, lsl #24
    3678:			; <UNDEFINED> instruction: 0xb12fd809
    367c:	andeq	pc, r8, r4, lsr r0	; <UNPREDICTABLE>
    3680:			; <UNDEFINED> instruction: 0xf044bf18
    3684:	andle	r0, pc, r8
    3688:			; <UNDEFINED> instruction: 0x2700bdf8
    368c:	ldmdbmi	r1, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3690:	andcs	r2, r0, r5, lsl #4
    3694:			; <UNDEFINED> instruction: 0xf7fd4479
    3698:	stmdbmi	pc, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    369c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    36a0:	andcs	r4, r1, r2, lsl #12
    36a4:	ldc	7, cr15, [r8, #1012]!	; 0x3f4
    36a8:	andcs	r4, r5, #12, 18	; 0x30000
    36ac:			; <UNDEFINED> instruction: 0xf7fd4479
    36b0:			; <UNDEFINED> instruction: 0x4632ecd0
    36b4:	andcs	r4, r1, r1, lsl #12
    36b8:	stc	7, cr15, [lr, #1012]!	; 0x3f4
    36bc:	muleq	r1, r2, r8
    36c0:	andeq	r0, r0, r0, lsr r1
    36c4:	andeq	r1, r0, r6, ror pc
    36c8:	andeq	r3, r1, r4, ror #9
    36cc:	andeq	r1, r0, lr, lsl pc
    36d0:	andeq	r1, r0, r8, lsl #30
    36d4:	ldrdeq	r1, [r0], -r8
    36d8:	ldrdeq	r1, [r0], -lr
    36dc:	andeq	r1, r0, r0, lsl #30
    36e0:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    36e4:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    36e8:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    36ec:			; <UNDEFINED> instruction: 0xf7fd4620
    36f0:	strmi	lr, [r7], -r4, ror #25
    36f4:			; <UNDEFINED> instruction: 0xf7fd4620
    36f8:	strmi	lr, [r6], -r6, lsl #25
    36fc:			; <UNDEFINED> instruction: 0xf7fd4620
    3700:			; <UNDEFINED> instruction: 0x4604ed7a
    3704:			; <UNDEFINED> instruction: 0xb128bb66
    3708:	ldc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    370c:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    3710:	tstle	r7, r9, lsl #22
    3714:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    3718:			; <UNDEFINED> instruction: 0x4620681c
    371c:	stcl	7, cr15, [ip], {253}	; 0xfd
    3720:	strtmi	r4, [r0], -r6, lsl #12
    3724:	stcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    3728:	strtmi	r4, [r0], -r5, lsl #12
    372c:	stcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    3730:	bllt	f54f48 <tcgetattr@plt+0xf53c70>
    3734:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    3738:	stc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    373c:	blcs	25d750 <tcgetattr@plt+0x25c478>
    3740:	ldfltp	f5, [r8, #44]!	; 0x2c
    3744:	rscle	r2, r5, r0, lsr #22
    3748:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    374c:	andcs	r2, r0, r5, lsl #4
    3750:			; <UNDEFINED> instruction: 0xf7fd4479
    3754:			; <UNDEFINED> instruction: 0xf7fdec7e
    3758:	andcs	lr, r1, ip, ror #26
    375c:	stcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    3760:	ldcl	7, cr15, [r2], #1012	; 0x3f4
    3764:	stccs	8, cr6, [r0], {3}
    3768:	blcs	837f20 <tcgetattr@plt+0x836c48>
    376c:	andvs	fp, r4, r8, lsl pc
    3770:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    3774:	andcs	r2, r0, r5, lsl #4
    3778:			; <UNDEFINED> instruction: 0xf7fd4479
    377c:			; <UNDEFINED> instruction: 0xf7fdec6a
    3780:	ubfx	lr, lr, #25, #11
    3784:	mvnle	r2, r0, lsl #16
    3788:	ldcl	7, cr15, [lr], {253}	; 0xfd
    378c:	blcs	81d7a0 <tcgetattr@plt+0x81c4c8>
    3790:	andvs	fp, r4, r8, lsl pc
    3794:	svclt	0x0000e7e1
    3798:	andeq	r3, r1, r2, asr #15
    379c:	andeq	r0, r0, r0, asr #2
    37a0:	andeq	r0, r0, r4, lsr r1
    37a4:	andeq	r1, r0, r8, lsl #29
    37a8:	andeq	r1, r0, r0, ror #28
    37ac:	andeq	r0, r0, r0
    37b0:	andvs	r2, fp, r0, lsl #6
    37b4:			; <UNDEFINED> instruction: 0xb328b410
    37b8:	mulmi	r0, r0, r9
    37bc:	tstle	ip, pc, lsr #24
    37c0:	mulcc	r1, r0, r9
    37c4:	andcc	r4, r1, r4, lsl #12
    37c8:	rscsle	r2, r9, pc, lsr #22
    37cc:	andvs	r2, fp, r1, lsl #6
    37d0:	mulcc	r1, r4, r9
    37d4:	svclt	0x00182b2f
    37d8:	andle	r2, sl, r0, lsl #22
    37dc:			; <UNDEFINED> instruction: 0xf1c04603
    37e0:	ldmdane	sl, {r1}
    37e4:			; <UNDEFINED> instruction: 0xf913600a
    37e8:	bcs	f3f4 <tcgetattr@plt+0xe11c>
    37ec:	bcs	bf3454 <tcgetattr@plt+0xbf217c>
    37f0:			; <UNDEFINED> instruction: 0x4620d1f7
    37f4:	blmi	141970 <tcgetattr@plt+0x140698>
    37f8:	stccs	7, cr4, [r0], {112}	; 0x70
    37fc:			; <UNDEFINED> instruction: 0x4604d0f9
    3800:	strb	r3, [r3, r1]!
    3804:	ldrb	r4, [r4, r4, lsl #12]!
    3808:			; <UNDEFINED> instruction: 0x460eb570
    380c:	mulne	r0, r0, r9
    3810:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    3814:	cmplt	r1, r8, lsl #12
    3818:			; <UNDEFINED> instruction: 0x4630295c
    381c:			; <UNDEFINED> instruction: 0xf7fdd008
    3820:	ldmdblt	r8!, {r3, r7, sl, fp, sp, lr, pc}^
    3824:	strpl	r3, [r9, -r1, lsl #8]!
    3828:	stmdbcs	r0, {r5, r9, sl, lr}
    382c:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    3830:			; <UNDEFINED> instruction: 0xf993192b
    3834:			; <UNDEFINED> instruction: 0xb12b3001
    3838:	strpl	r3, [r9, -r2, lsl #8]!
    383c:	stmdbcs	r0, {r5, r9, sl, lr}
    3840:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    3844:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3848:	mvnsmi	lr, sp, lsr #18
    384c:	bmi	8d50ac <tcgetattr@plt+0x8d3dd4>
    3850:	blmi	8efa60 <tcgetattr@plt+0x8ee788>
    3854:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    3858:	strmi	r4, [r8], r4, lsl #12
    385c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3860:			; <UNDEFINED> instruction: 0xf04f9301
    3864:	strls	r0, [r0, -r0, lsl #6]
    3868:	stcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    386c:	tstlt	r4, r7
    3870:	mulcc	r0, r4, r9
    3874:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    3878:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    387c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    3880:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3884:	stcl	7, cr15, [r8], {253}	; 0xfd
    3888:	ldrtmi	r4, [fp], -r5, lsl #12
    388c:			; <UNDEFINED> instruction: 0x46694632
    3890:			; <UNDEFINED> instruction: 0xf7fd4620
    3894:	stmdavs	fp!, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    3898:	blls	31eec <tcgetattr@plt+0x30c14>
    389c:	rscle	r4, sl, r3, lsr #5
    38a0:			; <UNDEFINED> instruction: 0xf993b11b
    38a4:	blcs	f8ac <tcgetattr@plt+0xe5d4>
    38a8:	bmi	438044 <tcgetattr@plt+0x436d6c>
    38ac:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    38b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    38b4:	subsmi	r9, sl, r1, lsl #22
    38b8:	andlt	sp, r2, sp, lsl #2
    38bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    38c0:	blcs	8960f4 <tcgetattr@plt+0x894e1c>
    38c4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    38c8:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    38cc:	strbmi	r4, [r2], -r3, lsr #12
    38d0:			; <UNDEFINED> instruction: 0xf7fd4479
    38d4:			; <UNDEFINED> instruction: 0xf7fdebd8
    38d8:	svclt	0x0000ebca
    38dc:	andeq	r3, r1, r2, asr r6
    38e0:	andeq	r0, r0, ip, lsr #2
    38e4:	andeq	r3, r1, r6, lsl #15
    38e8:	muleq	r0, ip, lr
    38ec:	strdeq	r3, [r1], -sl
    38f0:	andeq	r3, r1, r0, asr #14
    38f4:	andeq	r2, r0, ip, asr #28
    38f8:	addlt	fp, r3, r0, lsl #10
    38fc:	tstls	r0, r7, lsl #24
    3900:			; <UNDEFINED> instruction: 0xf7fd9001
    3904:	ldrbtmi	lr, [ip], #-3106	; 0xfffff3de
    3908:	ldmib	sp, {r1, r5, r8, sp}^
    390c:	andvs	r2, r1, r0, lsl #6
    3910:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    3914:			; <UNDEFINED> instruction: 0xf7fd4479
    3918:	svclt	0x0000ebb6
    391c:	strdeq	r3, [r1], -lr
    3920:	andeq	r2, r0, r8, lsl #28
    3924:			; <UNDEFINED> instruction: 0x4604b538
    3928:			; <UNDEFINED> instruction: 0xf7ff460d
    392c:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3930:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3934:	lfmlt	f5, 1, [r8, #-0]
    3938:	strtmi	r4, [r0], -r9, lsr #12
    393c:			; <UNDEFINED> instruction: 0xffdcf7ff
    3940:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    3944:			; <UNDEFINED> instruction: 0x47706018
    3948:	andeq	r3, r1, r2, asr #13
    394c:	svcmi	0x00f0e92d
    3950:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    3954:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    3958:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    395c:			; <UNDEFINED> instruction: 0xf8df2500
    3960:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    3964:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    3968:	movwls	r6, #55323	; 0xd81b
    396c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3970:	strmi	lr, [r0, #-2505]	; 0xfffff637
    3974:	strmi	r9, [r5], -r2, lsl #4
    3978:	bl	ff9c1974 <tcgetattr@plt+0xff9c069c>
    397c:	stccs	6, cr4, [r0, #-16]
    3980:	adchi	pc, r9, r0
    3984:	mulvs	r0, r5, r9
    3988:			; <UNDEFINED> instruction: 0xf0002e00
    398c:			; <UNDEFINED> instruction: 0xf7fd80a4
    3990:			; <UNDEFINED> instruction: 0x462aebb8
    3994:	strmi	r6, [r2], r1, lsl #16
    3998:			; <UNDEFINED> instruction: 0xf912e001
    399c:	rscslt	r6, r3, #1, 30
    39a0:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    39a4:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    39a8:	mcrcs	1, 1, sp, cr13, cr7, {7}
    39ac:	addshi	pc, r3, r0
    39b0:	bleq	c3fdec <tcgetattr@plt+0xc3eb14>
    39b4:	ldrmi	r4, [sl], -r8, lsr #12
    39b8:	ldrbmi	r6, [r9], -r3, lsr #32
    39bc:			; <UNDEFINED> instruction: 0xf7fd930c
    39c0:	vmovls.16	d12[0], lr
    39c4:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    39c8:	smlabteq	r0, sp, r9, lr
    39cc:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    39d0:			; <UNDEFINED> instruction: 0xf0402d00
    39d4:	mcrcs	0, 0, r8, cr0, cr3, {4}
    39d8:	tsthi	r6, r0	; <UNPREDICTABLE>
    39dc:	mulpl	r0, r6, r9
    39e0:			; <UNDEFINED> instruction: 0xf0002d00
    39e4:	andcs	r8, r0, #12, 2
    39e8:	cdp	3, 0, cr2, cr8, cr0, {0}
    39ec:			; <UNDEFINED> instruction: 0x4657ba10
    39f0:	andsls	pc, r8, sp, asr #17
    39f4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    39f8:			; <UNDEFINED> instruction: 0x469246b1
    39fc:			; <UNDEFINED> instruction: 0xf999469b
    3a00:	bcs	1a4ba0c <tcgetattr@plt+0x1a4a734>
    3a04:	addhi	pc, sp, r0
    3a08:	msreq	CPSR_, r2, lsr #32
    3a0c:			; <UNDEFINED> instruction: 0xf0402942
    3a10:			; <UNDEFINED> instruction: 0xf99980e9
    3a14:	bcs	ba24 <tcgetattr@plt+0xa74c>
    3a18:	bicshi	pc, r3, r0
    3a1c:	ldc	7, cr15, [r4], {253}	; 0xfd
    3a20:	subsle	r2, r8, r0, lsl #16
    3a24:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    3a28:			; <UNDEFINED> instruction: 0x4630d055
    3a2c:	bl	1ec1a28 <tcgetattr@plt+0x1ec0750>
    3a30:	movweq	lr, #47706	; 0xba5a
    3a34:	cmple	lr, r5, lsl #12
    3a38:	mulne	r0, r9, r9
    3a3c:	suble	r2, sl, r0, lsl #18
    3a40:			; <UNDEFINED> instruction: 0x462a4630
    3a44:			; <UNDEFINED> instruction: 0xf7fd4649
    3a48:	stmdacs	r0, {r1, r3, r5, sl, fp, sp, lr, pc}
    3a4c:			; <UNDEFINED> instruction: 0xf919d143
    3a50:	strbmi	ip, [sp], #-5
    3a54:	svceq	0x0030f1bc
    3a58:			; <UNDEFINED> instruction: 0xf108d10a
    3a5c:	bl	fea05a68 <tcgetattr@plt+0xfea04790>
    3a60:	bl	14467c <tcgetattr@plt+0x1433a4>
    3a64:			; <UNDEFINED> instruction: 0xf9150803
    3a68:			; <UNDEFINED> instruction: 0xf1bccf01
    3a6c:	rscsle	r0, r8, r0, lsr pc
    3a70:			; <UNDEFINED> instruction: 0xf833683b
    3a74:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    3a78:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    3a7c:	ldrle	r4, [lr, #1705]!	; 0x6a9
    3a80:	strtmi	r2, [r8], -r0, lsl #6
    3a84:	bne	43f2ec <tcgetattr@plt+0x43e014>
    3a88:	eorvs	r4, r3, sl, lsl r6
    3a8c:			; <UNDEFINED> instruction: 0xf7fd930c
    3a90:			; <UNDEFINED> instruction: 0xf8ddead4
    3a94:	strmi	r9, [r9, #48]!	; 0x30
    3a98:	strmi	r6, [r2], r5, lsr #16
    3a9c:			; <UNDEFINED> instruction: 0xf000468b
    3aa0:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    3aa4:	adchi	pc, r6, r0
    3aa8:	mvnscc	pc, #16, 2
    3aac:			; <UNDEFINED> instruction: 0xf1419304
    3ab0:	movwls	r3, #21503	; 0x53ff
    3ab4:	ldrdeq	lr, [r4, -sp]
    3ab8:	mvnscc	pc, #79	; 0x4f
    3abc:	andeq	pc, r2, #111	; 0x6f
    3ac0:	svclt	0x0008428b
    3ac4:			; <UNDEFINED> instruction: 0xd3274282
    3ac8:	svceq	0x0000f1b9
    3acc:			; <UNDEFINED> instruction: 0xf999d003
    3ad0:	bcs	bad8 <tcgetattr@plt+0xa800>
    3ad4:	tstcs	r6, #-1073741788	; 0xc0000024
    3ad8:	ldreq	pc, [r5, #-111]	; 0xffffff91
    3adc:	bmi	ff49bb70 <tcgetattr@plt+0xff49a898>
    3ae0:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    3ae4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ae8:	subsmi	r9, sl, sp, lsl #22
    3aec:	orrshi	pc, r6, r0, asr #32
    3af0:	andlt	r4, pc, r8, lsr #12
    3af4:	blhi	bedf0 <tcgetattr@plt+0xbdb18>
    3af8:	svchi	0x00f0e8bd
    3afc:			; <UNDEFINED> instruction: 0xf1109b01
    3b00:			; <UNDEFINED> instruction: 0xf04f37ff
    3b04:			; <UNDEFINED> instruction: 0xf06f31ff
    3b08:			; <UNDEFINED> instruction: 0xf1430002
    3b0c:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    3b10:	adcsmi	fp, r8, #8, 30
    3b14:	svcge	0x005ff4bf
    3b18:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    3b1c:	rsbmi	sp, fp, #913408	; 0xdf000
    3b20:			; <UNDEFINED> instruction: 0xf999e7dc
    3b24:			; <UNDEFINED> instruction: 0xf0222002
    3b28:	bcs	10843b0 <tcgetattr@plt+0x10830d8>
    3b2c:	svcge	0x0076f47f
    3b30:	mulcs	r3, r9, r9
    3b34:			; <UNDEFINED> instruction: 0xf47f2a00
    3b38:			; <UNDEFINED> instruction: 0x464eaf71
    3b3c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3b40:			; <UNDEFINED> instruction: 0x9018f8dd
    3b44:	blge	13e280 <tcgetattr@plt+0x13cfa8>
    3b48:	ldcmi	3, cr9, [r8, #24]!
    3b4c:	mulne	r0, r6, r9
    3b50:			; <UNDEFINED> instruction: 0x4628447d
    3b54:			; <UNDEFINED> instruction: 0xf7fd9109
    3b58:	stmdbls	r9, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    3b5c:			; <UNDEFINED> instruction: 0xf0002800
    3b60:	blne	10e404c <tcgetattr@plt+0x10e2d74>
    3b64:			; <UNDEFINED> instruction: 0xf1039309
    3b68:			; <UNDEFINED> instruction: 0xf1be0e01
    3b6c:			; <UNDEFINED> instruction: 0xf0000f00
    3b70:	blls	1a40a0 <tcgetattr@plt+0x1a2dc8>
    3b74:	mrscs	r2, (UNDEF: 0)
    3b78:	blvc	ff8fe4bc <tcgetattr@plt+0xff8fd1e4>
    3b7c:	blls	555ec <tcgetattr@plt+0x54314>
    3b80:			; <UNDEFINED> instruction: 0xf0402b00
    3b84:	b	142404c <tcgetattr@plt+0x1422d74>
    3b88:	cmple	r7, r1, lsl #6
    3b8c:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    3b90:	rdfnee	f0, f5, f0
    3b94:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    3b98:	and	r4, r4, ip, lsr #13
    3b9c:	movweq	lr, #23124	; 0x5a54
    3ba0:	ldfccp	f7, [pc], #48	; 3bd8 <tcgetattr@plt+0x2900>
    3ba4:	blx	38086 <tcgetattr@plt+0x36dae>
    3ba8:			; <UNDEFINED> instruction: 0xf1bcf20b
    3bac:	blx	293bb2 <tcgetattr@plt+0x2928da>
    3bb0:	blx	fe80c3be <tcgetattr@plt+0xfe80b0e6>
    3bb4:	strmi	r0, [sl], #-266	; 0xfffffef6
    3bb8:			; <UNDEFINED> instruction: 0xf0004611
    3bbc:	strcs	r8, [r0], #-252	; 0xffffff04
    3bc0:	bcs	cfc8 <tcgetattr@plt+0xbcf0>
    3bc4:	blx	fe837f76 <tcgetattr@plt+0xfe836c9e>
    3bc8:			; <UNDEFINED> instruction: 0xf04f670a
    3bcc:	blx	fea873d6 <tcgetattr@plt+0xfea860fe>
    3bd0:	ldrtmi	r2, [lr], -r2, lsl #6
    3bd4:	bl	10ca234 <tcgetattr@plt+0x10c8f5c>
    3bd8:	blcs	4818 <tcgetattr@plt+0x3540>
    3bdc:	strcs	sp, [r1], #-222	; 0xffffff22
    3be0:	ldrb	r2, [fp, r0, lsl #10]
    3be4:			; <UNDEFINED> instruction: 0xf47f2a00
    3be8:			; <UNDEFINED> instruction: 0xe7a6af19
    3bec:			; <UNDEFINED> instruction: 0xf43f2d00
    3bf0:			; <UNDEFINED> instruction: 0xe791af72
    3bf4:	movweq	lr, #47706	; 0xba5a
    3bf8:	svcge	0x0066f47f
    3bfc:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    3c00:	stmib	r9, {sl, ip, sp}^
    3c04:	strb	r3, [sl, -r0, lsl #8]!
    3c08:	strcc	lr, [r0], #-2525	; 0xfffff623
    3c0c:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    3c10:	strb	r3, [r4, -r0, lsl #8]!
    3c14:			; <UNDEFINED> instruction: 0x4e0ae9dd
    3c18:	smlabteq	r0, sp, r9, lr
    3c1c:	streq	pc, [r1, #-111]!	; 0xffffff91
    3c20:	tstlt	r3, r2, lsl #22
    3c24:			; <UNDEFINED> instruction: 0xf8c39b02
    3c28:	ldmib	sp, {sp, lr, pc}^
    3c2c:	strmi	r1, [fp], -r4, lsl #4
    3c30:	svclt	0x00144313
    3c34:	movwcs	r2, #769	; 0x301
    3c38:	svceq	0x0000f1be
    3c3c:	movwcs	fp, #3848	; 0xf08
    3c40:			; <UNDEFINED> instruction: 0xf0002b00
    3c44:	blls	263f18 <tcgetattr@plt+0x262c40>
    3c48:			; <UNDEFINED> instruction: 0xf8cd2001
    3c4c:	tstcs	r0, r4, lsr #32
    3c50:	ldfccp	f7, [pc], #12	; 3c64 <tcgetattr@plt+0x298c>
    3c54:	strtmi	r9, [r8], r6, lsl #22
    3c58:	b	13e8c68 <tcgetattr@plt+0x13e7990>
    3c5c:	ldrmi	r7, [sl], r3, ror #23
    3c60:	b	153bc78 <tcgetattr@plt+0x153a9a0>
    3c64:			; <UNDEFINED> instruction: 0xf10c0305
    3c68:			; <UNDEFINED> instruction: 0xd11d3cff
    3c6c:	vqdmulh.s<illegal width 8>	d15, d11, d0
    3c70:	svccc	0x00fff1bc
    3c74:	andcs	pc, r1, #10240	; 0x2800
    3c78:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    3c7c:	ldrmi	r4, [r1], -sl, lsl #8
    3c80:	strcs	sp, [r0], #-18	; 0xffffffee
    3c84:	bcs	d08c <tcgetattr@plt+0xbdb4>
    3c88:	blx	fe83803e <tcgetattr@plt+0xfe836d66>
    3c8c:			; <UNDEFINED> instruction: 0xf04f670a
    3c90:	blx	fea8749a <tcgetattr@plt+0xfea861c2>
    3c94:	ldrtmi	r2, [lr], -r2, lsl #6
    3c98:	bl	10ca2f8 <tcgetattr@plt+0x10c9020>
    3c9c:	blcs	48dc <tcgetattr@plt+0x3604>
    3ca0:	strcs	sp, [r1], #-223	; 0xffffff21
    3ca4:	ldrb	r2, [ip, r0, lsl #10]
    3ca8:	smlabteq	r6, sp, r9, lr
    3cac:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    3cb0:			; <UNDEFINED> instruction: 0xf04f0104
    3cb4:			; <UNDEFINED> instruction: 0x9c020a0a
    3cb8:	bleq	3fdfc <tcgetattr@plt+0x3eb24>
    3cbc:			; <UNDEFINED> instruction: 0xf8dd2900
    3cc0:	svclt	0x00088024
    3cc4:	tstle	r1, #720896	; 0xb0000
    3cc8:	movweq	lr, #43802	; 0xab1a
    3ccc:	andeq	lr, fp, #76800	; 0x12c00
    3cd0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    3cd4:	movweq	lr, #43795	; 0xab13
    3cd8:	andeq	lr, fp, #67584	; 0x10800
    3cdc:	beq	fe930 <tcgetattr@plt+0xfd658>
    3ce0:	bleq	be9f0 <tcgetattr@plt+0xbd718>
    3ce4:	svclt	0x0008458b
    3ce8:	mvnle	r4, #545259520	; 0x20800000
    3cec:	svceq	0x0000f1b8
    3cf0:	tstcs	r0, r2, lsl r0
    3cf4:	movweq	lr, #43802	; 0xab1a
    3cf8:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    3cfc:	andeq	lr, fp, #76800	; 0x12c00
    3d00:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    3d04:	movweq	lr, #43795	; 0xab13
    3d08:	andeq	lr, fp, #67584	; 0x10800
    3d0c:	beq	fe960 <tcgetattr@plt+0xfd688>
    3d10:	bleq	bea20 <tcgetattr@plt+0xbd748>
    3d14:	mvnle	r4, r8, lsl #11
    3d18:	strcs	r2, [r0, -r1, lsl #12]
    3d1c:	strmi	lr, [r9, #-2509]	; 0xfffff633
    3d20:	strmi	lr, [r4, #-2525]	; 0xfffff623
    3d24:	andsls	pc, r0, sp, asr #17
    3d28:	strtmi	r4, [r9], -r0, lsr #12
    3d2c:	movwcs	r2, #522	; 0x20a
    3d30:	blx	1bfd3e <tcgetattr@plt+0x1bea66>
    3d34:	strtmi	r4, [r9], -r0, lsr #12
    3d38:	strmi	lr, [r2, #-2509]	; 0xfffff633
    3d3c:			; <UNDEFINED> instruction: 0x46994690
    3d40:	movwcs	r2, #522	; 0x20a
    3d44:	blx	fff3fd50 <tcgetattr@plt+0xfff3ea78>
    3d48:	bl	11ca41c <tcgetattr@plt+0x11c9144>
    3d4c:	ldmne	fp, {r0, r1, r2, sl, fp}^
    3d50:			; <UNDEFINED> instruction: 0x0c0ceb4c
    3d54:	bl	130a3c8 <tcgetattr@plt+0x13090f0>
    3d58:	ldrtmi	r0, [r2], -r7, lsl #24
    3d5c:			; <UNDEFINED> instruction: 0x463b18de
    3d60:	streq	lr, [ip, -ip, asr #22]
    3d64:	strmi	r4, [sp], -r4, lsl #12
    3d68:	svceq	0x0000f1b8
    3d6c:			; <UNDEFINED> instruction: 0x4650d014
    3d70:			; <UNDEFINED> instruction: 0xf0014659
    3d74:	strbmi	pc, [r2], -r5, ror #21	; <UNPREDICTABLE>
    3d78:			; <UNDEFINED> instruction: 0xf001464b
    3d7c:	strmi	pc, [fp], -r1, ror #21
    3d80:	ldmib	sp, {r1, r9, sl, lr}^
    3d84:			; <UNDEFINED> instruction: 0xf0010106
    3d88:	blls	428fc <tcgetattr@plt+0x41624>
    3d8c:	movwls	r1, #2075	; 0x81b
    3d90:	bl	106a99c <tcgetattr@plt+0x10696c4>
    3d94:	movwls	r0, #4867	; 0x1303
    3d98:	movwcs	lr, #10717	; 0x29dd
    3d9c:	svclt	0x00082b00
    3da0:	sbcle	r2, r1, #40960	; 0xa000
    3da4:	strmi	lr, [r9, #-2525]	; 0xfffff623
    3da8:			; <UNDEFINED> instruction: 0x9010f8dd
    3dac:	movwcs	lr, #2525	; 0x9dd
    3db0:	movwcs	lr, #2505	; 0x9c9
    3db4:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    3db8:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    3dbc:	smlabteq	r0, sp, r9, lr
    3dc0:	strbmi	lr, [lr], -lr, lsr #14
    3dc4:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3dc8:			; <UNDEFINED> instruction: 0x9018f8dd
    3dcc:	blge	13e508 <tcgetattr@plt+0x13d230>
    3dd0:	ldrt	r9, [sl], r6, lsl #6
    3dd4:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    3dd8:			; <UNDEFINED> instruction: 0xf7fd4628
    3ddc:	stmdacs	r0, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
    3de0:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    3de4:	blls	3d7c8 <tcgetattr@plt+0x3c4f0>
    3de8:	stcls	7, cr2, [r6, #-0]
    3dec:	blx	fe89565e <tcgetattr@plt+0xfe894386>
    3df0:	ldrmi	r2, [lr], -r5, lsl #6
    3df4:	blx	ff8eaa02 <tcgetattr@plt+0xff8e972a>
    3df8:	svccs	0x00006705
    3dfc:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    3e00:	tstcs	r0, r1
    3e04:	blls	bd908 <tcgetattr@plt+0xbc630>
    3e08:	blcs	157e4 <tcgetattr@plt+0x1450c>
    3e0c:	svcge	0x000af47f
    3e10:	strcc	lr, [r0], #-2525	; 0xfffff623
    3e14:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    3e18:	strbt	r3, [r0], -r0, lsl #8
    3e1c:	stmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e20:	andeq	r3, r1, r6, asr #10
    3e24:	andeq	r0, r0, ip, lsr #2
    3e28:	andeq	r3, r1, r6, asr #7
    3e2c:	ldrdeq	r2, [r0], -r8
    3e30:	andeq	r2, r0, lr, asr r9
    3e34:			; <UNDEFINED> instruction: 0xf7ff2200
    3e38:	svclt	0x0000bd89
    3e3c:	mvnsmi	lr, sp, lsr #18
    3e40:	strmi	r4, [r7], -r8, lsl #13
    3e44:			; <UNDEFINED> instruction: 0x4605b1d8
    3e48:			; <UNDEFINED> instruction: 0xf7fde007
    3e4c:	rsclt	lr, r4, #1474560	; 0x168000
    3e50:			; <UNDEFINED> instruction: 0xf8336803
    3e54:	ldreq	r3, [fp, #-20]	; 0xffffffec
    3e58:	strtmi	sp, [lr], -r4, lsl #10
    3e5c:	blmi	822b8 <tcgetattr@plt+0x80fe0>
    3e60:	mvnsle	r2, r0, lsl #24
    3e64:	svceq	0x0000f1b8
    3e68:			; <UNDEFINED> instruction: 0xf8c8d001
    3e6c:	adcsmi	r6, lr, #0
    3e70:			; <UNDEFINED> instruction: 0xf996d908
    3e74:	andcs	r3, r1, r0
    3e78:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    3e7c:	strdlt	r8, [r9, -r0]
    3e80:	andeq	pc, r0, r8, asr #17
    3e84:	ldmfd	sp!, {sp}
    3e88:	svclt	0x000081f0
    3e8c:	mvnsmi	lr, sp, lsr #18
    3e90:	strmi	r4, [r7], -r8, lsl #13
    3e94:			; <UNDEFINED> instruction: 0x4605b1d8
    3e98:			; <UNDEFINED> instruction: 0xf7fde007
    3e9c:	rsclt	lr, r4, #819200	; 0xc8000
    3ea0:			; <UNDEFINED> instruction: 0xf8336803
    3ea4:	ldrbeq	r3, [fp], #20
    3ea8:	strtmi	sp, [lr], -r4, lsl #10
    3eac:	blmi	82308 <tcgetattr@plt+0x81030>
    3eb0:	mvnsle	r2, r0, lsl #24
    3eb4:	svceq	0x0000f1b8
    3eb8:			; <UNDEFINED> instruction: 0xf8c8d001
    3ebc:	adcsmi	r6, lr, #0
    3ec0:			; <UNDEFINED> instruction: 0xf996d908
    3ec4:	andcs	r3, r1, r0
    3ec8:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    3ecc:	strdlt	r8, [r9, -r0]
    3ed0:	andeq	pc, r0, r8, asr #17
    3ed4:	ldmfd	sp!, {sp}
    3ed8:	svclt	0x000081f0
    3edc:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    3ee0:	strdlt	fp, [r2], r0
    3ee4:	bmi	76eb08 <tcgetattr@plt+0x76d830>
    3ee8:	cfstrsge	mvf4, [sl], {121}	; 0x79
    3eec:	blvc	142040 <tcgetattr@plt+0x140d68>
    3ef0:	stmpl	sl, {r1, r2, r9, sl, lr}
    3ef4:	andls	r6, r1, #1179648	; 0x120000
    3ef8:	andeq	pc, r0, #79	; 0x4f
    3efc:	and	r9, r5, r0, lsl #6
    3f00:	ldrtmi	r4, [r0], -r9, lsr #12
    3f04:	ldmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f08:	cmnlt	r0, r8, lsl #8
    3f0c:	stcne	8, cr15, [r8], {84}	; 0x54
    3f10:			; <UNDEFINED> instruction: 0xf854b1b1
    3f14:	strls	r5, [r0], #-3076	; 0xfffff3fc
    3f18:			; <UNDEFINED> instruction: 0x4630b195
    3f1c:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f20:	mvnle	r2, r0, lsl #16
    3f24:	bmi	38bf30 <tcgetattr@plt+0x38ac58>
    3f28:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    3f2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3f30:	subsmi	r9, sl, r1, lsl #22
    3f34:	andlt	sp, r2, sp, lsl #2
    3f38:	ldrhtmi	lr, [r0], #141	; 0x8d
    3f3c:	ldrbmi	fp, [r0, -r3]!
    3f40:	ldrtmi	r4, [r3], -r8, lsl #16
    3f44:	ldrtmi	r4, [sl], -r8, lsl #18
    3f48:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    3f4c:			; <UNDEFINED> instruction: 0xf7fd6800
    3f50:			; <UNDEFINED> instruction: 0xf7fde964
    3f54:	svclt	0x0000e88c
    3f58:	andeq	r2, r1, r0, asr #31
    3f5c:	andeq	r0, r0, ip, lsr #2
    3f60:	andeq	r2, r1, lr, ror pc
    3f64:	strheq	r3, [r1], -ip
    3f68:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    3f6c:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    3f70:	subslt	r4, r4, #16777216	; 0x1000000
    3f74:	and	r4, r3, r3, lsl #12
    3f78:	mulle	r8, r4, r2
    3f7c:	andle	r4, r5, fp, lsl #5
    3f80:	mulcs	r0, r3, r9
    3f84:	movwcc	r4, #5656	; 0x1618
    3f88:	mvnsle	r2, r0, lsl #20
    3f8c:			; <UNDEFINED> instruction: 0xf85d2000
    3f90:	ldrbmi	r4, [r0, -r4, lsl #22]!
    3f94:	ldrbmi	r4, [r0, -r8, lsl #12]!
    3f98:	andcs	fp, sl, #56, 10	; 0xe000000
    3f9c:	strmi	r4, [sp], -r4, lsl #12
    3fa0:	stc2l	7, cr15, [r0], {255}	; 0xff
    3fa4:	svccc	0x0080f5b0
    3fa8:	addlt	sp, r0, #268435456	; 0x10000000
    3fac:			; <UNDEFINED> instruction: 0x4629bd38
    3fb0:			; <UNDEFINED> instruction: 0xf7ff4620
    3fb4:	svclt	0x0000fca1
    3fb8:	andscs	fp, r0, #56, 10	; 0xe000000
    3fbc:	strmi	r4, [sp], -r4, lsl #12
    3fc0:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    3fc4:	svccc	0x0080f5b0
    3fc8:	addlt	sp, r0, #268435456	; 0x10000000
    3fcc:			; <UNDEFINED> instruction: 0x4629bd38
    3fd0:			; <UNDEFINED> instruction: 0xf7ff4620
    3fd4:	svclt	0x0000fc91
    3fd8:	strt	r2, [r3], #522	; 0x20a
    3fdc:	strt	r2, [r1], #528	; 0x210
    3fe0:	blmi	8d6870 <tcgetattr@plt+0x8d5598>
    3fe4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3fe8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3fec:	strmi	r2, [r4], -r0, lsl #12
    3ff0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3ff4:			; <UNDEFINED> instruction: 0xf04f9301
    3ff8:	strls	r0, [r0], -r0, lsl #6
    3ffc:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4000:	tstlt	r4, r6
    4004:	mulcc	r0, r4, r9
    4008:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    400c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4010:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4014:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4018:	ldm	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    401c:	ldrtmi	r4, [r3], -r5, lsl #12
    4020:	strbtmi	r2, [r9], -sl, lsl #4
    4024:			; <UNDEFINED> instruction: 0xf7fd4620
    4028:	stmdavs	fp!, {r2, r3, r4, r8, fp, sp, lr, pc}
    402c:	blls	32660 <tcgetattr@plt+0x31388>
    4030:	rscle	r4, sl, r3, lsr #5
    4034:			; <UNDEFINED> instruction: 0xf993b11b
    4038:	blcs	10040 <tcgetattr@plt+0xed68>
    403c:	bmi	3f87d8 <tcgetattr@plt+0x3f7500>
    4040:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    4044:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4048:	subsmi	r9, sl, r1, lsl #22
    404c:	andlt	sp, r3, ip, lsl #2
    4050:	bmi	2f3818 <tcgetattr@plt+0x2f2540>
    4054:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    4058:	bicsle	r6, r6, r0, lsl r8
    405c:	strtmi	r4, [r3], -r9, lsl #18
    4060:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    4064:	stmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4068:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    406c:	andeq	r2, r1, r4, asr #29
    4070:	andeq	r0, r0, ip, lsr #2
    4074:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    4078:	andeq	r2, r0, r8, lsl #14
    407c:	andeq	r2, r1, r6, ror #28
    4080:	andeq	r2, r1, lr, lsr #31
    4084:			; <UNDEFINED> instruction: 0x000026ba
    4088:			; <UNDEFINED> instruction: 0x4606b5f8
    408c:			; <UNDEFINED> instruction: 0xf7ff460f
    4090:			; <UNDEFINED> instruction: 0xf110ffa7
    4094:			; <UNDEFINED> instruction: 0xf1414400
    4098:	cfstr32cs	mvfx0, [r1, #-0]
    409c:	stccs	15, cr11, [r0], {8}
    40a0:	lfmlt	f5, 3, [r8]
    40a4:	ldmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40a8:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    40ac:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    40b0:	andvs	r4, r4, sl, lsr r6
    40b4:	stmdbmi	r3, {r3, fp, sp, lr}
    40b8:			; <UNDEFINED> instruction: 0xf7fc4479
    40bc:	svclt	0x0000efe4
    40c0:	andeq	r2, r1, r6, asr pc
    40c4:	andeq	r2, r0, r4, ror #12
    40c8:			; <UNDEFINED> instruction: 0x4605b538
    40cc:			; <UNDEFINED> instruction: 0xf7ff460c
    40d0:			; <UNDEFINED> instruction: 0xf500ffdb
    40d4:			; <UNDEFINED> instruction: 0xf5b34300
    40d8:	andle	r3, r1, #128, 30	; 0x200
    40dc:	lfmlt	f3, 1, [r8, #-0]
    40e0:	ldmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40e4:	strtmi	r4, [r2], -r5, lsl #18
    40e8:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    40ec:	andvs	r4, r4, fp, lsr #12
    40f0:	stmdbmi	r3, {r3, fp, sp, lr}
    40f4:			; <UNDEFINED> instruction: 0xf7fc4479
    40f8:	svclt	0x0000efc6
    40fc:	andeq	r2, r1, sl, lsl pc
    4100:	andeq	r2, r0, r8, lsr #12
    4104:			; <UNDEFINED> instruction: 0xf7ff220a
    4108:	svclt	0x0000bb9f
    410c:			; <UNDEFINED> instruction: 0xf7ff2210
    4110:	svclt	0x0000bb9b
    4114:	blmi	8969a0 <tcgetattr@plt+0x8956c8>
    4118:	ldrblt	r4, [r0, #1146]!	; 0x47a
    411c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4120:	strmi	r2, [r4], -r0, lsl #12
    4124:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4128:			; <UNDEFINED> instruction: 0xf04f9301
    412c:	strls	r0, [r0], -r0, lsl #6
    4130:	stmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4134:	tstlt	r4, r6
    4138:	mulcc	r0, r4, r9
    413c:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    4140:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    4144:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4148:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    414c:	stmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4150:	strbtmi	r4, [r9], -r5, lsl #12
    4154:			; <UNDEFINED> instruction: 0xf7fd4620
    4158:	stmdavs	fp!, {r1, r3, r5, fp, sp, lr, pc}
    415c:	blls	32790 <tcgetattr@plt+0x314b8>
    4160:	rscle	r4, ip, r3, lsr #5
    4164:			; <UNDEFINED> instruction: 0xf993b11b
    4168:	blcs	10170 <tcgetattr@plt+0xee98>
    416c:	bmi	3f8910 <tcgetattr@plt+0x3f7638>
    4170:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    4174:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4178:	subsmi	r9, sl, r1, lsl #22
    417c:	andlt	sp, r3, ip, lsl #2
    4180:	bmi	2f3948 <tcgetattr@plt+0x2f2670>
    4184:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    4188:	bicsle	r6, r8, r0, lsl r8
    418c:	strtmi	r4, [r3], -r9, lsl #18
    4190:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    4194:	svc	0x0076f7fc
    4198:	svc	0x0068f7fc
    419c:	muleq	r1, r0, sp
    41a0:	andeq	r0, r0, ip, lsr #2
    41a4:			; <UNDEFINED> instruction: 0x00012ebe
    41a8:	ldrdeq	r2, [r0], -r4
    41ac:	andeq	r2, r1, r6, lsr sp
    41b0:	andeq	r2, r1, lr, ror lr
    41b4:	andeq	r2, r0, sl, lsl #11
    41b8:	blmi	8d6a48 <tcgetattr@plt+0x8d5770>
    41bc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    41c0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    41c4:	strmi	r2, [r4], -r0, lsl #12
    41c8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    41cc:			; <UNDEFINED> instruction: 0xf04f9301
    41d0:	strls	r0, [r0], -r0, lsl #6
    41d4:	svc	0x00b8f7fc
    41d8:	tstlt	r4, r6
    41dc:	mulcc	r0, r4, r9
    41e0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    41e4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    41e8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    41ec:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    41f0:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41f4:	andcs	r4, sl, #5242880	; 0x500000
    41f8:	strtmi	r4, [r0], -r9, ror #12
    41fc:	mcr	7, 7, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4200:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    4204:	adcmi	r9, r3, #0, 22
    4208:	tstlt	fp, fp, ror #1
    420c:	mulcc	r0, r3, r9
    4210:	mvnle	r2, r0, lsl #22
    4214:	blmi	316a58 <tcgetattr@plt+0x315780>
    4218:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    421c:	blls	5e28c <tcgetattr@plt+0x5cfb4>
    4220:	qaddle	r4, sl, ip
    4224:	ldcllt	0, cr11, [r0, #12]!
    4228:	blcs	896a5c <tcgetattr@plt+0x895784>
    422c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4230:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    4234:	ldrtmi	r4, [sl], -r3, lsr #12
    4238:			; <UNDEFINED> instruction: 0xf7fc4479
    423c:			; <UNDEFINED> instruction: 0xf7fcef24
    4240:	svclt	0x0000ef16
    4244:	andeq	r2, r1, ip, ror #25
    4248:	andeq	r0, r0, ip, lsr #2
    424c:	andeq	r2, r1, sl, lsl lr
    4250:	andeq	r2, r0, r0, lsr r5
    4254:	muleq	r1, r0, ip
    4258:	ldrdeq	r2, [r1], -r8
    425c:	andeq	r2, r0, r4, ror #9
    4260:	blmi	8d6af0 <tcgetattr@plt+0x8d5818>
    4264:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4268:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    426c:	strmi	r2, [r4], -r0, lsl #12
    4270:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4274:			; <UNDEFINED> instruction: 0xf04f9301
    4278:	strls	r0, [r0], -r0, lsl #6
    427c:	svc	0x0064f7fc
    4280:	tstlt	r4, r6
    4284:	mulcc	r0, r4, r9
    4288:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    428c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4290:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4294:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4298:	svc	0x00bef7fc
    429c:	andcs	r4, sl, #5242880	; 0x500000
    42a0:	strtmi	r4, [r0], -r9, ror #12
    42a4:	svc	0x0038f7fc
    42a8:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    42ac:	adcmi	r9, r3, #0, 22
    42b0:	tstlt	fp, fp, ror #1
    42b4:	mulcc	r0, r3, r9
    42b8:	mvnle	r2, r0, lsl #22
    42bc:	blmi	316b00 <tcgetattr@plt+0x315828>
    42c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    42c4:	blls	5e334 <tcgetattr@plt+0x5d05c>
    42c8:	qaddle	r4, sl, ip
    42cc:	ldcllt	0, cr11, [r0, #12]!
    42d0:	blcs	896b04 <tcgetattr@plt+0x89582c>
    42d4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    42d8:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    42dc:	ldrtmi	r4, [sl], -r3, lsr #12
    42e0:			; <UNDEFINED> instruction: 0xf7fc4479
    42e4:			; <UNDEFINED> instruction: 0xf7fceed0
    42e8:	svclt	0x0000eec2
    42ec:	andeq	r2, r1, r4, asr #24
    42f0:	andeq	r0, r0, ip, lsr #2
    42f4:	andeq	r2, r1, r2, ror sp
    42f8:	andeq	r2, r0, r8, lsl #9
    42fc:	andeq	r2, r1, r8, ror #23
    4300:	andeq	r2, r1, r0, lsr sp
    4304:	andeq	r2, r0, ip, lsr r4
    4308:	blmi	656b70 <tcgetattr@plt+0x655898>
    430c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    4310:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    4314:	strbtmi	r4, [r9], -ip, lsl #12
    4318:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    431c:			; <UNDEFINED> instruction: 0xf04f9303
    4320:			; <UNDEFINED> instruction: 0xf7ff0300
    4324:	orrslt	pc, r0, r7, lsl #27
    4328:	svc	0x000ef7fc
    432c:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    4330:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    4334:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    4338:	strtmi	r4, [r2], -fp, lsr #12
    433c:			; <UNDEFINED> instruction: 0xf7fc4479
    4340:	stmdbmi	lr, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
    4344:	strtmi	r4, [r2], -fp, lsr #12
    4348:			; <UNDEFINED> instruction: 0xf7fc4479
    434c:	bmi	3400ec <tcgetattr@plt+0x33ee14>
    4350:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4354:	ldrdeq	lr, [r0, -sp]
    4358:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    435c:	subsmi	r9, sl, r3, lsl #22
    4360:	andlt	sp, r5, r1, lsl #2
    4364:			; <UNDEFINED> instruction: 0xf7fcbd30
    4368:	svclt	0x0000ee82
    436c:	muleq	r1, ip, fp
    4370:	andeq	r0, r0, ip, lsr #2
    4374:	ldrdeq	r2, [r1], -r6
    4378:	andeq	r2, r0, r0, ror #7
    437c:	ldrdeq	r2, [r0], -r4
    4380:	andeq	r2, r1, r6, asr fp
    4384:			; <UNDEFINED> instruction: 0x460cb510
    4388:			; <UNDEFINED> instruction: 0xf7ff4611
    438c:	ldc	14, cr15, [pc, #780]	; 46a0 <tcgetattr@plt+0x33c8>
    4390:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    4394:	vcvt.f64.s32	d7, s0
    4398:	vstr	d21, [r4, #924]	; 0x39c
    439c:	vadd.f32	s14, s0, s0
    43a0:	vnmul.f64	d0, d0, d5
    43a4:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    43a8:	vstr	d0, [r4, #768]	; 0x300
    43ac:	vldrlt	s0, [r0, #-4]
    43b0:	andeq	r0, r0, r0
    43b4:	smlawbmi	lr, r0, r4, r8
    43b8:	rsbsmi	pc, r0, #0, 8
    43bc:			; <UNDEFINED> instruction: 0xf5b24603
    43c0:			; <UNDEFINED> instruction: 0xf1014f80
    43c4:	push	{r2, sl, fp}
    43c8:	svclt	0x00044ff0
    43cc:			; <UNDEFINED> instruction: 0xf04f460a
    43d0:			; <UNDEFINED> instruction: 0xf1010a64
    43d4:			; <UNDEFINED> instruction: 0xf1010901
    43d8:			; <UNDEFINED> instruction: 0xf1010802
    43dc:			; <UNDEFINED> instruction: 0xf1010e03
    43e0:			; <UNDEFINED> instruction: 0xf1010705
    43e4:			; <UNDEFINED> instruction: 0xf1010606
    43e8:			; <UNDEFINED> instruction: 0xf1010507
    43ec:			; <UNDEFINED> instruction: 0xf1010408
    43f0:	svclt	0x00080009
    43f4:	blge	2c2404 <tcgetattr@plt+0x2c112c>
    43f8:			; <UNDEFINED> instruction: 0xf5b2d03f
    43fc:	svclt	0x00024f20
    4400:			; <UNDEFINED> instruction: 0xf04f460a
    4404:			; <UNDEFINED> instruction: 0xf8020a6c
    4408:	eorsle	sl, r6, sl, lsl #22
    440c:	svcpl	0x0000f5b2
    4410:	strmi	fp, [sl], -r2, lsl #30
    4414:	beq	1900558 <tcgetattr@plt+0x18ff280>
    4418:	blge	2c2428 <tcgetattr@plt+0x2c1150>
    441c:			; <UNDEFINED> instruction: 0xf5b2d02d
    4420:	svclt	0x00024fc0
    4424:			; <UNDEFINED> instruction: 0xf04f460a
    4428:			; <UNDEFINED> instruction: 0xf8020a62
    442c:	eorle	sl, r4, sl, lsl #22
    4430:	svcmi	0x0040f5b2
    4434:	strmi	fp, [sl], -r2, lsl #30
    4438:	beq	1d0057c <tcgetattr@plt+0x1cff2a4>
    443c:	blge	2c244c <tcgetattr@plt+0x2c1174>
    4440:			; <UNDEFINED> instruction: 0xf5b2d01b
    4444:	svclt	0x00025f80
    4448:			; <UNDEFINED> instruction: 0xf04f460a
    444c:			; <UNDEFINED> instruction: 0xf8020a70
    4450:	andsle	sl, r2, sl, lsl #22
    4454:	svcmi	0x0000f5b2
    4458:	strmi	fp, [sl], -r2, lsl #30
    445c:	beq	b805a0 <tcgetattr@plt+0xb7f2c8>
    4460:	blge	2c2470 <tcgetattr@plt+0x2c1198>
    4464:	strmi	sp, [r2], -r9
    4468:	strtmi	r4, [ip], -r0, lsr #12
    446c:			; <UNDEFINED> instruction: 0x463e4635
    4470:	ldrbtmi	r4, [r4], r7, ror #12
    4474:	strbmi	r4, [r8], r6, asr #13
    4478:			; <UNDEFINED> instruction: 0xf4134689
    447c:			; <UNDEFINED> instruction: 0xf0037f80
    4480:	svclt	0x00140a40
    4484:	bleq	1cc05c8 <tcgetattr@plt+0x1cbf2f0>
    4488:	bleq	b805cc <tcgetattr@plt+0xb7f2f4>
    448c:	svceq	0x0080f013
    4490:	andlt	pc, r0, r9, lsl #17
    4494:			; <UNDEFINED> instruction: 0xf04fbf14
    4498:			; <UNDEFINED> instruction: 0xf04f0977
    449c:			; <UNDEFINED> instruction: 0xf413092d
    44a0:			; <UNDEFINED> instruction: 0xf8886f00
    44a4:	eorsle	r9, pc, r0
    44a8:	svceq	0x0000f1ba
    44ac:			; <UNDEFINED> instruction: 0xf04fbf14
    44b0:			; <UNDEFINED> instruction: 0xf04f0873
    44b4:			; <UNDEFINED> instruction: 0xf0130853
    44b8:			; <UNDEFINED> instruction: 0xf88e0f20
    44bc:	svclt	0x00148000
    44c0:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    44c4:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    44c8:	svceq	0x0010f013
    44cc:	and	pc, r0, ip, lsl #17
    44d0:	stceq	0, cr15, [r8], {3}
    44d4:			; <UNDEFINED> instruction: 0xf04fbf14
    44d8:			; <UNDEFINED> instruction: 0xf04f0e77
    44dc:			; <UNDEFINED> instruction: 0xf4130e2d
    44e0:			; <UNDEFINED> instruction: 0xf8876f80
    44e4:	eorsle	lr, r1, r0
    44e8:	svceq	0x0000f1bc
    44ec:			; <UNDEFINED> instruction: 0x2773bf14
    44f0:			; <UNDEFINED> instruction: 0xf0132753
    44f4:	eorsvc	r0, r7, r4, lsl #30
    44f8:	uhadd16cs	fp, r2, r4
    44fc:			; <UNDEFINED> instruction: 0xf013262d
    4500:	eorvc	r0, lr, r2, lsl #30
    4504:	streq	pc, [r1, #-3]
    4508:	uhadd16cs	fp, r7, r4
    450c:	eorvc	r2, r6, sp, lsr #12
    4510:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    4514:	svclt	0x00142d00
    4518:	cmpcs	r4, #116, 6	; 0xd0000001
    451c:	movwcs	r7, #3
    4520:	andsvc	r4, r3, r8, lsl #12
    4524:	svchi	0x00f0e8bd
    4528:	svceq	0x0000f1ba
    452c:			; <UNDEFINED> instruction: 0xf04fbf14
    4530:			; <UNDEFINED> instruction: 0xf04f0878
    4534:	ldr	r0, [lr, sp, lsr #16]!
    4538:	svclt	0x00142d00
    453c:			; <UNDEFINED> instruction: 0x232d2378
    4540:	movwcs	r7, #3
    4544:	andsvc	r4, r3, r8, lsl #12
    4548:	svchi	0x00f0e8bd
    454c:	svceq	0x0000f1bc
    4550:			; <UNDEFINED> instruction: 0x2778bf14
    4554:	strb	r2, [ip, sp, lsr #14]
    4558:	svcmi	0x00f0e92d
    455c:			; <UNDEFINED> instruction: 0xf04fb097
    4560:	stmib	sp, {r0, sl, fp}^
    4564:	bmi	1f8d18c <tcgetattr@plt+0x1f8beb4>
    4568:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    456c:			; <UNDEFINED> instruction: 0x078258d3
    4570:			; <UNDEFINED> instruction: 0xf10dbf54
    4574:			; <UNDEFINED> instruction: 0xf10d082c
    4578:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    457c:			; <UNDEFINED> instruction: 0xf04f9315
    4580:	svclt	0x00450300
    4584:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4588:	strbmi	r2, [r6], r0, lsr #6
    458c:	eorcc	pc, ip, sp, lsl #17
    4590:			; <UNDEFINED> instruction: 0xf1a3230a
    4594:			; <UNDEFINED> instruction: 0xf1c30120
    4598:	blx	b04e20 <tcgetattr@plt+0xb03b48>
    459c:	blx	340dac <tcgetattr@plt+0x33fad4>
    45a0:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    45a4:	andne	lr, r8, #3620864	; 0x374000
    45a8:	vst1.8	{d15-d16}, [r3], ip
    45ac:	svclt	0x000842aa
    45b0:			; <UNDEFINED> instruction: 0xf0c042a1
    45b4:	movwcc	r8, #41099	; 0xa08b
    45b8:	mvnle	r2, r6, asr #22
    45bc:			; <UNDEFINED> instruction: 0xf64c223c
    45c0:			; <UNDEFINED> instruction: 0xf6cc45cd
    45c4:			; <UNDEFINED> instruction: 0xf04f45cc
    45c8:			; <UNDEFINED> instruction: 0xf1a231ff
    45cc:	blx	fe946a56 <tcgetattr@plt+0xfe94577e>
    45d0:	blx	5d9e0 <tcgetattr@plt+0x5c708>
    45d4:	blx	835e4 <tcgetattr@plt+0x8230c>
    45d8:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    45dc:			; <UNDEFINED> instruction: 0x0c09ea4c
    45e0:			; <UNDEFINED> instruction: 0xf1c24c61
    45e4:	svcls	0x00090920
    45e8:			; <UNDEFINED> instruction: 0xf909fa21
    45ec:	b	13157e4 <tcgetattr@plt+0x131450c>
    45f0:	stmiaeq	sp!, {r0, r3, sl, fp}^
    45f4:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    45f8:	blx	194844 <tcgetattr@plt+0x19356c>
    45fc:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    4600:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    4604:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    4608:	streq	lr, [r1], #-2598	; 0xfffff5da
    460c:			; <UNDEFINED> instruction: 0xf1ba40d6
    4610:	svclt	0x000c0f42
    4614:			; <UNDEFINED> instruction: 0xf0002100
    4618:	bcc	804a24 <tcgetattr@plt+0x80374c>
    461c:	streq	lr, [r9], -r6, asr #20
    4620:	vpmax.s8	d15, d2, d23
    4624:	andge	pc, r0, lr, lsl #17
    4628:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    462c:	addhi	pc, r4, r0
    4630:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    4634:			; <UNDEFINED> instruction: 0xf88e2269
    4638:	subcs	r2, r2, #1
    463c:	andcs	pc, r2, lr, lsl #17
    4640:	andvc	r2, sl, r0, lsl #4
    4644:	andeq	lr, r5, #84, 20	; 0x54000
    4648:			; <UNDEFINED> instruction: 0xf1a3d04a
    464c:			; <UNDEFINED> instruction: 0xf1c30114
    4650:	blx	906328 <tcgetattr@plt+0x905050>
    4654:	blx	180e60 <tcgetattr@plt+0x17fb88>
    4658:	blcc	d4227c <tcgetattr@plt+0xd40fa4>
    465c:	blx	95534c <tcgetattr@plt+0x954074>
    4660:	blx	981274 <tcgetattr@plt+0x97ff9c>
    4664:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    4668:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    466c:			; <UNDEFINED> instruction: 0xf04f1d50
    4670:			; <UNDEFINED> instruction: 0xf1410300
    4674:	andcs	r0, sl, #0, 2
    4678:	cdp2	0, 6, cr15, cr2, cr0, {0}
    467c:	movwcs	r2, #522	; 0x20a
    4680:	strmi	r4, [fp], r2, lsl #13
    4684:	cdp2	0, 5, cr15, cr12, cr0, {0}
    4688:	subsle	r4, r8, r3, lsl r3
    468c:	movweq	lr, #47706	; 0xba5a
    4690:			; <UNDEFINED> instruction: 0xf7fcd026
    4694:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    4698:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    469c:	subsle	r2, r7, r0, lsl #20
    46a0:	mulcc	r0, r2, r9
    46a4:	bmi	c72ad8 <tcgetattr@plt+0xc71800>
    46a8:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    46ac:			; <UNDEFINED> instruction: 0x23204d30
    46b0:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    46b4:	ldrmi	r4, [r9], -r0, lsr #12
    46b8:			; <UNDEFINED> instruction: 0xf8cd2201
    46bc:	stmib	sp, {r3, r4, pc}^
    46c0:	strls	sl, [r1], -r4, lsl #22
    46c4:			; <UNDEFINED> instruction: 0xf7fc9500
    46c8:			; <UNDEFINED> instruction: 0xe015edfc
    46cc:	andeq	pc, sl, #-1073741780	; 0xc000002c
    46d0:	svcge	0x0075f47f
    46d4:	movtcs	r9, #11784	; 0x2e08
    46d8:	andcs	pc, r1, lr, lsl #17
    46dc:	andcc	pc, r0, lr, lsl #17
    46e0:			; <UNDEFINED> instruction: 0xac0d4a24
    46e4:	stmib	sp, {r5, r8, r9, sp}^
    46e8:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    46ec:	andls	r4, r0, #32, 12	; 0x2000000
    46f0:	andcs	r4, r1, #26214400	; 0x1900000
    46f4:	stcl	7, cr15, [r4, #1008]!	; 0x3f0
    46f8:			; <UNDEFINED> instruction: 0xf7fc4620
    46fc:	bmi	7bf9cc <tcgetattr@plt+0x7be6f4>
    4700:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    4704:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4708:	subsmi	r9, sl, r5, lsl fp
    470c:	andslt	sp, r7, r6, lsr #2
    4710:	svchi	0x00f0e8bd
    4714:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    4718:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    471c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    4720:			; <UNDEFINED> instruction: 0xf0002264
    4724:	stmdbcs	r0, {r0, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    4728:	svclt	0x00084682
    472c:	strmi	r2, [fp], sl, lsl #16
    4730:	strcc	fp, [r1], -r8, lsl #30
    4734:	ldrb	sp, [r3, sl, lsr #3]
    4738:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    473c:	ldrbmi	lr, [r0], -r0, lsl #15
    4740:	andcs	r4, sl, #93323264	; 0x5900000
    4744:			; <UNDEFINED> instruction: 0xf0002300
    4748:			; <UNDEFINED> instruction: 0x4682fdfb
    474c:	ldr	r4, [sp, fp, lsl #13]
    4750:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    4754:	bmi	2be600 <tcgetattr@plt+0x2bd328>
    4758:			; <UNDEFINED> instruction: 0xe7a6447a
    475c:	stc	7, cr15, [r6], {252}	; 0xfc
    4760:	andeq	r2, r1, lr, lsr r9
    4764:	andeq	r0, r0, ip, lsr #2
    4768:	andeq	r2, r0, r4, asr r1
    476c:	andeq	r1, r0, ip, ror #21
    4770:	muleq	r0, r6, r0
    4774:	andeq	r2, r0, sl, rrx
    4778:	andeq	r2, r1, r6, lsr #15
    477c:	andeq	r1, r0, r2, asr #20
    4780:	andeq	r1, r0, ip, lsr sl
    4784:	suble	r2, r5, r0, lsl #16
    4788:	mvnsmi	lr, #737280	; 0xb4000
    478c:			; <UNDEFINED> instruction: 0xf9904698
    4790:	orrlt	r3, r3, #0
    4794:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    4798:	ldrmi	r4, [r7], -r9, lsl #13
    479c:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    47a0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    47a4:	svceq	0x0000f1b8
    47a8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    47ac:			; <UNDEFINED> instruction: 0x4605bb1c
    47b0:	strtmi	r2, [lr], -ip, lsr #22
    47b4:	svccs	0x0001f915
    47b8:	bllt	b8820 <tcgetattr@plt+0xb7548>
    47bc:	adcsmi	r4, r0, #48234496	; 0x2e00000
    47c0:	bne	c7902c <tcgetattr@plt+0xc77d54>
    47c4:	mcrrne	7, 12, r4, r3, cr0
    47c8:			; <UNDEFINED> instruction: 0xf849d015
    47cc:	strcc	r0, [r1], #-36	; 0xffffffdc
    47d0:	mulcc	r0, r6, r9
    47d4:			; <UNDEFINED> instruction: 0xf995b1bb
    47d8:			; <UNDEFINED> instruction: 0xb1a33000
    47dc:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    47e0:	strtmi	r2, [r8], -ip, lsr #22
    47e4:			; <UNDEFINED> instruction: 0xf915462e
    47e8:	mvnle	r2, r1, lsl #30
    47ec:	svclt	0x00082a00
    47f0:	adcsmi	r4, r0, #48234496	; 0x2e00000
    47f4:			; <UNDEFINED> instruction: 0xf04fd3e5
    47f8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    47fc:	adcmi	r8, r7, #248, 6	; 0xe0000003
    4800:	ldrmi	sp, [r3], -r4, lsl #18
    4804:			; <UNDEFINED> instruction: 0x4620e7d4
    4808:	mvnshi	lr, #12386304	; 0xbd0000
    480c:	andeq	pc, r1, pc, rrx
    4810:	mvnshi	lr, #12386304	; 0xbd0000
    4814:	rscscc	pc, pc, pc, asr #32
    4818:	svclt	0x00004770
    481c:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    4820:			; <UNDEFINED> instruction: 0xf990461c
    4824:	blx	fed5882c <tcgetattr@plt+0xfed57554>
    4828:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    482c:	svclt	0x00082c00
    4830:	ldmiblt	r3, {r0, r8, r9, sp}
    4834:	addsmi	r6, r6, #2490368	; 0x260000
    4838:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    483c:	eorvs	fp, r3, r1, lsl pc
    4840:	bl	5084c <tcgetattr@plt+0x4f574>
    4844:	blne	fe484e64 <tcgetattr@plt+0xfe483b8c>
    4848:			; <UNDEFINED> instruction: 0xf7ff9b04
    484c:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4850:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    4854:	eorvs	r4, r3, r3, lsl #8
    4858:			; <UNDEFINED> instruction: 0xf04fbd70
    485c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    4860:	rscscc	pc, pc, pc, asr #32
    4864:	svclt	0x00004770
    4868:	mvnsmi	lr, #737280	; 0xb4000
    486c:			; <UNDEFINED> instruction: 0xf381fab1
    4870:	bcs	6de4 <tcgetattr@plt+0x5b0c>
    4874:	movwcs	fp, #7944	; 0x1f08
    4878:	svclt	0x00082800
    487c:	blcs	d488 <tcgetattr@plt+0xc1b0>
    4880:			; <UNDEFINED> instruction: 0xf990d13d
    4884:	strmi	r3, [r0], r0
    4888:	pkhbtmi	r4, r9, r6, lsl #12
    488c:	strcs	r4, [r1, -r4, lsl #12]
    4890:			; <UNDEFINED> instruction: 0x4625b31b
    4894:			; <UNDEFINED> instruction: 0xf1042b2c
    4898:	strbmi	r0, [r0], -r1, lsl #8
    489c:	mulcs	r0, r4, r9
    48a0:	eorle	r4, r1, r0, lsr #13
    48a4:	strtmi	fp, [r5], -r2, ror #19
    48a8:	bl	fe955350 <tcgetattr@plt+0xfe954078>
    48ac:	eorle	r0, r2, #0, 2
    48b0:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    48b4:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    48b8:	rsceq	lr, r0, #323584	; 0x4f000
    48bc:	vpmax.u8	d15, d3, d7
    48c0:			; <UNDEFINED> instruction: 0xf819db0c
    48c4:	movwmi	r1, #45058	; 0xb002
    48c8:	andcc	pc, r2, r9, lsl #16
    48cc:	mulcc	r0, r5, r9
    48d0:			; <UNDEFINED> instruction: 0xf994b11b
    48d4:	blcs	108dc <tcgetattr@plt+0xf604>
    48d8:	ldrdcs	sp, [r0], -fp
    48dc:	mvnshi	lr, #12386304	; 0xbd0000
    48e0:	ldrmi	r1, [r3], -ip, ror #24
    48e4:	ldrb	r4, [r4, r0, lsl #13]
    48e8:	svclt	0x00082a00
    48ec:	adcmi	r4, r8, #38797312	; 0x2500000
    48f0:	smlatbeq	r0, r5, fp, lr
    48f4:			; <UNDEFINED> instruction: 0xf04fd3dc
    48f8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    48fc:			; <UNDEFINED> instruction: 0xf06f83f8
    4900:			; <UNDEFINED> instruction: 0xe7eb0015
    4904:			; <UNDEFINED> instruction: 0xf381fab1
    4908:	bcs	6e7c <tcgetattr@plt+0x5ba4>
    490c:	movwcs	fp, #7944	; 0x1f08
    4910:	svclt	0x00082800
    4914:	bllt	ff0cd520 <tcgetattr@plt+0xff0cc248>
    4918:	mvnsmi	lr, sp, lsr #18
    491c:			; <UNDEFINED> instruction: 0xf9904606
    4920:	ldrmi	r3, [r7], -r0
    4924:	strmi	r4, [r4], -r8, lsl #13
    4928:	strtmi	fp, [r5], -fp, ror #3
    492c:			; <UNDEFINED> instruction: 0xf1042b2c
    4930:	ldrtmi	r0, [r0], -r1, lsl #8
    4934:	mulcs	r0, r4, r9
    4938:	andsle	r4, fp, r6, lsr #12
    493c:			; <UNDEFINED> instruction: 0x4625b9b2
    4940:	bl	fe9553e8 <tcgetattr@plt+0xfe954110>
    4944:	andsle	r0, ip, #0, 2
    4948:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    494c:			; <UNDEFINED> instruction: 0xf8d8db0c
    4950:	tstmi	r8, #0
    4954:	andeq	pc, r0, r8, asr #17
    4958:	mulcc	r0, r5, r9
    495c:			; <UNDEFINED> instruction: 0xf994b11b
    4960:	blcs	10968 <tcgetattr@plt+0xf690>
    4964:	andcs	sp, r0, r1, ror #3
    4968:	ldrhhi	lr, [r0, #141]!	; 0x8d
    496c:	ldrmi	r1, [r3], -ip, ror #24
    4970:	ldrb	r4, [sl, r6, lsl #12]
    4974:	svclt	0x00082a00
    4978:	adcmi	r4, r8, #38797312	; 0x2500000
    497c:	smlatbeq	r0, r5, fp, lr
    4980:			; <UNDEFINED> instruction: 0xf04fd3e2
    4984:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    4988:			; <UNDEFINED> instruction: 0xf06f81f0
    498c:			; <UNDEFINED> instruction: 0x47700015
    4990:	mvnsmi	lr, #737280	; 0xb4000
    4994:	bmi	f561f0 <tcgetattr@plt+0xf54f18>
    4998:	blmi	f56218 <tcgetattr@plt+0xf54f40>
    499c:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    49a0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    49a4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    49a8:			; <UNDEFINED> instruction: 0xf04f9303
    49ac:			; <UNDEFINED> instruction: 0xf8cd0300
    49b0:	tstlt	r8, #8
    49b4:	strmi	r6, [r4], -lr
    49b8:	strmi	r6, [r8], lr, lsr #32
    49bc:	bl	ff1429b4 <tcgetattr@plt+0xff1416dc>
    49c0:	andls	pc, r0, r0, asr #17
    49c4:			; <UNDEFINED> instruction: 0xf9944607
    49c8:	blcs	e909d0 <tcgetattr@plt+0xe8f6f8>
    49cc:	stmdbge	r2, {r1, r5, ip, lr, pc}
    49d0:	strtmi	r2, [r0], -sl, lsl #4
    49d4:			; <UNDEFINED> instruction: 0xf7fc9101
    49d8:			; <UNDEFINED> instruction: 0xf8c8eaf8
    49dc:	eorvs	r0, r8, r0
    49e0:	bllt	1a1eac8 <tcgetattr@plt+0x1a1d7f0>
    49e4:	blcs	2b5f4 <tcgetattr@plt+0x2a31c>
    49e8:	adcmi	fp, r3, #24, 30	; 0x60
    49ec:			; <UNDEFINED> instruction: 0xf993d028
    49f0:	stmdbls	r1, {sp}
    49f4:	eorle	r2, r6, sl, lsr sl
    49f8:	eorle	r2, r9, sp, lsr #20
    49fc:	bmi	94ca04 <tcgetattr@plt+0x94b72c>
    4a00:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    4a04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a08:	subsmi	r9, sl, r3, lsl #22
    4a0c:	andlt	sp, r5, fp, lsr r1
    4a10:	mvnshi	lr, #12386304	; 0xbd0000
    4a14:	stmdbge	r2, {r0, sl, ip, sp}
    4a18:	strtmi	r2, [r0], -sl, lsl #4
    4a1c:	b	ff542a14 <tcgetattr@plt+0xff54173c>
    4a20:	ldmdavs	fp!, {r3, r5, sp, lr}
    4a24:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    4a28:			; <UNDEFINED> instruction: 0xf990b150
    4a2c:	blne	10a34 <tcgetattr@plt+0xf75c>
    4a30:			; <UNDEFINED> instruction: 0xf080fab0
    4a34:	blcs	6f3c <tcgetattr@plt+0x5c64>
    4a38:	andcs	fp, r1, r8, lsl pc
    4a3c:	sbcsle	r2, sp, r0, lsl #16
    4a40:	rscscc	pc, pc, pc, asr #32
    4a44:			; <UNDEFINED> instruction: 0xf993e7db
    4a48:	stmdblt	sl, {r0, sp}
    4a4c:	ldrb	r6, [r6, lr, lsr #32]
    4a50:	andcs	r1, sl, #92, 24	; 0x5c00
    4a54:	eorsvs	r2, fp, r0, lsl #6
    4a58:	movwls	r4, #9760	; 0x2620
    4a5c:	b	fed42a54 <tcgetattr@plt+0xfed4177c>
    4a60:	ldmdavs	fp!, {r3, r5, sp, lr}
    4a64:	mvnle	r2, r0, lsl #22
    4a68:	blcs	2b678 <tcgetattr@plt+0x2a3a0>
    4a6c:			; <UNDEFINED> instruction: 0xf993d0e8
    4a70:	blne	6cca78 <tcgetattr@plt+0x6cb7a0>
    4a74:			; <UNDEFINED> instruction: 0xf383fab3
    4a78:	bcs	6fec <tcgetattr@plt+0x5d14>
    4a7c:	movwcs	fp, #7960	; 0x1f18
    4a80:	adcsle	r2, fp, r0, lsl #22
    4a84:			; <UNDEFINED> instruction: 0xf7fce7dc
    4a88:	svclt	0x0000eaf2
    4a8c:	andeq	r2, r1, sl, lsl #10
    4a90:	andeq	r0, r0, ip, lsr #2
    4a94:	andeq	r2, r1, r6, lsr #9
    4a98:	mvnsmi	lr, #737280	; 0xb4000
    4a9c:	stcmi	14, cr1, [sl], #-12
    4aa0:	bmi	ab0cbc <tcgetattr@plt+0xaaf9e4>
    4aa4:	movwcs	fp, #7960	; 0x1f18
    4aa8:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    4aac:	movwcs	fp, #3848	; 0xf08
    4ab0:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    4ab4:			; <UNDEFINED> instruction: 0xf04f9203
    4ab8:	blcs	52c0 <tcgetattr@plt+0x3fe8>
    4abc:	svcge	0x0001d03f
    4ac0:	strmi	sl, [sp], -r2, lsl #28
    4ac4:	blx	fed7cb18 <tcgetattr@plt+0xfed7b840>
    4ac8:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    4acc:	svclt	0x00082c00
    4ad0:	strbmi	r2, [r1, #769]	; 0x301
    4ad4:			; <UNDEFINED> instruction: 0xf043bf18
    4ad8:	bllt	8c56e4 <tcgetattr@plt+0x8c440c>
    4adc:	strtmi	r4, [r9], -sl, asr #12
    4ae0:			; <UNDEFINED> instruction: 0xf7fc4620
    4ae4:	ldmiblt	r0!, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    4ae8:	andeq	lr, r9, r4, lsl #22
    4aec:	ldrtmi	r4, [r9], -r5, asr #8
    4af0:	mrc2	7, 2, pc, cr14, cr14, {7}
    4af4:			; <UNDEFINED> instruction: 0x46044631
    4af8:			; <UNDEFINED> instruction: 0xf7fe4628
    4afc:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    4b00:	bl	66ab0c <tcgetattr@plt+0x669834>
    4b04:	strmi	r0, [r5], -r8, lsl #6
    4b08:	blcs	78b3c <tcgetattr@plt+0x77864>
    4b0c:			; <UNDEFINED> instruction: 0xb11cd1db
    4b10:	mulcc	r0, r4, r9
    4b14:	andle	r2, r4, pc, lsr #22
    4b18:			; <UNDEFINED> instruction: 0xf995b12d
    4b1c:	blcs	bd0b24 <tcgetattr@plt+0xbcf84c>
    4b20:	ldrdcs	sp, [r1], -r1
    4b24:	andcs	lr, r0, r0
    4b28:	blmi	217354 <tcgetattr@plt+0x21607c>
    4b2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4b30:	blls	deba0 <tcgetattr@plt+0xdd8c8>
    4b34:	qaddle	r4, sl, r4
    4b38:	pop	{r0, r2, ip, sp, pc}
    4b3c:			; <UNDEFINED> instruction: 0x461883f0
    4b40:			; <UNDEFINED> instruction: 0xf7fce7f2
    4b44:	svclt	0x0000ea94
    4b48:	andeq	r2, r1, r0, lsl #8
    4b4c:	andeq	r0, r0, ip, lsr #2
    4b50:	andeq	r2, r1, ip, ror r3
    4b54:	mvnsmi	lr, #737280	; 0xb4000
    4b58:	movweq	lr, #6736	; 0x1a50
    4b5c:	strmi	sp, [ip], -r5, lsr #32
    4b60:			; <UNDEFINED> instruction: 0x46054616
    4b64:	cmnlt	r1, #56, 6	; 0xe0000000
    4b68:	b	ff742b60 <tcgetattr@plt+0xff741888>
    4b6c:	addsmi	r4, lr, #201326595	; 0xc000003
    4b70:	svclt	0x00884607
    4b74:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4b78:	bl	1babd0 <tcgetattr@plt+0x1b98f8>
    4b7c:			; <UNDEFINED> instruction: 0xf1090900
    4b80:			; <UNDEFINED> instruction: 0xf7fc0001
    4b84:	strmi	lr, [r0], ip, lsr #21
    4b88:	strtmi	fp, [r9], -r0, ror #2
    4b8c:			; <UNDEFINED> instruction: 0xf7fc463a
    4b90:	bl	23f4d0 <tcgetattr@plt+0x23e1f8>
    4b94:	ldrtmi	r0, [r2], -r7
    4b98:			; <UNDEFINED> instruction: 0xf7fc4621
    4b9c:	movwcs	lr, #2632	; 0xa48
    4ba0:	andcc	pc, r9, r8, lsl #16
    4ba4:	pop	{r6, r9, sl, lr}
    4ba8:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    4bac:	mvnsmi	lr, #12386304	; 0xbd0000
    4bb0:			; <UNDEFINED> instruction: 0xf7fc4478
    4bb4:			; <UNDEFINED> instruction: 0x4620ba53
    4bb8:	pop	{r0, r4, r9, sl, lr}
    4bbc:			; <UNDEFINED> instruction: 0xf7fc43f8
    4bc0:	pop	{r0, r1, r2, r5, r9, fp, ip, sp, pc}
    4bc4:			; <UNDEFINED> instruction: 0xf7fc43f8
    4bc8:	svclt	0x0000ba49
    4bcc:	andeq	r0, r0, r4, lsl #23
    4bd0:			; <UNDEFINED> instruction: 0x460ab538
    4bd4:	strmi	r4, [ip], -r5, lsl #12
    4bd8:			; <UNDEFINED> instruction: 0x4608b119
    4bdc:	b	fe8c2bd4 <tcgetattr@plt+0xfe8c18fc>
    4be0:	strtmi	r4, [r1], -r2, lsl #12
    4be4:	pop	{r3, r5, r9, sl, lr}
    4be8:			; <UNDEFINED> instruction: 0xf7ff4038
    4bec:	svclt	0x0000bfb3
    4bf0:	tstcs	r1, lr, lsl #8
    4bf4:	addlt	fp, r5, r0, lsl r5
    4bf8:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4bfc:			; <UNDEFINED> instruction: 0xf8dfab07
    4c00:	strmi	ip, [r4], -r0, rrx
    4c04:			; <UNDEFINED> instruction: 0xf85344fe
    4c08:	stmdage	r2, {r2, r8, r9, fp, sp}
    4c0c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    4c10:	ldrdgt	pc, [r0], -ip
    4c14:	andgt	pc, ip, sp, asr #17
    4c18:	stceq	0, cr15, [r0], {79}	; 0x4f
    4c1c:			; <UNDEFINED> instruction: 0xf7fc9301
    4c20:	vmlane.f32	s28, s5, s29
    4c24:	strcs	fp, [r0], #-4024	; 0xfffff048
    4c28:	strtmi	sp, [r0], -r7, lsl #22
    4c2c:			; <UNDEFINED> instruction: 0xf7ff9902
    4c30:			; <UNDEFINED> instruction: 0x4604ff91
    4c34:			; <UNDEFINED> instruction: 0xf7fc9802
    4c38:	bmi	2bf3a8 <tcgetattr@plt+0x2be0d0>
    4c3c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    4c40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c44:	subsmi	r9, sl, r3, lsl #22
    4c48:	strtmi	sp, [r0], -r5, lsl #2
    4c4c:	pop	{r0, r2, ip, sp, pc}
    4c50:	andlt	r4, r3, r0, lsl r0
    4c54:			; <UNDEFINED> instruction: 0xf7fc4770
    4c58:	svclt	0x0000ea0a
    4c5c:	andeq	r2, r1, r4, lsr #5
    4c60:	andeq	r0, r0, ip, lsr #2
    4c64:	andeq	r2, r1, sl, ror #4
    4c68:	mvnsmi	lr, #737280	; 0xb4000
    4c6c:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    4c70:	bmi	d566dc <tcgetattr@plt+0xd55404>
    4c74:	blmi	d70e88 <tcgetattr@plt+0xd6fbb0>
    4c78:			; <UNDEFINED> instruction: 0xf996447a
    4c7c:	ldmpl	r3, {lr}^
    4c80:	movwls	r6, #6171	; 0x181b
    4c84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4c88:	eorsle	r2, r4, r0, lsl #24
    4c8c:	strmi	r4, [r8], r5, lsl #12
    4c90:			; <UNDEFINED> instruction: 0x46394630
    4c94:	bl	6c2c8c <tcgetattr@plt+0x6c19b4>
    4c98:			; <UNDEFINED> instruction: 0x56361834
    4c9c:	suble	r2, ip, r0, lsl #28
    4ca0:	svceq	0x0000f1b9
    4ca4:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    4ca8:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    4cac:	b	1042ca4 <tcgetattr@plt+0x10419cc>
    4cb0:	eorsle	r2, r5, r0, lsl #16
    4cb4:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    4cb8:	movwcs	r4, #1641	; 0x669
    4cbc:	andvs	pc, r0, sp, lsl #17
    4cc0:			; <UNDEFINED> instruction: 0xf88d4648
    4cc4:			; <UNDEFINED> instruction: 0xf7fe3001
    4cc8:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    4ccc:	andeq	pc, r0, r8, asr #17
    4cd0:	mulcc	r1, r3, r9
    4cd4:	svclt	0x00181af6
    4cd8:	blcs	e4e4 <tcgetattr@plt+0xd20c>
    4cdc:	strcs	fp, [r1], -r8, lsl #30
    4ce0:	andcc	fp, r2, lr, asr fp
    4ce4:	strtpl	r1, [r1], -r6, lsr #16
    4ce8:			; <UNDEFINED> instruction: 0x4638b119
    4cec:	b	842ce4 <tcgetattr@plt+0x841a0c>
    4cf0:			; <UNDEFINED> instruction: 0x464cb318
    4cf4:	bmi	5dcdb4 <tcgetattr@plt+0x5dbadc>
    4cf8:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    4cfc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d00:	subsmi	r9, sl, r1, lsl #22
    4d04:			; <UNDEFINED> instruction: 0x4620d11e
    4d08:	pop	{r0, r1, ip, sp, pc}
    4d0c:			; <UNDEFINED> instruction: 0x463983f0
    4d10:			; <UNDEFINED> instruction: 0xf7fc4620
    4d14:			; <UNDEFINED> instruction: 0xf8c8e960
    4d18:	strtmi	r0, [r0], #-0
    4d1c:	strb	r6, [sl, r8, lsr #32]!
    4d20:			; <UNDEFINED> instruction: 0x46204639
    4d24:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    4d28:	andeq	pc, r0, r8, asr #17
    4d2c:	strtpl	r1, [r1], -r6, lsr #16
    4d30:			; <UNDEFINED> instruction: 0x4638b131
    4d34:	ldmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d38:	eorvs	fp, ip, r0, lsl r9
    4d3c:	ldrb	r2, [sl, r0, lsl #8]
    4d40:	ldrb	r6, [r8, lr, lsr #32]
    4d44:	ldmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d48:	andeq	r2, r1, r0, lsr r2
    4d4c:	andeq	r0, r0, ip, lsr #2
    4d50:			; <UNDEFINED> instruction: 0x00001ab2
    4d54:	andeq	r2, r1, lr, lsr #3
    4d58:			; <UNDEFINED> instruction: 0x4604b510
    4d5c:	stmdacs	sl, {r0, sp, lr, pc}
    4d60:	strtmi	sp, [r0], -r6
    4d64:	b	5c2d5c <tcgetattr@plt+0x5c1a84>
    4d68:	mvnsle	r1, r3, asr #24
    4d6c:	ldclt	0, cr2, [r0, #-4]
    4d70:	ldclt	0, cr2, [r0, #-0]
    4d74:	andeq	r0, r0, r0
    4d78:	svclt	0x00081e4a
    4d7c:			; <UNDEFINED> instruction: 0xf0c04770
    4d80:	addmi	r8, r8, #36, 2
    4d84:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    4d88:			; <UNDEFINED> instruction: 0xf0004211
    4d8c:	blx	fec251f0 <tcgetattr@plt+0xfec23f18>
    4d90:	blx	fec81b98 <tcgetattr@plt+0xfec808c0>
    4d94:	bl	fe8c17a0 <tcgetattr@plt+0xfe8c04c8>
    4d98:			; <UNDEFINED> instruction: 0xf1c30303
    4d9c:	andge	r0, r4, #2080374784	; 0x7c000000
    4da0:	movwne	lr, #15106	; 0x3b02
    4da4:	andeq	pc, r0, #79	; 0x4f
    4da8:	svclt	0x0000469f
    4dac:	andhi	pc, r0, pc, lsr #7
    4db0:	svcvc	0x00c1ebb0
    4db4:	bl	10b49bc <tcgetattr@plt+0x10b36e4>
    4db8:	svclt	0x00280202
    4dbc:	sbcvc	lr, r1, r0, lsr #23
    4dc0:	svcvc	0x0081ebb0
    4dc4:	bl	10b49cc <tcgetattr@plt+0x10b36f4>
    4dc8:	svclt	0x00280202
    4dcc:	addvc	lr, r1, r0, lsr #23
    4dd0:	svcvc	0x0041ebb0
    4dd4:	bl	10b49dc <tcgetattr@plt+0x10b3704>
    4dd8:	svclt	0x00280202
    4ddc:	subvc	lr, r1, r0, lsr #23
    4de0:	svcvc	0x0001ebb0
    4de4:	bl	10b49ec <tcgetattr@plt+0x10b3714>
    4de8:	svclt	0x00280202
    4dec:	andvc	lr, r1, r0, lsr #23
    4df0:	svcvs	0x00c1ebb0
    4df4:	bl	10b49fc <tcgetattr@plt+0x10b3724>
    4df8:	svclt	0x00280202
    4dfc:	sbcvs	lr, r1, r0, lsr #23
    4e00:	svcvs	0x0081ebb0
    4e04:	bl	10b4a0c <tcgetattr@plt+0x10b3734>
    4e08:	svclt	0x00280202
    4e0c:	addvs	lr, r1, r0, lsr #23
    4e10:	svcvs	0x0041ebb0
    4e14:	bl	10b4a1c <tcgetattr@plt+0x10b3744>
    4e18:	svclt	0x00280202
    4e1c:	subvs	lr, r1, r0, lsr #23
    4e20:	svcvs	0x0001ebb0
    4e24:	bl	10b4a2c <tcgetattr@plt+0x10b3754>
    4e28:	svclt	0x00280202
    4e2c:	andvs	lr, r1, r0, lsr #23
    4e30:	svcpl	0x00c1ebb0
    4e34:	bl	10b4a3c <tcgetattr@plt+0x10b3764>
    4e38:	svclt	0x00280202
    4e3c:	sbcpl	lr, r1, r0, lsr #23
    4e40:	svcpl	0x0081ebb0
    4e44:	bl	10b4a4c <tcgetattr@plt+0x10b3774>
    4e48:	svclt	0x00280202
    4e4c:	addpl	lr, r1, r0, lsr #23
    4e50:	svcpl	0x0041ebb0
    4e54:	bl	10b4a5c <tcgetattr@plt+0x10b3784>
    4e58:	svclt	0x00280202
    4e5c:	subpl	lr, r1, r0, lsr #23
    4e60:	svcpl	0x0001ebb0
    4e64:	bl	10b4a6c <tcgetattr@plt+0x10b3794>
    4e68:	svclt	0x00280202
    4e6c:	andpl	lr, r1, r0, lsr #23
    4e70:	svcmi	0x00c1ebb0
    4e74:	bl	10b4a7c <tcgetattr@plt+0x10b37a4>
    4e78:	svclt	0x00280202
    4e7c:	sbcmi	lr, r1, r0, lsr #23
    4e80:	svcmi	0x0081ebb0
    4e84:	bl	10b4a8c <tcgetattr@plt+0x10b37b4>
    4e88:	svclt	0x00280202
    4e8c:	addmi	lr, r1, r0, lsr #23
    4e90:	svcmi	0x0041ebb0
    4e94:	bl	10b4a9c <tcgetattr@plt+0x10b37c4>
    4e98:	svclt	0x00280202
    4e9c:	submi	lr, r1, r0, lsr #23
    4ea0:	svcmi	0x0001ebb0
    4ea4:	bl	10b4aac <tcgetattr@plt+0x10b37d4>
    4ea8:	svclt	0x00280202
    4eac:	andmi	lr, r1, r0, lsr #23
    4eb0:	svccc	0x00c1ebb0
    4eb4:	bl	10b4abc <tcgetattr@plt+0x10b37e4>
    4eb8:	svclt	0x00280202
    4ebc:	sbccc	lr, r1, r0, lsr #23
    4ec0:	svccc	0x0081ebb0
    4ec4:	bl	10b4acc <tcgetattr@plt+0x10b37f4>
    4ec8:	svclt	0x00280202
    4ecc:	addcc	lr, r1, r0, lsr #23
    4ed0:	svccc	0x0041ebb0
    4ed4:	bl	10b4adc <tcgetattr@plt+0x10b3804>
    4ed8:	svclt	0x00280202
    4edc:	subcc	lr, r1, r0, lsr #23
    4ee0:	svccc	0x0001ebb0
    4ee4:	bl	10b4aec <tcgetattr@plt+0x10b3814>
    4ee8:	svclt	0x00280202
    4eec:	andcc	lr, r1, r0, lsr #23
    4ef0:	svccs	0x00c1ebb0
    4ef4:	bl	10b4afc <tcgetattr@plt+0x10b3824>
    4ef8:	svclt	0x00280202
    4efc:	sbccs	lr, r1, r0, lsr #23
    4f00:	svccs	0x0081ebb0
    4f04:	bl	10b4b0c <tcgetattr@plt+0x10b3834>
    4f08:	svclt	0x00280202
    4f0c:	addcs	lr, r1, r0, lsr #23
    4f10:	svccs	0x0041ebb0
    4f14:	bl	10b4b1c <tcgetattr@plt+0x10b3844>
    4f18:	svclt	0x00280202
    4f1c:	subcs	lr, r1, r0, lsr #23
    4f20:	svccs	0x0001ebb0
    4f24:	bl	10b4b2c <tcgetattr@plt+0x10b3854>
    4f28:	svclt	0x00280202
    4f2c:	andcs	lr, r1, r0, lsr #23
    4f30:	svcne	0x00c1ebb0
    4f34:	bl	10b4b3c <tcgetattr@plt+0x10b3864>
    4f38:	svclt	0x00280202
    4f3c:	sbcne	lr, r1, r0, lsr #23
    4f40:	svcne	0x0081ebb0
    4f44:	bl	10b4b4c <tcgetattr@plt+0x10b3874>
    4f48:	svclt	0x00280202
    4f4c:	addne	lr, r1, r0, lsr #23
    4f50:	svcne	0x0041ebb0
    4f54:	bl	10b4b5c <tcgetattr@plt+0x10b3884>
    4f58:	svclt	0x00280202
    4f5c:	subne	lr, r1, r0, lsr #23
    4f60:	svcne	0x0001ebb0
    4f64:	bl	10b4b6c <tcgetattr@plt+0x10b3894>
    4f68:	svclt	0x00280202
    4f6c:	andne	lr, r1, r0, lsr #23
    4f70:	svceq	0x00c1ebb0
    4f74:	bl	10b4b7c <tcgetattr@plt+0x10b38a4>
    4f78:	svclt	0x00280202
    4f7c:	sbceq	lr, r1, r0, lsr #23
    4f80:	svceq	0x0081ebb0
    4f84:	bl	10b4b8c <tcgetattr@plt+0x10b38b4>
    4f88:	svclt	0x00280202
    4f8c:	addeq	lr, r1, r0, lsr #23
    4f90:	svceq	0x0041ebb0
    4f94:	bl	10b4b9c <tcgetattr@plt+0x10b38c4>
    4f98:	svclt	0x00280202
    4f9c:	subeq	lr, r1, r0, lsr #23
    4fa0:	svceq	0x0001ebb0
    4fa4:	bl	10b4bac <tcgetattr@plt+0x10b38d4>
    4fa8:	svclt	0x00280202
    4fac:	andeq	lr, r1, r0, lsr #23
    4fb0:			; <UNDEFINED> instruction: 0x47704610
    4fb4:	andcs	fp, r1, ip, lsl #30
    4fb8:	ldrbmi	r2, [r0, -r0]!
    4fbc:			; <UNDEFINED> instruction: 0xf281fab1
    4fc0:	andseq	pc, pc, #-2147483600	; 0x80000030
    4fc4:			; <UNDEFINED> instruction: 0xf002fa20
    4fc8:	tstlt	r8, r0, ror r7
    4fcc:	rscscc	pc, pc, pc, asr #32
    4fd0:	stmiblt	lr, {ip, sp, lr, pc}^
    4fd4:	rscsle	r2, r8, r0, lsl #18
    4fd8:	andmi	lr, r3, sp, lsr #18
    4fdc:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    4fe0:			; <UNDEFINED> instruction: 0x4006e8bd
    4fe4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    4fe8:	smlatbeq	r3, r1, fp, lr
    4fec:	svclt	0x00004770
    4ff0:			; <UNDEFINED> instruction: 0xf0002900
    4ff4:	b	fe0254f4 <tcgetattr@plt+0xfe02421c>
    4ff8:	svclt	0x00480c01
    4ffc:	cdpne	2, 4, cr4, cr10, cr9, {2}
    5000:	tsthi	pc, r0	; <UNPREDICTABLE>
    5004:	svclt	0x00480003
    5008:	addmi	r4, fp, #805306372	; 0x30000004
    500c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    5010:			; <UNDEFINED> instruction: 0xf0004211
    5014:	blx	fece54a8 <tcgetattr@plt+0xfece41d0>
    5018:	blx	fec81a2c <tcgetattr@plt+0xfec80754>
    501c:	bl	fe841228 <tcgetattr@plt+0xfe83ff50>
    5020:			; <UNDEFINED> instruction: 0xf1c20202
    5024:	andge	r0, r4, pc, lsl r2
    5028:	andne	lr, r2, #0, 22
    502c:	andeq	pc, r0, pc, asr #32
    5030:	svclt	0x00004697
    5034:	andhi	pc, r0, pc, lsr #7
    5038:	svcvc	0x00c1ebb3
    503c:	bl	1034c44 <tcgetattr@plt+0x103396c>
    5040:	svclt	0x00280000
    5044:	bicvc	lr, r1, #166912	; 0x28c00
    5048:	svcvc	0x0081ebb3
    504c:	bl	1034c54 <tcgetattr@plt+0x103397c>
    5050:	svclt	0x00280000
    5054:	orrvc	lr, r1, #166912	; 0x28c00
    5058:	svcvc	0x0041ebb3
    505c:	bl	1034c64 <tcgetattr@plt+0x103398c>
    5060:	svclt	0x00280000
    5064:	movtvc	lr, #7075	; 0x1ba3
    5068:	svcvc	0x0001ebb3
    506c:	bl	1034c74 <tcgetattr@plt+0x103399c>
    5070:	svclt	0x00280000
    5074:	movwvc	lr, #7075	; 0x1ba3
    5078:	svcvs	0x00c1ebb3
    507c:	bl	1034c84 <tcgetattr@plt+0x10339ac>
    5080:	svclt	0x00280000
    5084:	bicvs	lr, r1, #166912	; 0x28c00
    5088:	svcvs	0x0081ebb3
    508c:	bl	1034c94 <tcgetattr@plt+0x10339bc>
    5090:	svclt	0x00280000
    5094:	orrvs	lr, r1, #166912	; 0x28c00
    5098:	svcvs	0x0041ebb3
    509c:	bl	1034ca4 <tcgetattr@plt+0x10339cc>
    50a0:	svclt	0x00280000
    50a4:	movtvs	lr, #7075	; 0x1ba3
    50a8:	svcvs	0x0001ebb3
    50ac:	bl	1034cb4 <tcgetattr@plt+0x10339dc>
    50b0:	svclt	0x00280000
    50b4:	movwvs	lr, #7075	; 0x1ba3
    50b8:	svcpl	0x00c1ebb3
    50bc:	bl	1034cc4 <tcgetattr@plt+0x10339ec>
    50c0:	svclt	0x00280000
    50c4:	bicpl	lr, r1, #166912	; 0x28c00
    50c8:	svcpl	0x0081ebb3
    50cc:	bl	1034cd4 <tcgetattr@plt+0x10339fc>
    50d0:	svclt	0x00280000
    50d4:	orrpl	lr, r1, #166912	; 0x28c00
    50d8:	svcpl	0x0041ebb3
    50dc:	bl	1034ce4 <tcgetattr@plt+0x1033a0c>
    50e0:	svclt	0x00280000
    50e4:	movtpl	lr, #7075	; 0x1ba3
    50e8:	svcpl	0x0001ebb3
    50ec:	bl	1034cf4 <tcgetattr@plt+0x1033a1c>
    50f0:	svclt	0x00280000
    50f4:	movwpl	lr, #7075	; 0x1ba3
    50f8:	svcmi	0x00c1ebb3
    50fc:	bl	1034d04 <tcgetattr@plt+0x1033a2c>
    5100:	svclt	0x00280000
    5104:	bicmi	lr, r1, #166912	; 0x28c00
    5108:	svcmi	0x0081ebb3
    510c:	bl	1034d14 <tcgetattr@plt+0x1033a3c>
    5110:	svclt	0x00280000
    5114:	orrmi	lr, r1, #166912	; 0x28c00
    5118:	svcmi	0x0041ebb3
    511c:	bl	1034d24 <tcgetattr@plt+0x1033a4c>
    5120:	svclt	0x00280000
    5124:	movtmi	lr, #7075	; 0x1ba3
    5128:	svcmi	0x0001ebb3
    512c:	bl	1034d34 <tcgetattr@plt+0x1033a5c>
    5130:	svclt	0x00280000
    5134:	movwmi	lr, #7075	; 0x1ba3
    5138:	svccc	0x00c1ebb3
    513c:	bl	1034d44 <tcgetattr@plt+0x1033a6c>
    5140:	svclt	0x00280000
    5144:	biccc	lr, r1, #166912	; 0x28c00
    5148:	svccc	0x0081ebb3
    514c:	bl	1034d54 <tcgetattr@plt+0x1033a7c>
    5150:	svclt	0x00280000
    5154:	orrcc	lr, r1, #166912	; 0x28c00
    5158:	svccc	0x0041ebb3
    515c:	bl	1034d64 <tcgetattr@plt+0x1033a8c>
    5160:	svclt	0x00280000
    5164:	movtcc	lr, #7075	; 0x1ba3
    5168:	svccc	0x0001ebb3
    516c:	bl	1034d74 <tcgetattr@plt+0x1033a9c>
    5170:	svclt	0x00280000
    5174:	movwcc	lr, #7075	; 0x1ba3
    5178:	svccs	0x00c1ebb3
    517c:	bl	1034d84 <tcgetattr@plt+0x1033aac>
    5180:	svclt	0x00280000
    5184:	biccs	lr, r1, #166912	; 0x28c00
    5188:	svccs	0x0081ebb3
    518c:	bl	1034d94 <tcgetattr@plt+0x1033abc>
    5190:	svclt	0x00280000
    5194:	orrcs	lr, r1, #166912	; 0x28c00
    5198:	svccs	0x0041ebb3
    519c:	bl	1034da4 <tcgetattr@plt+0x1033acc>
    51a0:	svclt	0x00280000
    51a4:	movtcs	lr, #7075	; 0x1ba3
    51a8:	svccs	0x0001ebb3
    51ac:	bl	1034db4 <tcgetattr@plt+0x1033adc>
    51b0:	svclt	0x00280000
    51b4:	movwcs	lr, #7075	; 0x1ba3
    51b8:	svcne	0x00c1ebb3
    51bc:	bl	1034dc4 <tcgetattr@plt+0x1033aec>
    51c0:	svclt	0x00280000
    51c4:	bicne	lr, r1, #166912	; 0x28c00
    51c8:	svcne	0x0081ebb3
    51cc:	bl	1034dd4 <tcgetattr@plt+0x1033afc>
    51d0:	svclt	0x00280000
    51d4:	orrne	lr, r1, #166912	; 0x28c00
    51d8:	svcne	0x0041ebb3
    51dc:	bl	1034de4 <tcgetattr@plt+0x1033b0c>
    51e0:	svclt	0x00280000
    51e4:	movtne	lr, #7075	; 0x1ba3
    51e8:	svcne	0x0001ebb3
    51ec:	bl	1034df4 <tcgetattr@plt+0x1033b1c>
    51f0:	svclt	0x00280000
    51f4:	movwne	lr, #7075	; 0x1ba3
    51f8:	svceq	0x00c1ebb3
    51fc:	bl	1034e04 <tcgetattr@plt+0x1033b2c>
    5200:	svclt	0x00280000
    5204:	biceq	lr, r1, #166912	; 0x28c00
    5208:	svceq	0x0081ebb3
    520c:	bl	1034e14 <tcgetattr@plt+0x1033b3c>
    5210:	svclt	0x00280000
    5214:	orreq	lr, r1, #166912	; 0x28c00
    5218:	svceq	0x0041ebb3
    521c:	bl	1034e24 <tcgetattr@plt+0x1033b4c>
    5220:	svclt	0x00280000
    5224:	movteq	lr, #7075	; 0x1ba3
    5228:	svceq	0x0001ebb3
    522c:	bl	1034e34 <tcgetattr@plt+0x1033b5c>
    5230:	svclt	0x00280000
    5234:	movweq	lr, #7075	; 0x1ba3
    5238:	svceq	0x0000f1bc
    523c:	submi	fp, r0, #72, 30	; 0x120
    5240:	b	fe717008 <tcgetattr@plt+0xfe715d30>
    5244:	svclt	0x00480f00
    5248:	ldrbmi	r4, [r0, -r0, asr #4]!
    524c:	andcs	fp, r0, r8, lsr pc
    5250:	b	13f4e68 <tcgetattr@plt+0x13f3b90>
    5254:			; <UNDEFINED> instruction: 0xf04070ec
    5258:	ldrbmi	r0, [r0, -r1]!
    525c:			; <UNDEFINED> instruction: 0xf281fab1
    5260:	andseq	pc, pc, #-2147483600	; 0x80000030
    5264:	svceq	0x0000f1bc
    5268:			; <UNDEFINED> instruction: 0xf002fa23
    526c:	submi	fp, r0, #72, 30	; 0x120
    5270:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    5274:			; <UNDEFINED> instruction: 0xf06fbfc8
    5278:	svclt	0x00b84000
    527c:	andmi	pc, r0, pc, asr #32
    5280:	ldmdalt	r6!, {ip, sp, lr, pc}^
    5284:	rscsle	r2, r4, r0, lsl #18
    5288:	andmi	lr, r3, sp, lsr #18
    528c:	mrc2	7, 5, pc, cr3, cr15, {7}
    5290:			; <UNDEFINED> instruction: 0x4006e8bd
    5294:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    5298:	smlatbeq	r3, r1, fp, lr
    529c:	svclt	0x00004770
    52a0:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    52a4:	svclt	0x00be2900
    52a8:			; <UNDEFINED> instruction: 0xf04f2000
    52ac:	and	r4, r6, r0, lsl #2
    52b0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    52b4:			; <UNDEFINED> instruction: 0xf06fbf1c
    52b8:			; <UNDEFINED> instruction: 0xf04f4100
    52bc:			; <UNDEFINED> instruction: 0xf00030ff
    52c0:			; <UNDEFINED> instruction: 0xf1adb857
    52c4:	stmdb	sp!, {r3, sl, fp}^
    52c8:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    52cc:	blcs	3bef8 <tcgetattr@plt+0x3ac20>
    52d0:			; <UNDEFINED> instruction: 0xf000db1a
    52d4:			; <UNDEFINED> instruction: 0xf8ddf853
    52d8:	ldmib	sp, {r2, sp, lr, pc}^
    52dc:	andlt	r2, r4, r2, lsl #6
    52e0:	submi	r4, r0, #112, 14	; 0x1c00000
    52e4:	cmpeq	r1, r1, ror #22
    52e8:	blle	6cfef0 <tcgetattr@plt+0x6cec18>
    52ec:			; <UNDEFINED> instruction: 0xf846f000
    52f0:	ldrd	pc, [r4], -sp
    52f4:	movwcs	lr, #10717	; 0x29dd
    52f8:	submi	fp, r0, #4
    52fc:	cmpeq	r1, r1, ror #22
    5300:	bl	18d5c50 <tcgetattr@plt+0x18d4978>
    5304:	ldrbmi	r0, [r0, -r3, asr #6]!
    5308:	bl	18d5c58 <tcgetattr@plt+0x18d4980>
    530c:			; <UNDEFINED> instruction: 0xf0000343
    5310:			; <UNDEFINED> instruction: 0xf8ddf835
    5314:	ldmib	sp, {r2, sp, lr, pc}^
    5318:	andlt	r2, r4, r2, lsl #6
    531c:	bl	1855c24 <tcgetattr@plt+0x185494c>
    5320:	ldrbmi	r0, [r0, -r1, asr #2]!
    5324:	bl	18d5c74 <tcgetattr@plt+0x18d499c>
    5328:			; <UNDEFINED> instruction: 0xf0000343
    532c:			; <UNDEFINED> instruction: 0xf8ddf827
    5330:	ldmib	sp, {r2, sp, lr, pc}^
    5334:	andlt	r2, r4, r2, lsl #6
    5338:	bl	18d5c88 <tcgetattr@plt+0x18d49b0>
    533c:	ldrbmi	r0, [r0, -r3, asr #6]!
    5340:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    5344:	svclt	0x00082900
    5348:	svclt	0x001c2800
    534c:	mvnscc	pc, pc, asr #32
    5350:	rscscc	pc, pc, pc, asr #32
    5354:	stmdalt	ip, {ip, sp, lr, pc}
    5358:	stfeqd	f7, [r8], {173}	; 0xad
    535c:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    5360:			; <UNDEFINED> instruction: 0xf80cf000
    5364:	ldrd	pc, [r4], -sp
    5368:	movwcs	lr, #10717	; 0x29dd
    536c:	ldrbmi	fp, [r0, -r4]!
    5370:			; <UNDEFINED> instruction: 0xf04fb502
    5374:			; <UNDEFINED> instruction: 0xf7fb0008
    5378:	stclt	14, cr14, [r2, #-64]	; 0xffffffc0
    537c:	svclt	0x00084299
    5380:	push	{r4, r7, r9, lr}
    5384:			; <UNDEFINED> instruction: 0x46044ff0
    5388:	andcs	fp, r0, r8, lsr pc
    538c:			; <UNDEFINED> instruction: 0xf8dd460d
    5390:	svclt	0x0038c024
    5394:	cmnle	fp, #1048576	; 0x100000
    5398:			; <UNDEFINED> instruction: 0x46994690
    539c:			; <UNDEFINED> instruction: 0xf283fab3
    53a0:	rsbsle	r2, r0, r0, lsl #22
    53a4:			; <UNDEFINED> instruction: 0xf385fab5
    53a8:	rsble	r2, r8, r0, lsl #26
    53ac:			; <UNDEFINED> instruction: 0xf1a21ad2
    53b0:	blx	248c38 <tcgetattr@plt+0x247960>
    53b4:	blx	243fc4 <tcgetattr@plt+0x242cec>
    53b8:			; <UNDEFINED> instruction: 0xf1c2f30e
    53bc:	b	12c7044 <tcgetattr@plt+0x12c5d6c>
    53c0:	blx	a07fd4 <tcgetattr@plt+0xa06cfc>
    53c4:	b	1301fe8 <tcgetattr@plt+0x1300d10>
    53c8:	blx	207fdc <tcgetattr@plt+0x206d04>
    53cc:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    53d0:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    53d4:	andcs	fp, r0, ip, lsr pc
    53d8:	movwle	r4, #42497	; 0xa601
    53dc:	bl	fed0d3e8 <tcgetattr@plt+0xfed0c110>
    53e0:	blx	6410 <tcgetattr@plt+0x5138>
    53e4:	blx	841824 <tcgetattr@plt+0x84054c>
    53e8:	bl	198200c <tcgetattr@plt+0x1980d34>
    53ec:	tstmi	r9, #46137344	; 0x2c00000
    53f0:	bcs	15638 <tcgetattr@plt+0x14360>
    53f4:	b	13f94ec <tcgetattr@plt+0x13f8214>
    53f8:	b	13c7568 <tcgetattr@plt+0x13c6290>
    53fc:	b	1207970 <tcgetattr@plt+0x1206698>
    5400:	ldrmi	r7, [r6], -fp, asr #17
    5404:	bl	fed3d438 <tcgetattr@plt+0xfed3c160>
    5408:	bl	1946030 <tcgetattr@plt+0x1944d58>
    540c:	ldmne	fp, {r0, r3, r9, fp}^
    5410:	beq	2c0140 <tcgetattr@plt+0x2bee68>
    5414:			; <UNDEFINED> instruction: 0xf14a1c5c
    5418:	cfsh32cc	mvfx0, mvfx1, #0
    541c:	strbmi	sp, [sp, #-7]
    5420:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    5424:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    5428:	adfccsz	f4, f1, #5.0
    542c:	blx	179c10 <tcgetattr@plt+0x178938>
    5430:	blx	943054 <tcgetattr@plt+0x941d7c>
    5434:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    5438:	vseleq.f32	s30, s28, s11
    543c:	blx	94b844 <tcgetattr@plt+0x94a56c>
    5440:	b	1103450 <tcgetattr@plt+0x1102178>
    5444:			; <UNDEFINED> instruction: 0xf1a2040e
    5448:			; <UNDEFINED> instruction: 0xf1c20720
    544c:	blx	206cd4 <tcgetattr@plt+0x2059fc>
    5450:	blx	142060 <tcgetattr@plt+0x140d88>
    5454:	blx	143078 <tcgetattr@plt+0x141da0>
    5458:	b	1101c68 <tcgetattr@plt+0x1100990>
    545c:	blx	906080 <tcgetattr@plt+0x904da8>
    5460:	bl	1182c80 <tcgetattr@plt+0x11819a8>
    5464:	teqmi	r3, #1073741824	; 0x40000000
    5468:	strbmi	r1, [r5], -r0, lsl #21
    546c:	tsteq	r3, r1, ror #22
    5470:	svceq	0x0000f1bc
    5474:	stmib	ip, {r0, ip, lr, pc}^
    5478:	pop	{r8, sl, lr}
    547c:	blx	fed29444 <tcgetattr@plt+0xfed2816c>
    5480:	msrcc	CPSR_, #132, 6	; 0x10000002
    5484:	blx	fee3f2d4 <tcgetattr@plt+0xfee3dffc>
    5488:	blx	fed81eb0 <tcgetattr@plt+0xfed80bd8>
    548c:	eorcc	pc, r0, #335544322	; 0x14000002
    5490:	orrle	r2, fp, r0, lsl #26
    5494:	svclt	0x0000e7f3
    5498:	mvnsmi	lr, #737280	; 0xb4000
    549c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    54a0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    54a4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    54a8:	stcl	7, cr15, [r6, #-1004]!	; 0xfffffc14
    54ac:	blne	1d966a8 <tcgetattr@plt+0x1d953d0>
    54b0:	strhle	r1, [sl], -r6
    54b4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    54b8:	svccc	0x0004f855
    54bc:	strbmi	r3, [sl], -r1, lsl #8
    54c0:	ldrtmi	r4, [r8], -r1, asr #12
    54c4:	adcmi	r4, r6, #152, 14	; 0x2600000
    54c8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    54cc:	svclt	0x000083f8
    54d0:	andeq	r1, r1, lr, ror r6
    54d4:	andeq	r1, r1, r4, ror r6
    54d8:	svclt	0x00004770
    54dc:	tstcs	r0, r2, lsl #22
    54e0:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    54e4:	mrclt	7, 1, APSR_nzcv, cr12, cr11, {7}
    54e8:	andeq	r1, r1, r0, lsr #22

Disassembly of section .fini:

000054ec <.fini>:
    54ec:	push	{r3, lr}
    54f0:	pop	{r3, pc}
