{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683585761163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683585761175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 15:42:41 2023 " "Processing started: Mon May 08 15:42:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683585761175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683585761175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683585761175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1683585761603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683585761603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normal_light.sv 1 1 " "Found 1 design units, including 1 entities, in source file normal_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 normal_light " "Found entity 1: normal_light" {  } { { "normal_light.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/normal_light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683585770505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683585770505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end_light_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file end_light_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 end_light_right " "Found entity 1: end_light_right" {  } { { "end_light_right.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/end_light_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683585770507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683585770507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end_light_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file end_light_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 end_light_left " "Found entity 1: end_light_left" {  } { { "end_light_left.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/end_light_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683585770509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683585770509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_pair.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_pair.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_pair " "Found entity 1: dff_pair" {  } { { "dff_pair.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/dff_pair.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683585770511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683585770511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_fsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file button_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_fsm " "Found entity 1: button_fsm" {  } { { "button_fsm.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/button_fsm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683585770512 ""} { "Info" "ISGN_ENTITY_NAME" "2 button_fsm_testbench " "Found entity 2: button_fsm_testbench" {  } { { "button_fsm.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/button_fsm.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683585770512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683585770512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_single.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_single.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_single " "Found entity 1: dff_single" {  } { { "dff_single.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/dff_single.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683585770513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683585770513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "center_light.sv 2 2 " "Found 2 design units, including 2 entities, in source file center_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 center_light " "Found entity 1: center_light" {  } { { "center_light.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/center_light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683585770513 ""} { "Info" "ISGN_ENTITY_NAME" "2 center_light_testbench " "Found entity 2: center_light_testbench" {  } { { "center_light.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/center_light.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683585770513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683585770513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683585770517 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_testbench " "Found entity 2: DE1_SOC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683585770517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683585770517 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "CLOCK_50 DE1_SoC.sv(53) " "Verilog HDL Module Declaration error at DE1_SoC.sv(53): top module port \"CLOCK_50\" is not found in the port list" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 53 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "HEX5 DE1_SoC.sv(54) " "Verilog HDL Module Declaration error at DE1_SoC.sv(54): top module port \"HEX5\" is not found in the port list" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 54 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "LEDR DE1_SoC.sv(55) " "Verilog HDL Module Declaration error at DE1_SoC.sv(55): top module port \"LEDR\" is not found in the port list" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 55 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "KEY DE1_SoC.sv(56) " "Verilog HDL Module Declaration error at DE1_SoC.sv(56): top module port \"KEY\" is not found in the port list" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 56 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "SW DE1_SoC.sv(57) " "Verilog HDL Module Declaration error at DE1_SoC.sv(57): top module port \"SW\" is not found in the port list" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 57 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "CLOCK_50 DE1_SoC.sv(63) " "Verilog HDL error at DE1_SoC.sv(63): value cannot be assigned to input \"CLOCK_50\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 63 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "CLOCK_50 DE1_SoC.sv(64) " "Verilog HDL error at DE1_SoC.sv(64): value cannot be assigned to input \"CLOCK_50\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 64 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "SW DE1_SoC.sv(69) " "Verilog HDL error at DE1_SoC.sv(69): value cannot be assigned to input \"SW\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 69 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "KEY DE1_SoC.sv(70) " "Verilog HDL error at DE1_SoC.sv(70): value cannot be assigned to input \"KEY\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 70 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "SW DE1_SoC.sv(71) " "Verilog HDL error at DE1_SoC.sv(71): value cannot be assigned to input \"SW\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 71 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "KEY DE1_SoC.sv(72) " "Verilog HDL error at DE1_SoC.sv(72): value cannot be assigned to input \"KEY\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 72 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "KEY DE1_SoC.sv(73) " "Verilog HDL error at DE1_SoC.sv(73): value cannot be assigned to input \"KEY\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 73 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "KEY DE1_SoC.sv(74) " "Verilog HDL error at DE1_SoC.sv(74): value cannot be assigned to input \"KEY\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 74 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "KEY DE1_SoC.sv(75) " "Verilog HDL error at DE1_SoC.sv(75): value cannot be assigned to input \"KEY\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 75 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "KEY DE1_SoC.sv(76) " "Verilog HDL error at DE1_SoC.sv(76): value cannot be assigned to input \"KEY\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 76 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "KEY DE1_SoC.sv(77) " "Verilog HDL error at DE1_SoC.sv(77): value cannot be assigned to input \"KEY\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 77 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "KEY DE1_SoC.sv(78) " "Verilog HDL error at DE1_SoC.sv(78): value cannot be assigned to input \"KEY\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab6/DE1_SoC.sv" 78 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683585770518 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anna/Documents/ee-271/lab6/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Anna/Documents/ee-271/lab6/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683585770566 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683585770655 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 08 15:42:50 2023 " "Processing ended: Mon May 08 15:42:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683585770655 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683585770655 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683585770655 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683585770655 ""}
