-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

-- DATE "10/27/2014 23:34:26"

-- 
-- Device: Altera 5CGXFC5C6F27C7 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	StepperMotorControl IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	reset_reset_n : IN std_logic;
	clk_clk : IN std_logic;
	SRAM_OE_N : BUFFER std_logic_vector(0 DOWNTO 0);
	SRAM_CE_N : BUFFER std_logic_vector(0 DOWNTO 0);
	SRAM_BE_N : BUFFER std_logic_vector(1 DOWNTO 0);
	SRAM_D : BUFFER std_logic_vector(15 DOWNTO 0);
	SRAM_A : BUFFER std_logic_vector(17 DOWNTO 0);
	SRAM_WE_N : BUFFER std_logic_vector(0 DOWNTO 0);
	SW : IN std_logic_vector(8 DOWNTO 0);
	LCD_RS : BUFFER std_logic;
	LCD_RW : BUFFER std_logic;
	LCD_DQ : BUFFER std_logic_vector(7 DOWNTO 0);
	LCD_E : BUFFER std_logic;
	KEY : IN std_logic_vector(2 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	LED9 : BUFFER std_logic
	);
END StepperMotorControl;

-- Design Ports Information
-- SRAM_OE_N[0]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_CE_N[0]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_BE_N[0]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_BE_N[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_A[0]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[1]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[2]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[3]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[4]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[5]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[6]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[7]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[8]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[9]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[10]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[11]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[12]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[13]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[14]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[15]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[16]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_A[17]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_WE_N[0]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_RS	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_RW	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_E	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_V19,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_V17,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_W18,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_Y20,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_Y19,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_Y18,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AA18,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AD26,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AB19,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AE26,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AE25,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AC19,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AF24,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[1]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[2]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[3]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[4]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[6]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[0]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[2]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[3]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[4]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[5]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[6]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LED9	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_D[0]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[1]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[2]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[3]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[4]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[5]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[6]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[7]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[8]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[9]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[10]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[11]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[12]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[13]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[14]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SRAM_D[15]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_DQ[0]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_DQ[1]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_DQ[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_DQ[3]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_DQ[4]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_DQ[5]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_DQ[6]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_DQ[7]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- clk_clk	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_reset_n	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_Y11,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_V10,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC10,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AD13,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AB10,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AC9,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AE10,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AC8,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_W11,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_Y15,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_P11,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_P12,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF StepperMotorControl IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_reset_reset_n : std_logic;
SIGNAL ww_clk_clk : std_logic;
SIGNAL ww_SRAM_OE_N : std_logic_vector(0 DOWNTO 0);
SIGNAL ww_SRAM_CE_N : std_logic_vector(0 DOWNTO 0);
SIGNAL ww_SRAM_BE_N : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SRAM_D : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_SRAM_A : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SRAM_WE_N : std_logic_vector(0 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_LCD_RS : std_logic;
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_LCD_DQ : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_LCD_E : std_logic;
SIGNAL ww_KEY : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LED9 : std_logic;
SIGNAL \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk_clk~input_o\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \clk_clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \cpu|R_ctrl_break~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][19]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][19]~feeder_combout\ : std_logic;
SIGNAL \cpu|F_pc_sel_nxt.01~0_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[11]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~55_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_uir~combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[14]~feeder_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~21_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[36]~20_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[6]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|rst_controller|always2~0_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_wirecell_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|enable_action_strobe~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir[0]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~17_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[25]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[26]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[31]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[16]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][41]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][41]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][41]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][41]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[1]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][41]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used~2_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|waitrequest_reset_override~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][60]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][60]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][60]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][60]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][60]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[13]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ : std_logic;
SIGNAL \SRAM_D[9]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][9]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][9]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][9]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][9]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][9]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][9]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][9]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[1]~3_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[9]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[4]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \cpu|Add0~5_sumout\ : std_logic;
SIGNAL \SRAM_D[8]~input_o\ : std_logic;
SIGNAL \sram_conduit|SRAM_D_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][8]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][8]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][8]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][8]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][8]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][8]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~13_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[0]~6_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[8]~feeder_combout\ : std_logic;
SIGNAL \cpu|Add0~62\ : std_logic;
SIGNAL \cpu|Add0~53_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[6]~16_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_ld~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_ld~q\ : std_logic;
SIGNAL \cpu|E_new_inst~q\ : std_logic;
SIGNAL \cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \cpu|d_read_nxt~0_combout\ : std_logic;
SIGNAL \cpu|d_read~q\ : std_logic;
SIGNAL \cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_getting_data~7_combout\ : std_logic;
SIGNAL \cpu|av_ld_align_cycle_nxt[0]~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_align_cycle_nxt[1]~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_getting_data~6_combout\ : std_logic;
SIGNAL \cpu|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \cpu|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \cpu|av_ld_waiting_for_data_nxt~1_combout\ : std_logic;
SIGNAL \cpu|E_stall~0_combout\ : std_logic;
SIGNAL \cpu|E_valid~0_combout\ : std_logic;
SIGNAL \cpu|E_valid~q\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[0]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[0]~_wirecell_combout\ : std_logic;
SIGNAL \cpu|Add3~3_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[7]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_src2[9]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always8~0_combout\ : std_logic;
SIGNAL \SRAM_D[13]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][13]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][13]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][13]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][13]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][13]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][13]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][13]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[5]~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[13]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[18]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[2]~2_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[2]~2_combout\ : std_logic;
SIGNAL \cpu|d_writedata[17]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[11]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~0_combout\ : std_logic;
SIGNAL \SRAM_D[5]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][5]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][5]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][5]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][5]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][5]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][5]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[21]~feeder_combout\ : std_logic;
SIGNAL \cpu|d_writedata[18]~feeder_combout\ : std_logic;
SIGNAL \SRAM_D[6]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][6]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][6]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][6]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][6]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][6]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][6]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[22]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~14_combout\ : std_logic;
SIGNAL \SRAM_D[7]~input_o\ : std_logic;
SIGNAL \sram_conduit|SRAM_D_in_reg[7]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][7]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][7]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][7]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][7]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][7]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][7]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~9_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[23]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[23]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[22]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[21]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[24]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[25]~feeder_combout\ : std_logic;
SIGNAL \SRAM_D[10]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][10]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][10]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][10]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][10]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][10]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][10]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][10]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[26]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[5]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][78]~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][78]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux|src1_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal12~0_combout\ : std_logic;
SIGNAL \SRAM_D[11]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][11]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][11]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][11]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][11]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][11]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][11]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][11]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[27]~feeder_combout\ : std_logic;
SIGNAL \SRAM_D[3]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][3]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][3]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][3]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][3]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][3]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][3]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][3]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \SRAM_D[12]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][12]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][12]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][12]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][12]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][12]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][12]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~18_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[28]~feeder_combout\ : std_logic;
SIGNAL \cpu|Equal101~1_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|period_l_wr_strobe~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[20]~6_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[29]~feeder_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_ld~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|E_src2[5]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \cpu|Equal0~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \cpu|Equal101~6_combout\ : std_logic;
SIGNAL \cpu|Equal101~8_combout\ : std_logic;
SIGNAL \cpu|Equal101~5_combout\ : std_logic;
SIGNAL \cpu|Equal101~7_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \cpu|Equal2~13_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \cpu|R_src2_lo~0_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~1_combout\ : std_logic;
SIGNAL \cpu|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \cpu|R_src2_use_imm~q\ : std_logic;
SIGNAL \cpu|E_logic_result[5]~4_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[5]~5_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \pio_hex3|Equal2~0_combout\ : std_logic;
SIGNAL \pio_hex3|Equal2~1_combout\ : std_logic;
SIGNAL \pio_hex3|data_out~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal2~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ : std_logic;
SIGNAL \pio_hex3|data_out[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \pio_hex2|data_out[0]~0_combout\ : std_logic;
SIGNAL \pio_hex3|data_out[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[3]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[4]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~DUPLICATE_q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \jtag_uart|r_val~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \jtag_uart|r_val~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \jtag_uart|fifo_wr~0_combout\ : std_logic;
SIGNAL \jtag_uart|fifo_wr~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \cpu|d_writedata[6]~DUPLICATE_q\ : std_logic;
SIGNAL \pio_hex2|data_out~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal3~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|d_write~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \pio_hex2|data_out[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \pio_hex2|data_out[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal5~0_combout\ : std_logic;
SIGNAL \pio_hex0|data_out[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal4~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \pio_hex1|data_out[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \pio_hex0|data_out~8_combout\ : std_logic;
SIGNAL \pio_hex0|data_out[0]~2_combout\ : std_logic;
SIGNAL \pio_hex1|data_out~8_combout\ : std_logic;
SIGNAL \pio_hex1|data_out[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \pio_hex3|data_out~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \cpu|d_writedata[4]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[10]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|fifo_rd~0_combout\ : std_logic;
SIGNAL \jtag_uart|fifo_rd~2_combout\ : std_logic;
SIGNAL \jtag_uart|read_0~q\ : std_logic;
SIGNAL \pio_hex3|Equal2~3_combout\ : std_logic;
SIGNAL \rtx_timer|period_l_wr_strobe~1_combout\ : std_logic;
SIGNAL \rtx_timer|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \rtx_timer|force_reload~0_combout\ : std_logic;
SIGNAL \rtx_timer|force_reload~q\ : std_logic;
SIGNAL \rtx_timer|period_l_register[1]~6_combout\ : std_logic;
SIGNAL \pio_hex3|Equal2~2_combout\ : std_logic;
SIGNAL \rtx_timer|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \rtx_timer|period_l_register[0]~7_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~125_sumout\ : std_logic;
SIGNAL \rtx_timer|internal_counter~11_combout\ : std_logic;
SIGNAL \rtx_timer|control_wr_strobe~combout\ : std_logic;
SIGNAL \rtx_timer|counter_is_running~0_combout\ : std_logic;
SIGNAL \rtx_timer|counter_is_running~1_combout\ : std_logic;
SIGNAL \rtx_timer|counter_is_running~q\ : std_logic;
SIGNAL \rtx_timer|always0~1_combout\ : std_logic;
SIGNAL \rtx_timer|internal_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|Add0~126\ : std_logic;
SIGNAL \rtx_timer|Add0~121_sumout\ : std_logic;
SIGNAL \rtx_timer|internal_counter~10_combout\ : std_logic;
SIGNAL \rtx_timer|internal_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|Add0~122\ : std_logic;
SIGNAL \rtx_timer|Add0~117_sumout\ : std_logic;
SIGNAL \rtx_timer|period_l_register[2]~5_combout\ : std_logic;
SIGNAL \rtx_timer|internal_counter~9_combout\ : std_logic;
SIGNAL \rtx_timer|internal_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|Add0~118\ : std_logic;
SIGNAL \rtx_timer|Add0~113_sumout\ : std_logic;
SIGNAL \rtx_timer|period_l_register[3]~4_combout\ : std_logic;
SIGNAL \rtx_timer|internal_counter~8_combout\ : std_logic;
SIGNAL \rtx_timer|internal_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|Add0~114\ : std_logic;
SIGNAL \rtx_timer|Add0~109_sumout\ : std_logic;
SIGNAL \rtx_timer|period_l_register[4]~3_combout\ : std_logic;
SIGNAL \rtx_timer|internal_counter~7_combout\ : std_logic;
SIGNAL \rtx_timer|Equal0~5_combout\ : std_logic;
SIGNAL \rtx_timer|period_h_register[3]~0_combout\ : std_logic;
SIGNAL \rtx_timer|period_h_register[2]~1_combout\ : std_logic;
SIGNAL \rtx_timer|period_h_register[1]~2_combout\ : std_logic;
SIGNAL \cpu|d_writedata[9]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|period_l_register[9]~1_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~62\ : std_logic;
SIGNAL \rtx_timer|Add0~65_sumout\ : std_logic;
SIGNAL \rtx_timer|Add0~66\ : std_logic;
SIGNAL \rtx_timer|Add0~69_sumout\ : std_logic;
SIGNAL \cpu|d_writedata[8]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~9_combout\ : std_logic;
SIGNAL \cpu|F_iw[7]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|Add0~25_sumout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|Add0~14\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|Add0~9_sumout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|Add0~10\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|Add0~1_sumout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|Add0~2\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|Add0~5_sumout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent|m0_write~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent|m0_write~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|Add0~26\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|Add0~21_sumout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|Add0~22\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|Add0~17_sumout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|Add0~18\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|Add0~13_sumout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal6~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~78\ : std_logic;
SIGNAL \rtx_timer|Add0~49_sumout\ : std_logic;
SIGNAL \rtx_timer|period_h_register[5]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~50\ : std_logic;
SIGNAL \rtx_timer|Add0~5_sumout\ : std_logic;
SIGNAL \rtx_timer|Add0~6\ : std_logic;
SIGNAL \rtx_timer|Add0~53_sumout\ : std_logic;
SIGNAL \rtx_timer|period_h_register[7]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|snap_strobe~0_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[7]~48_combout\ : std_logic;
SIGNAL \LCD_DQ[7]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[7]~feeder_combout\ : std_logic;
SIGNAL \pio_sw|edge_capture_wr_strobe~0_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \pio_sw|d2_data_in[7]~feeder_combout\ : std_logic;
SIGNAL \pio_sw|edge_capture~2_combout\ : std_logic;
SIGNAL \pio_sw|always1~0_combout\ : std_logic;
SIGNAL \pio_sw|readdata[7]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre[7]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \SRAM_D[15]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][15]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][15]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][15]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][15]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][15]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][15]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][15]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~11_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[7]~4_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[1]~21_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[1]~21_combout\ : std_logic;
SIGNAL \SRAM_D[14]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][14]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][14]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][14]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][14]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][14]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][14]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~19_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[30]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[28]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~38_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \jtag_uart|Add1~5_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[16]~feeder_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[0]~3_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[0]~4_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[0]~5_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \pio_sw|edge_capture~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[0]~21_combout\ : std_logic;
SIGNAL \jtag_uart|t_dav~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|always2~1_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_ena~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE_q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \jtag_uart|pause_irq~0_combout\ : std_logic;
SIGNAL \jtag_uart|pause_irq~q\ : std_logic;
SIGNAL \jtag_uart|ien_AE~0_combout\ : std_logic;
SIGNAL \jtag_uart|ien_AF~q\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \jtag_uart|Add0~22\ : std_logic;
SIGNAL \jtag_uart|Add0~26\ : std_logic;
SIGNAL \jtag_uart|Add0~18\ : std_logic;
SIGNAL \jtag_uart|Add0~1_sumout\ : std_logic;
SIGNAL \jtag_uart|Add0~2\ : std_logic;
SIGNAL \jtag_uart|Add0~5_sumout\ : std_logic;
SIGNAL \jtag_uart|Add0~6\ : std_logic;
SIGNAL \jtag_uart|Add0~10\ : std_logic;
SIGNAL \jtag_uart|Add0~13_sumout\ : std_logic;
SIGNAL \jtag_uart|Add0~9_sumout\ : std_logic;
SIGNAL \jtag_uart|Add0~21_sumout\ : std_logic;
SIGNAL \jtag_uart|Add0~17_sumout\ : std_logic;
SIGNAL \jtag_uart|Add0~25_sumout\ : std_logic;
SIGNAL \jtag_uart|LessThan1~0_combout\ : std_logic;
SIGNAL \jtag_uart|LessThan1~1_combout\ : std_logic;
SIGNAL \jtag_uart|fifo_AF~q\ : std_logic;
SIGNAL \jtag_uart|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[8]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|period_h_register[8]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~54\ : std_logic;
SIGNAL \rtx_timer|Add0~9_sumout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[24]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[8]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|always1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|always1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|sink_ready~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|sink_ready~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[0]~20_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[0]~22_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[0]~23_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data[0]~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[8]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~39_combout\ : std_logic;
SIGNAL \SRAM_D[1]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][1]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][1]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][1]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][1]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][1]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][1]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][1]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~3_combout\ : std_logic;
SIGNAL \jtag_uart|Add1~6\ : std_logic;
SIGNAL \jtag_uart|Add1~9_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[17]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[26]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~40_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~41_combout\ : std_logic;
SIGNAL \SRAM_D[2]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][2]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][2]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][2]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][2]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][2]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][2]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~4_combout\ : std_logic;
SIGNAL \jtag_uart|Add1~10\ : std_logic;
SIGNAL \jtag_uart|Add1~13_sumout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[2]~9_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[2]~10_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[2]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~15_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[2]~7_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[10]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~8_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~9_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[5]~7_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[6]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~17_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[6]~15_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[7]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~12_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[7]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~16_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[8]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~13_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[9]~11_combout\ : std_logic;
SIGNAL \cpu|d_writedata[10]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~42_combout\ : std_logic;
SIGNAL \jtag_uart|Add1~14\ : std_logic;
SIGNAL \jtag_uart|Add1~17_sumout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[3]~12_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[19]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~17_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[3]~13_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[3]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~8_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[3]~2_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~10\ : std_logic;
SIGNAL \rtx_timer|Add0~57_sumout\ : std_logic;
SIGNAL \rtx_timer|period_h_register[9]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~58\ : std_logic;
SIGNAL \rtx_timer|Add0~13_sumout\ : std_logic;
SIGNAL \rtx_timer|period_h_register[10]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~14\ : std_logic;
SIGNAL \rtx_timer|Add0~17_sumout\ : std_logic;
SIGNAL \cpu|d_writedata[11]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~37_combout\ : std_logic;
SIGNAL \jtag_uart|Add1~18\ : std_logic;
SIGNAL \jtag_uart|Add1~1_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[20]~feeder_combout\ : std_logic;
SIGNAL \cpu|F_iw[19]~20_combout\ : std_logic;
SIGNAL \cpu|E_src2[13]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\ : std_logic;
SIGNAL \jtag_uart|Add1~2\ : std_logic;
SIGNAL \jtag_uart|Add1~22\ : std_logic;
SIGNAL \jtag_uart|Add1~25_sumout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[6]~18_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[6]~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~43_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[6]~20_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[14]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|woverflow~0_combout\ : std_logic;
SIGNAL \jtag_uart|woverflow~q\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[14]~6_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~18\ : std_logic;
SIGNAL \rtx_timer|Add0~21_sumout\ : std_logic;
SIGNAL \cpu|d_writedata[12]~feeder_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[1]~3_combout\ : std_logic;
SIGNAL \cpu|Equal2~2_combout\ : std_logic;
SIGNAL \cpu|Equal2~11_combout\ : std_logic;
SIGNAL \cpu|Equal2~9_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \cpu|Equal2~3_combout\ : std_logic;
SIGNAL \cpu|Equal2~4_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_unsigned_lo_imm16~combout\ : std_logic;
SIGNAL \cpu|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \cpu|R_src2_hi~1_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[2]~4_combout\ : std_logic;
SIGNAL \cpu|E_src1[15]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|E_src2[15]~feeder_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[19]~13_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[9]~13_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[10]~8_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[11]~16_combout\ : std_logic;
SIGNAL \cpu|E_src2[27]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~45_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[13]~15_combout\ : std_logic;
SIGNAL \cpu|E_src1[23]~0_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[15]~10_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[31]~25_combout\ : std_logic;
SIGNAL \cpu|Equal2~10_combout\ : std_logic;
SIGNAL \cpu|Equal2~14_combout\ : std_logic;
SIGNAL \cpu|Equal2~8_combout\ : std_logic;
SIGNAL \cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~0_combout\ : std_logic;
SIGNAL \cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \cpu|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \SRAM_D[4]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][4]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][4]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][4]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][4]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][4]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][4]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~6_combout\ : std_logic;
SIGNAL \cpu|F_iw[20]~22_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[14]~9_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[12]~14_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[8]~12_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[7]~6_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[6]~7_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[5]~11_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[3]~5_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \cpu|E_src2[12]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_src2[11]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_src2[10]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_src2[8]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_src2[7]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_src2[6]~feeder_combout\ : std_logic;
SIGNAL \cpu|F_iw[10]~17_combout\ : std_logic;
SIGNAL \cpu|R_src1[6]~7_combout\ : std_logic;
SIGNAL \cpu|E_src2[4]~feeder_combout\ : std_logic;
SIGNAL \cpu|R_src1[4]~4_combout\ : std_logic;
SIGNAL \cpu|R_src1[3]~2_combout\ : std_logic;
SIGNAL \cpu|E_src2[3]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_src2[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|R_src1[2]~3_combout\ : std_logic;
SIGNAL \cpu|E_src1[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|Add2~86_cout\ : std_logic;
SIGNAL \cpu|Add2~82\ : std_logic;
SIGNAL \cpu|Add2~78\ : std_logic;
SIGNAL \cpu|Add2~6\ : std_logic;
SIGNAL \cpu|Add2~2\ : std_logic;
SIGNAL \cpu|Add2~10\ : std_logic;
SIGNAL \cpu|Add2~18\ : std_logic;
SIGNAL \cpu|Add2~22\ : std_logic;
SIGNAL \cpu|Add2~14\ : std_logic;
SIGNAL \cpu|Add2~66\ : std_logic;
SIGNAL \cpu|Add2~62\ : std_logic;
SIGNAL \cpu|Add2~57_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[8]~18_combout\ : std_logic;
SIGNAL \cpu|Add0~54\ : std_logic;
SIGNAL \cpu|Add0~74\ : std_logic;
SIGNAL \cpu|Add0~70\ : std_logic;
SIGNAL \cpu|Add0~65_sumout\ : std_logic;
SIGNAL \cpu|R_src1[10]~16_combout\ : std_logic;
SIGNAL \cpu|Add2~58\ : std_logic;
SIGNAL \cpu|Add2~74\ : std_logic;
SIGNAL \cpu|Add2~69_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[10]~6_combout\ : std_logic;
SIGNAL \cpu|Add0~66\ : std_logic;
SIGNAL \cpu|Add0~10\ : std_logic;
SIGNAL \cpu|Add0~33_sumout\ : std_logic;
SIGNAL \cpu|R_src1[12]~19_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[12]~17_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[7]~3_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[6]~5_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[2]~1_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[8]~16_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[10]~14_combout\ : std_logic;
SIGNAL \cpu|Equal122~2_combout\ : std_logic;
SIGNAL \cpu|Equal122~3_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[28]~29_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[18]~12_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[19]~13_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[11]~18_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[27]~31_combout\ : std_logic;
SIGNAL \cpu|Equal122~4_combout\ : std_logic;
SIGNAL \cpu|E_src2[14]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[14]~8_combout\ : std_logic;
SIGNAL \cpu|Equal122~5_combout\ : std_logic;
SIGNAL \cpu|Equal122~6_combout\ : std_logic;
SIGNAL \cpu|Equal122~7_combout\ : std_logic;
SIGNAL \cpu|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \cpu|Add2~94\ : std_logic;
SIGNAL \cpu|Add2~89_sumout\ : std_logic;
SIGNAL \cpu|Equal122~0_combout\ : std_logic;
SIGNAL \cpu|Equal122~1_combout\ : std_logic;
SIGNAL \cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \cpu|W_cmp_result~q\ : std_logic;
SIGNAL \cpu|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \cpu|Add2~50\ : std_logic;
SIGNAL \cpu|Add2~53_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[17]~1_combout\ : std_logic;
SIGNAL \cpu|Add0~34\ : std_logic;
SIGNAL \cpu|Add0~37_sumout\ : std_logic;
SIGNAL \cpu|Add2~70\ : std_logic;
SIGNAL \cpu|Add2~29_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[11]~7_combout\ : std_logic;
SIGNAL \cpu|Add0~38\ : std_logic;
SIGNAL \cpu|Add0~41_sumout\ : std_logic;
SIGNAL \cpu|Add2~30\ : std_logic;
SIGNAL \cpu|Add2~33_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[12]~8_combout\ : std_logic;
SIGNAL \cpu|Add0~42\ : std_logic;
SIGNAL \cpu|Add0~46\ : std_logic;
SIGNAL \cpu|Add0~30\ : std_logic;
SIGNAL \cpu|Add0~17_sumout\ : std_logic;
SIGNAL \cpu|Add2~45_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[15]~2_combout\ : std_logic;
SIGNAL \cpu|Add0~18\ : std_logic;
SIGNAL \cpu|Add0~22\ : std_logic;
SIGNAL \cpu|Add0~13_sumout\ : std_logic;
SIGNAL \cpu|R_src1[19]~15_combout\ : std_logic;
SIGNAL \cpu|Add2~54\ : std_logic;
SIGNAL \cpu|Add2~26\ : std_logic;
SIGNAL \cpu|Add2~118\ : std_logic;
SIGNAL \cpu|Add2~110\ : std_logic;
SIGNAL \cpu|Add2~106\ : std_logic;
SIGNAL \cpu|Add2~122\ : std_logic;
SIGNAL \cpu|Add2~126\ : std_logic;
SIGNAL \cpu|Add2~114\ : std_logic;
SIGNAL \cpu|Add2~134\ : std_logic;
SIGNAL \cpu|Add2~130\ : std_logic;
SIGNAL \cpu|Add2~102\ : std_logic;
SIGNAL \cpu|Add2~98\ : std_logic;
SIGNAL \cpu|Add2~93_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[31]~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~44_combout\ : std_logic;
SIGNAL \cpu|Equal101~9_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \cpu|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \rtx_timer|timeout_occurred~0_combout\ : std_logic;
SIGNAL \rtx_timer|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \rtx_timer|timeout_occurred~1_combout\ : std_logic;
SIGNAL \rtx_timer|timeout_occurred~q\ : std_logic;
SIGNAL \cpu|E_control_rd_data[31]~4_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[31]~24_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[30]~24_combout\ : std_logic;
SIGNAL \cpu|Add2~97_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[30]~25_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[30]~23_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[29]~30_combout\ : std_logic;
SIGNAL \cpu|Add2~101_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[29]~31_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[29]~29_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result[28]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|Add2~129_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[28]~30_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[28]~28_combout\ : std_logic;
SIGNAL \cpu|Add2~133_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[27]~32_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[27]~30_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[26]~23_combout\ : std_logic;
SIGNAL \cpu|Add2~113_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[26]~24_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[26]~22_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[25]~28_combout\ : std_logic;
SIGNAL \cpu|Add2~125_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[25]~29_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[25]~27_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[24]~27_combout\ : std_logic;
SIGNAL \cpu|Add2~121_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[24]~28_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[24]~26_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[23]~19_combout\ : std_logic;
SIGNAL \cpu|Add2~105_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[23]~22_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[23]~20_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[22]~20_combout\ : std_logic;
SIGNAL \cpu|Add2~109_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[22]~23_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[22]~21_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[21]~26_combout\ : std_logic;
SIGNAL \cpu|Add2~117_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[21]~27_combout\ : std_logic;
SIGNAL \jtag_uart|Add1~21_sumout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[5]~15_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[5]~16_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[5]~17_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[5]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[21]~25_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[4]~0_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[20]~6_combout\ : std_logic;
SIGNAL \cpu|Add2~25_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[20]~7_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[20]~6_combout\ : std_logic;
SIGNAL \cpu|Add2~34\ : std_logic;
SIGNAL \cpu|Add2~38\ : std_logic;
SIGNAL \cpu|Add2~41_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[14]~5_combout\ : std_logic;
SIGNAL \cpu|Add0~29_sumout\ : std_logic;
SIGNAL \cpu|R_src1[16]~12_combout\ : std_logic;
SIGNAL \cpu|Add2~42\ : std_logic;
SIGNAL \cpu|Add2~46\ : std_logic;
SIGNAL \cpu|Add2~49_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[16]~3_combout\ : std_logic;
SIGNAL \cpu|Add0~21_sumout\ : std_logic;
SIGNAL \cpu|R_src1[18]~14_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result[18]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|E_alu_result[18]~13_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[18]~12_combout\ : std_logic;
SIGNAL \cpu|R_src1[17]~13_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[17]~11_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result[17]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|E_alu_result[17]~12_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[17]~11_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[0]~2_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[16]~10_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[16]~11_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[16]~10_combout\ : std_logic;
SIGNAL \cpu|E_st_data[31]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~2_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[31]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~1_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~2_combout\ : std_logic;
SIGNAL \cpu|F_iw[31]~31_combout\ : std_logic;
SIGNAL \cpu|Add0~45_sumout\ : std_logic;
SIGNAL \cpu|R_src1[15]~11_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[15]~9_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[15]~10_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[15]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[15]~9_combout\ : std_logic;
SIGNAL \rtx_timer|period_h_register[12]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~22\ : std_logic;
SIGNAL \rtx_timer|Add0~25_sumout\ : std_logic;
SIGNAL \cpu|d_writedata[13]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~26\ : std_logic;
SIGNAL \rtx_timer|Add0~29_sumout\ : std_logic;
SIGNAL \cpu|d_writedata[14]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|period_l_register[14]~0_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[14]~32_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[6]~9_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[6]~10_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[6]~11_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[14]~8_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[13]~7_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[13]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[29]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[13]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[13]~36_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[5]~8_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[5]~33_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[13]~7_combout\ : std_logic;
SIGNAL \cpu|E_st_data[30]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~30_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[30]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[30]~28_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[31]~29_combout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[3]~3_combout\ : std_logic;
SIGNAL \cpu|d_byteenable[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[3]~3_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[4]~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[4]~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[4]~2_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[12]~feeder_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[4]~24_combout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[28]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|period_l_register[12]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[12]~12_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[4]~25_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[4]~26_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[12]~17_combout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[11]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|period_l_register[11]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[11]~8_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[3]~27_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[3]~28_combout\ : std_logic;
SIGNAL \cpu|Add2~73_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[11]~19_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[11]~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~18_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[10]~16_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[13]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[11]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~11_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[11]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~7_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[12]~3_combout\ : std_logic;
SIGNAL \cpu|d_writedata[13]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~6_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[13]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~15_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[14]~13_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[15]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[1]~1_combout\ : std_logic;
SIGNAL \cpu|d_writedata[15]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~14_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[15]~12_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~7_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[12]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[11]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[9]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[10]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[8]~10_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~6_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[7]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[5]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[6]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~8_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[4]~6_combout\ : std_logic;
SIGNAL \jtag_uart|ac~0_combout\ : std_logic;
SIGNAL \jtag_uart|ac~q\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[10]~24_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[2]~14_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[2]~15_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[2]~16_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[10]~14_combout\ : std_logic;
SIGNAL \cpu|E_st_data[29]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~29_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[29]~27_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[1]~6_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[1]~7_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[1]~8_combout\ : std_logic;
SIGNAL \jtag_uart|LessThan0~0_combout\ : std_logic;
SIGNAL \jtag_uart|LessThan0~1_combout\ : std_logic;
SIGNAL \jtag_uart|fifo_AE~q\ : std_logic;
SIGNAL \jtag_uart|ien_AE~q\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[1]~17_combout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[9]~7_combout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[25]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[9]~20_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[1]~18_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[1]~19_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[9]~15_combout\ : std_logic;
SIGNAL \cpu|E_st_data[28]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~28_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[28]~26_combout\ : std_logic;
SIGNAL \cpu|F_iw[30]~30_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[0]~22_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[0]~20_combout\ : std_logic;
SIGNAL \cpu|LessThan0~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[7]~21_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data_nxt[7]~22_combout\ : std_logic;
SIGNAL \rtx_timer|period_h_register[15]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~30\ : std_logic;
SIGNAL \rtx_timer|Add0~1_sumout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[31]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[15]~28_combout\ : std_logic;
SIGNAL \jtag_uart|rvalid~0_combout\ : std_logic;
SIGNAL \jtag_uart|rvalid~q\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[7]~12_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[7]~13_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[7]~29_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[7]~3_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~70\ : std_logic;
SIGNAL \rtx_timer|Add0~101_sumout\ : std_logic;
SIGNAL \rtx_timer|internal_counter~5_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~102\ : std_logic;
SIGNAL \rtx_timer|Add0~73_sumout\ : std_logic;
SIGNAL \rtx_timer|Add0~74\ : std_logic;
SIGNAL \rtx_timer|Add0~33_sumout\ : std_logic;
SIGNAL \rtx_timer|Add0~34\ : std_logic;
SIGNAL \rtx_timer|Add0~37_sumout\ : std_logic;
SIGNAL \rtx_timer|Add0~38\ : std_logic;
SIGNAL \rtx_timer|Add0~41_sumout\ : std_logic;
SIGNAL \rtx_timer|Add0~42\ : std_logic;
SIGNAL \rtx_timer|Add0~97_sumout\ : std_logic;
SIGNAL \rtx_timer|internal_counter~4_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~98\ : std_logic;
SIGNAL \rtx_timer|Add0~45_sumout\ : std_logic;
SIGNAL \rtx_timer|Add0~46\ : std_logic;
SIGNAL \rtx_timer|Add0~93_sumout\ : std_logic;
SIGNAL \rtx_timer|period_h_register[0]~3_combout\ : std_logic;
SIGNAL \rtx_timer|internal_counter~3_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~94\ : std_logic;
SIGNAL \rtx_timer|Add0~89_sumout\ : std_logic;
SIGNAL \rtx_timer|internal_counter~2_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~90\ : std_logic;
SIGNAL \rtx_timer|Add0~85_sumout\ : std_logic;
SIGNAL \rtx_timer|internal_counter~1_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~86\ : std_logic;
SIGNAL \rtx_timer|Add0~81_sumout\ : std_logic;
SIGNAL \rtx_timer|internal_counter~0_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~82\ : std_logic;
SIGNAL \rtx_timer|Add0~77_sumout\ : std_logic;
SIGNAL \rtx_timer|Equal0~3_combout\ : std_logic;
SIGNAL \rtx_timer|internal_counter[30]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|internal_counter[27]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|internal_counter[24]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|Equal0~1_combout\ : std_logic;
SIGNAL \rtx_timer|internal_counter[22]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|Equal0~0_combout\ : std_logic;
SIGNAL \rtx_timer|Equal0~2_combout\ : std_logic;
SIGNAL \rtx_timer|internal_counter[16]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|internal_counter[18]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|Equal0~4_combout\ : std_logic;
SIGNAL \rtx_timer|Equal0~6_combout\ : std_logic;
SIGNAL \rtx_timer|always0~0_combout\ : std_logic;
SIGNAL \rtx_timer|Add0~110\ : std_logic;
SIGNAL \rtx_timer|Add0~105_sumout\ : std_logic;
SIGNAL \rtx_timer|period_l_register[5]~2_combout\ : std_logic;
SIGNAL \rtx_timer|internal_counter~6_combout\ : std_logic;
SIGNAL \rtx_timer|internal_counter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|Add0~106\ : std_logic;
SIGNAL \rtx_timer|Add0~61_sumout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[6]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[6]~40_combout\ : std_logic;
SIGNAL \LCD_DQ[6]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[6]~feeder_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \pio_sw|edge_capture~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[6]~5_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[1]~5_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[5]~5_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[5]~44_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[5]~feeder_combout\ : std_logic;
SIGNAL \LCD_DQ[5]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \pio_sw|d2_data_in[5]~feeder_combout\ : std_logic;
SIGNAL \pio_sw|edge_capture~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \pio_hex1|data_out~7_combout\ : std_logic;
SIGNAL \pio_hex0|data_out~7_combout\ : std_logic;
SIGNAL \pio_hex2|data_out~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[5]~4_combout\ : std_logic;
SIGNAL \cpu|E_st_data[27]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~27_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[27]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[27]~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\ : std_logic;
SIGNAL \cpu|F_iw[29]~29_combout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[18]~4_combout\ : std_logic;
SIGNAL \cpu|Add0~14\ : std_logic;
SIGNAL \cpu|Add0~25_sumout\ : std_logic;
SIGNAL \cpu|R_src1[20]~8_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[21]~20_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[22]~22_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[23]~24_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[24]~26_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result[24]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[25]~29_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[26]~28_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[27]~31_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[28]~30_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[29]~27_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[30]~25_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[31]~23_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[0]~21_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[1]~19_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[2]~1_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[3]~0_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[4]~2_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[5]~4_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[6]~5_combout\ : std_logic;
SIGNAL \cpu|Add2~21_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[6]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \LCD_DQ[4]~input_o\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[4]~4_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[4]~52_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \pio_hex0|data_out~6_combout\ : std_logic;
SIGNAL \pio_hex1|data_out~6_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \pio_sw|edge_capture~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \pio_hex2|data_out~7_combout\ : std_logic;
SIGNAL \pio_hex3|data_out~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[4]~2_combout\ : std_logic;
SIGNAL \cpu|E_st_data[26]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~32_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[26]~31_combout\ : std_logic;
SIGNAL \cpu|F_iw[28]~28_combout\ : std_logic;
SIGNAL \cpu|Add0~69_sumout\ : std_logic;
SIGNAL \cpu|R_src1[9]~17_combout\ : std_logic;
SIGNAL \cpu|E_src1[9]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|E_logic_result[9]~15_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[9]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \pio_hex3|data_out~5_combout\ : std_logic;
SIGNAL \pio_hex1|data_out~5_combout\ : std_logic;
SIGNAL \pio_hex0|data_out~5_combout\ : std_logic;
SIGNAL \pio_hex2|data_out~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[30]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata[3]~1_combout\ : std_logic;
SIGNAL \LCD_DQ[3]~input_o\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[3]~0_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[3]~0_combout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[19]~1_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[3]~1_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \pio_sw|edge_capture~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[3]~0_combout\ : std_logic;
SIGNAL \cpu|E_st_data[25]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~31_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[25]~30_combout\ : std_logic;
SIGNAL \cpu|F_iw[27]~27_combout\ : std_logic;
SIGNAL \cpu|R_src1[14]~10_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[14]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal10~0_combout\ : std_logic;
SIGNAL \jtag_uart|av_waitrequest~0_combout\ : std_logic;
SIGNAL \jtag_uart|av_waitrequest~1_combout\ : std_logic;
SIGNAL \jtag_uart|av_waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal12~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ : std_logic;
SIGNAL \jtag_uart|fifo_rd~1_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \jtag_uart|wr_rfifo~combout\ : std_logic;
SIGNAL \LCD_DQ[2]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[2]~feeder_combout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[2]~2_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[2]~2_combout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[18]~3_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[2]~3_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \pio_sw|d1_data_in[2]~feeder_combout\ : std_logic;
SIGNAL \pio_sw|d2_data_in[2]~feeder_combout\ : std_logic;
SIGNAL \pio_sw|edge_capture~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \pio_hex2|data_out~5_combout\ : std_logic;
SIGNAL \pio_hex3|data_out~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal8~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \pio_hex0|data_out~4_combout\ : std_logic;
SIGNAL \pio_hex1|data_out~4_combout\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \pio_key|edge_capture_wr_strobe~0_combout\ : std_logic;
SIGNAL \pio_key|edge_capture~0_combout\ : std_logic;
SIGNAL \pio_key|irq_mask[2]~feeder_combout\ : std_logic;
SIGNAL \pio_key|always1~0_combout\ : std_logic;
SIGNAL \pio_key|read_mux_out[2]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[2]~1_combout\ : std_logic;
SIGNAL \cpu|W_ipending_reg_nxt[2]~0_combout\ : std_logic;
SIGNAL \cpu|E_control_rd_data[2]~0_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[2]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~5_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[3]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[3]~5_combout\ : std_logic;
SIGNAL \cpu|F_iw[5]~7_combout\ : std_logic;
SIGNAL \cpu|Equal2~7_combout\ : std_logic;
SIGNAL \cpu|Equal2~6_combout\ : std_logic;
SIGNAL \cpu|Equal2~5_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \cpu|E_alu_result~1_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[2]~2_combout\ : std_logic;
SIGNAL \pio_hex3|data_out~3_combout\ : std_logic;
SIGNAL \pio_hex2|data_out~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~33_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \pio_hex0|data_out~3_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \pio_key|edge_capture~2_combout\ : std_logic;
SIGNAL \pio_key|read_mux_out[1]~2_combout\ : std_logic;
SIGNAL \pio_hex1|data_out~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \LCD_DQ[1]~input_o\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[17]~11_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[1]~7_combout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[1]~10_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[1]~6_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \pio_sw|edge_capture~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~34_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~35_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~36_combout\ : std_logic;
SIGNAL \pio_sw|WideOr0~2_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \pio_sw|edge_capture~5_combout\ : std_logic;
SIGNAL \pio_sw|WideOr0~1_combout\ : std_logic;
SIGNAL \pio_sw|WideOr0~3_combout\ : std_logic;
SIGNAL \pio_sw|WideOr0~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[1]~2_combout\ : std_logic;
SIGNAL \cpu|E_control_rd_data[1]~3_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[1]~19_combout\ : std_logic;
SIGNAL \cpu|E_st_data[24]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~19_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[24]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[24]~17_combout\ : std_logic;
SIGNAL \cpu|F_iw[26]~33_combout\ : std_logic;
SIGNAL \cpu|d_writedata[23]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~26_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[23]~24_combout\ : std_logic;
SIGNAL \cpu|F_iw[25]~32_combout\ : std_logic;
SIGNAL \cpu|d_writedata[22]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~25_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[22]~23_combout\ : std_logic;
SIGNAL \cpu|F_iw[24]~18_combout\ : std_logic;
SIGNAL \cpu|d_writedata[21]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~20_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[21]~18_combout\ : std_logic;
SIGNAL \cpu|F_iw[23]~26_combout\ : std_logic;
SIGNAL \cpu|d_writedata[20]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~23_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[20]~21_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~5_combout\ : std_logic;
SIGNAL \cpu|d_writedata[19]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~21_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[19]~19_combout\ : std_logic;
SIGNAL \cpu|F_iw[22]~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~24_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[18]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[18]~22_combout\ : std_logic;
SIGNAL \cpu|F_iw[21]~19_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[4]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~3_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[2]~4_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~4_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~5_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~6_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~7_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~8_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[2]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[1]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[11]~feeder_combout\ : std_logic;
SIGNAL \cpu|F_iw[11]~9_combout\ : std_logic;
SIGNAL \cpu|Equal101~2_combout\ : std_logic;
SIGNAL \cpu|Equal101~4_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ : std_logic;
SIGNAL \cpu|Equal2~12_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[0]~1_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[2]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~22_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[17]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[17]~20_combout\ : std_logic;
SIGNAL \cpu|F_iw[18]~23_combout\ : std_logic;
SIGNAL \cpu|F_iw[18]~24_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \cpu|Add2~77_sumout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \cpu|F_iw[13]~0_combout\ : std_logic;
SIGNAL \cpu|Equal101~3_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_crst~q\ : std_logic;
SIGNAL \cpu|Equal127~1_combout\ : std_logic;
SIGNAL \cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \cpu|W_bstatus_reg~q\ : std_logic;
SIGNAL \cpu|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \cpu|Equal127~0_combout\ : std_logic;
SIGNAL \cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \cpu|W_estatus_reg~q\ : std_logic;
SIGNAL \cpu|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \cpu|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \cpu|W_status_reg_pie~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[0]~3_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \pio_key|edge_capture~1_combout\ : std_logic;
SIGNAL \cpu|W_ipending_reg_nxt[0]~1_combout\ : std_logic;
SIGNAL \cpu|W_ipending_reg_nxt[0]~2_combout\ : std_logic;
SIGNAL \cpu|intr_req~0_combout\ : std_logic;
SIGNAL \cpu|F_iw[17]~21_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[0]~2_combout\ : std_logic;
SIGNAL \cpu|Add2~61_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[7]~17_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \cpu|F_iw[7]~11_combout\ : std_logic;
SIGNAL \cpu|E_src2[1]~feeder_combout\ : std_logic;
SIGNAL \cpu|Add3~2_combout\ : std_logic;
SIGNAL \cpu|Add3~1_combout\ : std_logic;
SIGNAL \cpu|E_stall~1_combout\ : std_logic;
SIGNAL \cpu|Add3~0_combout\ : std_logic;
SIGNAL \cpu|E_stall~2_combout\ : std_logic;
SIGNAL \cpu|W_valid~0_combout\ : std_logic;
SIGNAL \cpu|W_valid~q\ : std_logic;
SIGNAL \cpu|Add0~73_sumout\ : std_logic;
SIGNAL \cpu|R_src1[8]~18_combout\ : std_logic;
SIGNAL \cpu|Add2~65_sumout\ : std_logic;
SIGNAL \cpu|E_alu_result[8]~17_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \cpu|F_iw[1]~3_combout\ : std_logic;
SIGNAL \cpu|D_iw[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \cpu|R_src1~1_combout\ : std_logic;
SIGNAL \cpu|R_src1[7]~5_combout\ : std_logic;
SIGNAL \cpu|Add2~13_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[5]~15_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder_combout\ : std_logic;
SIGNAL \cpu|F_iw[8]~15_combout\ : std_logic;
SIGNAL \cpu|D_iw[8]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|E_src2[2]~feeder_combout\ : std_logic;
SIGNAL \cpu|Add2~5_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[0]~10_combout\ : std_logic;
SIGNAL \cpu|F_pc[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|Add0~6\ : std_logic;
SIGNAL \cpu|Add0~1_sumout\ : std_logic;
SIGNAL \cpu|Add2~1_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[1]~11_combout\ : std_logic;
SIGNAL \cpu|Add0~2\ : std_logic;
SIGNAL \cpu|Add0~49_sumout\ : std_logic;
SIGNAL \cpu|Add2~9_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[2]~12_combout\ : std_logic;
SIGNAL \cpu|F_pc[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|Add0~50\ : std_logic;
SIGNAL \cpu|Add0~58\ : std_logic;
SIGNAL \cpu|Add0~61_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[4]~14_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \cpu|F_iw[4]~6_combout\ : std_logic;
SIGNAL \cpu|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[4]~2_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[4]~3_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \cpu|F_iw[9]~12_combout\ : std_logic;
SIGNAL \cpu|Add0~57_sumout\ : std_logic;
SIGNAL \cpu|R_src1[5]~6_combout\ : std_logic;
SIGNAL \cpu|Add2~17_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt~13_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|address[5]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \cpu|F_iw[0]~2_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_br~q\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \cpu|R_src1~0_combout\ : std_logic;
SIGNAL \cpu|R_src1[13]~9_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[14]~8_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result[14]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[15]~9_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[16]~10_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[17]~11_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[18]~12_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[19]~13_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[19]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|sink_ready~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent|m0_write~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|WideOr1~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_getting_data~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|src_channel[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|src_channel[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|sink_ready~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|WideOr0~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|WideOr0~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|WideOr0~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|local_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_valid~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|rf_source_data[81]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][81]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][81]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][81]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][81]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|comb~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \cpu|i_read~q\ : std_logic;
SIGNAL \cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \cpu|i_read~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|update_grant~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \cpu|d_writedata[16]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~10_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[16]~8_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~36_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[31]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[29]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[26]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~29_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[25]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~18\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~13_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~14\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~9_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~10\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~25_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~26\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~29_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~30\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~33_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~34\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~21_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~22\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~5_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~6\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~1_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \cpu|F_iw[6]~16_combout\ : std_logic;
SIGNAL \cpu|E_src2[0]~feeder_combout\ : std_logic;
SIGNAL \cpu|Add2~81_sumout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[17]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~1_combout\ : std_logic;
SIGNAL \sram_cvgx|tdt|turnaround_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \sram_cvgx|tdt|turnaround_counter~1_combout\ : std_logic;
SIGNAL \sram_cvgx|tdt|turnaround_counter~0_combout\ : std_logic;
SIGNAL \sram_cvgx|tdt|c0_uav_write~0_combout\ : std_logic;
SIGNAL \sram_cvgx|tdt|c0_request~0_combout\ : std_logic;
SIGNAL \sram_conduit|grant_reg~0_combout\ : std_logic;
SIGNAL \sram_conduit|grant_reg~q\ : std_logic;
SIGNAL \sram_pinsharer|pin_sharer|selected_grant[0]~0_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ : std_logic;
SIGNAL \SRAM_D[0]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][0]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][0]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][0]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][0]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][0]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][0]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][0]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout\ : std_logic;
SIGNAL \pio_led9|always0~0_combout\ : std_logic;
SIGNAL \pio_led9|data_out~0_combout\ : std_logic;
SIGNAL \pio_led9|data_out~q\ : std_logic;
SIGNAL \pio_led9|readdata[0]~0_combout\ : std_logic;
SIGNAL \pio_hex2|data_out~1_combout\ : std_logic;
SIGNAL \pio_hex1|data_out~0_combout\ : std_logic;
SIGNAL \pio_hex3|data_out~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\ : std_logic;
SIGNAL \pio_key|read_mux_out[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \pio_hex0|data_out~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_data[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout\ : std_logic;
SIGNAL \LCD_DQ[0]~input_o\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[16]~9_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[0]~5_combout\ : std_logic;
SIGNAL \rtx_timer|counter_snapshot[0]~8_combout\ : std_logic;
SIGNAL \rtx_timer|read_mux_out[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_data[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_data[0]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_data[0]~6_combout\ : std_logic;
SIGNAL \cpu|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \cpu|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[0]~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~4_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~13_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[34]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \cpu|F_iw[2]~4_combout\ : std_logic;
SIGNAL \cpu|Equal2~0_combout\ : std_logic;
SIGNAL \cpu|Equal101~0_combout\ : std_logic;
SIGNAL \cpu|Equal2~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_logic~combout\ : std_logic;
SIGNAL \cpu|R_ctrl_logic~q\ : std_logic;
SIGNAL \cpu|E_shift_rot_result[10]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|E_alu_result[10]~15_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[15]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[16]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[18]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[20]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \cpu|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \cpu|hbreak_pending~q\ : std_logic;
SIGNAL \cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \cpu|D_iw[3]~0_combout\ : std_logic;
SIGNAL \cpu|F_iw[3]~5_combout\ : std_logic;
SIGNAL \cpu|D_iw[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \cpu|R_wr_dst_reg~q\ : std_logic;
SIGNAL \cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \cpu|Add0~9_sumout\ : std_logic;
SIGNAL \cpu|R_src1[11]~20_combout\ : std_logic;
SIGNAL \cpu|E_src1[11]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[10]~14_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[9]~15_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[8]~16_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[7]~3_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[7]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal7~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[0][59]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[0][59]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \cpu|av_ld_getting_data~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[0][59]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \cpu|av_ld_getting_data~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[0][59]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[0][59]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \cpu|av_ld_getting_data~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[0][59]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[0][59]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \cpu|av_ld_getting_data~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_getting_data~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|write~2_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|read~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux|src0_valid~combout\ : std_logic;
SIGNAL \cpu|F_valid~0_combout\ : std_logic;
SIGNAL \cpu|D_valid~q\ : std_logic;
SIGNAL \cpu|R_valid~feeder_combout\ : std_logic;
SIGNAL \cpu|R_valid~q\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~4_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \cpu|E_alu_sub~q\ : std_logic;
SIGNAL \cpu|Add2~37_sumout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[13]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal1~1_combout\ : std_logic;
SIGNAL \cpu|F_pc[18]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal1~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[4]~1_combout\ : std_logic;
SIGNAL \cpu|F_iw[12]~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[12]~17_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[12]~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal1~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|last_cycle~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|always6~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][48]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][79]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][48]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][48]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][48]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|endofpacket_reg~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|endofpacket_reg~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_endofpacket~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][82]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][82]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][82]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][82]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][82]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \cpu|F_iw[16]~8_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~3_combout\ : std_logic;
SIGNAL \cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[3]~0_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[3]~0_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[3]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|src_channel[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|src_channel[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|wait_latency_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_st~q\ : std_logic;
SIGNAL \cpu|E_st_stall~0_combout\ : std_logic;
SIGNAL \cpu|E_st_stall~1_combout\ : std_logic;
SIGNAL \cpu|E_st_stall~2_combout\ : std_logic;
SIGNAL \cpu|d_write~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|packet_in_progress~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[15]~feeder_combout\ : std_logic;
SIGNAL \cpu|F_iw[15]~13_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~combout\ : std_logic;
SIGNAL \cpu|R_ctrl_exception~q\ : std_logic;
SIGNAL \cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[9]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|src1_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[16]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[3]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[19]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_base~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][51]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][51]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][51]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][51]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][51]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][51]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][51]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~5_sumout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~6\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~1_sumout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~12_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_nxt[6]~5_combout\ : std_logic;
SIGNAL \cpu|F_iw[14]~14_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_break~q\ : std_logic;
SIGNAL \cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Add0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[21]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \reset_reset_n~input_o\ : std_logic;
SIGNAL \rst_controller_001|rst_controller_001|merged_reset~0_combout\ : std_logic;
SIGNAL \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|av_outputenable_pre~0_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|av_outputenable_pre~q\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|av_outputenable~0_combout\ : std_logic;
SIGNAL \sram_conduit|SRAM_OE_Nen_reg~0_combout\ : std_logic;
SIGNAL \sram_conduit|SRAM_OE_Nen_reg~q\ : std_logic;
SIGNAL \sram_conduit|SRAM_CE_Nen_reg~0_combout\ : std_logic;
SIGNAL \sram_conduit|SRAM_CE_Nen_reg~q\ : std_logic;
SIGNAL \sram_conduit|SRAM_BE_Nen_reg~0_combout\ : std_logic;
SIGNAL \sram_conduit|SRAM_BE_Nen_reg~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[20]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[21]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[22]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[23]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[24]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[25]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[26]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[27]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[28]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[29]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[30]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[31]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[32]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[33]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[34]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[35]~18_combout\ : std_logic;
SIGNAL \sram_cvgx|tdt|c0_uav_write~1_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|av_write~0_combout\ : std_logic;
SIGNAL \sram_conduit|SRAM_WE_Nen_reg~0_combout\ : std_logic;
SIGNAL \sram_conduit|SRAM_WE_Nen_reg~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \cpu|d_writedata[16]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \sram_conduit|SRAM_D_outen_reg~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \lcd|LCD_E~1_combout\ : std_logic;
SIGNAL \lcd|LCD_E~2_combout\ : std_logic;
SIGNAL \lcd|LCD_E~0_combout\ : std_logic;
SIGNAL \lcd|LCD_E~3_combout\ : std_logic;
SIGNAL \pio_hex0|data_out[0]~DUPLICATE_q\ : std_logic;
SIGNAL \pio_hex0|data_out[1]~DUPLICATE_q\ : std_logic;
SIGNAL \pio_hex1|data_out[1]~DUPLICATE_q\ : std_logic;
SIGNAL \pio_hex1|data_out[3]~DUPLICATE_q\ : std_logic;
SIGNAL \pio_hex1|data_out[4]~DUPLICATE_q\ : std_logic;
SIGNAL \pio_hex2|data_out[0]~DUPLICATE_q\ : std_logic;
SIGNAL \pio_hex2|data_out[2]~DUPLICATE_q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \pio_hex1|data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|F_pc\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \sram_conduit|SRAM_A_reg\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \pio_hex2|data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rtx_timer|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \sram_cvgx|slave_translator|wait_latency_counter\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sram_conduit|SRAM_WE_N_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \pio_hex3|data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_001|src_data\ : std_logic_vector(98 DOWNTO 0);
SIGNAL \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \jtag_uart|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \rtx_timer|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sram_conduit|SRAM_D_in_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \pio_hex2|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \rtx_timer|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \pio_hex3|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|W_ipending_reg_nxt\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rtx_timer|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \sram_cvgx|tdt|turnaround_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sram_cvgx|slave_translator|read_latency_shift_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sram_conduit|SRAM_OE_N_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload\ : std_logic_vector(113 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \rtx_timer|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sram_conduit|SRAM_CE_N_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rtx_timer|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \sram_conduit|SRAM_D_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \pio_hex1|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_led9_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rtx_timer|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sram_conduit|SRAM_BE_N_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sram_pinsharer|pin_sharer|selected_grant\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \pio_sw|edge_capture\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \pio_key|edge_capture\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \pio_hex0|data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pio_sw|d1_data_in\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \pio_key|d1_data_in\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux|src_data\ : std_logic_vector(98 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \pll_100mhz|altera_pll_i|fboutclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \pio_sw|irq_mask\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \pio_key|irq_mask\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_base\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pio_hex0|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \pio_sw|d2_data_in\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \pio_key|d2_data_in\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|byteen_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \pio_sw|read_mux_out\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_offset\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \pll_100mhz|altera_pll_i|outclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \pio_sw|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pio_key|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|p1_burst_uncompress_address_offset\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rst_controller|rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg[4]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~DUPLICATE_q\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_internal_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_internal_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_internal_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_internal_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_internal_counter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_internal_counter[16]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_internal_counter[18]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address[5]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data[5]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|ALT_INV_packet_in_progress~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_break~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_d_byteenable[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_d_writedata[6]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_ld~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_src1[11]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_src1[9]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_src1[15]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_i_read~DUPLICATE_q\ : std_logic;
SIGNAL \sram_cvgx|tdt|ALT_INV_turnaround_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_src1[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_d_write~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_shift_rot_result[28]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg[6]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_shift_rot_result[24]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_internal_counter[30]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_internal_counter[27]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_internal_counter[24]~DUPLICATE_q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_internal_counter[22]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_d_writedata[16]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_d_writedata[13]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_src2[27]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_D_iw[8]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_F_pc[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_F_pc[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_shift_rot_result[10]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_shift_rot_result[18]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_shift_rot_result[17]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_shift_rot_result[14]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_F_pc[18]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_shift_rot_result[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_src2[3]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_W_alu_result[15]~DUPLICATE_q\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_reset_reset_n~input_o\ : std_logic;
SIGNAL \ALT_INV_LCD_DQ[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_LCD_DQ[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_LCD_DQ[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SRAM_D[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_SRAM_D[7]~input_o\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\ : std_logic_vector(2 DOWNTO 1);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[4]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[5]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \ALT_INV_~GND~combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_alu_force_xor~4_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_alu_force_xor~3_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_alu_force_xor~2_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_wr_dst_reg~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_st_stall~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_st_stall~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent|ALT_INV_m0_write~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent|ALT_INV_m0_write~2_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_WideOr1~1_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~16_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_WideOr1~2_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg[19]~14_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_DRsize.010~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~46_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~44_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_resetlatch~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~38_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr[30]~36_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~39_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~37_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~12_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\ : std_logic_vector(37 DOWNTO 2);
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate~q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_counter_is_running~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~1_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~0_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rtx_timer|ALT_INV_read_mux_out[1]~7_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rtx_timer|ALT_INV_counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \rtx_timer|ALT_INV_read_mux_out[1]~6_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_read_mux_out[0]~5_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_read_mux_out[0]~4_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pio_sw|ALT_INV_read_mux_out\ : std_logic_vector(7 DOWNTO 7);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][10]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][51]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~8_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|ALT_INV_din_s1~q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][6]~q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_read_mux_out[2]~3_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_read_mux_out[2]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][8]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][14]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][15]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][9]~q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_read_mux_out[3]~1_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_read_mux_out[3]~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][7]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][11]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][5]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][4]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][3]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][2]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][1]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][0]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][12]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][13]~q\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_fifo_rd~2_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write_valid~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~1_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write2~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write1~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate2~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate1~q\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~1_combout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_wr_rfifo~combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \rtx_timer|ALT_INV_period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \rtx_timer|ALT_INV_counter_is_running~q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_force_reload~q\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_fifo_rd~1_combout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_fifo_rd~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|ALT_INV_fifo_wr~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read~q\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_r_val~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ : std_logic;
SIGNAL \rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \pio_key|ALT_INV_readdata\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart|ALT_INV_ac~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~40_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(30 DOWNTO 26);
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[7]~21_combout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_rvalid~q\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[6]~19_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[6]~18_combout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_woverflow~q\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[5]~16_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[5]~15_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_readdata\ : std_logic_vector(5 DOWNTO 5);
SIGNAL \pio_sw|ALT_INV_readdata\ : std_logic_vector(7 DOWNTO 7);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[2][51]~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~15_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_cdr~combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_DRsize.100~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_sync2_uir~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_sync2_udr~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|ALT_INV_E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \rst_controller|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_monitor_go~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_monitor_error~q\ : std_logic;
SIGNAL \pio_key|ALT_INV_d2_data_in\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \pio_key|ALT_INV_d1_data_in\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \pio_key|ALT_INV_edge_capture_wr_strobe~0_combout\ : std_logic;
SIGNAL \pio_sw|ALT_INV_d2_data_in\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \pio_sw|ALT_INV_d1_data_in\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \pio_sw|ALT_INV_edge_capture_wr_strobe~0_combout\ : std_logic;
SIGNAL \pio_hex3|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \pio_hex3|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_read_0~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_t_pause~reg0_q\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_ien_AE~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_control_wr_strobe~combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \rtx_timer|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_timeout_occurred~0_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_period_l_wr_strobe~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal127~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal127~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|ALT_INV_d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read2~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read1~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read_req~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_r_ena1~q\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_r_val~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~0_combout\ : std_logic;
SIGNAL \rst_controller|rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_wr~q\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[5]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[4]~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[4]~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_fill_bit~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~27_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][41]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][82]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][79]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_burst_uncompress_address_offset\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[1][51]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][81]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][60]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_update_jdo_strobe~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~11_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_debugaccess~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~35_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~34_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~33_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~32_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu|ALT_INV_E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[3]~27_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[4]~25_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[4]~24_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[0]~22_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[0]~21_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[0]~20_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[1]~18_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[1]~17_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[2]~15_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[2]~14_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[3]~13_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[3]~12_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[2]~10_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[2]~9_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[1]~7_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[1]~6_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[0]~4_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte2_data_nxt[0]~3_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[7]~13_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[7]~12_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[6]~10_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[6]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~10_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_rot_right~q\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \rst_controller|rst_controller|ALT_INV_r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 1);
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~18_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte0_data[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~6_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_dst_regnum[4]~5_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_dst_regnum[2]~3_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_dst_regnum[0]~2_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_dst_regnum[0]~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~3_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_getting_data~7_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_break_on_reset~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cpu|ALT_INV_W_ipending_reg_nxt[0]~1_combout\ : std_logic;
SIGNAL \pio_key|ALT_INV_edge_capture\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \pio_key|ALT_INV_irq_mask\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu|ALT_INV_W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pio_sw|ALT_INV_WideOr0~3_combout\ : std_logic;
SIGNAL \pio_sw|ALT_INV_WideOr0~2_combout\ : std_logic;
SIGNAL \pio_sw|ALT_INV_edge_capture\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \pio_sw|ALT_INV_irq_mask\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \pio_sw|ALT_INV_WideOr0~1_combout\ : std_logic;
SIGNAL \pio_sw|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_av_readdata[8]~0_combout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_fifo_AF~q\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_pause_irq~q\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_ien_AF~q\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_av_readdata\ : std_logic_vector(9 DOWNTO 9);
SIGNAL \jtag_uart|ALT_INV_ien_AE~q\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_fifo_AE~q\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_timeout_occurred~q\ : std_logic;
SIGNAL \cpu|ALT_INV_W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \cpu|ALT_INV_W_bstatus_reg~q\ : std_logic;
SIGNAL \cpu|ALT_INV_W_estatus_reg~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_crst~q\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_t_dav~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_rd_d1~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg[6]~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_monitor_ready~q\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|ALT_INV_F_iw[18]~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~17_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[2]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~16_combout\ : std_logic;
SIGNAL \sram_conduit|ALT_INV_SRAM_D_in_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][51]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_enable_action_strobe~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|ALT_INV_Equal122~7_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal122~6_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal122~5_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal122~4_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[27]~31_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[29]~30_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[28]~29_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal122~3_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal122~2_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[25]~28_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[24]~27_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal122~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal122~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[21]~26_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[31]~25_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|ALT_INV_E_logic_result[30]~24_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[26]~23_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[0]~22_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[1]~21_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[22]~20_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[23]~19_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~15_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[0]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~14_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~14_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[6]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~13_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[7]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~12_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~13_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal101~8_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal101~7_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal101~6_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[1]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~11_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_wr_dst_reg~q\ : std_logic;
SIGNAL \cpu|ALT_INV_F_iw[7]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~9_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal101~5_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~12_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal101~4_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal101~3_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal101~2_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_break~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_valid~q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_stall~2_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_stall~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_stall~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|ALT_INV_av_ld_aligning_data~q\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_waiting_for_data_nxt~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_getting_data~6_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[3]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~2_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[4]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_F_valid~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_byte1_data_nxt[5]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_always8~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_iw[3]~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_hbreak_req~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_jtag_break~q\ : std_logic;
SIGNAL \cpu|ALT_INV_hbreak_pending~q\ : std_logic;
SIGNAL \cpu|ALT_INV_hbreak_enabled~q\ : std_logic;
SIGNAL \cpu|ALT_INV_intr_req~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|ALT_INV_W_status_reg_pie~q\ : std_logic;
SIGNAL \rst_controller_001|rst_controller_001|ALT_INV_merged_reset~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_resetrequest~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~2_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~1_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~0_combout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|ALT_INV_din_s1~q\ : std_logic;
SIGNAL \cpu|ALT_INV_D_iw\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \cpu|ALT_INV_R_src2_hi~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[1][78]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_endofpacket~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_endofpacket_reg~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|ALT_INV_src_payload\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_read~0_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_rf_source_data[81]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent|ALT_INV_local_read~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent|ALT_INV_local_read~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_read~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_waitrequest~0_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|ALT_INV_update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|ALT_INV_packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|arb|ALT_INV_grant[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|ALT_INV_src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|router_001|ALT_INV_Equal12~1_combout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_av_waitrequest~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_key_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent|ALT_INV_m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_agent|ALT_INV_m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_period_l_wr_strobe~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_agent|ALT_INV_m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~4_combout\ : std_logic;
SIGNAL \sram_cvgx|tdt|ALT_INV_c0_request~0_combout\ : std_logic;
SIGNAL \sram_conduit|ALT_INV_grant_reg~q\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|ALT_INV_av_waitrequest_generated~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_instruction_master_agent|ALT_INV_av_readdatavalid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_W_valid~q\ : std_logic;
SIGNAL \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_W_cmp_result~q\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_break~q\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_exception~q\ : std_logic;
SIGNAL \cpu|ALT_INV_d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_001|ALT_INV_update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|ALT_INV_last_cycle~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|ALT_INV_always6~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|ALT_INV_packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|ALT_INV_grant[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~11_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~10_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_alu_sub~q\ : std_logic;
SIGNAL \cpu|ALT_INV_D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~9_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~8_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~7_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~6_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~5_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_alu_force_xor~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_alu_force_xor~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_src2_use_imm~q\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \cpu|ALT_INV_R_src1~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \cpu|ALT_INV_R_src1~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_retaddr~q\ : std_logic;
SIGNAL \cpu|ALT_INV_R_valid~q\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_br~q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_valid~q\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~4_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal101~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \sram_cvgx|tdt|ALT_INV_c0_uav_write~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\ : std_logic_vector(53 DOWNTO 38);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\ : std_logic_vector(17 DOWNTO 1);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[19]~2_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|ALT_INV_av_begintransfer~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~1_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|ALT_INV_av_outputenable_pre~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~1_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_DRsize.000~q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~6_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~5_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \pio_led9|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \pio_hex3|ALT_INV_data_out[0]~1_combout\ : std_logic;
SIGNAL \pio_hex2|ALT_INV_data_out[0]~2_combout\ : std_logic;
SIGNAL \pio_hex1|ALT_INV_data_out[0]~1_combout\ : std_logic;
SIGNAL \pio_hex2|ALT_INV_data_out[0]~0_combout\ : std_logic;
SIGNAL \pio_hex0|ALT_INV_data_out[0]~1_combout\ : std_logic;
SIGNAL \pio_hex3|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \pio_hex3|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_ld~q\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_getting_data~5_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[11]~18_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|ALT_INV_E_logic_result[12]~17_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[8]~16_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[9]~15_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[10]~14_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[19]~13_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[18]~12_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[17]~11_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[16]~10_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[15]~9_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[14]~8_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[13]~7_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[20]~6_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[6]~5_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[5]~4_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[7]~3_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[4]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|ALT_INV_av_waitrequest~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|ALT_INV_av_waitrequest~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|ALT_INV_end_begintransfer~q\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_getting_data~4_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_getting_data~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_getting_data~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_getting_data~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_getting_data~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][78]~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_always10~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_rp_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_burst_uncompress_address_base\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~3_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~2_combout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_av_waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|ALT_INV_Equal12~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_led9_s1_agent|ALT_INV_m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|router_001|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_key_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|router_001|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|router_001|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|router_001|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|router_001|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~0_combout\ : std_logic;
SIGNAL \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~1_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|ALT_INV_av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sram_pinsharer|pin_sharer|ALT_INV_selected_grant\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|ALT_INV_src_payload~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_F_pc\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~q\ : std_logic;
SIGNAL \cpu|ALT_INV_i_read~q\ : std_logic;
SIGNAL \sram_cvgx|tdt|ALT_INV_c0_uav_write~0_combout\ : std_logic;
SIGNAL \sram_cvgx|tdt|ALT_INV_turnaround_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[17]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[16]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cpu|ALT_INV_R_ctrl_st~q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_new_inst~q\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\ : std_logic;
SIGNAL \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent|ALT_INV_m0_write~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[2]~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_alu_result~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_logic_result[3]~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|ALT_INV_R_ctrl_logic~q\ : std_logic;
SIGNAL \cpu|ALT_INV_R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \sram_conduit|ALT_INV_SRAM_BE_Nen_reg~q\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_tdo~reg0_q\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pio_led9|ALT_INV_data_out~q\ : std_logic;
SIGNAL \pio_hex3|ALT_INV_data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \pio_hex2|ALT_INV_data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \pio_hex1|ALT_INV_data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \pio_hex0|ALT_INV_data_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \lcd|ALT_INV_LCD_E~2_combout\ : std_logic;
SIGNAL \lcd|ALT_INV_LCD_E~1_combout\ : std_logic;
SIGNAL \lcd|ALT_INV_LCD_E~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_d_read~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_agent|ALT_INV_m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~q\ : std_logic;
SIGNAL \cpu|ALT_INV_d_write~q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_st_stall~2_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~1_combout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|ALT_INV_Add2~133_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|ALT_INV_Add2~129_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~125_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~109_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~105_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~101_sumout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \rtx_timer|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|ALT_INV_av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|ALT_INV_Add2~97_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_readdata\ : std_logic_vector(29 DOWNTO 8);
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\ : std_logic_vector(29 DOWNTO 0);
SIGNAL \jtag_uart|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \jtag_uart|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\ : std_logic_vector(10 DOWNTO 2);
SIGNAL \cpu|ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\ : std_logic_vector(20 DOWNTO 2);
SIGNAL \cpu|ALT_INV_av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][10]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][6]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][8]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][14]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][15]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][9]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][7]~q\ : std_logic;
SIGNAL \cpu|ALT_INV_E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][11]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][5]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][4]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][3]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][2]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][1]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][0]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][12]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][13]~q\ : std_logic;
SIGNAL \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~77_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][41]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][82]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][81]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][60]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_byteen_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \cpu|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(6 DOWNTO 0);

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_reset_reset_n <= reset_reset_n;
ww_clk_clk <= clk_clk;
SRAM_OE_N <= ww_SRAM_OE_N;
SRAM_CE_N <= ww_SRAM_CE_N;
SRAM_BE_N <= ww_SRAM_BE_N;
SRAM_D <= ww_SRAM_D;
SRAM_A <= ww_SRAM_A;
SRAM_WE_N <= ww_SRAM_WE_N;
ww_SW <= SW;
LCD_RS <= ww_LCD_RS;
LCD_RW <= ww_LCD_RW;
LCD_DQ <= ww_LCD_DQ;
LCD_E <= ww_LCD_E;
ww_KEY <= KEY;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
LED9 <= ww_LED9;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \cpu|W_rf_wr_data[31]~24_combout\ & \cpu|W_rf_wr_data[30]~23_combout\ & 
\cpu|W_rf_wr_data[29]~29_combout\ & \cpu|W_rf_wr_data[28]~28_combout\ & \cpu|W_rf_wr_data[27]~30_combout\ & \cpu|W_rf_wr_data[26]~22_combout\ & \cpu|W_rf_wr_data[25]~27_combout\ & \cpu|W_rf_wr_data[24]~26_combout\ & \cpu|W_rf_wr_data[23]~20_combout\ & 
\cpu|W_rf_wr_data[22]~21_combout\ & \cpu|W_rf_wr_data[21]~25_combout\ & \cpu|W_rf_wr_data[20]~6_combout\ & \cpu|W_rf_wr_data[19]~13_combout\ & \cpu|W_rf_wr_data[18]~12_combout\ & \cpu|W_rf_wr_data[17]~11_combout\ & \cpu|W_rf_wr_data[16]~10_combout\ & 
\cpu|W_rf_wr_data[15]~9_combout\ & \cpu|W_rf_wr_data[14]~8_combout\ & \cpu|W_rf_wr_data[13]~7_combout\ & \cpu|W_rf_wr_data[12]~17_combout\ & \cpu|W_rf_wr_data[11]~18_combout\ & \cpu|W_rf_wr_data[10]~14_combout\ & \cpu|W_rf_wr_data[9]~15_combout\ & 
\cpu|W_rf_wr_data[8]~16_combout\ & \cpu|W_rf_wr_data[7]~3_combout\ & \cpu|W_rf_wr_data[6]~5_combout\ & \cpu|W_rf_wr_data[5]~4_combout\ & \cpu|W_rf_wr_data[4]~2_combout\ & \cpu|W_rf_wr_data[3]~0_combout\ & \cpu|W_rf_wr_data[2]~1_combout\ & 
\cpu|W_rf_wr_data[1]~19_combout\ & \cpu|W_rf_wr_data[0]~31_combout\);

\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu|R_dst_regnum\(4) & \cpu|R_dst_regnum\(3) & \cpu|R_dst_regnum\(2) & \cpu|R_dst_regnum\(1) & \cpu|R_dst_regnum\(0));

\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cpu|D_iw\(26) & \cpu|D_iw\(25) & \cpu|D_iw\(24) & \cpu|D_iw\(23) & \cpu|D_iw\(22));

\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[15]~12_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[14]~13_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[13]~2_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[12]~3_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[11]~9_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[10]~16_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[9]~11_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[8]~14_combout\ & gnd & gnd & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[7]~10_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[6]~15_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[5]~7_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[4]~6_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[3]~5_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[2]~4_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[1]~1_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[7]~7_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[5]~5_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[3]~3_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[1]~1_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[0]~0_combout\);

\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[1]~1_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \cpu|W_rf_wr_data[31]~24_combout\ & \cpu|W_rf_wr_data[30]~23_combout\ & 
\cpu|W_rf_wr_data[29]~29_combout\ & \cpu|W_rf_wr_data[28]~28_combout\ & \cpu|W_rf_wr_data[27]~30_combout\ & \cpu|W_rf_wr_data[26]~22_combout\ & \cpu|W_rf_wr_data[25]~27_combout\ & \cpu|W_rf_wr_data[24]~26_combout\ & \cpu|W_rf_wr_data[23]~20_combout\ & 
\cpu|W_rf_wr_data[22]~21_combout\ & \cpu|W_rf_wr_data[21]~25_combout\ & \cpu|W_rf_wr_data[20]~6_combout\ & \cpu|W_rf_wr_data[19]~13_combout\ & \cpu|W_rf_wr_data[18]~12_combout\ & \cpu|W_rf_wr_data[17]~11_combout\ & \cpu|W_rf_wr_data[16]~10_combout\ & 
\cpu|W_rf_wr_data[15]~9_combout\ & \cpu|W_rf_wr_data[14]~8_combout\ & \cpu|W_rf_wr_data[13]~7_combout\ & \cpu|W_rf_wr_data[12]~17_combout\ & \cpu|W_rf_wr_data[11]~18_combout\ & \cpu|W_rf_wr_data[10]~14_combout\ & \cpu|W_rf_wr_data[9]~15_combout\ & 
\cpu|W_rf_wr_data[8]~16_combout\ & \cpu|W_rf_wr_data[7]~3_combout\ & \cpu|W_rf_wr_data[6]~5_combout\ & \cpu|W_rf_wr_data[5]~4_combout\ & \cpu|W_rf_wr_data[4]~2_combout\ & \cpu|W_rf_wr_data[3]~0_combout\ & \cpu|W_rf_wr_data[2]~1_combout\ & 
\cpu|W_rf_wr_data[1]~19_combout\ & \cpu|W_rf_wr_data[0]~31_combout\);

\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu|R_dst_regnum\(4) & \cpu|R_dst_regnum\(3) & \cpu|R_dst_regnum\(2) & \cpu|R_dst_regnum\(1) & \cpu|R_dst_regnum\(0));

\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cpu|D_iw\(31) & \cpu|D_iw\(30) & \cpu|D_iw\(29) & \cpu|D_iw\(28) & \cpu|D_iw\(27));

\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (gnd & gnd & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[31]~29_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[30]~28_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[29]~27_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[28]~26_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[27]~25_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[26]~31_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[25]~30_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[24]~17_combout\ & gnd & gnd & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[23]~24_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[22]~23_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[21]~18_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[20]~21_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[19]~19_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[18]~22_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[17]~20_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[16]~8_combout\);

\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[7]~7_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[5]~5_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[3]~3_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[1]~1_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[0]~0_combout\);

\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ <= (
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[3]~3_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[2]~2_combout\);

\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(16);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(17);

\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(7) & \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(6) & 
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(5) & \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(4) & \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(3) & 
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(2) & \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(1) & \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(0));

\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \cpu|d_writedata\(7) & \cpu|d_writedata[6]~DUPLICATE_q\ & \cpu|d_writedata\(5) & \cpu|d_writedata\(4) & \cpu|d_writedata\(3) & \cpu|d_writedata\(2) & 
\cpu|d_writedata\(1) & \cpu|d_writedata\(0));

\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(0) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(1) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(2) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(3) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(4) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(5) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(6) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(7) <= \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\pll_100mhz|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \clk_clk~input_o\);

\pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & 
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ & \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & 
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ & \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\ <= \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(5);

\pll_100mhz|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg[3]~DUPLICATE_q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~DUPLICATE_q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg[4]~DUPLICATE_q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~DUPLICATE_q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[2]~DUPLICATE_q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~DUPLICATE_q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~DUPLICATE_q\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~DUPLICATE_q\ <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~DUPLICATE_q\ <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\;
\rtx_timer|ALT_INV_internal_counter[0]~DUPLICATE_q\ <= NOT \rtx_timer|internal_counter[0]~DUPLICATE_q\;
\rtx_timer|ALT_INV_internal_counter[1]~DUPLICATE_q\ <= NOT \rtx_timer|internal_counter[1]~DUPLICATE_q\;
\rtx_timer|ALT_INV_internal_counter[2]~DUPLICATE_q\ <= NOT \rtx_timer|internal_counter[2]~DUPLICATE_q\;
\rtx_timer|ALT_INV_internal_counter[4]~DUPLICATE_q\ <= NOT \rtx_timer|internal_counter[4]~DUPLICATE_q\;
\rtx_timer|ALT_INV_internal_counter[5]~DUPLICATE_q\ <= NOT \rtx_timer|internal_counter[5]~DUPLICATE_q\;
\rtx_timer|ALT_INV_internal_counter[16]~DUPLICATE_q\ <= NOT \rtx_timer|internal_counter[16]~DUPLICATE_q\;
\rtx_timer|ALT_INV_internal_counter[18]~DUPLICATE_q\ <= NOT \rtx_timer|internal_counter[18]~DUPLICATE_q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address[5]~DUPLICATE_q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|address[5]~DUPLICATE_q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\;
\cpu|ALT_INV_av_ld_byte2_data[5]~DUPLICATE_q\ <= NOT \cpu|av_ld_byte2_data[5]~DUPLICATE_q\;
\mm_interconnect_0|cmd_mux|ALT_INV_packet_in_progress~DUPLICATE_q\ <= NOT \mm_interconnect_0|cmd_mux|packet_in_progress~DUPLICATE_q\;
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\ <= NOT \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\;
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\ <= NOT \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\;
\cpu|ALT_INV_R_ctrl_break~DUPLICATE_q\ <= NOT \cpu|R_ctrl_break~DUPLICATE_q\;
\cpu|ALT_INV_d_byteenable[3]~DUPLICATE_q\ <= NOT \cpu|d_byteenable[3]~DUPLICATE_q\;
\cpu|ALT_INV_D_iw[3]~DUPLICATE_q\ <= NOT \cpu|D_iw[3]~DUPLICATE_q\;
\cpu|ALT_INV_D_iw[1]~DUPLICATE_q\ <= NOT \cpu|D_iw[1]~DUPLICATE_q\;
\cpu|ALT_INV_d_writedata[6]~DUPLICATE_q\ <= NOT \cpu|d_writedata[6]~DUPLICATE_q\;
\cpu|ALT_INV_R_ctrl_ld~DUPLICATE_q\ <= NOT \cpu|R_ctrl_ld~DUPLICATE_q\;
\cpu|ALT_INV_E_src1[11]~DUPLICATE_q\ <= NOT \cpu|E_src1[11]~DUPLICATE_q\;
\cpu|ALT_INV_E_src1[9]~DUPLICATE_q\ <= NOT \cpu|E_src1[9]~DUPLICATE_q\;
\cpu|ALT_INV_E_src1[15]~DUPLICATE_q\ <= NOT \cpu|E_src1[15]~DUPLICATE_q\;
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\ <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE_q\;
\sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\ <= NOT \sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\;
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\ <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\;
\mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\ <= NOT \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[0]~DUPLICATE_q\;
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\ <= NOT \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter[0]~DUPLICATE_q\;
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\ <= NOT \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\;
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\ <= NOT \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\;
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\ <= NOT \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter[0]~DUPLICATE_q\;
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\ <= NOT \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[0]~DUPLICATE_q\;
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\ <= NOT \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[1]~DUPLICATE_q\;
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\ <= NOT \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter[0]~DUPLICATE_q\;
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\ <= NOT \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter[1]~DUPLICATE_q\;
\sram_cvgx|slave_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\ <= NOT \sram_cvgx|slave_translator|wait_latency_counter[0]~DUPLICATE_q\;
\cpu|ALT_INV_i_read~DUPLICATE_q\ <= NOT \cpu|i_read~DUPLICATE_q\;
\sram_cvgx|tdt|ALT_INV_turnaround_counter[1]~DUPLICATE_q\ <= NOT \sram_cvgx|tdt|turnaround_counter[1]~DUPLICATE_q\;
\cpu|ALT_INV_E_src1[2]~DUPLICATE_q\ <= NOT \cpu|E_src1[2]~DUPLICATE_q\;
\cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\ <= NOT \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\;
\mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~DUPLICATE_q\ <= NOT \mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q\;
\cpu|ALT_INV_d_write~DUPLICATE_q\ <= NOT \cpu|d_write~DUPLICATE_q\;
\cpu|ALT_INV_E_shift_rot_result[28]~DUPLICATE_q\ <= NOT \cpu|E_shift_rot_result[28]~DUPLICATE_q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg[6]~DUPLICATE_q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[6]~DUPLICATE_q\;
\cpu|ALT_INV_E_shift_rot_result[24]~DUPLICATE_q\ <= NOT \cpu|E_shift_rot_result[24]~DUPLICATE_q\;
\rtx_timer|ALT_INV_internal_counter[30]~DUPLICATE_q\ <= NOT \rtx_timer|internal_counter[30]~DUPLICATE_q\;
\rtx_timer|ALT_INV_internal_counter[27]~DUPLICATE_q\ <= NOT \rtx_timer|internal_counter[27]~DUPLICATE_q\;
\rtx_timer|ALT_INV_internal_counter[24]~DUPLICATE_q\ <= NOT \rtx_timer|internal_counter[24]~DUPLICATE_q\;
\rtx_timer|ALT_INV_internal_counter[22]~DUPLICATE_q\ <= NOT \rtx_timer|internal_counter[22]~DUPLICATE_q\;
\cpu|ALT_INV_d_writedata[16]~DUPLICATE_q\ <= NOT \cpu|d_writedata[16]~DUPLICATE_q\;
\cpu|ALT_INV_d_writedata[13]~DUPLICATE_q\ <= NOT \cpu|d_writedata[13]~DUPLICATE_q\;
\cpu|ALT_INV_E_src2[27]~DUPLICATE_q\ <= NOT \cpu|E_src2[27]~DUPLICATE_q\;
\cpu|ALT_INV_D_iw[8]~DUPLICATE_q\ <= NOT \cpu|D_iw[8]~DUPLICATE_q\;
\cpu|ALT_INV_F_pc[2]~DUPLICATE_q\ <= NOT \cpu|F_pc[2]~DUPLICATE_q\;
\cpu|ALT_INV_F_pc[0]~DUPLICATE_q\ <= NOT \cpu|F_pc[0]~DUPLICATE_q\;
\cpu|ALT_INV_E_shift_rot_result[10]~DUPLICATE_q\ <= NOT \cpu|E_shift_rot_result[10]~DUPLICATE_q\;
\cpu|ALT_INV_E_shift_rot_result[18]~DUPLICATE_q\ <= NOT \cpu|E_shift_rot_result[18]~DUPLICATE_q\;
\cpu|ALT_INV_E_shift_rot_result[17]~DUPLICATE_q\ <= NOT \cpu|E_shift_rot_result[17]~DUPLICATE_q\;
\cpu|ALT_INV_E_shift_rot_result[14]~DUPLICATE_q\ <= NOT \cpu|E_shift_rot_result[14]~DUPLICATE_q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\;
\cpu|ALT_INV_F_pc[18]~DUPLICATE_q\ <= NOT \cpu|F_pc[18]~DUPLICATE_q\;
\cpu|ALT_INV_E_shift_rot_result[2]~DUPLICATE_q\ <= NOT \cpu|E_shift_rot_result[2]~DUPLICATE_q\;
\cpu|ALT_INV_E_src2[3]~DUPLICATE_q\ <= NOT \cpu|E_src2[3]~DUPLICATE_q\;
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter[4]~DUPLICATE_q\ <= NOT \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[4]~DUPLICATE_q\;
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter[6]~DUPLICATE_q\ <= NOT \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[6]~DUPLICATE_q\;
\cpu|ALT_INV_W_alu_result[15]~DUPLICATE_q\ <= NOT \cpu|W_alu_result[15]~DUPLICATE_q\;
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter[5]~DUPLICATE_q\ <= NOT \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[5]~DUPLICATE_q\;
\cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\ <= NOT \cpu|W_alu_result[3]~DUPLICATE_q\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_KEY[2]~input_o\ <= NOT \KEY[2]~input_o\;
\ALT_INV_SW[4]~input_o\ <= NOT \SW[4]~input_o\;
\ALT_INV_SW[3]~input_o\ <= NOT \SW[3]~input_o\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_SW[5]~input_o\ <= NOT \SW[5]~input_o\;
\ALT_INV_SW[2]~input_o\ <= NOT \SW[2]~input_o\;
\ALT_INV_SW[7]~input_o\ <= NOT \SW[7]~input_o\;
\ALT_INV_SW[6]~input_o\ <= NOT \SW[6]~input_o\;
\ALT_INV_SW[8]~input_o\ <= NOT \SW[8]~input_o\;
\ALT_INV_reset_reset_n~input_o\ <= NOT \reset_reset_n~input_o\;
\ALT_INV_LCD_DQ[7]~input_o\ <= NOT \LCD_DQ[7]~input_o\;
\ALT_INV_LCD_DQ[6]~input_o\ <= NOT \LCD_DQ[6]~input_o\;
\ALT_INV_LCD_DQ[2]~input_o\ <= NOT \LCD_DQ[2]~input_o\;
\ALT_INV_SRAM_D[8]~input_o\ <= NOT \SRAM_D[8]~input_o\;
\ALT_INV_SRAM_D[7]~input_o\ <= NOT \SRAM_D[7]~input_o\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~8_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~6_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~5_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~6_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~5_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~3_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~2_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Add0~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Add0~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~3_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~2_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~16_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[4]~10_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[4]~9_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg~2_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~15_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg_proc~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[1]~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[5]~5_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~3_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~2_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal0~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(5) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(6) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(7) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(9) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][4]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][3]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][2]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][1]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~9_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][0]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][4]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][3]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][2]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][1]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~2_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_proc~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][0]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~3_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~2_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal3~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo_bypass_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(15) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(14) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(12) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(10) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(9) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][4]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][2]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][1]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][2]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(13) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(11) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(6) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1);
\ALT_INV_altera_internal_jtag~TDIUTAP\ <= NOT \altera_internal_jtag~TDIUTAP\;
\ALT_INV_altera_internal_jtag~TCKUTAP\ <= NOT \altera_internal_jtag~TCKUTAP\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\ALT_INV_~GND~combout\ <= NOT \~GND~combout\;
\rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\ <= NOT \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read~0_combout\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~0_combout\;
\cpu|ALT_INV_D_ctrl_logic~0_combout\ <= NOT \cpu|D_ctrl_logic~0_combout\;
\cpu|ALT_INV_D_ctrl_alu_force_xor~4_combout\ <= NOT \cpu|D_ctrl_alu_force_xor~4_combout\;
\cpu|ALT_INV_D_ctrl_alu_force_xor~3_combout\ <= NOT \cpu|D_ctrl_alu_force_xor~3_combout\;
\cpu|ALT_INV_D_ctrl_alu_force_xor~2_combout\ <= NOT \cpu|D_ctrl_alu_force_xor~2_combout\;
\cpu|ALT_INV_D_wr_dst_reg~1_combout\ <= NOT \cpu|D_wr_dst_reg~1_combout\;
\cpu|ALT_INV_D_ctrl_alu_subtract~1_combout\ <= NOT \cpu|D_ctrl_alu_subtract~1_combout\;
\cpu|ALT_INV_D_wr_dst_reg~0_combout\ <= NOT \cpu|D_wr_dst_reg~0_combout\;
\mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg[0]~2_combout\ <= NOT \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout\;
\cpu|ALT_INV_E_st_stall~1_combout\ <= NOT \cpu|E_st_stall~1_combout\;
\cpu|ALT_INV_E_st_stall~0_combout\ <= NOT \cpu|E_st_stall~0_combout\;
\mm_interconnect_0|router_001|ALT_INV_src_channel[0]~3_combout\ <= NOT \mm_interconnect_0|router_001|src_channel[0]~3_combout\;
\mm_interconnect_0|router_001|ALT_INV_src_channel[0]~2_combout\ <= NOT \mm_interconnect_0|router_001|src_channel[0]~2_combout\;
\mm_interconnect_0|router_001|ALT_INV_always1~1_combout\ <= NOT \mm_interconnect_0|router_001|always1~1_combout\;
\mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg[0]~1_combout\ <= NOT \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\;
\mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~6_combout\ <= NOT \mm_interconnect_0|cmd_demux_001|sink_ready~6_combout\;
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg~2_combout\ <= NOT \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~2_combout\;
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\ <= NOT \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~2_combout\;
\mm_interconnect_0|pio_led9_s1_agent|ALT_INV_m0_write~1_combout\ <= NOT \mm_interconnect_0|pio_led9_s1_agent|m0_write~1_combout\;
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\ <= NOT \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~2_combout\;
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\ <= NOT \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~2_combout\;
\mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\ <= NOT \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~2_combout\;
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\ <= NOT \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~2_combout\;
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\ <= NOT \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~2_combout\;
\mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~5_combout\ <= NOT \mm_interconnect_0|cmd_demux_001|sink_ready~5_combout\;
\mm_interconnect_0|lcd_control_slave_agent|ALT_INV_m0_write~2_combout\ <= NOT \mm_interconnect_0|lcd_control_slave_agent|m0_write~2_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~2_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|write~2_combout\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_WideOr1~1_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|WideOr1~1_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~16_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~16_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~15_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~15_combout\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_WideOr1~2_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|WideOr1~2_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg[19]~14_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~14_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_DRsize.010~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.010~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~46_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~46_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~44_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~44_combout\;
\rst_controller|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1) <= NOT \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(15) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(15);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_resetlatch~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetlatch~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~38_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~38_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr[30]~36_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~36_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~39_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~39_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~37_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~37_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(7) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(7);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~12_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~12_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(13) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(13);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(9) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(9);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(6) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(6);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(11) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(11);
\rst_controller|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0) <= NOT \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(26) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(26);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(25) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(25);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(12) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(12);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(30) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(30);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(29) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(29);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(29) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(29);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(28) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(28);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(27) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(27);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(7) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(7);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(10) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(10);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(14) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(14);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(8) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(8);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(7) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(7);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(15) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(15);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate~q\;
\rtx_timer|ALT_INV_counter_is_running~0_combout\ <= NOT \rtx_timer|counter_is_running~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(24) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(24);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~1_combout\ <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~0_combout\ <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(5) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(5);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(33) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(33);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(31) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(31);
\rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0) <= NOT \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(6) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(6);
\rtx_timer|ALT_INV_read_mux_out[1]~7_combout\ <= NOT \rtx_timer|read_mux_out[1]~7_combout\;
\rtx_timer|ALT_INV_control_register\(1) <= NOT \rtx_timer|control_register\(1);
\rtx_timer|ALT_INV_counter_snapshot\(17) <= NOT \rtx_timer|counter_snapshot\(17);
\rtx_timer|ALT_INV_read_mux_out[1]~6_combout\ <= NOT \rtx_timer|read_mux_out[1]~6_combout\;
\rtx_timer|ALT_INV_counter_snapshot\(1) <= NOT \rtx_timer|counter_snapshot\(1);
\rtx_timer|ALT_INV_read_mux_out[0]~5_combout\ <= NOT \rtx_timer|read_mux_out[0]~5_combout\;
\rtx_timer|ALT_INV_counter_snapshot\(16) <= NOT \rtx_timer|counter_snapshot\(16);
\rtx_timer|ALT_INV_read_mux_out[0]~4_combout\ <= NOT \rtx_timer|read_mux_out[0]~4_combout\;
\rtx_timer|ALT_INV_counter_snapshot\(0) <= NOT \rtx_timer|counter_snapshot\(0);
\rtx_timer|ALT_INV_counter_snapshot\(11) <= NOT \rtx_timer|counter_snapshot\(11);
\rtx_timer|ALT_INV_counter_snapshot\(27) <= NOT \rtx_timer|counter_snapshot\(27);
\rtx_timer|ALT_INV_counter_snapshot\(12) <= NOT \rtx_timer|counter_snapshot\(12);
\rtx_timer|ALT_INV_counter_snapshot\(28) <= NOT \rtx_timer|counter_snapshot\(28);
\rtx_timer|ALT_INV_counter_snapshot\(8) <= NOT \rtx_timer|counter_snapshot\(8);
\rtx_timer|ALT_INV_counter_snapshot\(24) <= NOT \rtx_timer|counter_snapshot\(24);
\rtx_timer|ALT_INV_counter_snapshot\(9) <= NOT \rtx_timer|counter_snapshot\(9);
\rtx_timer|ALT_INV_counter_snapshot\(25) <= NOT \rtx_timer|counter_snapshot\(25);
\rtx_timer|ALT_INV_counter_snapshot\(10) <= NOT \rtx_timer|counter_snapshot\(10);
\rtx_timer|ALT_INV_counter_snapshot\(26) <= NOT \rtx_timer|counter_snapshot\(26);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(23) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(23);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(22) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(22);
\rtx_timer|ALT_INV_counter_snapshot\(15) <= NOT \rtx_timer|counter_snapshot\(15);
\rtx_timer|ALT_INV_counter_snapshot\(31) <= NOT \rtx_timer|counter_snapshot\(31);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(18) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(18);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(18) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(18);
\rtx_timer|ALT_INV_counter_snapshot\(14) <= NOT \rtx_timer|counter_snapshot\(14);
\rtx_timer|ALT_INV_counter_snapshot\(30) <= NOT \rtx_timer|counter_snapshot\(30);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(20) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(20);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(17) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(17);
\rtx_timer|ALT_INV_counter_snapshot\(13) <= NOT \rtx_timer|counter_snapshot\(13);
\rtx_timer|ALT_INV_counter_snapshot\(29) <= NOT \rtx_timer|counter_snapshot\(29);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(19) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(19);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(21) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(21);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_byteenable\(3) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\(3);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(24) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(24);
\rtx_timer|ALT_INV_counter_snapshot\(6) <= NOT \rtx_timer|counter_snapshot\(6);
\rtx_timer|ALT_INV_counter_snapshot\(22) <= NOT \rtx_timer|counter_snapshot\(22);
\rtx_timer|ALT_INV_counter_snapshot\(5) <= NOT \rtx_timer|counter_snapshot\(5);
\rtx_timer|ALT_INV_counter_snapshot\(21) <= NOT \rtx_timer|counter_snapshot\(21);
\pio_sw|ALT_INV_read_mux_out\(7) <= NOT \pio_sw|read_mux_out\(7);
\rtx_timer|ALT_INV_counter_snapshot\(7) <= NOT \rtx_timer|counter_snapshot\(7);
\rtx_timer|ALT_INV_counter_snapshot\(23) <= NOT \rtx_timer|counter_snapshot\(23);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~15_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~15_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][10]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][10]~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(10) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(10);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(10) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(10);
\rtx_timer|ALT_INV_counter_snapshot\(4) <= NOT \rtx_timer|counter_snapshot\(4);
\rtx_timer|ALT_INV_counter_snapshot\(20) <= NOT \rtx_timer|counter_snapshot\(20);
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][51]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][51]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~8_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~8_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(16) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(16);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|ALT_INV_din_s1~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\;
\cpu|ALT_INV_E_invert_arith_src_msb~0_combout\ <= NOT \cpu|E_invert_arith_src_msb~0_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][6]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][6]~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(6) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(6);
\rtx_timer|ALT_INV_read_mux_out[2]~3_combout\ <= NOT \rtx_timer|read_mux_out[2]~3_combout\;
\rtx_timer|ALT_INV_control_register\(2) <= NOT \rtx_timer|control_register\(2);
\rtx_timer|ALT_INV_counter_snapshot\(18) <= NOT \rtx_timer|counter_snapshot\(18);
\rtx_timer|ALT_INV_read_mux_out[2]~2_combout\ <= NOT \rtx_timer|read_mux_out[2]~2_combout\;
\rtx_timer|ALT_INV_counter_snapshot\(2) <= NOT \rtx_timer|counter_snapshot\(2);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][8]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][8]~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(8) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(8);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(8) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(8);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][14]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][14]~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(14) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(14);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~11_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~11_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][15]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][15]~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(15) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(15);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~10_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~10_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][9]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][9]~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(9) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(9);
\rtx_timer|ALT_INV_read_mux_out[3]~1_combout\ <= NOT \rtx_timer|read_mux_out[3]~1_combout\;
\rtx_timer|ALT_INV_control_register\(3) <= NOT \rtx_timer|control_register\(3);
\rtx_timer|ALT_INV_counter_snapshot\(19) <= NOT \rtx_timer|counter_snapshot\(19);
\rtx_timer|ALT_INV_read_mux_out[3]~0_combout\ <= NOT \rtx_timer|read_mux_out[3]~0_combout\;
\rtx_timer|ALT_INV_counter_snapshot\(3) <= NOT \rtx_timer|counter_snapshot\(3);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][7]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][7]~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(7) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(7);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~8_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~8_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][11]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][11]~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(11) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(11);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_byteenable\(2) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\(2);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(16) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(16);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][5]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][5]~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(5) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(5);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(5) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(5);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][4]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][4]~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(4) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(4);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(4) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(4);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~5_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~5_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][3]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][3]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][2]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][2]~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(23) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(23);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~3_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~3_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][1]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][1]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~2_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~2_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][0]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][0]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][12]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][12]~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(12) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(12);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(12) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(12);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][13]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][13]~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(19) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(19);
\jtag_uart|ALT_INV_fifo_rd~2_combout\ <= NOT \jtag_uart|fifo_rd~2_combout\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write_valid~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_valid~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~1_combout\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|always2~1_combout\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write2~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write2~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write1~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write1~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~0_combout\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|always2~0_combout\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate2~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate2~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate1~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate1~q\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~1_combout\ <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\;
\jtag_uart|ALT_INV_wr_rfifo~combout\ <= NOT \jtag_uart|wr_rfifo~combout\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~0_combout\ <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\;
\rtx_timer|ALT_INV_period_l_register\(0) <= NOT \rtx_timer|period_l_register\(0);
\rtx_timer|ALT_INV_period_l_register\(1) <= NOT \rtx_timer|period_l_register\(1);
\rtx_timer|ALT_INV_period_l_register\(2) <= NOT \rtx_timer|period_l_register\(2);
\rtx_timer|ALT_INV_period_l_register\(3) <= NOT \rtx_timer|period_l_register\(3);
\rtx_timer|ALT_INV_period_l_register\(4) <= NOT \rtx_timer|period_l_register\(4);
\rtx_timer|ALT_INV_period_l_register\(5) <= NOT \rtx_timer|period_l_register\(5);
\rtx_timer|ALT_INV_period_l_register\(9) <= NOT \rtx_timer|period_l_register\(9);
\rtx_timer|ALT_INV_period_l_register\(14) <= NOT \rtx_timer|period_l_register\(14);
\rtx_timer|ALT_INV_period_h_register\(0) <= NOT \rtx_timer|period_h_register\(0);
\rtx_timer|ALT_INV_period_h_register\(1) <= NOT \rtx_timer|period_h_register\(1);
\rtx_timer|ALT_INV_period_h_register\(2) <= NOT \rtx_timer|period_h_register\(2);
\rtx_timer|ALT_INV_period_h_register\(3) <= NOT \rtx_timer|period_h_register\(3);
\rtx_timer|ALT_INV_period_h_register\(4) <= NOT \rtx_timer|period_h_register\(4);
\rtx_timer|ALT_INV_period_l_register\(10) <= NOT \rtx_timer|period_l_register\(10);
\rtx_timer|ALT_INV_period_l_register\(8) <= NOT \rtx_timer|period_l_register\(8);
\rtx_timer|ALT_INV_period_l_register\(7) <= NOT \rtx_timer|period_l_register\(7);
\rtx_timer|ALT_INV_period_l_register\(6) <= NOT \rtx_timer|period_l_register\(6);
\rtx_timer|ALT_INV_period_h_register\(9) <= NOT \rtx_timer|period_h_register\(9);
\rtx_timer|ALT_INV_period_h_register\(7) <= NOT \rtx_timer|period_h_register\(7);
\rtx_timer|ALT_INV_period_h_register\(5) <= NOT \rtx_timer|period_h_register\(5);
\rtx_timer|ALT_INV_period_l_register\(15) <= NOT \rtx_timer|period_l_register\(15);
\rtx_timer|ALT_INV_period_l_register\(13) <= NOT \rtx_timer|period_l_register\(13);
\rtx_timer|ALT_INV_period_l_register\(12) <= NOT \rtx_timer|period_l_register\(12);
\rtx_timer|ALT_INV_period_l_register\(11) <= NOT \rtx_timer|period_l_register\(11);
\rtx_timer|ALT_INV_period_h_register\(14) <= NOT \rtx_timer|period_h_register\(14);
\rtx_timer|ALT_INV_period_h_register\(13) <= NOT \rtx_timer|period_h_register\(13);
\rtx_timer|ALT_INV_period_h_register\(12) <= NOT \rtx_timer|period_h_register\(12);
\rtx_timer|ALT_INV_period_h_register\(11) <= NOT \rtx_timer|period_h_register\(11);
\rtx_timer|ALT_INV_period_h_register\(10) <= NOT \rtx_timer|period_h_register\(10);
\rtx_timer|ALT_INV_period_h_register\(8) <= NOT \rtx_timer|period_h_register\(8);
\rtx_timer|ALT_INV_period_h_register\(6) <= NOT \rtx_timer|period_h_register\(6);
\rtx_timer|ALT_INV_counter_is_running~q\ <= NOT \rtx_timer|counter_is_running~q\;
\rtx_timer|ALT_INV_always0~0_combout\ <= NOT \rtx_timer|always0~0_combout\;
\rtx_timer|ALT_INV_force_reload~q\ <= NOT \rtx_timer|force_reload~q\;
\rtx_timer|ALT_INV_period_h_register\(15) <= NOT \rtx_timer|period_h_register\(15);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_byteenable\(1) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\(1);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(13) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(13);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\;
\jtag_uart|ALT_INV_fifo_rd~1_combout\ <= NOT \jtag_uart|fifo_rd~1_combout\;
\jtag_uart|ALT_INV_fifo_rd~0_combout\ <= NOT \jtag_uart|fifo_rd~0_combout\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\jtag_uart|ALT_INV_fifo_wr~q\ <= NOT \jtag_uart|fifo_wr~q\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~q\;
\jtag_uart|ALT_INV_r_val~0_combout\ <= NOT \jtag_uart|r_val~0_combout\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(4) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(4);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(33) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(33);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(32) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(32);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(31) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(31);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(30) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(30);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(29) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(29);
\rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ <= NOT \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(5) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(5);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(2) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(2);
\pio_key|ALT_INV_readdata\(0) <= NOT \pio_key|readdata\(0);
\jtag_uart|ALT_INV_ac~q\ <= NOT \jtag_uart|ac~q\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~40_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~40_combout\;
\mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_av_readdata_pre\(26) <= NOT \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(26);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1);
\cpu|ALT_INV_av_ld_byte2_data_nxt[7]~21_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[7]~21_combout\;
\jtag_uart|ALT_INV_rvalid~q\ <= NOT \jtag_uart|rvalid~q\;
\cpu|ALT_INV_av_ld_byte2_data_nxt[6]~19_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[6]~19_combout\;
\cpu|ALT_INV_av_ld_byte2_data_nxt[6]~18_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[6]~18_combout\;
\jtag_uart|ALT_INV_woverflow~q\ <= NOT \jtag_uart|woverflow~q\;
\cpu|ALT_INV_av_ld_byte2_data_nxt[5]~16_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[5]~16_combout\;
\cpu|ALT_INV_av_ld_byte2_data_nxt[5]~15_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[5]~15_combout\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4);
\rtx_timer|ALT_INV_readdata\(5) <= NOT \rtx_timer|readdata\(5);
\pio_sw|ALT_INV_readdata\(7) <= NOT \pio_sw|readdata\(7);
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[2][51]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][51]~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~15_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~15_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_cdr~combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_DRsize.100~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.100~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_sync2_uir~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_uir~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|ALT_INV_dreg\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_sync2_udr~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_udr~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|ALT_INV_dreg\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_Mux37~0_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|Mux37~0_combout\;
\cpu|ALT_INV_W_control_rd_data\(31) <= NOT \cpu|W_control_rd_data\(31);
\cpu|ALT_INV_E_invert_arith_src_msb~q\ <= NOT \cpu|E_invert_arith_src_msb~q\;
\rst_controller|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(0) <= NOT \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_monitor_go~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_go~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_monitor_error~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(3) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(3);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(18) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(18);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(19) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(19);
\pio_key|ALT_INV_d2_data_in\(1) <= NOT \pio_key|d2_data_in\(1);
\pio_key|ALT_INV_d1_data_in\(1) <= NOT \pio_key|d1_data_in\(1);
\pio_key|ALT_INV_d1_data_in\(0) <= NOT \pio_key|d1_data_in\(0);
\pio_key|ALT_INV_d2_data_in\(0) <= NOT \pio_key|d2_data_in\(0);
\pio_key|ALT_INV_d2_data_in\(2) <= NOT \pio_key|d2_data_in\(2);
\pio_key|ALT_INV_d1_data_in\(2) <= NOT \pio_key|d1_data_in\(2);
\pio_key|ALT_INV_edge_capture_wr_strobe~0_combout\ <= NOT \pio_key|edge_capture_wr_strobe~0_combout\;
\pio_sw|ALT_INV_d2_data_in\(4) <= NOT \pio_sw|d2_data_in\(4);
\pio_sw|ALT_INV_d1_data_in\(4) <= NOT \pio_sw|d1_data_in\(4);
\pio_sw|ALT_INV_d2_data_in\(3) <= NOT \pio_sw|d2_data_in\(3);
\pio_sw|ALT_INV_d1_data_in\(3) <= NOT \pio_sw|d1_data_in\(3);
\pio_sw|ALT_INV_d2_data_in\(1) <= NOT \pio_sw|d2_data_in\(1);
\pio_sw|ALT_INV_d1_data_in\(1) <= NOT \pio_sw|d1_data_in\(1);
\pio_sw|ALT_INV_d1_data_in\(0) <= NOT \pio_sw|d1_data_in\(0);
\pio_sw|ALT_INV_d2_data_in\(0) <= NOT \pio_sw|d2_data_in\(0);
\pio_sw|ALT_INV_d2_data_in\(5) <= NOT \pio_sw|d2_data_in\(5);
\pio_sw|ALT_INV_d1_data_in\(5) <= NOT \pio_sw|d1_data_in\(5);
\pio_sw|ALT_INV_d2_data_in\(2) <= NOT \pio_sw|d2_data_in\(2);
\pio_sw|ALT_INV_d1_data_in\(2) <= NOT \pio_sw|d1_data_in\(2);
\pio_sw|ALT_INV_d2_data_in\(7) <= NOT \pio_sw|d2_data_in\(7);
\pio_sw|ALT_INV_d1_data_in\(7) <= NOT \pio_sw|d1_data_in\(7);
\pio_sw|ALT_INV_d2_data_in\(6) <= NOT \pio_sw|d2_data_in\(6);
\pio_sw|ALT_INV_d1_data_in\(6) <= NOT \pio_sw|d1_data_in\(6);
\pio_sw|ALT_INV_d2_data_in\(8) <= NOT \pio_sw|d2_data_in\(8);
\pio_sw|ALT_INV_d1_data_in\(8) <= NOT \pio_sw|d1_data_in\(8);
\pio_sw|ALT_INV_edge_capture_wr_strobe~0_combout\ <= NOT \pio_sw|edge_capture_wr_strobe~0_combout\;
\pio_hex3|ALT_INV_Equal2~3_combout\ <= NOT \pio_hex3|Equal2~3_combout\;
\pio_hex3|ALT_INV_Equal2~2_combout\ <= NOT \pio_hex3|Equal2~2_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(1) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(1);
\jtag_uart|ALT_INV_LessThan1~0_combout\ <= NOT \jtag_uart|LessThan1~0_combout\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0);
\jtag_uart|ALT_INV_read_0~q\ <= NOT \jtag_uart|read_0~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_t_pause~reg0_q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\;
\jtag_uart|ALT_INV_ien_AE~0_combout\ <= NOT \jtag_uart|ien_AE~0_combout\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5);
\jtag_uart|ALT_INV_LessThan0~0_combout\ <= NOT \jtag_uart|LessThan0~0_combout\;
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3) <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(2) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(2);
\rtx_timer|ALT_INV_control_wr_strobe~combout\ <= NOT \rtx_timer|control_wr_strobe~combout\;
\rtx_timer|ALT_INV_Equal0~6_combout\ <= NOT \rtx_timer|Equal0~6_combout\;
\rtx_timer|ALT_INV_Equal0~5_combout\ <= NOT \rtx_timer|Equal0~5_combout\;
\rtx_timer|ALT_INV_internal_counter\(0) <= NOT \rtx_timer|internal_counter\(0);
\rtx_timer|ALT_INV_internal_counter\(1) <= NOT \rtx_timer|internal_counter\(1);
\rtx_timer|ALT_INV_internal_counter\(2) <= NOT \rtx_timer|internal_counter\(2);
\rtx_timer|ALT_INV_internal_counter\(3) <= NOT \rtx_timer|internal_counter\(3);
\rtx_timer|ALT_INV_internal_counter\(4) <= NOT \rtx_timer|internal_counter\(4);
\rtx_timer|ALT_INV_internal_counter\(5) <= NOT \rtx_timer|internal_counter\(5);
\rtx_timer|ALT_INV_Equal0~4_combout\ <= NOT \rtx_timer|Equal0~4_combout\;
\rtx_timer|ALT_INV_internal_counter\(9) <= NOT \rtx_timer|internal_counter\(9);
\rtx_timer|ALT_INV_internal_counter\(14) <= NOT \rtx_timer|internal_counter\(14);
\rtx_timer|ALT_INV_internal_counter\(16) <= NOT \rtx_timer|internal_counter\(16);
\rtx_timer|ALT_INV_internal_counter\(17) <= NOT \rtx_timer|internal_counter\(17);
\rtx_timer|ALT_INV_internal_counter\(18) <= NOT \rtx_timer|internal_counter\(18);
\rtx_timer|ALT_INV_internal_counter\(19) <= NOT \rtx_timer|internal_counter\(19);
\rtx_timer|ALT_INV_Equal0~3_combout\ <= NOT \rtx_timer|Equal0~3_combout\;
\rtx_timer|ALT_INV_Equal0~2_combout\ <= NOT \rtx_timer|Equal0~2_combout\;
\rtx_timer|ALT_INV_Equal0~1_combout\ <= NOT \rtx_timer|Equal0~1_combout\;
\rtx_timer|ALT_INV_Equal0~0_combout\ <= NOT \rtx_timer|Equal0~0_combout\;
\rtx_timer|ALT_INV_delayed_unxcounter_is_zeroxx0~q\ <= NOT \rtx_timer|delayed_unxcounter_is_zeroxx0~q\;
\rtx_timer|ALT_INV_timeout_occurred~0_combout\ <= NOT \rtx_timer|timeout_occurred~0_combout\;
\rtx_timer|ALT_INV_period_l_wr_strobe~1_combout\ <= NOT \rtx_timer|period_l_wr_strobe~1_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(31) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(31);
\cpu|ALT_INV_Equal127~1_combout\ <= NOT \cpu|Equal127~1_combout\;
\cpu|ALT_INV_Equal127~0_combout\ <= NOT \cpu|Equal127~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(30) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(30);
\cpu|ALT_INV_d_writedata\(31) <= NOT \cpu|d_writedata\(31);
\cpu|ALT_INV_d_writedata\(30) <= NOT \cpu|d_writedata\(30);
\cpu|ALT_INV_d_writedata\(29) <= NOT \cpu|d_writedata\(29);
\cpu|ALT_INV_d_writedata\(28) <= NOT \cpu|d_writedata\(28);
\cpu|ALT_INV_d_writedata\(27) <= NOT \cpu|d_writedata\(27);
\cpu|ALT_INV_d_writedata\(26) <= NOT \cpu|d_writedata\(26);
\cpu|ALT_INV_d_writedata\(25) <= NOT \cpu|d_writedata\(25);
\cpu|ALT_INV_d_writedata\(24) <= NOT \cpu|d_writedata\(24);
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ <= NOT \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rst2~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read2~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read2~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read1~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read1~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read_req~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read_req~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_r_ena1~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|r_ena1~q\;
\jtag_uart|ALT_INV_r_val~q\ <= NOT \jtag_uart|r_val~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(3) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(3);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~0_combout\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_byteenable\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\(0);
\rst_controller|rst_controller|ALT_INV_r_early_rst~q\ <= NOT \rst_controller|rst_controller|r_early_rst~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_wr~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_wr~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(26) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(26);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(27) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(27);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(28) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(28);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(37) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(37);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(36) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(36);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(4) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(4);
\cpu|ALT_INV_av_ld_byte2_data\(5) <= NOT \cpu|av_ld_byte2_data\(5);
\cpu|ALT_INV_av_ld_byte1_data_nxt[5]~8_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[5]~8_combout\;
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(13) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(13);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(13) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13);
\cpu|ALT_INV_av_ld_byte2_data_nxt[4]~1_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[4]~1_combout\;
\cpu|ALT_INV_av_ld_byte2_data_nxt[4]~0_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[4]~0_combout\;
\cpu|ALT_INV_av_fill_bit~0_combout\ <= NOT \cpu|av_fill_bit~0_combout\;
\cpu|ALT_INV_R_ctrl_ld_signed~q\ <= NOT \cpu|R_ctrl_ld_signed~q\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~29_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~29_combout\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~28_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~28_combout\;
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(6) <= NOT \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(6);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(6) <= NOT \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(6);
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(6) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(6);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~27_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~27_combout\;
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\(6) <= NOT \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(6);
\mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\(6) <= NOT \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(6);
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\(6) <= NOT \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(6);
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\(6) <= NOT \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(6);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~25_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~25_combout\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~24_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~24_combout\;
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(5) <= NOT \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(5);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(5) <= NOT \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(5);
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(5) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(5);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~23_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~23_combout\;
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\(5) <= NOT \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(5);
\mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\(5) <= NOT \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(5);
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\(5) <= NOT \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(5);
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\(5) <= NOT \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(5);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~21_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~21_combout\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~20_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~20_combout\;
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(7) <= NOT \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(7);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(7) <= NOT \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(7);
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(7) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(7);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~18_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~18_combout\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~17_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~17_combout\;
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(4) <= NOT \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(4);
\mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_av_readdata_pre\(30) <= NOT \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30);
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(4) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(4);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~16_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~16_combout\;
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\(4) <= NOT \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(4);
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\(4) <= NOT \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(4);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~15_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~15_combout\;
\mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\(4) <= NOT \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(4);
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\(4) <= NOT \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(4);
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(4) <= NOT \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(4);
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~6_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~6_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][41]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][41]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][82]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][82]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~4_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~4_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][79]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][79]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_burst_uncompress_address_offset\(0) <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_offset\(0);
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[1][51]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][51]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~2_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~2_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][19]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][19]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~1_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~1_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][81]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][81]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][60]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][60]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(35) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(35);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_update_jdo_strobe~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(34) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(34);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~13_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~13_combout\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~12_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~12_combout\;
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(2);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(2) <= NOT \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(2);
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(2);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~11_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~11_combout\;
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(2);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(2) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(2);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_debugaccess~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|debugaccess~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_Equal0~1_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_Equal0~0_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(5) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(5);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(6) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(6);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(7) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(7);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(1) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(1);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(2) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(2);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(3) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(3);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(4) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(4);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(25) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(25);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~35_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~35_combout\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~34_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~34_combout\;
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(1);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(1) <= NOT \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(1);
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(1);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~33_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~33_combout\;
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(1);
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(1);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~32_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~32_combout\;
\mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(1);
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(1);
\mm_interconnect_0|pio_key_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(1);
\cpu|ALT_INV_E_control_rd_data[0]~1_combout\ <= NOT \cpu|E_control_rd_data[0]~1_combout\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~5_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_data[0]~5_combout\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~4_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_data[0]~4_combout\;
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(0);
\mm_interconnect_0|pio_key_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(0);
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(0);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~3_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_data[0]~3_combout\;
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(0);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~2_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout\;
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(0) <= NOT \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(0);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~1_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\;
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(0);
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(0);
\mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(0);
\mm_interconnect_0|pio_led9_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \mm_interconnect_0|pio_led9_s1_translator|av_readdata_pre\(0);
\cpu|ALT_INV_av_ld_byte1_data_nxt[3]~27_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[3]~27_combout\;
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(11) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(11);
\cpu|ALT_INV_av_ld_byte1_data_nxt[4]~25_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[4]~25_combout\;
\cpu|ALT_INV_av_ld_byte1_data_nxt[4]~24_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[4]~24_combout\;
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(12) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12);
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(12) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(12);
\cpu|ALT_INV_av_ld_byte1_data_nxt[0]~22_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[0]~22_combout\;
\cpu|ALT_INV_av_ld_byte1_data_nxt[0]~21_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[0]~21_combout\;
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(8) <= NOT \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(8);
\cpu|ALT_INV_av_ld_byte1_data_nxt[0]~20_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[0]~20_combout\;
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(8) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(8);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(8) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8);
\cpu|ALT_INV_av_ld_byte1_data_nxt[1]~18_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[1]~18_combout\;
\cpu|ALT_INV_av_ld_byte1_data_nxt[1]~17_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[1]~17_combout\;
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(9) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9);
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(9) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(9);
\cpu|ALT_INV_av_ld_byte1_data_nxt[2]~15_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[2]~15_combout\;
\cpu|ALT_INV_av_ld_byte1_data_nxt[2]~14_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[2]~14_combout\;
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(10) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(10);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(10) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10);
\cpu|ALT_INV_av_ld_byte2_data_nxt[3]~13_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[3]~13_combout\;
\cpu|ALT_INV_av_ld_byte2_data_nxt[3]~12_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[3]~12_combout\;
\cpu|ALT_INV_av_ld_byte2_data_nxt[2]~10_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[2]~10_combout\;
\cpu|ALT_INV_av_ld_byte2_data_nxt[2]~9_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[2]~9_combout\;
\cpu|ALT_INV_av_ld_byte2_data_nxt[1]~7_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[1]~7_combout\;
\cpu|ALT_INV_av_ld_byte2_data_nxt[1]~6_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[1]~6_combout\;
\cpu|ALT_INV_av_ld_byte2_data_nxt[0]~4_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[0]~4_combout\;
\cpu|ALT_INV_av_ld_byte2_data_nxt[0]~3_combout\ <= NOT \cpu|av_ld_byte2_data_nxt[0]~3_combout\;
\cpu|ALT_INV_av_ld_byte2_data\(7) <= NOT \cpu|av_ld_byte2_data\(7);
\cpu|ALT_INV_av_ld_byte1_data_nxt[7]~13_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[7]~13_combout\;
\cpu|ALT_INV_av_ld_byte1_data_nxt[7]~12_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[7]~12_combout\;
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(15) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15);
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(15) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(15);
\cpu|ALT_INV_av_ld_byte2_data\(6) <= NOT \cpu|av_ld_byte2_data\(6);
\cpu|ALT_INV_av_ld_byte1_data_nxt[6]~10_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[6]~10_combout\;
\cpu|ALT_INV_av_ld_byte1_data_nxt[6]~9_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[6]~9_combout\;
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(14) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(14);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(14) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~31_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~31_combout\;
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(2);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~10_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~10_combout\;
\mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(2);
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(2);
\mm_interconnect_0|pio_key_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(2);
\cpu|ALT_INV_E_shift_rot_fill_bit~0_combout\ <= NOT \cpu|E_shift_rot_fill_bit~0_combout\;
\cpu|ALT_INV_R_ctrl_rot_right~q\ <= NOT \cpu|R_ctrl_rot_right~q\;
\cpu|ALT_INV_R_ctrl_shift_logical~q\ <= NOT \cpu|R_ctrl_shift_logical~q\;
\rst_controller|rst_controller|ALT_INV_r_sync_rst_chain\(3) <= NOT \rst_controller|rst_controller|r_sync_rst_chain\(3);
\rst_controller|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(1) <= NOT \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(1);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(26) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(25) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(31) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31);
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~19_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~19_combout\;
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(30) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(29) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29);
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~18_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~18_combout\;
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(28) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(27) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27);
\cpu|ALT_INV_av_ld_rshift8~0_combout\ <= NOT \cpu|av_ld_rshift8~0_combout\;
\cpu|ALT_INV_LessThan0~0_combout\ <= NOT \cpu|LessThan0~0_combout\;
\cpu|ALT_INV_av_ld_byte0_data[0]~0_combout\ <= NOT \cpu|av_ld_byte0_data[0]~0_combout\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~8_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~8_combout\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~7_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~7_combout\;
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(3) <= NOT \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(3);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(3) <= NOT \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(3);
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(3) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(3);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~6_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~6_combout\;
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\(3) <= NOT \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(3);
\mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\(3) <= NOT \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(3);
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\(3) <= NOT \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(3);
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\(3) <= NOT \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(3);
\cpu|ALT_INV_D_dst_regnum[4]~5_combout\ <= NOT \cpu|D_dst_regnum[4]~5_combout\;
\cpu|ALT_INV_D_dst_regnum[3]~4_combout\ <= NOT \cpu|D_dst_regnum[3]~4_combout\;
\cpu|ALT_INV_D_dst_regnum[2]~3_combout\ <= NOT \cpu|D_dst_regnum[2]~3_combout\;
\cpu|ALT_INV_D_dst_regnum[0]~2_combout\ <= NOT \cpu|D_dst_regnum[0]~2_combout\;
\cpu|ALT_INV_D_dst_regnum[0]~1_combout\ <= NOT \cpu|D_dst_regnum[0]~1_combout\;
\cpu|ALT_INV_D_dst_regnum[1]~0_combout\ <= NOT \cpu|D_dst_regnum[1]~0_combout\;
\cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~3_combout\ <= NOT \cpu|D_ctrl_implicit_dst_eretaddr~3_combout\;
\cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~2_combout\ <= NOT \cpu|D_ctrl_implicit_dst_eretaddr~2_combout\;
\cpu|ALT_INV_av_ld_getting_data~7_combout\ <= NOT \cpu|av_ld_getting_data~7_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_break_on_reset~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|break_on_reset~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(20) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(20);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(21) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(21);
\cpu|ALT_INV_W_ipending_reg_nxt[0]~1_combout\ <= NOT \cpu|W_ipending_reg_nxt[0]~1_combout\;
\pio_key|ALT_INV_edge_capture\(1) <= NOT \pio_key|edge_capture\(1);
\pio_key|ALT_INV_irq_mask\(1) <= NOT \pio_key|irq_mask\(1);
\pio_key|ALT_INV_edge_capture\(0) <= NOT \pio_key|edge_capture\(0);
\pio_key|ALT_INV_irq_mask\(0) <= NOT \pio_key|irq_mask\(0);
\pio_key|ALT_INV_edge_capture\(2) <= NOT \pio_key|edge_capture\(2);
\pio_key|ALT_INV_irq_mask\(2) <= NOT \pio_key|irq_mask\(2);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(0);
\cpu|ALT_INV_W_ienable_reg\(0) <= NOT \cpu|W_ienable_reg\(0);
\pio_sw|ALT_INV_WideOr0~3_combout\ <= NOT \pio_sw|WideOr0~3_combout\;
\pio_sw|ALT_INV_WideOr0~2_combout\ <= NOT \pio_sw|WideOr0~2_combout\;
\pio_sw|ALT_INV_edge_capture\(4) <= NOT \pio_sw|edge_capture\(4);
\pio_sw|ALT_INV_irq_mask\(4) <= NOT \pio_sw|irq_mask\(4);
\pio_sw|ALT_INV_edge_capture\(3) <= NOT \pio_sw|edge_capture\(3);
\pio_sw|ALT_INV_irq_mask\(3) <= NOT \pio_sw|irq_mask\(3);
\pio_sw|ALT_INV_WideOr0~1_combout\ <= NOT \pio_sw|WideOr0~1_combout\;
\pio_sw|ALT_INV_edge_capture\(1) <= NOT \pio_sw|edge_capture\(1);
\pio_sw|ALT_INV_irq_mask\(1) <= NOT \pio_sw|irq_mask\(1);
\pio_sw|ALT_INV_edge_capture\(0) <= NOT \pio_sw|edge_capture\(0);
\pio_sw|ALT_INV_irq_mask\(0) <= NOT \pio_sw|irq_mask\(0);
\pio_sw|ALT_INV_edge_capture\(5) <= NOT \pio_sw|edge_capture\(5);
\pio_sw|ALT_INV_irq_mask\(5) <= NOT \pio_sw|irq_mask\(5);
\pio_sw|ALT_INV_edge_capture\(2) <= NOT \pio_sw|edge_capture\(2);
\pio_sw|ALT_INV_irq_mask\(2) <= NOT \pio_sw|irq_mask\(2);
\pio_sw|ALT_INV_WideOr0~0_combout\ <= NOT \pio_sw|WideOr0~0_combout\;
\pio_sw|ALT_INV_edge_capture\(7) <= NOT \pio_sw|edge_capture\(7);
\pio_sw|ALT_INV_irq_mask\(7) <= NOT \pio_sw|irq_mask\(7);
\pio_sw|ALT_INV_edge_capture\(6) <= NOT \pio_sw|edge_capture\(6);
\pio_sw|ALT_INV_irq_mask\(6) <= NOT \pio_sw|irq_mask\(6);
\pio_sw|ALT_INV_edge_capture\(8) <= NOT \pio_sw|edge_capture\(8);
\pio_sw|ALT_INV_irq_mask\(8) <= NOT \pio_sw|irq_mask\(8);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(1) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(1);
\cpu|ALT_INV_W_ienable_reg\(1) <= NOT \cpu|W_ienable_reg\(1);
\jtag_uart|ALT_INV_av_readdata[8]~0_combout\ <= NOT \jtag_uart|av_readdata[8]~0_combout\;
\jtag_uart|ALT_INV_fifo_AF~q\ <= NOT \jtag_uart|fifo_AF~q\;
\jtag_uart|ALT_INV_pause_irq~q\ <= NOT \jtag_uart|pause_irq~q\;
\jtag_uart|ALT_INV_ien_AF~q\ <= NOT \jtag_uart|ien_AF~q\;
\jtag_uart|ALT_INV_av_readdata\(9) <= NOT \jtag_uart|av_readdata\(9);
\jtag_uart|ALT_INV_ien_AE~q\ <= NOT \jtag_uart|ien_AE~q\;
\jtag_uart|ALT_INV_fifo_AE~q\ <= NOT \jtag_uart|fifo_AE~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(2) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(2);
\cpu|ALT_INV_W_ienable_reg\(2) <= NOT \cpu|W_ienable_reg\(2);
\rtx_timer|ALT_INV_control_register\(0) <= NOT \rtx_timer|control_register\(0);
\rtx_timer|ALT_INV_timeout_occurred~q\ <= NOT \rtx_timer|timeout_occurred~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(31) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(31);
\cpu|ALT_INV_W_ienable_reg\(31) <= NOT \cpu|W_ienable_reg\(31);
\cpu|ALT_INV_W_status_reg_pie_inst_nxt~1_combout\ <= NOT \cpu|W_status_reg_pie_inst_nxt~1_combout\;
\cpu|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\ <= NOT \cpu|W_status_reg_pie_inst_nxt~0_combout\;
\cpu|ALT_INV_R_ctrl_wrctl_inst~q\ <= NOT \cpu|R_ctrl_wrctl_inst~q\;
\cpu|ALT_INV_W_bstatus_reg~q\ <= NOT \cpu|W_bstatus_reg~q\;
\cpu|ALT_INV_W_estatus_reg~q\ <= NOT \cpu|W_estatus_reg~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~1_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\;
\cpu|ALT_INV_R_ctrl_crst~q\ <= NOT \cpu|R_ctrl_crst~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(22) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(22);
\jtag_uart|ALT_INV_t_dav~q\ <= NOT \jtag_uart|t_dav~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~0_combout\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~0_combout\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~0_combout\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(2) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(2);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[1]~5_combout\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_rd_d1~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_rd_d1~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~0_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(3) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(3);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg[6]~0_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(37) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(37);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(36) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(36);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_monitor_ready~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~q\;
\cpu|ALT_INV_W_control_rd_data\(1) <= NOT \cpu|W_control_rd_data\(1);
\cpu|ALT_INV_W_control_rd_data\(0) <= NOT \cpu|W_control_rd_data\(0);
\cpu|ALT_INV_av_ld_byte1_data\(3) <= NOT \cpu|av_ld_byte1_data\(3);
\cpu|ALT_INV_av_ld_byte1_data\(4) <= NOT \cpu|av_ld_byte1_data\(4);
\cpu|ALT_INV_av_ld_byte1_data\(0) <= NOT \cpu|av_ld_byte1_data\(0);
\cpu|ALT_INV_av_ld_byte1_data\(1) <= NOT \cpu|av_ld_byte1_data\(1);
\cpu|ALT_INV_av_ld_byte1_data\(2) <= NOT \cpu|av_ld_byte1_data\(2);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(23) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23);
\cpu|ALT_INV_av_ld_byte2_data\(3) <= NOT \cpu|av_ld_byte2_data\(3);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(22) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22);
\cpu|ALT_INV_av_ld_byte2_data\(2) <= NOT \cpu|av_ld_byte2_data\(2);
\cpu|ALT_INV_av_ld_byte2_data\(1) <= NOT \cpu|av_ld_byte2_data\(1);
\cpu|ALT_INV_av_ld_byte2_data\(0) <= NOT \cpu|av_ld_byte2_data\(0);
\cpu|ALT_INV_av_ld_byte1_data\(7) <= NOT \cpu|av_ld_byte1_data\(7);
\cpu|ALT_INV_F_iw[18]~23_combout\ <= NOT \cpu|F_iw[18]~23_combout\;
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(18) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18);
\cpu|ALT_INV_av_ld_byte1_data\(6) <= NOT \cpu|av_ld_byte1_data\(6);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(20) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(17) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17);
\cpu|ALT_INV_av_ld_byte1_data\(5) <= NOT \cpu|av_ld_byte1_data\(5);
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~17_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~17_combout\;
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(19) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19);
\cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~0_combout\ <= NOT \cpu|D_ctrl_unsigned_lo_imm16~0_combout\;
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(21) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21);
\cpu|ALT_INV_av_ld_byte2_data\(4) <= NOT \cpu|av_ld_byte2_data\(4);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(24) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24);
\cpu|ALT_INV_av_ld_byte1_data_nxt[2]~7_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[2]~7_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~16_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(10) <= NOT \sram_conduit|SRAM_D_in_reg\(10);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(10) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10);
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][51]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][51]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(2) <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2);
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_always1~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always1~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(17) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(17);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(35) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_ir\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_enable_action_strobe~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|enable_action_strobe~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_ir\(1) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir\(1);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(34) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(34);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~0_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|write~0_combout\;
\cpu|ALT_INV_R_compare_op\(1) <= NOT \cpu|R_compare_op\(1);
\cpu|ALT_INV_Equal122~7_combout\ <= NOT \cpu|Equal122~7_combout\;
\cpu|ALT_INV_Equal122~6_combout\ <= NOT \cpu|Equal122~6_combout\;
\cpu|ALT_INV_Equal122~5_combout\ <= NOT \cpu|Equal122~5_combout\;
\cpu|ALT_INV_Equal122~4_combout\ <= NOT \cpu|Equal122~4_combout\;
\cpu|ALT_INV_E_logic_result[27]~31_combout\ <= NOT \cpu|E_logic_result[27]~31_combout\;
\cpu|ALT_INV_E_logic_result[29]~30_combout\ <= NOT \cpu|E_logic_result[29]~30_combout\;
\cpu|ALT_INV_E_logic_result[28]~29_combout\ <= NOT \cpu|E_logic_result[28]~29_combout\;
\cpu|ALT_INV_Equal122~3_combout\ <= NOT \cpu|Equal122~3_combout\;
\cpu|ALT_INV_Equal122~2_combout\ <= NOT \cpu|Equal122~2_combout\;
\cpu|ALT_INV_E_logic_result[25]~28_combout\ <= NOT \cpu|E_logic_result[25]~28_combout\;
\cpu|ALT_INV_E_logic_result[24]~27_combout\ <= NOT \cpu|E_logic_result[24]~27_combout\;
\cpu|ALT_INV_Equal122~1_combout\ <= NOT \cpu|Equal122~1_combout\;
\cpu|ALT_INV_Equal122~0_combout\ <= NOT \cpu|Equal122~0_combout\;
\cpu|ALT_INV_E_logic_result[21]~26_combout\ <= NOT \cpu|E_logic_result[21]~26_combout\;
\cpu|ALT_INV_E_logic_result[31]~25_combout\ <= NOT \cpu|E_logic_result[31]~25_combout\;
\cpu|ALT_INV_E_src2\(31) <= NOT \cpu|E_src2\(31);
\cpu|ALT_INV_E_logic_result[30]~24_combout\ <= NOT \cpu|E_logic_result[30]~24_combout\;
\cpu|ALT_INV_E_logic_result[26]~23_combout\ <= NOT \cpu|E_logic_result[26]~23_combout\;
\cpu|ALT_INV_E_logic_result[0]~22_combout\ <= NOT \cpu|E_logic_result[0]~22_combout\;
\cpu|ALT_INV_E_logic_result[1]~21_combout\ <= NOT \cpu|E_logic_result[1]~21_combout\;
\cpu|ALT_INV_E_logic_result[22]~20_combout\ <= NOT \cpu|E_logic_result[22]~20_combout\;
\cpu|ALT_INV_E_logic_result[23]~19_combout\ <= NOT \cpu|E_logic_result[23]~19_combout\;
\cpu|ALT_INV_R_compare_op\(0) <= NOT \cpu|R_compare_op\(0);
\cpu|ALT_INV_D_ctrl_exception~1_combout\ <= NOT \cpu|D_ctrl_exception~1_combout\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~5_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~15_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(6) <= NOT \sram_conduit|SRAM_D_in_reg\(6);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(6) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6);
\cpu|ALT_INV_W_control_rd_data\(2) <= NOT \cpu|W_control_rd_data\(2);
\cpu|ALT_INV_av_ld_byte1_data_nxt[0]~6_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[0]~6_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~14_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(8) <= NOT \sram_conduit|SRAM_D_in_reg\(8);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(8) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8);
\rst_controller|rst_controller|ALT_INV_r_sync_rst_chain\(2) <= NOT \rst_controller|rst_controller|r_sync_rst_chain\(2);
\rst_controller|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(2) <= NOT \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(2);
\rst_controller|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(3) <= NOT \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(3);
\cpu|ALT_INV_Equal2~14_combout\ <= NOT \cpu|Equal2~14_combout\;
\cpu|ALT_INV_D_ctrl_alu_subtract~0_combout\ <= NOT \cpu|D_ctrl_alu_subtract~0_combout\;
\cpu|ALT_INV_av_ld_byte1_data_nxt[6]~5_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[6]~5_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~13_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~13_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(14) <= NOT \sram_conduit|SRAM_D_in_reg\(14);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(14) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14);
\cpu|ALT_INV_av_ld_byte1_data_nxt[7]~4_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[7]~4_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~12_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~12_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(15) <= NOT \sram_conduit|SRAM_D_in_reg\(15);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(15) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15);
\cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\ <= NOT \cpu|D_ctrl_b_is_dst~0_combout\;
\cpu|ALT_INV_D_ctrl_force_src2_zero~1_combout\ <= NOT \cpu|D_ctrl_force_src2_zero~1_combout\;
\cpu|ALT_INV_D_ctrl_force_src2_zero~0_combout\ <= NOT \cpu|D_ctrl_force_src2_zero~0_combout\;
\cpu|ALT_INV_Equal2~13_combout\ <= NOT \cpu|Equal2~13_combout\;
\cpu|ALT_INV_Equal101~8_combout\ <= NOT \cpu|Equal101~8_combout\;
\cpu|ALT_INV_Equal101~7_combout\ <= NOT \cpu|Equal101~7_combout\;
\cpu|ALT_INV_Equal101~6_combout\ <= NOT \cpu|Equal101~6_combout\;
\cpu|ALT_INV_av_ld_byte1_data_nxt[1]~3_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[1]~3_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~11_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~11_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(9) <= NOT \sram_conduit|SRAM_D_in_reg\(9);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(9) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9);
\cpu|ALT_INV_R_wr_dst_reg~q\ <= NOT \cpu|R_wr_dst_reg~q\;
\cpu|ALT_INV_F_iw[7]~10_combout\ <= NOT \cpu|F_iw[7]~10_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~10_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~9_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~9_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(7) <= NOT \sram_conduit|SRAM_D_in_reg\(7);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(7) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7);
\cpu|ALT_INV_D_ctrl_jmp_direct~0_combout\ <= NOT \cpu|D_ctrl_jmp_direct~0_combout\;
\cpu|ALT_INV_D_ctrl_retaddr~2_combout\ <= NOT \cpu|D_ctrl_retaddr~2_combout\;
\cpu|ALT_INV_D_ctrl_retaddr~1_combout\ <= NOT \cpu|D_ctrl_retaddr~1_combout\;
\cpu|ALT_INV_D_ctrl_exception~0_combout\ <= NOT \cpu|D_ctrl_exception~0_combout\;
\cpu|ALT_INV_D_ctrl_implicit_dst_retaddr~0_combout\ <= NOT \cpu|D_ctrl_implicit_dst_retaddr~0_combout\;
\cpu|ALT_INV_Equal0~0_combout\ <= NOT \cpu|Equal0~0_combout\;
\cpu|ALT_INV_D_ctrl_retaddr~0_combout\ <= NOT \cpu|D_ctrl_retaddr~0_combout\;
\cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\ <= NOT \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\;
\cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\ <= NOT \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\;
\cpu|ALT_INV_Equal101~5_combout\ <= NOT \cpu|Equal101~5_combout\;
\cpu|ALT_INV_Equal2~12_combout\ <= NOT \cpu|Equal2~12_combout\;
\cpu|ALT_INV_Equal101~4_combout\ <= NOT \cpu|Equal101~4_combout\;
\cpu|ALT_INV_Equal101~3_combout\ <= NOT \cpu|Equal101~3_combout\;
\cpu|ALT_INV_Equal101~2_combout\ <= NOT \cpu|Equal101~2_combout\;
\cpu|ALT_INV_D_ctrl_break~0_combout\ <= NOT \cpu|D_ctrl_break~0_combout\;
\cpu|ALT_INV_D_valid~q\ <= NOT \cpu|D_valid~q\;
\cpu|ALT_INV_E_stall~2_combout\ <= NOT \cpu|E_stall~2_combout\;
\cpu|ALT_INV_E_stall~1_combout\ <= NOT \cpu|E_stall~1_combout\;
\cpu|ALT_INV_E_stall~0_combout\ <= NOT \cpu|E_stall~0_combout\;
\cpu|ALT_INV_av_ld_aligning_data_nxt~2_combout\ <= NOT \cpu|av_ld_aligning_data_nxt~2_combout\;
\cpu|ALT_INV_av_ld_aligning_data_nxt~1_combout\ <= NOT \cpu|av_ld_aligning_data_nxt~1_combout\;
\cpu|ALT_INV_av_ld_aligning_data_nxt~0_combout\ <= NOT \cpu|av_ld_aligning_data_nxt~0_combout\;
\cpu|ALT_INV_av_ld_align_cycle\(0) <= NOT \cpu|av_ld_align_cycle\(0);
\cpu|ALT_INV_av_ld_align_cycle\(1) <= NOT \cpu|av_ld_align_cycle\(1);
\cpu|ALT_INV_av_ld_aligning_data~q\ <= NOT \cpu|av_ld_aligning_data~q\;
\cpu|ALT_INV_av_ld_waiting_for_data_nxt~1_combout\ <= NOT \cpu|av_ld_waiting_for_data_nxt~1_combout\;
\cpu|ALT_INV_av_ld_waiting_for_data~q\ <= NOT \cpu|av_ld_waiting_for_data~q\;
\cpu|ALT_INV_av_ld_getting_data~6_combout\ <= NOT \cpu|av_ld_getting_data~6_combout\;
\cpu|ALT_INV_av_ld_byte1_data_nxt[3]~2_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[3]~2_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~8_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(11) <= NOT \sram_conduit|SRAM_D_in_reg\(11);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(11) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(16) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~4_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~4_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~7_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(5) <= NOT \sram_conduit|SRAM_D_in_reg\(5);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(5) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~3_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~3_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~6_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~6_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(4) <= NOT \sram_conduit|SRAM_D_in_reg\(4);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(4) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~2_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~2_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~5_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~5_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(3) <= NOT \sram_conduit|SRAM_D_in_reg\(3);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(3) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~1_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~4_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~4_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(2) <= NOT \sram_conduit|SRAM_D_in_reg\(2);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(2) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~0_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~3_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~3_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(1) <= NOT \sram_conduit|SRAM_D_in_reg\(1);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(1) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1);
\mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~0_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~2_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~2_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(0) <= NOT \sram_conduit|SRAM_D_in_reg\(0);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(0) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0);
\cpu|ALT_INV_av_ld_byte1_data_nxt[4]~1_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[4]~1_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~1_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~1_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(12) <= NOT \sram_conduit|SRAM_D_in_reg\(12);
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(12) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12);
\cpu|ALT_INV_F_valid~0_combout\ <= NOT \cpu|F_valid~0_combout\;
\cpu|ALT_INV_av_ld_byte1_data_nxt[5]~0_combout\ <= NOT \cpu|av_ld_byte1_data_nxt[5]~0_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~0_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_always8~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always8~0_combout\;
\sram_conduit|ALT_INV_SRAM_D_in_reg\(13) <= NOT \sram_conduit|SRAM_D_in_reg\(13);
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\;
\cpu|ALT_INV_D_iw[3]~0_combout\ <= NOT \cpu|D_iw[3]~0_combout\;
\cpu|ALT_INV_hbreak_req~0_combout\ <= NOT \cpu|hbreak_req~0_combout\;
\cpu|ALT_INV_wait_for_one_post_bret_inst~q\ <= NOT \cpu|wait_for_one_post_bret_inst~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_jtag_break~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|jtag_break~q\;
\cpu|ALT_INV_hbreak_pending~q\ <= NOT \cpu|hbreak_pending~q\;
\cpu|ALT_INV_hbreak_enabled~q\ <= NOT \cpu|hbreak_enabled~q\;
\cpu|ALT_INV_intr_req~0_combout\ <= NOT \cpu|intr_req~0_combout\;
\cpu|ALT_INV_W_ipending_reg\(0) <= NOT \cpu|W_ipending_reg\(0);
\cpu|ALT_INV_W_ipending_reg\(1) <= NOT \cpu|W_ipending_reg\(1);
\cpu|ALT_INV_W_ipending_reg\(2) <= NOT \cpu|W_ipending_reg\(2);
\cpu|ALT_INV_W_ipending_reg\(31) <= NOT \cpu|W_ipending_reg\(31);
\cpu|ALT_INV_W_status_reg_pie~q\ <= NOT \cpu|W_status_reg_pie~q\;
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(13) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13);
\rst_controller_001|rst_controller_001|ALT_INV_merged_reset~0_combout\ <= NOT \rst_controller_001|rst_controller_001|merged_reset~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_resetrequest~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetrequest~q\;
\cpu|ALT_INV_d_writedata\(7) <= NOT \cpu|d_writedata\(7);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~2_combout\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~1_combout\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~0_combout\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid~q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(1) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(1);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(9);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|ALT_INV_din_s1~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(0);
\cpu|ALT_INV_D_iw\(18) <= NOT \cpu|D_iw\(18);
\cpu|ALT_INV_D_iw\(20) <= NOT \cpu|D_iw\(20);
\cpu|ALT_INV_D_iw\(19) <= NOT \cpu|D_iw\(19);
\cpu|ALT_INV_R_src2_hi~1_combout\ <= NOT \cpu|R_src2_hi~1_combout\;
\cpu|ALT_INV_R_ctrl_unsigned_lo_imm16~q\ <= NOT \cpu|R_ctrl_unsigned_lo_imm16~q\;
\cpu|ALT_INV_D_iw\(21) <= NOT \cpu|D_iw\(21);
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem~0_combout\;
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ <= NOT \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[1][59]~q\;
\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout\;
\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ <= NOT \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]~q\;
\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem~0_combout\;
\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ <= NOT \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[1][59]~q\;
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\;
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]~q\;
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ <= NOT \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][59]~q\;
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem~0_combout\;
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ <= NOT \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[1][59]~q\;
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem~0_combout\;
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ <= NOT \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[1][59]~q\;
\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem~0_combout\;
\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ <= NOT \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[1][59]~q\;
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem~0_combout\;
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ <= NOT \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[1][59]~q\;
\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem~0_combout\;
\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ <= NOT \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[1][59]~q\;
\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem~0_combout\;
\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ <= NOT \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[1][59]~q\;
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem~0_combout\;
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\ <= NOT \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[1][59]~q\;
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\ <= NOT \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~1_combout\;
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\ <= NOT \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~1_combout\;
\mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\ <= NOT \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~1_combout\;
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\ <= NOT \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~1_combout\;
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\ <= NOT \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~1_combout\;
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\ <= NOT \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~1_combout\;
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[1][78]~q\ <= NOT \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][78]~q\;
\mm_interconnect_0|pio_led9_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg~0_combout\;
\mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\ <= NOT \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~1_combout\;
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_endofpacket~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_endofpacket~0_combout\;
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_endofpacket_reg~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|endofpacket_reg~q\;
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_payload\(0) <= NOT \mm_interconnect_0|cmd_mux_001|src_payload\(0);
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used[0]~1_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[0]~1_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(1) <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(3) <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(3);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_read~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\;
\sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \sram_cvgx|slave_translator|read_latency_shift_reg\(0);
\mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_rf_source_data[81]~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|rf_source_data[81]~0_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_always0~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always0~0_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~1_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|comb~1_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1);
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(0);
\mm_interconnect_0|cpu_jtag_debug_module_agent|ALT_INV_local_read~1_combout\ <= NOT \mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~1_combout\;
\mm_interconnect_0|cpu_jtag_debug_module_agent|ALT_INV_local_read~0_combout\ <= NOT \mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|avalon_ociram_readdata_ready~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_read~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|read~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_waitrequest~0_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~0_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\;
\mm_interconnect_0|cmd_mux|ALT_INV_update_grant~0_combout\ <= NOT \mm_interconnect_0|cmd_mux|update_grant~0_combout\;
\mm_interconnect_0|cmd_mux|ALT_INV_packet_in_progress~q\ <= NOT \mm_interconnect_0|cmd_mux|packet_in_progress~q\;
\mm_interconnect_0|cmd_mux|arb|ALT_INV_grant[1]~0_combout\ <= NOT \mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\;
\mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\ <= NOT \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\;
\mm_interconnect_0|cmd_demux|ALT_INV_src0_valid~0_combout\ <= NOT \mm_interconnect_0|cmd_demux|src0_valid~0_combout\;
\mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(0) <= NOT \mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0);
\mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(1) <= NOT \mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0);
\mm_interconnect_0|router_001|ALT_INV_Equal12~1_combout\ <= NOT \mm_interconnect_0|router_001|Equal12~1_combout\;
\jtag_uart|ALT_INV_av_waitrequest~0_combout\ <= NOT \jtag_uart|av_waitrequest~0_combout\;
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ <= NOT \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~1_combout\;
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ <= NOT \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~0_combout\;
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(0);
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(0);
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ <= NOT \mm_interconnect_0|pio_hex3_s1_translator|av_waitrequest_generated~0_combout\;
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ <= NOT \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~0_combout\;
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used\(0);
\mm_interconnect_0|pio_key_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ <= NOT \mm_interconnect_0|pio_key_s1_translator|av_waitrequest_generated~0_combout\;
\mm_interconnect_0|pio_key_s1_agent|ALT_INV_m0_write~0_combout\ <= NOT \mm_interconnect_0|pio_key_s1_agent|m0_write~0_combout\;
\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(0);
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ <= NOT \mm_interconnect_0|pio_sw_s1_translator|av_waitrequest_generated~0_combout\;
\mm_interconnect_0|pio_sw_s1_agent|ALT_INV_m0_write~0_combout\ <= NOT \mm_interconnect_0|pio_sw_s1_agent|m0_write~0_combout\;
\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(0);
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ <= NOT \mm_interconnect_0|pio_hex2_s1_translator|av_waitrequest_generated~0_combout\;
\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(0);
\mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ <= NOT \mm_interconnect_0|pio_hex1_s1_translator|av_waitrequest_generated~0_combout\;
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(0);
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ <= NOT \mm_interconnect_0|pio_hex0_s1_translator|av_waitrequest_generated~0_combout\;
\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(0);
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ <= NOT \mm_interconnect_0|rtx_timer_s1_translator|av_waitrequest_generated~0_combout\;
\rtx_timer|ALT_INV_period_l_wr_strobe~0_combout\ <= NOT \rtx_timer|period_l_wr_strobe~0_combout\;
\mm_interconnect_0|sysid_qsys_0_control_slave_agent|ALT_INV_m0_write~0_combout\ <= NOT \mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout\;
\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(0);
\mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~4_combout\ <= NOT \mm_interconnect_0|cmd_demux_001|sink_ready~4_combout\;
\sram_cvgx|tdt|ALT_INV_c0_request~0_combout\ <= NOT \sram_cvgx|tdt|c0_request~0_combout\;
\sram_conduit|ALT_INV_grant_reg~q\ <= NOT \sram_conduit|grant_reg~q\;
\sram_cvgx|slave_translator|ALT_INV_av_waitrequest_generated~1_combout\ <= NOT \sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\;
\mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~2_combout\ <= NOT \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\;
\mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~1_combout\ <= NOT \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\;
\mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0) <= NOT \mm_interconnect_0|cmd_mux|saved_grant\(0);
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_write~0_combout\ <= NOT \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0_combout\;
\mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~0_combout\ <= NOT \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\;
\mm_interconnect_0|router|ALT_INV_Equal1~2_combout\ <= NOT \mm_interconnect_0|router|Equal1~2_combout\;
\mm_interconnect_0|cpu_instruction_master_agent|ALT_INV_av_readdatavalid~0_combout\ <= NOT \mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0_combout\;
\mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\ <= NOT \mm_interconnect_0|rsp_demux|src0_valid~combout\;
\mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\ <= NOT \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\;
\cpu|ALT_INV_W_valid~q\ <= NOT \cpu|W_valid~q\;
\cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\ <= NOT \cpu|F_pc_sel_nxt.10~0_combout\;
\cpu|ALT_INV_F_pc_sel_nxt~0_combout\ <= NOT \cpu|F_pc_sel_nxt~0_combout\;
\cpu|ALT_INV_R_ctrl_uncond_cti_non_br~q\ <= NOT \cpu|R_ctrl_uncond_cti_non_br~q\;
\cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\ <= NOT \cpu|F_pc_sel_nxt.01~0_combout\;
\cpu|ALT_INV_W_cmp_result~q\ <= NOT \cpu|W_cmp_result~q\;
\cpu|ALT_INV_R_ctrl_break~q\ <= NOT \cpu|R_ctrl_break~q\;
\cpu|ALT_INV_R_ctrl_exception~q\ <= NOT \cpu|R_ctrl_exception~q\;
\cpu|ALT_INV_d_byteenable\(3) <= NOT \cpu|d_byteenable\(3);
\cpu|ALT_INV_d_byteenable\(2) <= NOT \cpu|d_byteenable\(2);
\mm_interconnect_0|cmd_mux_001|ALT_INV_update_grant~0_combout\ <= NOT \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\;
\mm_interconnect_0|cmd_mux_001|ALT_INV_last_cycle~0_combout\ <= NOT \mm_interconnect_0|cmd_mux_001|last_cycle~0_combout\;
\mm_interconnect_0|cmd_mux_001|ALT_INV_always6~0_combout\ <= NOT \mm_interconnect_0|cmd_mux_001|always6~0_combout\;
\mm_interconnect_0|cmd_mux_001|ALT_INV_packet_in_progress~q\ <= NOT \mm_interconnect_0|cmd_mux_001|packet_in_progress~q\;
\mm_interconnect_0|cmd_mux_001|arb|ALT_INV_grant[1]~0_combout\ <= NOT \mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout\;
\mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(0) <= NOT \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0);
\mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(1) <= NOT \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1);
\mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\ <= NOT \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\;
\mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~combout\ <= NOT \mm_interconnect_0|cmd_demux|src1_valid~combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(2) <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2);
\mm_interconnect_0|cmd_mux_001|ALT_INV_WideOr1~combout\ <= NOT \mm_interconnect_0|cmd_mux_001|WideOr1~combout\;
\cpu|ALT_INV_D_ctrl_br_cmp~0_combout\ <= NOT \cpu|D_ctrl_br_cmp~0_combout\;
\cpu|ALT_INV_Equal2~11_combout\ <= NOT \cpu|Equal2~11_combout\;
\cpu|ALT_INV_R_ctrl_br_nxt~0_combout\ <= NOT \cpu|R_ctrl_br_nxt~0_combout\;
\cpu|ALT_INV_Equal2~10_combout\ <= NOT \cpu|Equal2~10_combout\;
\rst_controller|rst_controller|ALT_INV_r_sync_rst_chain\(1) <= NOT \rst_controller|rst_controller|r_sync_rst_chain\(1);
\rst_controller|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(4) <= NOT \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(4);
\cpu|ALT_INV_E_alu_sub~q\ <= NOT \cpu|E_alu_sub~q\;
\cpu|ALT_INV_D_logic_op_raw[0]~1_combout\ <= NOT \cpu|D_logic_op_raw[0]~1_combout\;
\cpu|ALT_INV_Equal2~9_combout\ <= NOT \cpu|Equal2~9_combout\;
\cpu|ALT_INV_Equal2~8_combout\ <= NOT \cpu|Equal2~8_combout\;
\cpu|ALT_INV_Equal2~7_combout\ <= NOT \cpu|Equal2~7_combout\;
\cpu|ALT_INV_Equal2~6_combout\ <= NOT \cpu|Equal2~6_combout\;
\cpu|ALT_INV_Equal2~5_combout\ <= NOT \cpu|Equal2~5_combout\;
\cpu|ALT_INV_D_ctrl_alu_force_xor~1_combout\ <= NOT \cpu|D_ctrl_alu_force_xor~1_combout\;
\cpu|ALT_INV_D_ctrl_alu_force_xor~0_combout\ <= NOT \cpu|D_ctrl_alu_force_xor~0_combout\;
\cpu|ALT_INV_D_logic_op_raw[1]~0_combout\ <= NOT \cpu|D_logic_op_raw[1]~0_combout\;
\cpu|ALT_INV_D_iw\(15) <= NOT \cpu|D_iw\(15);
\cpu|ALT_INV_R_src2_use_imm~q\ <= NOT \cpu|R_src2_use_imm~q\;
\cpu|ALT_INV_R_ctrl_hi_imm16~q\ <= NOT \cpu|R_ctrl_hi_imm16~q\;
\cpu|ALT_INV_R_ctrl_force_src2_zero~q\ <= NOT \cpu|R_ctrl_force_src2_zero~q\;
\cpu|ALT_INV_R_src1~1_combout\ <= NOT \cpu|R_src1~1_combout\;
\cpu|ALT_INV_R_ctrl_jmp_direct~q\ <= NOT \cpu|R_ctrl_jmp_direct~q\;
\cpu|ALT_INV_R_src1~0_combout\ <= NOT \cpu|R_src1~0_combout\;
\cpu|ALT_INV_R_ctrl_retaddr~q\ <= NOT \cpu|R_ctrl_retaddr~q\;
\cpu|ALT_INV_R_valid~q\ <= NOT \cpu|R_valid~q\;
\cpu|ALT_INV_R_ctrl_br~q\ <= NOT \cpu|R_ctrl_br~q\;
\cpu|ALT_INV_E_valid~q\ <= NOT \cpu|E_valid~q\;
\cpu|ALT_INV_Equal2~4_combout\ <= NOT \cpu|Equal2~4_combout\;
\cpu|ALT_INV_Equal2~3_combout\ <= NOT \cpu|Equal2~3_combout\;
\cpu|ALT_INV_Equal2~2_combout\ <= NOT \cpu|Equal2~2_combout\;
\cpu|ALT_INV_Equal2~1_combout\ <= NOT \cpu|Equal2~1_combout\;
\cpu|ALT_INV_D_iw\(11) <= NOT \cpu|D_iw\(11);
\cpu|ALT_INV_D_iw\(16) <= NOT \cpu|D_iw\(16);
\cpu|ALT_INV_Equal101~0_combout\ <= NOT \cpu|Equal101~0_combout\;
\cpu|ALT_INV_R_ctrl_shift_rot_right~q\ <= NOT \cpu|R_ctrl_shift_rot_right~q\;
\cpu|ALT_INV_Equal2~0_combout\ <= NOT \cpu|Equal2~0_combout\;
\cpu|ALT_INV_D_ctrl_shift_logical~0_combout\ <= NOT \cpu|D_ctrl_shift_logical~0_combout\;
\cpu|ALT_INV_D_iw\(5) <= NOT \cpu|D_iw\(5);
\cpu|ALT_INV_D_iw\(4) <= NOT \cpu|D_iw\(4);
\cpu|ALT_INV_D_iw\(3) <= NOT \cpu|D_iw\(3);
\cpu|ALT_INV_D_iw\(13) <= NOT \cpu|D_iw\(13);
\cpu|ALT_INV_D_iw\(1) <= NOT \cpu|D_iw\(1);
\rst_controller_001|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ <= NOT \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\;
\sram_cvgx|tdt|ALT_INV_c0_uav_write~1_combout\ <= NOT \sram_cvgx|tdt|c0_uav_write~1_combout\;
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~1_combout\ <= NOT \mm_interconnect_0|cmd_mux_001|src_valid~1_combout\;
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(53) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(53);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(17) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(17);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(52) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(52);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(16) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(16);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(51) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(51);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(15) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(15);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(50) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(50);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(14) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(14);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(49) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(49);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(13) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(13);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(48) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(48);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(12) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(12);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(47) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(47);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(11) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(11);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(46) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(46);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(10) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(10);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(45) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(45);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(9) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(9);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(44) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(44);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(8) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(8);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(43) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(43);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(7) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(7);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(42) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(42);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(6) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(6);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(41) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(41);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(5) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(5);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(40) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(40);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(4) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(4);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(39) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(39);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(3) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(3);
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(38) <= NOT \mm_interconnect_0|cmd_mux_001|src_data\(38);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(2) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(2);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[19]~2_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[19]~2_combout\;
\sram_cvgx|slave_translator|ALT_INV_av_begintransfer~0_combout\ <= NOT \sram_cvgx|slave_translator|av_begintransfer~0_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|local_read~0_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~1_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~1_combout\;
\sram_cvgx|slave_translator|ALT_INV_av_outputenable_pre~q\ <= NOT \sram_cvgx|slave_translator|av_outputenable_pre~q\;
\mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~1_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|ALT_INV_dreg\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_DRsize.000~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.000~q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~6_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~6_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|ALT_INV_dreg\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~5_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~5_combout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\pio_led9|ALT_INV_always0~0_combout\ <= NOT \pio_led9|always0~0_combout\;
\pio_hex3|ALT_INV_data_out[0]~1_combout\ <= NOT \pio_hex3|data_out[0]~1_combout\;
\pio_hex2|ALT_INV_data_out[0]~2_combout\ <= NOT \pio_hex2|data_out[0]~2_combout\;
\pio_hex1|ALT_INV_data_out[0]~1_combout\ <= NOT \pio_hex1|data_out[0]~1_combout\;
\cpu|ALT_INV_d_writedata\(5) <= NOT \cpu|d_writedata\(5);
\cpu|ALT_INV_d_writedata\(4) <= NOT \cpu|d_writedata\(4);
\cpu|ALT_INV_d_writedata\(3) <= NOT \cpu|d_writedata\(3);
\cpu|ALT_INV_d_writedata\(2) <= NOT \cpu|d_writedata\(2);
\cpu|ALT_INV_d_writedata\(1) <= NOT \cpu|d_writedata\(1);
\pio_hex2|ALT_INV_data_out[0]~0_combout\ <= NOT \pio_hex2|data_out[0]~0_combout\;
\pio_hex0|ALT_INV_data_out[0]~1_combout\ <= NOT \pio_hex0|data_out[0]~1_combout\;
\pio_hex3|ALT_INV_Equal2~1_combout\ <= NOT \pio_hex3|Equal2~1_combout\;
\cpu|ALT_INV_d_writedata\(0) <= NOT \cpu|d_writedata\(0);
\pio_hex3|ALT_INV_Equal2~0_combout\ <= NOT \pio_hex3|Equal2~0_combout\;
\cpu|ALT_INV_av_ld_waiting_for_data_nxt~0_combout\ <= NOT \cpu|av_ld_waiting_for_data_nxt~0_combout\;
\cpu|ALT_INV_R_ctrl_ld~q\ <= NOT \cpu|R_ctrl_ld~q\;
\cpu|ALT_INV_av_ld_getting_data~5_combout\ <= NOT \cpu|av_ld_getting_data~5_combout\;
\cpu|ALT_INV_E_logic_result[11]~18_combout\ <= NOT \cpu|E_logic_result[11]~18_combout\;
\cpu|ALT_INV_E_src1\(11) <= NOT \cpu|E_src1\(11);
\cpu|ALT_INV_E_logic_result[12]~17_combout\ <= NOT \cpu|E_logic_result[12]~17_combout\;
\cpu|ALT_INV_E_src1\(12) <= NOT \cpu|E_src1\(12);
\cpu|ALT_INV_E_logic_result[8]~16_combout\ <= NOT \cpu|E_logic_result[8]~16_combout\;
\cpu|ALT_INV_E_src1\(8) <= NOT \cpu|E_src1\(8);
\cpu|ALT_INV_E_logic_result[9]~15_combout\ <= NOT \cpu|E_logic_result[9]~15_combout\;
\cpu|ALT_INV_E_src1\(9) <= NOT \cpu|E_src1\(9);
\cpu|ALT_INV_E_logic_result[10]~14_combout\ <= NOT \cpu|E_logic_result[10]~14_combout\;
\cpu|ALT_INV_E_src1\(10) <= NOT \cpu|E_src1\(10);
\cpu|ALT_INV_E_logic_result[19]~13_combout\ <= NOT \cpu|E_logic_result[19]~13_combout\;
\cpu|ALT_INV_E_src1\(19) <= NOT \cpu|E_src1\(19);
\cpu|ALT_INV_E_logic_result[18]~12_combout\ <= NOT \cpu|E_logic_result[18]~12_combout\;
\cpu|ALT_INV_E_src1\(18) <= NOT \cpu|E_src1\(18);
\cpu|ALT_INV_E_logic_result[17]~11_combout\ <= NOT \cpu|E_logic_result[17]~11_combout\;
\cpu|ALT_INV_E_src1\(17) <= NOT \cpu|E_src1\(17);
\cpu|ALT_INV_E_logic_result[16]~10_combout\ <= NOT \cpu|E_logic_result[16]~10_combout\;
\cpu|ALT_INV_E_src1\(16) <= NOT \cpu|E_src1\(16);
\cpu|ALT_INV_E_logic_result[15]~9_combout\ <= NOT \cpu|E_logic_result[15]~9_combout\;
\cpu|ALT_INV_E_src1\(15) <= NOT \cpu|E_src1\(15);
\cpu|ALT_INV_E_logic_result[14]~8_combout\ <= NOT \cpu|E_logic_result[14]~8_combout\;
\cpu|ALT_INV_E_src1\(14) <= NOT \cpu|E_src1\(14);
\cpu|ALT_INV_E_logic_result[13]~7_combout\ <= NOT \cpu|E_logic_result[13]~7_combout\;
\cpu|ALT_INV_E_src1\(13) <= NOT \cpu|E_src1\(13);
\cpu|ALT_INV_E_logic_result[20]~6_combout\ <= NOT \cpu|E_logic_result[20]~6_combout\;
\cpu|ALT_INV_E_src1\(20) <= NOT \cpu|E_src1\(20);
\cpu|ALT_INV_E_logic_result[6]~5_combout\ <= NOT \cpu|E_logic_result[6]~5_combout\;
\cpu|ALT_INV_E_src1\(6) <= NOT \cpu|E_src1\(6);
\cpu|ALT_INV_E_logic_result[5]~4_combout\ <= NOT \cpu|E_logic_result[5]~4_combout\;
\cpu|ALT_INV_E_src1\(5) <= NOT \cpu|E_src1\(5);
\cpu|ALT_INV_E_logic_result[7]~3_combout\ <= NOT \cpu|E_logic_result[7]~3_combout\;
\cpu|ALT_INV_E_src1\(7) <= NOT \cpu|E_src1\(7);
\cpu|ALT_INV_E_logic_result[4]~2_combout\ <= NOT \cpu|E_logic_result[4]~2_combout\;
\cpu|ALT_INV_E_src1\(4) <= NOT \cpu|E_src1\(4);
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ <= NOT \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\;
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\ <= NOT \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\;
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(0);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~3_combout\ <= NOT \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~3_combout\;
\mm_interconnect_0|cpu_data_master_translator|ALT_INV_av_waitrequest~1_combout\ <= NOT \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\;
\mm_interconnect_0|cpu_data_master_translator|ALT_INV_av_waitrequest~0_combout\ <= NOT \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\;
\mm_interconnect_0|cpu_data_master_translator|ALT_INV_end_begintransfer~q\ <= NOT \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\;
\cpu|ALT_INV_av_ld_getting_data~4_combout\ <= NOT \cpu|av_ld_getting_data~4_combout\;
\cpu|ALT_INV_av_ld_getting_data~3_combout\ <= NOT \cpu|av_ld_getting_data~3_combout\;
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ <= NOT \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[0][59]~q\;
\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ <= NOT \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]~q\;
\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ <= NOT \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[0][59]~q\;
\cpu|ALT_INV_av_ld_getting_data~2_combout\ <= NOT \cpu|av_ld_getting_data~2_combout\;
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]~q\;
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ <= NOT \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]~q\;
\cpu|ALT_INV_av_ld_getting_data~1_combout\ <= NOT \cpu|av_ld_getting_data~1_combout\;
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ <= NOT \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[0][59]~q\;
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ <= NOT \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~q\;
\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ <= NOT \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[0][59]~q\;
\cpu|ALT_INV_av_ld_getting_data~0_combout\ <= NOT \cpu|av_ld_getting_data~0_combout\;
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ <= NOT \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]~q\;
\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ <= NOT \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[0][59]~q\;
\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ <= NOT \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[0][59]~q\;
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\ <= NOT \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[0][59]~q\;
\mm_interconnect_0|rsp_mux_001|ALT_INV_WideOr1~0_combout\ <= NOT \mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\;
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0);
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0);
\mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0);
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0);
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0);
\mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0);
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0);
\mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\ <= NOT \mm_interconnect_0|rsp_demux|src1_valid~combout\;
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][78]~q\ <= NOT \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][78]~q\;
\mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0);
\mm_interconnect_0|pio_led9_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\(0);
\mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0);
\mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\ <= NOT \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_always10~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~0_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_burst_uncompress_address_offset\(1) <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_offset\(1);
\mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_rp_valid~combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\;
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_burst_uncompress_address_base\(1) <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_base\(1);
\mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0) <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0);
\sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg\(1) <= NOT \sram_cvgx|slave_translator|read_latency_shift_reg\(1);
\mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~4_combout\ <= NOT \mm_interconnect_0|cmd_demux_001|WideOr0~4_combout\;
\mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~3_combout\ <= NOT \mm_interconnect_0|cmd_demux_001|WideOr0~3_combout\;
\mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~2_combout\ <= NOT \mm_interconnect_0|cmd_demux_001|WideOr0~2_combout\;
\mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~3_combout\ <= NOT \mm_interconnect_0|cmd_demux_001|sink_ready~3_combout\;
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_waitrequest~q\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~q\;
\mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1) <= NOT \mm_interconnect_0|cmd_mux|saved_grant\(1);
\mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~2_combout\ <= NOT \mm_interconnect_0|cmd_demux_001|sink_ready~2_combout\;
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1);
\jtag_uart|ALT_INV_av_waitrequest~q\ <= NOT \jtag_uart|av_waitrequest~q\;
\mm_interconnect_0|router_001|ALT_INV_Equal12~0_combout\ <= NOT \mm_interconnect_0|router_001|Equal12~0_combout\;
\mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~1_combout\ <= NOT \mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\;
\mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(0);
\mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(1);
\mm_interconnect_0|pio_led9_s1_agent|ALT_INV_m0_write~0_combout\ <= NOT \mm_interconnect_0|pio_led9_s1_agent|m0_write~0_combout\;
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(1);
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~0_combout\;
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter\(0);
\mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter\(1);
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(1);
\mm_interconnect_0|router_001|ALT_INV_Equal2~1_combout\ <= NOT \mm_interconnect_0|router_001|Equal2~1_combout\;
\mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\ <= NOT \mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\;
\mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~0_combout\;
\mm_interconnect_0|pio_key_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(1);
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used\(1);
\mm_interconnect_0|pio_key_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(0);
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~0_combout\;
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter\(1);
\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(1);
\mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter\(0);
\mm_interconnect_0|router_001|ALT_INV_Equal6~0_combout\ <= NOT \mm_interconnect_0|router_001|Equal6~0_combout\;
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~0_combout\;
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter\(0);
\mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter\(1);
\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(1);
\mm_interconnect_0|router_001|ALT_INV_Equal3~0_combout\ <= NOT \mm_interconnect_0|router_001|Equal3~0_combout\;
\mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~0_combout\;
\mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(0);
\mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(1);
\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(1);
\mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\ <= NOT \mm_interconnect_0|router_001|Equal4~0_combout\;
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~0_combout\;
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(0);
\mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(1);
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(1);
\mm_interconnect_0|router_001|ALT_INV_Equal5~0_combout\ <= NOT \mm_interconnect_0|router_001|Equal5~0_combout\;
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~0_combout\;
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\(0);
\mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\(1);
\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(1);
\mm_interconnect_0|router_001|ALT_INV_Equal7~0_combout\ <= NOT \mm_interconnect_0|router_001|Equal7~0_combout\;
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~0_combout\;
\mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~1_combout\ <= NOT \mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\;
\mm_interconnect_0|router_001|ALT_INV_always1~0_combout\ <= NOT \mm_interconnect_0|router_001|always1~0_combout\;
\mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_wait_latency_counter\(0) <= NOT \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0);
\mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_wait_latency_counter\(1) <= NOT \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1);
\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(1);
\mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~0_combout\ <= NOT \mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\;
\sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\ <= NOT \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\;
\mm_interconnect_0|router_001|ALT_INV_src_channel[0]~1_combout\ <= NOT \mm_interconnect_0|router_001|src_channel[0]~1_combout\;
\sram_cvgx|slave_translator|ALT_INV_av_waitrequest_generated~0_combout\ <= NOT \sram_cvgx|slave_translator|av_waitrequest_generated~0_combout\;
\sram_cvgx|slave_translator|ALT_INV_wait_latency_counter\(1) <= NOT \sram_cvgx|slave_translator|wait_latency_counter\(1);
\sram_cvgx|slave_translator|ALT_INV_wait_latency_counter\(2) <= NOT \sram_cvgx|slave_translator|wait_latency_counter\(2);
\sram_cvgx|slave_translator|ALT_INV_wait_latency_counter\(0) <= NOT \sram_cvgx|slave_translator|wait_latency_counter\(0);
\sram_pinsharer|pin_sharer|ALT_INV_selected_grant\(0) <= NOT \sram_pinsharer|pin_sharer|selected_grant\(0);
\mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~combout\;
\mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~0_combout\;
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_payload~0_combout\ <= NOT \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\;
\mm_interconnect_0|router_001|ALT_INV_Equal1~2_combout\ <= NOT \mm_interconnect_0|router_001|Equal1~2_combout\;
\mm_interconnect_0|router_001|ALT_INV_src_channel[0]~0_combout\ <= NOT \mm_interconnect_0|router_001|src_channel[0]~0_combout\;
\mm_interconnect_0|router_001|ALT_INV_Equal8~0_combout\ <= NOT \mm_interconnect_0|router_001|Equal8~0_combout\;
\mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\ <= NOT \mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\;
\mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\ <= NOT \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\;
\mm_interconnect_0|router|ALT_INV_Equal1~1_combout\ <= NOT \mm_interconnect_0|router|Equal1~1_combout\;
\mm_interconnect_0|router|ALT_INV_Equal1~0_combout\ <= NOT \mm_interconnect_0|router|Equal1~0_combout\;
\cpu|ALT_INV_F_pc\(17) <= NOT \cpu|F_pc\(17);
\mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~q\ <= NOT \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\;
\cpu|ALT_INV_i_read~q\ <= NOT \cpu|i_read~q\;
\sram_cvgx|tdt|ALT_INV_c0_uav_write~0_combout\ <= NOT \sram_cvgx|tdt|c0_uav_write~0_combout\;
\sram_cvgx|tdt|ALT_INV_turnaround_counter\(0) <= NOT \sram_cvgx|tdt|turnaround_counter\(0);
\mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\;
\sram_cvgx|tdt|ALT_INV_turnaround_counter\(1) <= NOT \sram_cvgx|tdt|turnaround_counter\(1);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[17]~1_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[17]~1_combout\;
\cpu|ALT_INV_d_byteenable\(1) <= NOT \cpu|d_byteenable\(1);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[16]~0_combout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[16]~0_combout\;
\mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0) <= NOT \mm_interconnect_0|cmd_mux_001|saved_grant\(0);
\cpu|ALT_INV_d_byteenable\(0) <= NOT \cpu|d_byteenable\(0);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\;
\mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1) <= NOT \mm_interconnect_0|cmd_mux_001|saved_grant\(1);
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3) <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_count\(0) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0);
\cpu|ALT_INV_R_ctrl_st~q\ <= NOT \cpu|R_ctrl_st~q\;
\cpu|ALT_INV_E_new_inst~q\ <= NOT \cpu|E_new_inst~q\;
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~2_combout\ <= NOT \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~2_combout\;
\mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\ <= NOT \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\;
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~1_combout\ <= NOT \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~1_combout\;
\mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\ <= NOT \mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\;
\sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\ <= NOT \sram_cvgx|slave_translator|waitrequest_reset_override~q\;
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~0_combout\ <= NOT \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~0_combout\;
\mm_interconnect_0|lcd_control_slave_agent|ALT_INV_m0_write~1_combout\ <= NOT \mm_interconnect_0|lcd_control_slave_agent|m0_write~1_combout\;
\mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\ <= NOT \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\;
\cpu|ALT_INV_E_logic_result[2]~1_combout\ <= NOT \cpu|E_logic_result[2]~1_combout\;
\cpu|ALT_INV_E_src1\(2) <= NOT \cpu|E_src1\(2);
\cpu|ALT_INV_E_alu_result~1_combout\ <= NOT \cpu|E_alu_result~1_combout\;
\cpu|ALT_INV_R_ctrl_rdctl_inst~q\ <= NOT \cpu|R_ctrl_rdctl_inst~q\;
\cpu|ALT_INV_R_ctrl_br_cmp~q\ <= NOT \cpu|R_ctrl_br_cmp~q\;
\rst_controller|rst_controller|ALT_INV_r_sync_rst~q\ <= NOT \rst_controller|rst_controller|r_sync_rst~q\;
\cpu|ALT_INV_E_logic_result[3]~0_combout\ <= NOT \cpu|E_logic_result[3]~0_combout\;
\cpu|ALT_INV_R_logic_op\(0) <= NOT \cpu|R_logic_op\(0);
\cpu|ALT_INV_R_logic_op\(1) <= NOT \cpu|R_logic_op\(1);
\cpu|ALT_INV_E_src1\(3) <= NOT \cpu|E_src1\(3);
\cpu|ALT_INV_R_ctrl_logic~q\ <= NOT \cpu|R_ctrl_logic~q\;
\cpu|ALT_INV_R_ctrl_shift_rot~q\ <= NOT \cpu|R_ctrl_shift_rot~q\;
\sram_conduit|ALT_INV_SRAM_BE_Nen_reg~q\ <= NOT \sram_conduit|SRAM_BE_Nen_reg~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_tdo~reg0_q\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_ir_out\(1) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ir_out\(1);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_ir_out\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ir_out\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(0);
\pio_led9|ALT_INV_data_out~q\ <= NOT \pio_led9|data_out~q\;
\pio_hex3|ALT_INV_data_out\(6) <= NOT \pio_hex3|data_out\(6);
\pio_hex3|ALT_INV_data_out\(5) <= NOT \pio_hex3|data_out\(5);
\pio_hex3|ALT_INV_data_out\(4) <= NOT \pio_hex3|data_out\(4);
\pio_hex3|ALT_INV_data_out\(3) <= NOT \pio_hex3|data_out\(3);
\pio_hex3|ALT_INV_data_out\(2) <= NOT \pio_hex3|data_out\(2);
\pio_hex3|ALT_INV_data_out\(1) <= NOT \pio_hex3|data_out\(1);
\pio_hex3|ALT_INV_data_out\(0) <= NOT \pio_hex3|data_out\(0);
\pio_hex2|ALT_INV_data_out\(6) <= NOT \pio_hex2|data_out\(6);
\pio_hex2|ALT_INV_data_out\(5) <= NOT \pio_hex2|data_out\(5);
\pio_hex2|ALT_INV_data_out\(4) <= NOT \pio_hex2|data_out\(4);
\pio_hex2|ALT_INV_data_out\(3) <= NOT \pio_hex2|data_out\(3);
\pio_hex2|ALT_INV_data_out\(2) <= NOT \pio_hex2|data_out\(2);
\pio_hex2|ALT_INV_data_out\(1) <= NOT \pio_hex2|data_out\(1);
\pio_hex2|ALT_INV_data_out\(0) <= NOT \pio_hex2|data_out\(0);
\pio_hex1|ALT_INV_data_out\(6) <= NOT \pio_hex1|data_out\(6);
\pio_hex1|ALT_INV_data_out\(5) <= NOT \pio_hex1|data_out\(5);
\pio_hex1|ALT_INV_data_out\(4) <= NOT \pio_hex1|data_out\(4);
\pio_hex1|ALT_INV_data_out\(3) <= NOT \pio_hex1|data_out\(3);
\pio_hex1|ALT_INV_data_out\(2) <= NOT \pio_hex1|data_out\(2);
\pio_hex1|ALT_INV_data_out\(1) <= NOT \pio_hex1|data_out\(1);
\pio_hex1|ALT_INV_data_out\(0) <= NOT \pio_hex1|data_out\(0);
\pio_hex0|ALT_INV_data_out\(6) <= NOT \pio_hex0|data_out\(6);
\pio_hex0|ALT_INV_data_out\(5) <= NOT \pio_hex0|data_out\(5);
\pio_hex0|ALT_INV_data_out\(4) <= NOT \pio_hex0|data_out\(4);
\pio_hex0|ALT_INV_data_out\(3) <= NOT \pio_hex0|data_out\(3);
\pio_hex0|ALT_INV_data_out\(2) <= NOT \pio_hex0|data_out\(2);
\pio_hex0|ALT_INV_data_out\(1) <= NOT \pio_hex0|data_out\(1);
\pio_hex0|ALT_INV_data_out\(0) <= NOT \pio_hex0|data_out\(0);
\lcd|ALT_INV_LCD_E~2_combout\ <= NOT \lcd|LCD_E~2_combout\;
\lcd|ALT_INV_LCD_E~1_combout\ <= NOT \lcd|LCD_E~1_combout\;
\lcd|ALT_INV_LCD_E~0_combout\ <= NOT \lcd|LCD_E~0_combout\;
\cpu|ALT_INV_d_read~q\ <= NOT \cpu|d_read~q\;
\mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\ <= NOT \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\;
\mm_interconnect_0|lcd_control_slave_agent|ALT_INV_m0_write~0_combout\ <= NOT \mm_interconnect_0|lcd_control_slave_agent|m0_write~0_combout\;
\mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\ <= NOT \mm_interconnect_0|router_001|Equal10~0_combout\;
\mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\ <= NOT \mm_interconnect_0|router_001|Equal2~0_combout\;
\mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\ <= NOT \mm_interconnect_0|router_001|Equal1~1_combout\;
\mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\ <= NOT \mm_interconnect_0|router_001|Equal1~0_combout\;
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(1);
\mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~q\ <= NOT \mm_interconnect_0|cpu_data_master_translator|write_accepted~q\;
\cpu|ALT_INV_d_write~q\ <= NOT \cpu|d_write~q\;
\cpu|ALT_INV_E_st_stall~2_combout\ <= NOT \cpu|E_st_stall~2_combout\;
\cpu|ALT_INV_W_alu_result\(2) <= NOT \cpu|W_alu_result\(2);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~1_combout\ <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~1_combout\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(2) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(2);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(12) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(12);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(8) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(8);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(10) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(10);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(11) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(11);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(9) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(9);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(13) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(13);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(7) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(7);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(14) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(14);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(6) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(6);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(3) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(3);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(13) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(13);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(15) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(15);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(9) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(9);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(11) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(11);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(12) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(12);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(10) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(10);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(14) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(14);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(8) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(8);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(23) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(23);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(31) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(31);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(30) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(30);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(29) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(29);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(28) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(28);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(8) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(8);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(5) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(5);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(16) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(16);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(31) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(31);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(30) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(30);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(28) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(28);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(18) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(18);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(22) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(22);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(24) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(24);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(5) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(5);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(32) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(32);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(30) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(30);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(25) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(25);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(25) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(25);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(26) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(26);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(26) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(26);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(27) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(27);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(27) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(27);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(29) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(29);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(4) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(4);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(6) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(6);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(24) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(24);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(23) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(23);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(22) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(22);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(24) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(24);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(17) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(17);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(17) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(17);
\cpu|ALT_INV_Add2~133_sumout\ <= NOT \cpu|Add2~133_sumout\;
\cpu|ALT_INV_E_shift_rot_result\(27) <= NOT \cpu|E_shift_rot_result\(27);
\cpu|ALT_INV_Add2~129_sumout\ <= NOT \cpu|Add2~129_sumout\;
\cpu|ALT_INV_E_shift_rot_result\(28) <= NOT \cpu|E_shift_rot_result\(28);
\cpu|ALT_INV_Add2~125_sumout\ <= NOT \cpu|Add2~125_sumout\;
\cpu|ALT_INV_E_shift_rot_result\(25) <= NOT \cpu|E_shift_rot_result\(25);
\cpu|ALT_INV_Add2~121_sumout\ <= NOT \cpu|Add2~121_sumout\;
\cpu|ALT_INV_Add2~117_sumout\ <= NOT \cpu|Add2~117_sumout\;
\cpu|ALT_INV_Add2~113_sumout\ <= NOT \cpu|Add2~113_sumout\;
\cpu|ALT_INV_E_shift_rot_result\(26) <= NOT \cpu|E_shift_rot_result\(26);
\cpu|ALT_INV_Add2~109_sumout\ <= NOT \cpu|Add2~109_sumout\;
\cpu|ALT_INV_Add2~105_sumout\ <= NOT \cpu|Add2~105_sumout\;
\cpu|ALT_INV_Add2~101_sumout\ <= NOT \cpu|Add2~101_sumout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(6) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(6);
\cpu|ALT_INV_E_shift_rot_result\(29) <= NOT \cpu|E_shift_rot_result\(29);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(14) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(14);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(15) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(15);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(9) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(9);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(11) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(11);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(7) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(7);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(19) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(19);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(19) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(19);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(20) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(20);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(20) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(20);
\rtx_timer|ALT_INV_Add0~125_sumout\ <= NOT \rtx_timer|Add0~125_sumout\;
\rtx_timer|ALT_INV_Add0~121_sumout\ <= NOT \rtx_timer|Add0~121_sumout\;
\rtx_timer|ALT_INV_Add0~117_sumout\ <= NOT \rtx_timer|Add0~117_sumout\;
\rtx_timer|ALT_INV_Add0~113_sumout\ <= NOT \rtx_timer|Add0~113_sumout\;
\rtx_timer|ALT_INV_Add0~109_sumout\ <= NOT \rtx_timer|Add0~109_sumout\;
\rtx_timer|ALT_INV_Add0~105_sumout\ <= NOT \rtx_timer|Add0~105_sumout\;
\rtx_timer|ALT_INV_Add0~101_sumout\ <= NOT \rtx_timer|Add0~101_sumout\;
\rtx_timer|ALT_INV_Add0~97_sumout\ <= NOT \rtx_timer|Add0~97_sumout\;
\rtx_timer|ALT_INV_Add0~93_sumout\ <= NOT \rtx_timer|Add0~93_sumout\;
\rtx_timer|ALT_INV_Add0~89_sumout\ <= NOT \rtx_timer|Add0~89_sumout\;
\rtx_timer|ALT_INV_Add0~85_sumout\ <= NOT \rtx_timer|Add0~85_sumout\;
\rtx_timer|ALT_INV_Add0~81_sumout\ <= NOT \rtx_timer|Add0~81_sumout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(13) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(13);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(21) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(21);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(21) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(21);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(23) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(23);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(1) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(1);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(2) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(2);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(3) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(3);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(4) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(4);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(5) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(5);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(6) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(6);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(7) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(7);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(0) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rdata\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(26) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(26);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(27) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(27);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(28) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(28);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(3) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(3);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(3) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(3);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(5) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(5);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(25) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(25);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(22) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(21) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21);
\cpu|ALT_INV_E_shift_rot_result\(24) <= NOT \cpu|E_shift_rot_result\(24);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(16) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(16);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(18) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(18);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(16) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(16);
\cpu|ALT_INV_W_alu_result\(27) <= NOT \cpu|W_alu_result\(27);
\cpu|ALT_INV_W_alu_result\(29) <= NOT \cpu|W_alu_result\(29);
\cpu|ALT_INV_av_ld_byte3_data\(5) <= NOT \cpu|av_ld_byte3_data\(5);
\cpu|ALT_INV_W_alu_result\(28) <= NOT \cpu|W_alu_result\(28);
\cpu|ALT_INV_W_alu_result\(25) <= NOT \cpu|W_alu_result\(25);
\cpu|ALT_INV_W_alu_result\(24) <= NOT \cpu|W_alu_result\(24);
\cpu|ALT_INV_W_alu_result\(21) <= NOT \cpu|W_alu_result\(21);
\cpu|ALT_INV_av_ld_byte3_data\(7) <= NOT \cpu|av_ld_byte3_data\(7);
\cpu|ALT_INV_W_alu_result\(31) <= NOT \cpu|W_alu_result\(31);
\cpu|ALT_INV_W_alu_result\(30) <= NOT \cpu|W_alu_result\(30);
\cpu|ALT_INV_av_ld_byte3_data\(6) <= NOT \cpu|av_ld_byte3_data\(6);
\cpu|ALT_INV_W_alu_result\(26) <= NOT \cpu|W_alu_result\(26);
\cpu|ALT_INV_W_alu_result\(22) <= NOT \cpu|W_alu_result\(22);
\cpu|ALT_INV_W_alu_result\(23) <= NOT \cpu|W_alu_result\(23);
\cpu|ALT_INV_Add2~97_sumout\ <= NOT \cpu|Add2~97_sumout\;
\cpu|ALT_INV_E_shift_rot_result\(30) <= NOT \cpu|E_shift_rot_result\(30);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_readdata\(29) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(29);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(18) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(19) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(29) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(20) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(20);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(21) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(21);
\jtag_uart|ALT_INV_Add0~25_sumout\ <= NOT \jtag_uart|Add0~25_sumout\;
\jtag_uart|ALT_INV_Add0~21_sumout\ <= NOT \jtag_uart|Add0~21_sumout\;
\jtag_uart|ALT_INV_Add0~17_sumout\ <= NOT \jtag_uart|Add0~17_sumout\;
\jtag_uart|ALT_INV_Add0~13_sumout\ <= NOT \jtag_uart|Add0~13_sumout\;
\jtag_uart|ALT_INV_Add0~9_sumout\ <= NOT \jtag_uart|Add0~9_sumout\;
\jtag_uart|ALT_INV_Add0~5_sumout\ <= NOT \jtag_uart|Add0~5_sumout\;
\jtag_uart|ALT_INV_Add0~1_sumout\ <= NOT \jtag_uart|Add0~1_sumout\;
\rtx_timer|ALT_INV_internal_counter\(20) <= NOT \rtx_timer|internal_counter\(20);
\rtx_timer|ALT_INV_internal_counter\(10) <= NOT \rtx_timer|internal_counter\(10);
\rtx_timer|ALT_INV_internal_counter\(8) <= NOT \rtx_timer|internal_counter\(8);
\rtx_timer|ALT_INV_internal_counter\(7) <= NOT \rtx_timer|internal_counter\(7);
\rtx_timer|ALT_INV_internal_counter\(6) <= NOT \rtx_timer|internal_counter\(6);
\rtx_timer|ALT_INV_internal_counter\(25) <= NOT \rtx_timer|internal_counter\(25);
\rtx_timer|ALT_INV_internal_counter\(23) <= NOT \rtx_timer|internal_counter\(23);
\rtx_timer|ALT_INV_internal_counter\(21) <= NOT \rtx_timer|internal_counter\(21);
\rtx_timer|ALT_INV_internal_counter\(15) <= NOT \rtx_timer|internal_counter\(15);
\rtx_timer|ALT_INV_internal_counter\(13) <= NOT \rtx_timer|internal_counter\(13);
\rtx_timer|ALT_INV_internal_counter\(12) <= NOT \rtx_timer|internal_counter\(12);
\rtx_timer|ALT_INV_internal_counter\(11) <= NOT \rtx_timer|internal_counter\(11);
\rtx_timer|ALT_INV_internal_counter\(30) <= NOT \rtx_timer|internal_counter\(30);
\rtx_timer|ALT_INV_internal_counter\(29) <= NOT \rtx_timer|internal_counter\(29);
\rtx_timer|ALT_INV_internal_counter\(28) <= NOT \rtx_timer|internal_counter\(28);
\rtx_timer|ALT_INV_internal_counter\(27) <= NOT \rtx_timer|internal_counter\(27);
\rtx_timer|ALT_INV_internal_counter\(26) <= NOT \rtx_timer|internal_counter\(26);
\rtx_timer|ALT_INV_internal_counter\(24) <= NOT \rtx_timer|internal_counter\(24);
\rtx_timer|ALT_INV_internal_counter\(22) <= NOT \rtx_timer|internal_counter\(22);
\rtx_timer|ALT_INV_internal_counter\(31) <= NOT \rtx_timer|internal_counter\(31);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(22) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(22);
\cpu|ALT_INV_d_writedata\(23) <= NOT \cpu|d_writedata\(23);
\cpu|ALT_INV_d_writedata\(22) <= NOT \cpu|d_writedata\(22);
\cpu|ALT_INV_d_writedata\(21) <= NOT \cpu|d_writedata\(21);
\cpu|ALT_INV_d_writedata\(20) <= NOT \cpu|d_writedata\(20);
\cpu|ALT_INV_d_writedata\(19) <= NOT \cpu|d_writedata\(19);
\cpu|ALT_INV_d_writedata\(18) <= NOT \cpu|d_writedata\(18);
\cpu|ALT_INV_d_writedata\(17) <= NOT \cpu|d_writedata\(17);
\cpu|ALT_INV_d_writedata\(16) <= NOT \cpu|d_writedata\(16);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(9) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(9);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(8) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(8);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(7) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(7);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(6) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(6);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(5) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(5);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(2) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(2);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(4) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(4);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(1) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(0) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0);
\cpu|ALT_INV_av_ld_byte3_data\(3) <= NOT \cpu|av_ld_byte3_data\(3);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(19) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19);
\cpu|ALT_INV_av_ld_byte3_data\(2) <= NOT \cpu|av_ld_byte3_data\(2);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(18) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18);
\cpu|ALT_INV_av_ld_byte3_data\(1) <= NOT \cpu|av_ld_byte3_data\(1);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(17) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17);
\cpu|ALT_INV_av_ld_byte3_data\(0) <= NOT \cpu|av_ld_byte3_data\(0);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(16) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16);
\cpu|ALT_INV_av_ld_byte3_data\(4) <= NOT \cpu|av_ld_byte3_data\(4);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(20) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20);
\cpu|ALT_INV_E_shift_rot_result\(23) <= NOT \cpu|E_shift_rot_result\(23);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(6) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(5) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(7) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(4) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(10) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(10);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(17) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(17);
\cpu|ALT_INV_Add2~93_sumout\ <= NOT \cpu|Add2~93_sumout\;
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(2) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(2);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(3) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(3);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(4) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(4);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(5) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(5);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(6) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(6);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(7) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(7);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(8) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(8);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(9) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(9);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(10) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(10);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(11) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(11);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(12) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(12);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(13) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(13);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(14) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(14);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(15) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(15);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(16) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(16);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(17) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(17);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(18) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(18);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(19) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(19);
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(20) <= NOT \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(20);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(2) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_readdata\(8) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(8);
\cpu|ALT_INV_E_shift_rot_result\(31) <= NOT \cpu|E_shift_rot_result\(31);
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(3) <= NOT \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3);
\cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_readdata\(11) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(11);
\cpu|ALT_INV_d_writedata\(15) <= NOT \cpu|d_writedata\(15);
\cpu|ALT_INV_d_writedata\(14) <= NOT \cpu|d_writedata\(14);
\cpu|ALT_INV_d_writedata\(13) <= NOT \cpu|d_writedata\(13);
\cpu|ALT_INV_d_writedata\(12) <= NOT \cpu|d_writedata\(12);
\cpu|ALT_INV_d_writedata\(11) <= NOT \cpu|d_writedata\(11);
\cpu|ALT_INV_d_writedata\(10) <= NOT \cpu|d_writedata\(10);
\cpu|ALT_INV_d_writedata\(9) <= NOT \cpu|d_writedata\(9);
\cpu|ALT_INV_d_writedata\(8) <= NOT \cpu|d_writedata\(8);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(10) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(10);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(8) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(8);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(0) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(1) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(2) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(4) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(5) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(8) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(10) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(12) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(2) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(2);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(3) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(3);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(4) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(1) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(1);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(1) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(1);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(3) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(3);
\cpu|ALT_INV_av_ld_byte0_data\(1) <= NOT \cpu|av_ld_byte0_data\(1);
\cpu|ALT_INV_W_alu_result\(1) <= NOT \cpu|W_alu_result\(1);
\cpu|ALT_INV_W_alu_result\(0) <= NOT \cpu|W_alu_result\(0);
\cpu|ALT_INV_av_ld_byte0_data\(0) <= NOT \cpu|av_ld_byte0_data\(0);
\cpu|ALT_INV_E_shift_rot_result\(22) <= NOT \cpu|E_shift_rot_result\(22);
\cpu|ALT_INV_av_ld_byte0_data\(6) <= NOT \cpu|av_ld_byte0_data\(6);
\cpu|ALT_INV_av_ld_byte0_data\(5) <= NOT \cpu|av_ld_byte0_data\(5);
\cpu|ALT_INV_av_ld_byte0_data\(7) <= NOT \cpu|av_ld_byte0_data\(7);
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(10) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(10);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][10]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][10]~q\;
\cpu|ALT_INV_av_ld_byte0_data\(4) <= NOT \cpu|av_ld_byte0_data\(4);
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_Add2~5_sumout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~5_sumout\;
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_Add0~1_sumout\ <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_sumout\;
\cpu|ALT_INV_E_src1\(27) <= NOT \cpu|E_src1\(27);
\cpu|ALT_INV_E_src2\(27) <= NOT \cpu|E_src2\(27);
\cpu|ALT_INV_E_src1\(29) <= NOT \cpu|E_src1\(29);
\cpu|ALT_INV_E_src2\(29) <= NOT \cpu|E_src2\(29);
\cpu|ALT_INV_E_src1\(28) <= NOT \cpu|E_src1\(28);
\cpu|ALT_INV_E_src2\(28) <= NOT \cpu|E_src2\(28);
\cpu|ALT_INV_E_src1\(25) <= NOT \cpu|E_src1\(25);
\cpu|ALT_INV_E_src2\(25) <= NOT \cpu|E_src2\(25);
\cpu|ALT_INV_E_src1\(24) <= NOT \cpu|E_src1\(24);
\cpu|ALT_INV_E_src2\(24) <= NOT \cpu|E_src2\(24);
\cpu|ALT_INV_E_src1\(21) <= NOT \cpu|E_src1\(21);
\cpu|ALT_INV_E_src2\(21) <= NOT \cpu|E_src2\(21);
\cpu|ALT_INV_E_src1\(31) <= NOT \cpu|E_src1\(31);
\cpu|ALT_INV_E_src1\(30) <= NOT \cpu|E_src1\(30);
\cpu|ALT_INV_E_src2\(30) <= NOT \cpu|E_src2\(30);
\cpu|ALT_INV_E_src1\(26) <= NOT \cpu|E_src1\(26);
\cpu|ALT_INV_E_src2\(26) <= NOT \cpu|E_src2\(26);
\cpu|ALT_INV_E_src1\(22) <= NOT \cpu|E_src1\(22);
\cpu|ALT_INV_E_src2\(22) <= NOT \cpu|E_src2\(22);
\cpu|ALT_INV_E_src1\(23) <= NOT \cpu|E_src1\(23);
\cpu|ALT_INV_E_src2\(23) <= NOT \cpu|E_src2\(23);
\cpu|ALT_INV_Add2~89_sumout\ <= NOT \cpu|Add2~89_sumout\;
\cpu|ALT_INV_E_src1\(0) <= NOT \cpu|E_src1\(0);
\cpu|ALT_INV_E_src2\(0) <= NOT \cpu|E_src2\(0);
\cpu|ALT_INV_E_src2\(1) <= NOT \cpu|E_src2\(1);
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(6) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(6);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][6]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][6]~q\;
\cpu|ALT_INV_av_ld_byte0_data\(2) <= NOT \cpu|av_ld_byte0_data\(2);
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(8) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(8);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][8]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][8]~q\;
\cpu|ALT_INV_E_src1\(1) <= NOT \cpu|E_src1\(1);
\cpu|ALT_INV_E_shift_rot_result\(0) <= NOT \cpu|E_shift_rot_result\(0);
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(14) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(14);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][14]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][14]~q\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(15) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(15);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][15]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][15]~q\;
\cpu|ALT_INV_D_iw\(26) <= NOT \cpu|D_iw\(26);
\cpu|ALT_INV_D_iw\(25) <= NOT \cpu|D_iw\(25);
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(9) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(9);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][9]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][9]~q\;
\cpu|ALT_INV_av_ld_byte0_data\(3) <= NOT \cpu|av_ld_byte0_data\(3);
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(7) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(7);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][7]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][7]~q\;
\cpu|ALT_INV_E_shift_rot_cnt\(0) <= NOT \cpu|E_shift_rot_cnt\(0);
\cpu|ALT_INV_E_shift_rot_cnt\(1) <= NOT \cpu|E_shift_rot_cnt\(1);
\cpu|ALT_INV_E_shift_rot_cnt\(2) <= NOT \cpu|E_shift_rot_cnt\(2);
\cpu|ALT_INV_E_shift_rot_cnt\(3) <= NOT \cpu|E_shift_rot_cnt\(3);
\cpu|ALT_INV_E_shift_rot_cnt\(4) <= NOT \cpu|E_shift_rot_cnt\(4);
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(11) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(11);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][11]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][11]~q\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(5) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(5);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][5]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][5]~q\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(4) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(4);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][4]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][4]~q\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(3) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(3);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][3]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][3]~q\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(2) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(2);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][2]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][2]~q\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(1) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(1);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][1]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][1]~q\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(0) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(0);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][0]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][0]~q\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(12) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(12);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][12]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][12]~q\;
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(13) <= NOT \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(13);
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][13]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][13]~q\;
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(9);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(1);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(0) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(2) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(2);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(5) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(8) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(8);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(9) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(9);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(10) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(10);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(11) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(11);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(12) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(12);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(13) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(13);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(14) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(14);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(15) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(15);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(16) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(16);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(17) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(17);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(18) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(18);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(19) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(19);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(20) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(20);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(21) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(21);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(22) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(22);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(23) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(23);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(24) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(24);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(25) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(25);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(26) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(26);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(27) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(27);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(28) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(28);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(29) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(29);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(30) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(30);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(31) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(31);
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0) <= NOT \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0);
\cpu|ALT_INV_Add0~73_sumout\ <= NOT \cpu|Add0~73_sumout\;
\cpu|ALT_INV_Add0~69_sumout\ <= NOT \cpu|Add0~69_sumout\;
\cpu|ALT_INV_Add0~65_sumout\ <= NOT \cpu|Add0~65_sumout\;
\cpu|ALT_INV_D_iw\(23) <= NOT \cpu|D_iw\(23);
\cpu|ALT_INV_D_iw\(22) <= NOT \cpu|D_iw\(22);
\cpu|ALT_INV_D_iw\(17) <= NOT \cpu|D_iw\(17);
\cpu|ALT_INV_D_iw\(24) <= NOT \cpu|D_iw\(24);
\cpu|ALT_INV_E_shift_rot_result\(21) <= NOT \cpu|E_shift_rot_result\(21);
\cpu|ALT_INV_Add0~61_sumout\ <= NOT \cpu|Add0~61_sumout\;
\cpu|ALT_INV_Add0~57_sumout\ <= NOT \cpu|Add0~57_sumout\;
\cpu|ALT_INV_Add0~53_sumout\ <= NOT \cpu|Add0~53_sumout\;
\cpu|ALT_INV_D_iw\(10) <= NOT \cpu|D_iw\(10);
\cpu|ALT_INV_Add0~49_sumout\ <= NOT \cpu|Add0~49_sumout\;
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_Add2~1_sumout\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~1_sumout\;
\cpu|ALT_INV_Add0~45_sumout\ <= NOT \cpu|Add0~45_sumout\;
\cpu|ALT_INV_Add0~41_sumout\ <= NOT \cpu|Add0~41_sumout\;
\cpu|ALT_INV_Add0~37_sumout\ <= NOT \cpu|Add0~37_sumout\;
\cpu|ALT_INV_Add0~33_sumout\ <= NOT \cpu|Add0~33_sumout\;
\cpu|ALT_INV_Add0~29_sumout\ <= NOT \cpu|Add0~29_sumout\;
\cpu|ALT_INV_Add0~25_sumout\ <= NOT \cpu|Add0~25_sumout\;
\cpu|ALT_INV_Add0~21_sumout\ <= NOT \cpu|Add0~21_sumout\;
\cpu|ALT_INV_Add0~17_sumout\ <= NOT \cpu|Add0~17_sumout\;
\cpu|ALT_INV_Add0~13_sumout\ <= NOT \cpu|Add0~13_sumout\;
\cpu|ALT_INV_Add0~9_sumout\ <= NOT \cpu|Add0~9_sumout\;
\cpu|ALT_INV_Add2~81_sumout\ <= NOT \cpu|Add2~81_sumout\;
\cpu|ALT_INV_Add2~77_sumout\ <= NOT \cpu|Add2~77_sumout\;
\cpu|ALT_INV_D_iw\(6) <= NOT \cpu|D_iw\(6);
\cpu|ALT_INV_Add0~5_sumout\ <= NOT \cpu|Add0~5_sumout\;
\cpu|ALT_INV_D_iw\(8) <= NOT \cpu|D_iw\(8);
\cpu|ALT_INV_E_shift_rot_result\(1) <= NOT \cpu|E_shift_rot_result\(1);
\cpu|ALT_INV_D_iw\(14) <= NOT \cpu|D_iw\(14);
\cpu|ALT_INV_D_iw\(9) <= NOT \cpu|D_iw\(9);
\cpu|ALT_INV_D_iw\(7) <= NOT \cpu|D_iw\(7);
\cpu|ALT_INV_Add0~1_sumout\ <= NOT \cpu|Add0~1_sumout\;
\cpu|ALT_INV_D_iw\(2) <= NOT \cpu|D_iw\(2);
\cpu|ALT_INV_D_iw\(12) <= NOT \cpu|D_iw\(12);
\cpu|ALT_INV_D_iw\(0) <= NOT \cpu|D_iw\(0);
\cpu|ALT_INV_F_pc\(8) <= NOT \cpu|F_pc\(8);
\cpu|ALT_INV_F_pc\(7) <= NOT \cpu|F_pc\(7);
\cpu|ALT_INV_F_pc\(6) <= NOT \cpu|F_pc\(6);
\cpu|ALT_INV_F_pc\(5) <= NOT \cpu|F_pc\(5);
\cpu|ALT_INV_F_pc\(4) <= NOT \cpu|F_pc\(4);
\cpu|ALT_INV_F_pc\(3) <= NOT \cpu|F_pc\(3);
\cpu|ALT_INV_F_pc\(2) <= NOT \cpu|F_pc\(2);
\cpu|ALT_INV_F_pc\(1) <= NOT \cpu|F_pc\(1);
\cpu|ALT_INV_F_pc\(0) <= NOT \cpu|F_pc\(0);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(1) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(1);
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(0) <= NOT \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(0);
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(1) <= NOT \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(1);
\cpu|ALT_INV_Add2~73_sumout\ <= NOT \cpu|Add2~73_sumout\;
\cpu|ALT_INV_E_src2\(11) <= NOT \cpu|E_src2\(11);
\cpu|ALT_INV_E_shift_rot_result\(11) <= NOT \cpu|E_shift_rot_result\(11);
\cpu|ALT_INV_Add2~69_sumout\ <= NOT \cpu|Add2~69_sumout\;
\cpu|ALT_INV_E_src2\(12) <= NOT \cpu|E_src2\(12);
\cpu|ALT_INV_E_shift_rot_result\(12) <= NOT \cpu|E_shift_rot_result\(12);
\cpu|ALT_INV_Add2~65_sumout\ <= NOT \cpu|Add2~65_sumout\;
\cpu|ALT_INV_E_src2\(8) <= NOT \cpu|E_src2\(8);
\cpu|ALT_INV_E_shift_rot_result\(8) <= NOT \cpu|E_shift_rot_result\(8);
\cpu|ALT_INV_Add2~61_sumout\ <= NOT \cpu|Add2~61_sumout\;
\cpu|ALT_INV_E_src2\(9) <= NOT \cpu|E_src2\(9);
\cpu|ALT_INV_E_shift_rot_result\(9) <= NOT \cpu|E_shift_rot_result\(9);
\cpu|ALT_INV_Add2~57_sumout\ <= NOT \cpu|Add2~57_sumout\;
\cpu|ALT_INV_E_src2\(10) <= NOT \cpu|E_src2\(10);
\cpu|ALT_INV_E_shift_rot_result\(10) <= NOT \cpu|E_shift_rot_result\(10);
\cpu|ALT_INV_Add2~53_sumout\ <= NOT \cpu|Add2~53_sumout\;
\cpu|ALT_INV_E_src2\(19) <= NOT \cpu|E_src2\(19);
\cpu|ALT_INV_E_shift_rot_result\(19) <= NOT \cpu|E_shift_rot_result\(19);
\cpu|ALT_INV_Add2~49_sumout\ <= NOT \cpu|Add2~49_sumout\;
\cpu|ALT_INV_E_src2\(18) <= NOT \cpu|E_src2\(18);
\cpu|ALT_INV_E_shift_rot_result\(18) <= NOT \cpu|E_shift_rot_result\(18);
\cpu|ALT_INV_Add2~45_sumout\ <= NOT \cpu|Add2~45_sumout\;
\cpu|ALT_INV_E_src2\(17) <= NOT \cpu|E_src2\(17);
\cpu|ALT_INV_E_shift_rot_result\(17) <= NOT \cpu|E_shift_rot_result\(17);
\cpu|ALT_INV_Add2~41_sumout\ <= NOT \cpu|Add2~41_sumout\;
\cpu|ALT_INV_E_src2\(16) <= NOT \cpu|E_src2\(16);
\cpu|ALT_INV_E_shift_rot_result\(16) <= NOT \cpu|E_shift_rot_result\(16);
\cpu|ALT_INV_Add2~37_sumout\ <= NOT \cpu|Add2~37_sumout\;
\cpu|ALT_INV_E_src2\(15) <= NOT \cpu|E_src2\(15);
\cpu|ALT_INV_E_shift_rot_result\(15) <= NOT \cpu|E_shift_rot_result\(15);
\cpu|ALT_INV_Add2~33_sumout\ <= NOT \cpu|Add2~33_sumout\;
\cpu|ALT_INV_E_src2\(14) <= NOT \cpu|E_src2\(14);
\cpu|ALT_INV_E_shift_rot_result\(14) <= NOT \cpu|E_shift_rot_result\(14);
\cpu|ALT_INV_Add2~29_sumout\ <= NOT \cpu|Add2~29_sumout\;
\cpu|ALT_INV_E_src2\(13) <= NOT \cpu|E_src2\(13);
\cpu|ALT_INV_E_shift_rot_result\(13) <= NOT \cpu|E_shift_rot_result\(13);
\cpu|ALT_INV_Add2~25_sumout\ <= NOT \cpu|Add2~25_sumout\;
\cpu|ALT_INV_E_src2\(20) <= NOT \cpu|E_src2\(20);
\cpu|ALT_INV_E_shift_rot_result\(20) <= NOT \cpu|E_shift_rot_result\(20);
\cpu|ALT_INV_Add2~21_sumout\ <= NOT \cpu|Add2~21_sumout\;
\cpu|ALT_INV_E_src2\(6) <= NOT \cpu|E_src2\(6);
\cpu|ALT_INV_E_shift_rot_result\(6) <= NOT \cpu|E_shift_rot_result\(6);
\cpu|ALT_INV_Add2~17_sumout\ <= NOT \cpu|Add2~17_sumout\;
\cpu|ALT_INV_E_src2\(5) <= NOT \cpu|E_src2\(5);
\cpu|ALT_INV_E_shift_rot_result\(5) <= NOT \cpu|E_shift_rot_result\(5);
\cpu|ALT_INV_Add2~13_sumout\ <= NOT \cpu|Add2~13_sumout\;
\cpu|ALT_INV_E_src2\(7) <= NOT \cpu|E_src2\(7);
\cpu|ALT_INV_E_shift_rot_result\(7) <= NOT \cpu|E_shift_rot_result\(7);
\cpu|ALT_INV_Add2~9_sumout\ <= NOT \cpu|Add2~9_sumout\;
\cpu|ALT_INV_E_src2\(4) <= NOT \cpu|E_src2\(4);
\cpu|ALT_INV_E_shift_rot_result\(4) <= NOT \cpu|E_shift_rot_result\(4);
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][41]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][82]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][82]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][81]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~q\;
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][60]~q\ <= NOT \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~q\;
\cpu|ALT_INV_F_pc\(13) <= NOT \cpu|F_pc\(13);
\cpu|ALT_INV_F_pc\(12) <= NOT \cpu|F_pc\(12);
\cpu|ALT_INV_F_pc\(11) <= NOT \cpu|F_pc\(11);
\cpu|ALT_INV_F_pc\(10) <= NOT \cpu|F_pc\(10);
\cpu|ALT_INV_F_pc\(14) <= NOT \cpu|F_pc\(14);
\cpu|ALT_INV_F_pc\(18) <= NOT \cpu|F_pc\(18);
\cpu|ALT_INV_F_pc\(16) <= NOT \cpu|F_pc\(16);
\cpu|ALT_INV_F_pc\(15) <= NOT \cpu|F_pc\(15);
\cpu|ALT_INV_F_pc\(9) <= NOT \cpu|F_pc\(9);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_byteen_reg\(1) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|byteen_reg\(1);
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_byteen_reg\(0) <= NOT \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|byteen_reg\(0);
\cpu|ALT_INV_Add2~5_sumout\ <= NOT \cpu|Add2~5_sumout\;
\cpu|ALT_INV_E_src2\(2) <= NOT \cpu|E_src2\(2);
\cpu|ALT_INV_E_shift_rot_result\(2) <= NOT \cpu|E_shift_rot_result\(2);
\cpu|ALT_INV_Add2~1_sumout\ <= NOT \cpu|Add2~1_sumout\;
\cpu|ALT_INV_E_src2\(3) <= NOT \cpu|E_src2\(3);
\cpu|ALT_INV_E_shift_rot_result\(3) <= NOT \cpu|E_shift_rot_result\(3);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(0) <= NOT \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(0);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(1) <= NOT \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(1);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(2) <= NOT \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(2);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(3) <= NOT \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(3);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(4) <= NOT \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(4);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(6) <= NOT \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(6);
\cpu|ALT_INV_W_alu_result\(11) <= NOT \cpu|W_alu_result\(11);
\cpu|ALT_INV_W_alu_result\(12) <= NOT \cpu|W_alu_result\(12);
\cpu|ALT_INV_W_alu_result\(8) <= NOT \cpu|W_alu_result\(8);
\cpu|ALT_INV_W_alu_result\(9) <= NOT \cpu|W_alu_result\(9);
\cpu|ALT_INV_W_alu_result\(10) <= NOT \cpu|W_alu_result\(10);
\cpu|ALT_INV_W_alu_result\(19) <= NOT \cpu|W_alu_result\(19);
\cpu|ALT_INV_W_alu_result\(18) <= NOT \cpu|W_alu_result\(18);
\cpu|ALT_INV_W_alu_result\(17) <= NOT \cpu|W_alu_result\(17);
\cpu|ALT_INV_W_alu_result\(16) <= NOT \cpu|W_alu_result\(16);
\cpu|ALT_INV_W_alu_result\(15) <= NOT \cpu|W_alu_result\(15);
\cpu|ALT_INV_W_alu_result\(14) <= NOT \cpu|W_alu_result\(14);
\cpu|ALT_INV_W_alu_result\(13) <= NOT \cpu|W_alu_result\(13);
\cpu|ALT_INV_W_alu_result\(20) <= NOT \cpu|W_alu_result\(20);
\cpu|ALT_INV_W_alu_result\(6) <= NOT \cpu|W_alu_result\(6);
\cpu|ALT_INV_W_alu_result\(5) <= NOT \cpu|W_alu_result\(5);
\cpu|ALT_INV_W_alu_result\(7) <= NOT \cpu|W_alu_result\(7);
\cpu|ALT_INV_W_alu_result\(4) <= NOT \cpu|W_alu_result\(4);
\cpu|ALT_INV_W_alu_result\(3) <= NOT \cpu|W_alu_result\(3);
\mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(5) <= NOT \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(5);

-- Location: FF_X2_Y4_N37
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X2_Y4_N40
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X2_Y4_N55
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X7_Y2_N40
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: FF_X7_Y2_N55
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: FF_X7_Y2_N58
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: FF_X7_Y2_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: FF_X6_Y2_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LABCELL_X2_Y4_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][2]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\);

-- Location: FF_X6_Y2_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LABCELL_X2_Y4_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][3]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: FF_X6_Y2_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LABCELL_X2_Y4_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X7_Y2_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LABCELL_X7_Y2_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11_combout\);

-- Location: FF_X7_Y2_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LABCELL_X7_Y2_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\);

-- Location: FF_X7_Y2_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LABCELL_X7_Y2_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X7_Y2_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LABCELL_X7_Y2_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][4]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: MLABCELL_X6_Y2_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: MLABCELL_X6_Y2_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: MLABCELL_X6_Y2_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LABCELL_X7_Y2_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][1]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout\);

-- Location: LABCELL_X7_Y2_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout\);

-- Location: LABCELL_X7_Y2_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LABCELL_X7_Y2_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: IOOBUF_X68_Y35_N22
\SRAM_OE_N[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_OE_N_reg\(0),
	oe => \sram_conduit|SRAM_OE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_OE_N(0));

-- Location: IOOBUF_X68_Y35_N5
\SRAM_CE_N[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_CE_N_reg\(0),
	oe => \sram_conduit|SRAM_CE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_CE_N(0));

-- Location: IOOBUF_X46_Y61_N36
\SRAM_BE_N[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_BE_N_reg\(0),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_BE_N(0));

-- Location: IOOBUF_X38_Y61_N53
\SRAM_BE_N[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_BE_N_reg\(1),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_BE_N(1));

-- Location: IOOBUF_X68_Y47_N79
\SRAM_A[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|ALT_INV_SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(0));

-- Location: IOOBUF_X68_Y47_N96
\SRAM_A[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(1),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(1));

-- Location: IOOBUF_X68_Y49_N5
\SRAM_A[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(2),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(2));

-- Location: IOOBUF_X68_Y49_N22
\SRAM_A[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(3),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(3));

-- Location: IOOBUF_X68_Y49_N39
\SRAM_A[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(4),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(4));

-- Location: IOOBUF_X68_Y49_N56
\SRAM_A[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(5),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(5));

-- Location: IOOBUF_X68_Y51_N5
\SRAM_A[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(6),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(6));

-- Location: IOOBUF_X68_Y51_N22
\SRAM_A[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(7),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(7));

-- Location: IOOBUF_X68_Y51_N39
\SRAM_A[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(8),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(8));

-- Location: IOOBUF_X68_Y51_N56
\SRAM_A[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(9),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(9));

-- Location: IOOBUF_X68_Y52_N5
\SRAM_A[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(10),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(10));

-- Location: IOOBUF_X68_Y52_N22
\SRAM_A[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(11),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(11));

-- Location: IOOBUF_X68_Y52_N39
\SRAM_A[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(12),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(12));

-- Location: IOOBUF_X68_Y52_N56
\SRAM_A[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(13),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(13));

-- Location: IOOBUF_X68_Y32_N79
\SRAM_A[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(14),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(14));

-- Location: IOOBUF_X68_Y32_N96
\SRAM_A[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(15),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(15));

-- Location: IOOBUF_X68_Y33_N5
\SRAM_A[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(16),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(16));

-- Location: IOOBUF_X68_Y33_N22
\SRAM_A[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_A_reg\(17),
	oe => \sram_conduit|SRAM_BE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_A(17));

-- Location: IOOBUF_X68_Y35_N39
\SRAM_WE_N[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_WE_N_reg\(0),
	oe => \sram_conduit|SRAM_WE_Nen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_WE_N(0));

-- Location: IOOBUF_X68_Y33_N39
\LCD_RS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu|W_alu_result[3]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_LCD_RS);

-- Location: IOOBUF_X6_Y0_N19
\LCD_RW~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu|W_alu_result\(2),
	devoe => ww_devoe,
	o => ww_LCD_RW);

-- Location: IOOBUF_X42_Y61_N36
\LCD_E~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd|LCD_E~3_combout\,
	devoe => ww_devoe,
	o => ww_LCD_E);

-- Location: IOOBUF_X66_Y0_N2
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex0|data_out[0]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X64_Y0_N2
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex0|data_out[1]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X64_Y0_N19
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex0|data_out\(2),
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X66_Y0_N19
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex0|data_out\(3),
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X65_Y0_N2
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex0|data_out\(4),
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X65_Y0_N19
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex0|data_out\(5),
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X62_Y0_N42
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex0|data_out\(6),
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X62_Y0_N59
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex1|data_out\(0),
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X64_Y0_N36
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex1|data_out[1]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X65_Y0_N36
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex1|data_out\(2),
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X64_Y0_N53
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex1|data_out[3]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X62_Y0_N76
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex1|data_out[4]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X65_Y0_N53
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex1|data_out\(5),
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X62_Y0_N93
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex1|data_out\(6),
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X7_Y0_N36
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex2|data_out[0]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X7_Y0_N53
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex2|data_out\(1),
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X68_Y13_N22
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex2|data_out[2]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X68_Y12_N5
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex2|data_out\(3),
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X68_Y10_N62
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex2|data_out\(4),
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X68_Y11_N22
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex2|data_out\(5),
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X68_Y11_N5
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex2|data_out\(6),
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X68_Y13_N56
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex3|data_out\(0),
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X68_Y13_N39
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex3|data_out\(1),
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X68_Y11_N56
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex3|data_out\(2),
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X68_Y11_N39
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex3|data_out\(3),
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X68_Y12_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex3|data_out\(4),
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X68_Y10_N96
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex3|data_out\(5),
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X68_Y10_N79
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_hex3|data_out\(6),
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X38_Y61_N19
\LED9~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_led9|data_out~q\,
	devoe => ww_devoe,
	o => ww_LED9);

-- Location: IOOBUF_X68_Y40_N79
\SRAM_D[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(0),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(0));

-- Location: IOOBUF_X68_Y40_N96
\SRAM_D[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(1),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(1));

-- Location: IOOBUF_X68_Y41_N5
\SRAM_D[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(2),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(2));

-- Location: IOOBUF_X68_Y41_N22
\SRAM_D[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(3),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(3));

-- Location: IOOBUF_X68_Y41_N39
\SRAM_D[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(4),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(4));

-- Location: IOOBUF_X68_Y41_N56
\SRAM_D[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(5),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(5));

-- Location: IOOBUF_X68_Y43_N5
\SRAM_D[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(6),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(6));

-- Location: IOOBUF_X68_Y43_N22
\SRAM_D[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(7),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(7));

-- Location: IOOBUF_X68_Y43_N39
\SRAM_D[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(8),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(8));

-- Location: IOOBUF_X68_Y43_N56
\SRAM_D[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(9),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(9));

-- Location: IOOBUF_X68_Y45_N5
\SRAM_D[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(10),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(10));

-- Location: IOOBUF_X68_Y45_N22
\SRAM_D[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(11),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(11));

-- Location: IOOBUF_X68_Y45_N39
\SRAM_D[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(12),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(12));

-- Location: IOOBUF_X68_Y45_N56
\SRAM_D[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(13),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(13));

-- Location: IOOBUF_X68_Y47_N45
\SRAM_D[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(14),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(14));

-- Location: IOOBUF_X68_Y47_N62
\SRAM_D[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sram_conduit|SRAM_D_reg\(15),
	oe => \sram_conduit|SRAM_D_outen_reg~q\,
	devoe => ww_devoe,
	o => ww_SRAM_D(15));

-- Location: IOOBUF_X68_Y10_N45
\LCD_DQ[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu|d_writedata\(0),
	oe => \cpu|ALT_INV_W_alu_result\(2),
	devoe => ww_devoe,
	o => ww_LCD_DQ(0));

-- Location: IOOBUF_X68_Y13_N5
\LCD_DQ[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu|d_writedata\(1),
	oe => \cpu|ALT_INV_W_alu_result\(2),
	devoe => ww_devoe,
	o => ww_LCD_DQ(1));

-- Location: IOOBUF_X68_Y14_N62
\LCD_DQ[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu|d_writedata\(2),
	oe => \cpu|ALT_INV_W_alu_result\(2),
	devoe => ww_devoe,
	o => ww_LCD_DQ(2));

-- Location: IOOBUF_X68_Y22_N62
\LCD_DQ[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu|d_writedata\(3),
	oe => \cpu|ALT_INV_W_alu_result\(2),
	devoe => ww_devoe,
	o => ww_LCD_DQ(3));

-- Location: IOOBUF_X68_Y32_N62
\LCD_DQ[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu|d_writedata\(4),
	oe => \cpu|ALT_INV_W_alu_result\(2),
	devoe => ww_devoe,
	o => ww_LCD_DQ(4));

-- Location: IOOBUF_X68_Y37_N22
\LCD_DQ[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu|d_writedata\(5),
	oe => \cpu|ALT_INV_W_alu_result\(2),
	devoe => ww_devoe,
	o => ww_LCD_DQ(5));

-- Location: IOOBUF_X68_Y40_N62
\LCD_DQ[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu|d_writedata[6]~DUPLICATE_q\,
	oe => \cpu|ALT_INV_W_alu_result\(2),
	devoe => ww_devoe,
	o => ww_LCD_DQ(6));

-- Location: IOOBUF_X68_Y37_N56
\LCD_DQ[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu|d_writedata\(7),
	oe => \cpu|ALT_INV_W_alu_result\(2),
	devoe => ww_devoe,
	o => ww_LCD_DQ(7));

-- Location: IOOBUF_X11_Y0_N2
\altera_reserved_tdo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X15_Y61_N1
\clk_clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_clk,
	o => \clk_clk~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y20_N0
\pll_100mhz|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: CLKCTRL_G15
\clk_clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk_clk~input_o\,
	outclk => \clk_clk~inputCLKENA0_outclk\);

-- Location: LABCELL_X4_Y5_N54
\rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X11_Y0_N7
\altera_reserved_tms~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X13_Y0_N1
\altera_reserved_tck~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X13_Y0_N7
\altera_reserved_tdi~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X0_Y3_N3
altera_internal_jtag : cyclonev_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LABCELL_X1_Y2_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(0),
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X1_Y2_N32
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LABCELL_X2_Y4_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X2_Y4_N53
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LABCELL_X2_Y4_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X2_Y4_N50
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LABCELL_X1_Y2_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X1_Y2_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LABCELL_X1_Y3_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(14),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X1_Y3_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LABCELL_X1_Y2_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(11),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X1_Y2_N47
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LABCELL_X2_Y3_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(12),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X1_Y3_N32
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LABCELL_X1_Y3_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X1_Y2_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LABCELL_X1_Y3_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(14),
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X1_Y2_N59
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LABCELL_X1_Y2_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X1_Y2_N35
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LABCELL_X2_Y3_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(6),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X1_Y3_N38
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LABCELL_X1_Y2_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X1_Y2_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LABCELL_X2_Y4_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X1_Y3_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LABCELL_X1_Y3_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X1_Y2_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LABCELL_X1_Y2_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1_combout\);

-- Location: FF_X1_Y2_N41
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LABCELL_X1_Y3_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101111111111111110111111111111111011111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: LABCELL_X1_Y3_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]~feeder_combout\);

-- Location: FF_X1_Y3_N37
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LABCELL_X1_Y3_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X1_Y2_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LABCELL_X1_Y2_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X1_Y2_N38
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LABCELL_X2_Y4_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001100110011111100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X1_Y2_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: FF_X1_Y6_N47
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LABCELL_X1_Y6_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X1_Y6_N43
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LABCELL_X1_Y6_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X1_Y6_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LABCELL_X1_Y6_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X1_Y6_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X1_Y6_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LABCELL_X1_Y6_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X1_Y6_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: FF_X1_Y6_N37
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LABCELL_X1_Y6_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X1_Y6_N35
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LABCELL_X1_Y6_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X1_Y6_N49
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LABCELL_X1_Y6_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X1_Y6_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LABCELL_X1_Y6_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(9),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LABCELL_X1_Y6_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(0),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X1_Y6_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LABCELL_X1_Y1_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LABCELL_X1_Y6_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(0),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: FF_X1_Y6_N56
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LABCELL_X1_Y1_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\);

-- Location: FF_X2_Y3_N41
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LABCELL_X2_Y3_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout\);

-- Location: FF_X1_Y3_N44
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LABCELL_X2_Y3_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000101010101000000000001000101010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout\);

-- Location: FF_X1_Y3_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LABCELL_X2_Y3_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000000100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout\);

-- Location: FF_X1_Y3_N47
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: MLABCELL_X3_Y3_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout\);

-- Location: FF_X2_Y3_N40
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y3_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010011001100110011000100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout\);

-- Location: FF_X1_Y3_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LABCELL_X1_Y3_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\);

-- Location: MLABCELL_X3_Y3_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010001000000000000011110000000000000010000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	datag => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LABCELL_X4_Y3_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout\);

-- Location: FF_X3_Y3_N38
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LABCELL_X2_Y3_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LABCELL_X2_Y3_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000000010001000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: MLABCELL_X3_Y3_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111111010101011111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~5_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: FF_X3_Y3_N43
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: MLABCELL_X3_Y3_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111100010000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: FF_X2_Y3_N55
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LABCELL_X1_Y3_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000110101100000000011010110000000001101011000000000110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\);

-- Location: LABCELL_X2_Y3_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000010000000101100001000000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\);

-- Location: FF_X2_Y3_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LABCELL_X38_Y18_N42
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X7_Y2_N42
\rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LABCELL_X1_Y4_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \ALT_INV_~GND~combout\,
	datac => \rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datag => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12_combout\);

-- Location: LABCELL_X1_Y3_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: MLABCELL_X32_Y22_N48
\rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X32_Y22_N50
\rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \rst_controller_001|rst_controller_001|ALT_INV_merged_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: MLABCELL_X32_Y22_N51
\rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X32_Y22_N53
\rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \rst_controller_001|rst_controller_001|ALT_INV_merged_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: MLABCELL_X32_Y22_N54
\rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X32_Y22_N56
\rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \rst_controller_001|rst_controller_001|ALT_INV_merged_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X7_Y2_N14
\rst_controller|rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LABCELL_X7_Y2_N15
\rst_controller|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X7_Y2_N17
\rst_controller|rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: LABCELL_X7_Y2_N45
\rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X7_Y2_N46
\rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: FF_X8_Y2_N41
\rst_controller|rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: MLABCELL_X8_Y2_N36
\rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(3),
	combout => \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X8_Y2_N37
\rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: FF_X7_Y2_N31
\rst_controller|rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|r_sync_rst_chain\(3));

-- Location: LABCELL_X7_Y2_N48
\rst_controller|rst_controller|r_sync_rst_chain~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_controller|rst_controller|r_sync_rst_chain~1_combout\ = (\rst_controller|rst_controller|r_sync_rst_chain\(3) & \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|rst_controller|ALT_INV_r_sync_rst_chain\(3),
	datad => \rst_controller|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X7_Y2_N50
\rst_controller|rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rst_controller|rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|r_sync_rst_chain\(2));

-- Location: LABCELL_X7_Y2_N51
\rst_controller|rst_controller|r_sync_rst_chain~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_controller|rst_controller|r_sync_rst_chain~0_combout\ = (\rst_controller|rst_controller|r_sync_rst_chain\(2) & \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|rst_controller|ALT_INV_r_sync_rst_chain\(2),
	datad => \rst_controller|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X7_Y2_N52
\rst_controller|rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rst_controller|rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|r_sync_rst_chain\(1));

-- Location: MLABCELL_X32_Y22_N27
\rst_controller|rst_controller|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_controller|rst_controller|WideOr0~0_combout\ = ( \rst_controller|rst_controller|r_sync_rst~q\ & ( \rst_controller|rst_controller|r_sync_rst_chain\(1) & ( \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(4) ) ) ) # ( 
-- !\rst_controller|rst_controller|r_sync_rst~q\ & ( \rst_controller|rst_controller|r_sync_rst_chain\(1) & ( \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(4) ) ) ) # ( \rst_controller|rst_controller|r_sync_rst~q\ & ( 
-- !\rst_controller|rst_controller|r_sync_rst_chain\(1) ) ) # ( !\rst_controller|rst_controller|r_sync_rst~q\ & ( !\rst_controller|rst_controller|r_sync_rst_chain\(1) & ( \rst_controller|rst_controller|altera_reset_synchronizer_int_chain\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(4),
	datae => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	dataf => \rst_controller|rst_controller|ALT_INV_r_sync_rst_chain\(1),
	combout => \rst_controller|rst_controller|WideOr0~0_combout\);

-- Location: FF_X32_Y22_N29
\rst_controller|rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rst_controller|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|r_sync_rst~q\);

-- Location: FF_X30_Y18_N31
\cpu|R_ctrl_break~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_break~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_break~DUPLICATE_q\);

-- Location: LABCELL_X36_Y20_N54
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][19]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[19]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[19]~2_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][19]~feeder_combout\);

-- Location: FF_X33_Y20_N53
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][19]~q\);

-- Location: LABCELL_X33_Y20_N51
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~2_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][19]~q\ & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[19]~2_combout\) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][19]~q\ & ( (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[19]~2_combout\ & 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[19]~2_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datae => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][19]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~2_combout\);

-- Location: LABCELL_X33_Y20_N36
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][19]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~2_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][19]~feeder_combout\);

-- Location: LABCELL_X36_Y17_N33
\cpu|F_pc_sel_nxt.01~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_sel_nxt.01~0_combout\ = ( \cpu|R_ctrl_break~DUPLICATE_q\ & ( !\cpu|R_ctrl_exception~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ALT_INV_R_ctrl_exception~q\,
	dataf => \cpu|ALT_INV_R_ctrl_break~DUPLICATE_q\,
	combout => \cpu|F_pc_sel_nxt.01~0_combout\);

-- Location: FF_X37_Y17_N4
\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X33_Y17_N36
\cpu|E_shift_rot_result_nxt[11]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[11]~18_combout\ = ( \cpu|R_ctrl_shift_rot_right~q\ & ( \cpu|E_shift_rot_result\(12) ) ) # ( !\cpu|R_ctrl_shift_rot_right~q\ & ( \cpu|E_shift_rot_result\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_shift_rot_result\(10),
	datad => \cpu|ALT_INV_E_shift_rot_result\(12),
	dataf => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	combout => \cpu|E_shift_rot_result_nxt[11]~18_combout\);

-- Location: LABCELL_X1_Y3_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LABCELL_X2_Y4_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010100110000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg_proc~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\);

-- Location: FF_X1_Y4_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LABCELL_X1_Y3_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: MLABCELL_X3_Y3_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100000000010100010001000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LABCELL_X1_Y3_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000011110101111100000010010101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(2),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: FF_X3_Y3_N56
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LABCELL_X4_Y2_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & ( 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: MLABCELL_X6_Y2_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LABCELL_X2_Y4_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: LABCELL_X1_Y4_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15_combout\);

-- Location: LABCELL_X2_Y4_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000010100000000000001011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\);

-- Location: FF_X6_Y2_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LABCELL_X2_Y4_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: LABCELL_X2_Y4_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000100010000100100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LABCELL_X1_Y2_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000001110110000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LABCELL_X2_Y4_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~2_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: FF_X2_Y4_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: MLABCELL_X3_Y2_N9
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~55_combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ( 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~55_combout\);

-- Location: LABCELL_X4_Y3_N0
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_uir\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_uir~combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & ( 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_uir~combout\);

-- Location: FF_X3_Y2_N10
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~55_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_uir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.010~q\);

-- Location: MLABCELL_X3_Y2_N39
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ ) # ( 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & ( (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: MLABCELL_X14_Y12_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[14]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(17),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[14]~feeder_combout\);

-- Location: FF_X31_Y16_N37
\cpu|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|D_ctrl_shift_logical~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_shift_rot~q\);

-- Location: MLABCELL_X3_Y4_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|Mux37~0_combout\ = ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ( 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: FF_X3_Y4_N16
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|Mux37~0_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_uir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LABCELL_X4_Y2_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~21_combout\ = ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & ( 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & (\altera_internal_jtag~TDIUTAP\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~21_combout\);

-- Location: LABCELL_X4_Y2_N24
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[36]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[36]~20_combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & ( 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ( (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\) 
-- # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4))))) ) ) ) # ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ( 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\)) ) ) ) # ( 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ( (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4))))) ) ) ) # ( 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ( (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000110000000100000001000000110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[36]~20_combout\);

-- Location: FF_X4_Y2_N14
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~21_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[36]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(37));

-- Location: LABCELL_X4_Y2_N18
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~19_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(37) & ( (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(37),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~19_combout\);

-- Location: FF_X4_Y2_N19
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~19_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[36]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(36));

-- Location: LABCELL_X4_Y2_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~15_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(36) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.100~q\) # (\altera_internal_jtag~TDIUTAP\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(36) & ( (\altera_internal_jtag~TDIUTAP\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.100~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_DRsize.100~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(36),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~15_combout\);

-- Location: LABCELL_X4_Y2_N30
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~56_combout\ = ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0) & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)))) # 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(35) & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)))))) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(35)))))) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100001011101000011110000111100000000011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~15_combout\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(35),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datag => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|ALT_INV_dreg\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~56_combout\);

-- Location: FF_X4_Y2_N32
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(35));

-- Location: MLABCELL_X37_Y19_N6
\mm_interconnect_0|cmd_mux_001|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|WideOr1~combout\ = ( \mm_interconnect_0|router_001|Equal1~2_combout\ & ( !\mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ ) ) # ( !\mm_interconnect_0|router_001|Equal1~2_combout\ & ( 
-- (!\mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ((!\mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\) # ((!\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # (\mm_interconnect_0|router_001|src_channel[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101010101010101010101010101000101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	datab => \mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~0_combout\,
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal1~2_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|WideOr1~combout\);

-- Location: LABCELL_X36_Y20_N42
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( \mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0)) 
-- # (((!\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\ & !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\)) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3))) ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( 
-- !\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0)) # (((!\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\ & !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3))) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( !\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & ( 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & ((\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\) # (\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100000000111110001111111100000000000000001111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\,
	datab => \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_count\(0),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datae => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_WideOr1~combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~0_combout\);

-- Location: FF_X36_Y20_N44
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\);

-- Location: LABCELL_X17_Y12_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[6]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[6]~feeder_combout\);

-- Location: FF_X7_Y2_N44
\rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X7_Y2_N47
\rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LABCELL_X7_Y2_N12
\rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X7_Y2_N13
\rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LABCELL_X7_Y2_N33
\rst_controller|rst_controller|always2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_controller|rst_controller|always2~0_combout\ = (!\rst_controller|rst_controller|r_sync_rst_chain\(2)) # (\rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|rst_controller|ALT_INV_r_sync_rst_chain\(2),
	datab => \rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	combout => \rst_controller|rst_controller|always2~0_combout\);

-- Location: FF_X7_Y2_N34
\rst_controller|rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rst_controller|rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|rst_controller|r_early_rst~q\);

-- Location: LABCELL_X13_Y10_N54
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_wirecell_combout\ = ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_Add0~1_sumout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_wirecell_combout\);

-- Location: LABCELL_X4_Y3_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_udr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_udr~0_combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & ( 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X4_Y3_N17
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LABCELL_X4_Y3_N30
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|ALT_INV_din_s1~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X4_Y3_N32
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: FF_X4_Y3_N5
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LABCELL_X4_Y3_N42
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_udr~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_sync2_udr~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|ALT_INV_dreg\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X4_Y3_N44
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X8_Y5_N38
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35));

-- Location: MLABCELL_X3_Y5_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|enable_action_strobe~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|enable_action_strobe~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_update_jdo_strobe~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|enable_action_strobe~feeder_combout\);

-- Location: FF_X3_Y5_N13
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|enable_action_strobe~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: FF_X4_Y3_N1
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_uir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: FF_X4_Y3_N47
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LABCELL_X4_Y3_N33
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_uir~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|ALT_INV_dreg\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X4_Y3_N35
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LABCELL_X4_Y3_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jxuir~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jxuir~0_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|sync2_uir~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_sync2_uir~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|ALT_INV_dreg\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X4_Y3_N13
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X4_Y5_N5
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir\(1));

-- Location: LABCELL_X4_Y5_N30
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir[0]~feeder_combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir[0]~feeder_combout\);

-- Location: FF_X4_Y5_N32
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir[0]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir\(0));

-- Location: LABCELL_X4_Y5_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir\(1) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir\(0) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|enable_action_strobe~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_enable_action_strobe~q\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_ir\(1),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_ir\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: MLABCELL_X8_Y5_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ = ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(35),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LABCELL_X13_Y9_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(34) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~1_combout\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(34),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: FF_X13_Y10_N56
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_wirecell_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(17),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(10));

-- Location: LABCELL_X13_Y10_N0
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~17_sumout\ = SUM(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(2) ) + ( VCC ) + ( !VCC ))
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~18\ = CARRY(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(2),
	cin => GND,
	sumout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~17_sumout\,
	cout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~18\);

-- Location: LABCELL_X9_Y4_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[25]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(25),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[25]~feeder_combout\);

-- Location: FF_X4_Y4_N38
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(36),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(36));

-- Location: FF_X4_Y4_N41
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(37),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(37));

-- Location: LABCELL_X4_Y5_N3
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir\(1) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ir\(0) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|enable_action_strobe~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_enable_action_strobe~q\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_ir\(1),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_ir\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\);

-- Location: LABCELL_X4_Y4_N39
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\ = ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(37) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(36) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(36),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(37),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg[6]~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\);

-- Location: FF_X9_Y4_N28
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[25]~feeder_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(25));

-- Location: LABCELL_X9_Y4_N0
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[26]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(26),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[26]~feeder_combout\);

-- Location: FF_X9_Y4_N1
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[26]~feeder_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(26));

-- Location: FF_X6_Y5_N1
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(28),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(28));

-- Location: LABCELL_X15_Y12_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[31]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(34)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(34),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[31]~feeder_combout\);

-- Location: LABCELL_X15_Y12_N39
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[16]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(19),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[16]~feeder_combout\);

-- Location: LABCELL_X13_Y10_N36
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_sumout\ & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(34)) # 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(17))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35)))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_sumout\ & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35) & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(34) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000110011001100010011001100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(35),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(34),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(17),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_Add0~1_sumout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: FF_X13_Y10_N37
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\);

-- Location: LABCELL_X18_Y12_N42
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[0]~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(2) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(0),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(2),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LABCELL_X40_Y21_N42
\mm_interconnect_0|cmd_mux|packet_in_progress~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_mux|update_grant~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux|ALT_INV_update_grant~0_combout\,
	combout => \mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\);

-- Location: FF_X40_Y21_N44
\mm_interconnect_0|cmd_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux|packet_in_progress~q\);

-- Location: MLABCELL_X37_Y19_N21
\mm_interconnect_0|cmd_mux_001|src_payload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (!\mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q\ & \cpu|d_write~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~DUPLICATE_q\,
	datad => \cpu|ALT_INV_d_write~DUPLICATE_q\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\);

-- Location: MLABCELL_X37_Y22_N3
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~feeder_combout\ = \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_payload~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~feeder_combout\);

-- Location: MLABCELL_X42_Y20_N27
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][41]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][41]~feeder_combout\ = \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_payload~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][41]~feeder_combout\);

-- Location: FF_X33_Y17_N41
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][41]~q\);

-- Location: LABCELL_X33_Y17_N39
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~6_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & (\mm_interconnect_0|cmd_mux_001|src_payload~0_combout\)) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & 
-- ((\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][41]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_payload~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][41]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~6_combout\);

-- Location: LABCELL_X33_Y20_N0
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][41]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][41]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~6_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][41]~feeder_combout\);

-- Location: FF_X33_Y20_N1
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][41]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][41]~q\);

-- Location: LABCELL_X36_Y20_N6
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used~5_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & ( \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & 
-- ((\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0)))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2))) ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & ( \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2) ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & ( 
-- !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2))) # (\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\ & 
-- ((!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & ((\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0)))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2))))) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & ( !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010100110101010101010101010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(2),
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datae => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~1_combout\,
	dataf => \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used~5_combout\);

-- Location: LABCELL_X36_Y20_N27
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[1]~4_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ $ 
-- (((!\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3)))) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ $ (((!\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\) # ((!\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101100101010101010110010101010101101001010101010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	datab => \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~1_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[1]~4_combout\);

-- Location: FF_X36_Y20_N8
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X36_Y20_N24
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always1~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1) & ( \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always1~0_combout\);

-- Location: FF_X42_Y20_N28
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][41]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][41]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][41]~q\);

-- Location: FF_X36_Y23_N35
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(3));

-- Location: LABCELL_X36_Y23_N24
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used~2_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(3) & ((!\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2))) # (\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0)))))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(3) & (((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100101111000011010010111100001101001011110000110100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(3),
	datab => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(2),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used~2_combout\);

-- Location: LABCELL_X36_Y22_N9
\sram_cvgx|slave_translator|waitrequest_reset_override~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|slave_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \sram_cvgx|slave_translator|waitrequest_reset_override~feeder_combout\);

-- Location: FF_X36_Y22_N10
\sram_cvgx|slave_translator|waitrequest_reset_override\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_cvgx|slave_translator|waitrequest_reset_override~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_cvgx|slave_translator|waitrequest_reset_override~q\);

-- Location: FF_X37_Y22_N41
\sram_cvgx|slave_translator|read_latency_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \sram_cvgx|slave_translator|read_latency_shift_reg\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_cvgx|slave_translator|read_latency_shift_reg\(1));

-- Location: MLABCELL_X37_Y22_N51
\mm_interconnect_0|sram_cvgx_uas_agent|rp_valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\ = ( \sram_cvgx|slave_translator|read_latency_shift_reg\(1) ) # ( !\sram_cvgx|slave_translator|read_latency_shift_reg\(1) & ( ((\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0) & 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~q\)) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][81]~q\,
	dataf => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg\(1),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\);

-- Location: MLABCELL_X37_Y22_N27
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~feeder_combout\ = \mm_interconnect_0|cmd_mux_001|saved_grant\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~feeder_combout\);

-- Location: LABCELL_X36_Y20_N12
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][60]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][60]~feeder_combout\ = \mm_interconnect_0|cmd_mux_001|saved_grant\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][60]~feeder_combout\);

-- Location: FF_X33_Y20_N44
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][60]~q\);

-- Location: LABCELL_X33_Y20_N42
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][60]~q\ & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][60]~q\ & ( 
-- \mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][60]~q\ & ( !\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datae => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][60]~q\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X33_Y20_N24
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][60]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][60]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][60]~feeder_combout\);

-- Location: FF_X33_Y20_N25
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][60]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][60]~q\);

-- Location: FF_X36_Y20_N13
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][60]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][60]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][60]~q\);

-- Location: FF_X37_Y22_N28
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][60]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~q\);

-- Location: MLABCELL_X37_Y22_N36
\mm_interconnect_0|rsp_demux_001|src1_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~q\ & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~0_combout\) # ((\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\)))) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~q\ & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~0_combout\) # ((!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010101010001000100010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_rp_valid~combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_always10~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~q\,
	datae => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][60]~q\,
	combout => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\);

-- Location: MLABCELL_X37_Y17_N39
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ = (\mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & \sram_cvgx|slave_translator|waitrequest_reset_override~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	datac => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	combout => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\);

-- Location: LABCELL_X33_Y17_N54
\cpu|E_shift_rot_result_nxt[13]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[13]~7_combout\ = (!\cpu|R_ctrl_shift_rot_right~q\ & ((\cpu|E_shift_rot_result\(12)))) # (\cpu|R_ctrl_shift_rot_right~q\ & (\cpu|E_shift_rot_result[14]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result[14]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_E_shift_rot_result\(12),
	combout => \cpu|E_shift_rot_result_nxt[13]~7_combout\);

-- Location: LABCELL_X38_Y20_N48
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\ & ( 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0)) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\) # ((\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~q\) # (\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\)))) ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0) & !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\) ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0)) # ((!\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000000000111100000000000011111111000001111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][81]~q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\);

-- Location: IOIBUF_X68_Y43_N55
\SRAM_D[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(9),
	o => \SRAM_D[9]~input_o\);

-- Location: FF_X36_Y23_N38
\sram_conduit|SRAM_D_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SRAM_D[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(9));

-- Location: LABCELL_X36_Y23_N12
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][9]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(9),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][9]~feeder_combout\);

-- Location: LABCELL_X35_Y24_N6
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][9]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(9),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][9]~feeder_combout\);

-- Location: FF_X35_Y24_N14
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~10_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][9]~q\);

-- Location: LABCELL_X35_Y24_N12
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~10_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & (\sram_conduit|SRAM_D_in_reg\(9))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & ((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(9),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][9]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~10_combout\);

-- Location: LABCELL_X35_Y24_N48
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][9]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~10_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][9]~feeder_combout\);

-- Location: LABCELL_X36_Y23_N30
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2)) # (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(2),
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_read~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\);

-- Location: FF_X35_Y24_N50
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][9]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][9]~q\);

-- Location: LABCELL_X36_Y23_N57
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1) & ( !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\ ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_read~0_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(1),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\);

-- Location: FF_X35_Y24_N7
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][9]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][9]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][9]~q\);

-- Location: MLABCELL_X37_Y24_N51
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0)) # 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0)) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110101111101011111111111111111111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datae => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][81]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\);

-- Location: FF_X36_Y23_N14
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][9]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][9]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][9]~q\);

-- Location: LABCELL_X36_Y23_N36
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~11_combout\ = ( \sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & ((\sram_conduit|SRAM_D_in_reg\(9)))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][9]~q\)) ) ) # ( !\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][9]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][9]~q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datad => \sram_conduit|ALT_INV_SRAM_D_in_reg\(9),
	dataf => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~11_combout\);

-- Location: LABCELL_X31_Y22_N45
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~10_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~11_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(9)) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~11_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(9),
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~11_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~10_combout\);

-- Location: LABCELL_X35_Y22_N54
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\ ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\) # 
-- (!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~0_combout\) ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~0_combout\ ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\ & ( 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\) # (!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111100001111000011111010111110101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_always10~0_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\);

-- Location: FF_X31_Y22_N46
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~10_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(9));

-- Location: LABCELL_X30_Y22_N6
\cpu|av_ld_byte1_data_nxt[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[1]~3_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(9) & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~11_combout\ & ( ((!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\)) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\)))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(9) & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~11_combout\ & ( 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\)) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & 
-- ((!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\))) ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(9) & ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~11_combout\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111101011100010111000101110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(9),
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~11_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[1]~3_combout\);

-- Location: LABCELL_X17_Y12_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[9]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[9]~feeder_combout\);

-- Location: LABCELL_X21_Y12_N24
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[4]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[4]~feeder_combout\);

-- Location: MLABCELL_X19_Y12_N3
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[3]~3_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(3) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(5) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(3) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(3) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(5),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(3),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: MLABCELL_X32_Y21_N0
\cpu|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~5_sumout\ = SUM(( \cpu|F_pc[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \cpu|Add0~6\ = CARRY(( \cpu|F_pc[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ALT_INV_F_pc[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \cpu|Add0~5_sumout\,
	cout => \cpu|Add0~6\);

-- Location: IOIBUF_X68_Y43_N38
\SRAM_D[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(8),
	o => \SRAM_D[8]~input_o\);

-- Location: MLABCELL_X37_Y27_N57
\sram_conduit|SRAM_D_in_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_conduit|SRAM_D_in_reg[8]~feeder_combout\ = ( \SRAM_D[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SRAM_D[8]~input_o\,
	combout => \sram_conduit|SRAM_D_in_reg[8]~feeder_combout\);

-- Location: FF_X37_Y27_N59
\sram_conduit|SRAM_D_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_conduit|SRAM_D_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(8));

-- Location: MLABCELL_X37_Y24_N36
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][8]~feeder_combout\ = ( \sram_conduit|SRAM_D_in_reg\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(8),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][8]~feeder_combout\);

-- Location: LABCELL_X33_Y24_N21
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][8]~feeder_combout\ = ( \sram_conduit|SRAM_D_in_reg\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(8),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][8]~feeder_combout\);

-- Location: FF_X37_Y24_N56
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~13_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][8]~q\);

-- Location: MLABCELL_X37_Y24_N54
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~13_combout\ = ( \sram_conduit|SRAM_D_in_reg\(8) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][8]~q\) ) ) 
-- # ( !\sram_conduit|SRAM_D_in_reg\(8) & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][8]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][8]~q\,
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(8),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~13_combout\);

-- Location: FF_X37_Y24_N43
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~13_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][8]~q\);

-- Location: FF_X33_Y24_N22
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][8]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][8]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][8]~q\);

-- Location: FF_X37_Y24_N38
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][8]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][8]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][8]~q\);

-- Location: MLABCELL_X37_Y24_N0
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14_combout\ = ( \sram_conduit|SRAM_D_in_reg\(8) & ( ((!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & \sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][8]~q\) ) ) # ( !\sram_conduit|SRAM_D_in_reg\(8) & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][8]~q\ & ((!\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000011010000110100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datab => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][8]~q\,
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(8),
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14_combout\);

-- Location: LABCELL_X31_Y22_N33
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~13_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(8)) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(8),
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~14_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~13_combout\);

-- Location: FF_X31_Y22_N35
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~13_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(8));

-- Location: LABCELL_X31_Y22_N54
\cpu|av_ld_byte1_data_nxt[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[0]~6_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(8) & ( ((!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & 
-- ((\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\))) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(8) & ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(8) & ( 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ((\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\))) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010101111101000110011001100110011101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~14_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(8),
	combout => \cpu|av_ld_byte1_data_nxt[0]~6_combout\);

-- Location: LABCELL_X22_Y12_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[8]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[8]~feeder_combout\);

-- Location: MLABCELL_X32_Y21_N12
\cpu|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~61_sumout\ = SUM(( \cpu|F_pc\(4) ) + ( GND ) + ( \cpu|Add0~58\ ))
-- \cpu|Add0~62\ = CARRY(( \cpu|F_pc\(4) ) + ( GND ) + ( \cpu|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_F_pc\(4),
	cin => \cpu|Add0~58\,
	sumout => \cpu|Add0~61_sumout\,
	cout => \cpu|Add0~62\);

-- Location: MLABCELL_X32_Y21_N15
\cpu|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~53_sumout\ = SUM(( \cpu|F_pc\(5) ) + ( GND ) + ( \cpu|Add0~62\ ))
-- \cpu|Add0~54\ = CARRY(( \cpu|F_pc\(5) ) + ( GND ) + ( \cpu|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_F_pc\(5),
	cin => \cpu|Add0~62\,
	sumout => \cpu|Add0~53_sumout\,
	cout => \cpu|Add0~54\);

-- Location: LABCELL_X33_Y21_N30
\cpu|F_pc_no_crst_nxt[6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[6]~16_combout\ = ( \cpu|Add2~65_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & ((\cpu|Add0~73_sumout\) # (\cpu|F_pc_sel_nxt.10~0_combout\))) ) ) # ( !\cpu|Add2~65_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & 
-- (!\cpu|F_pc_sel_nxt.10~0_combout\ & \cpu|Add0~73_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \cpu|ALT_INV_Add0~73_sumout\,
	dataf => \cpu|ALT_INV_Add2~65_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[6]~16_combout\);

-- Location: FF_X27_Y20_N2
\cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[1]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(1));

-- Location: LABCELL_X27_Y20_N42
\cpu|D_ctrl_ld~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_ld~0_combout\ = (\cpu|D_iw\(0) & (\cpu|D_iw\(1) & ((!\cpu|D_iw\(4)) # (\cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000001000000110000000100000011000000010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(2),
	datab => \cpu|ALT_INV_D_iw\(0),
	datac => \cpu|ALT_INV_D_iw\(1),
	datad => \cpu|ALT_INV_D_iw\(4),
	combout => \cpu|D_ctrl_ld~0_combout\);

-- Location: FF_X27_Y20_N44
\cpu|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_ld~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_ld~q\);

-- Location: FF_X38_Y19_N14
\cpu|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|R_valid~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_new_inst~q\);

-- Location: LABCELL_X27_Y20_N45
\cpu|av_ld_waiting_for_data_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_waiting_for_data_nxt~0_combout\ = ( \cpu|E_new_inst~q\ & ( \cpu|R_ctrl_ld~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_E_new_inst~q\,
	combout => \cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: MLABCELL_X37_Y18_N15
\cpu|d_read_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_read_nxt~0_combout\ = ( \cpu|d_read~q\ & ( \cpu|av_ld_waiting_for_data_nxt~0_combout\ ) ) # ( !\cpu|d_read~q\ & ( \cpu|av_ld_waiting_for_data_nxt~0_combout\ ) ) # ( \cpu|d_read~q\ & ( !\cpu|av_ld_waiting_for_data_nxt~0_combout\ & ( 
-- !\cpu|av_ld_getting_data~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_av_ld_getting_data~5_combout\,
	datae => \cpu|ALT_INV_d_read~q\,
	dataf => \cpu|ALT_INV_av_ld_waiting_for_data_nxt~0_combout\,
	combout => \cpu|d_read_nxt~0_combout\);

-- Location: FF_X37_Y18_N16
\cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_read_nxt~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_read~q\);

-- Location: FF_X37_Y20_N56
\cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|av_ld_aligning_data_nxt~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_aligning_data~q\);

-- Location: MLABCELL_X37_Y20_N39
\cpu|av_ld_aligning_data_nxt~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_aligning_data_nxt~1_combout\ = ( !\cpu|D_iw\(4) & ( !\cpu|av_ld_aligning_data~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ALT_INV_av_ld_aligning_data~q\,
	dataf => \cpu|ALT_INV_D_iw\(4),
	combout => \cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: MLABCELL_X37_Y20_N33
\cpu|av_ld_getting_data~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_getting_data~7_combout\ = (\cpu|d_read~q\ & \cpu|av_ld_getting_data~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_read~q\,
	datac => \cpu|ALT_INV_av_ld_getting_data~5_combout\,
	combout => \cpu|av_ld_getting_data~7_combout\);

-- Location: MLABCELL_X37_Y20_N30
\cpu|av_ld_align_cycle_nxt[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_align_cycle_nxt[0]~1_combout\ = ( !\cpu|av_ld_getting_data~7_combout\ & ( !\cpu|av_ld_align_cycle\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ALT_INV_av_ld_align_cycle\(0),
	dataf => \cpu|ALT_INV_av_ld_getting_data~7_combout\,
	combout => \cpu|av_ld_align_cycle_nxt[0]~1_combout\);

-- Location: FF_X37_Y20_N32
\cpu|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_align_cycle_nxt[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_align_cycle\(0));

-- Location: MLABCELL_X37_Y20_N27
\cpu|av_ld_align_cycle_nxt[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_align_cycle_nxt[1]~0_combout\ = ( !\cpu|av_ld_getting_data~7_combout\ & ( !\cpu|av_ld_align_cycle\(0) $ (!\cpu|av_ld_align_cycle\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_av_ld_align_cycle\(0),
	datad => \cpu|ALT_INV_av_ld_align_cycle\(1),
	dataf => \cpu|ALT_INV_av_ld_getting_data~7_combout\,
	combout => \cpu|av_ld_align_cycle_nxt[1]~0_combout\);

-- Location: FF_X37_Y20_N28
\cpu|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_align_cycle_nxt[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_align_cycle\(1));

-- Location: MLABCELL_X37_Y20_N36
\cpu|av_ld_aligning_data_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_aligning_data_nxt~0_combout\ = ( \cpu|av_ld_align_cycle\(0) & ( (\cpu|av_ld_aligning_data~q\ & ((!\cpu|av_ld_align_cycle\(1)) # ((!\cpu|D_iw\(4) & \cpu|D_iw[3]~DUPLICATE_q\)))) ) ) # ( !\cpu|av_ld_align_cycle\(0) & ( 
-- (\cpu|av_ld_aligning_data~q\ & ((!\cpu|av_ld_align_cycle\(1)) # ((!\cpu|D_iw[3]~DUPLICATE_q\) # (\cpu|D_iw\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000101010101010100010101000100010101000100010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \cpu|ALT_INV_av_ld_align_cycle\(1),
	datac => \cpu|ALT_INV_D_iw\(4),
	datad => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_av_ld_align_cycle\(0),
	combout => \cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LABCELL_X38_Y20_N30
\cpu|av_ld_getting_data~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_getting_data~6_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\ & ( \mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\ & ( (\cpu|av_ld_getting_data~4_combout\ & (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~q\ 
-- & ((!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~0_combout\) # (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)))) ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\ & ( 
-- !\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\ & ( \cpu|av_ld_getting_data~4_combout\ ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\ & ( !\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\ & ( \cpu|av_ld_getting_data~4_combout\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_always10~0_combout\,
	datac => \cpu|ALT_INV_av_ld_getting_data~4_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][60]~q\,
	datae => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_rp_valid~combout\,
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_WideOr1~0_combout\,
	combout => \cpu|av_ld_getting_data~6_combout\);

-- Location: MLABCELL_X37_Y20_N57
\cpu|av_ld_aligning_data_nxt~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_aligning_data_nxt~2_combout\ = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( \cpu|av_ld_getting_data~6_combout\ & ( ((\cpu|d_read~q\ & (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~q\ & 
-- \cpu|av_ld_aligning_data_nxt~1_combout\))) # (\cpu|av_ld_aligning_data_nxt~0_combout\) ) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( \cpu|av_ld_getting_data~6_combout\ & ( ((\cpu|d_read~q\ & 
-- \cpu|av_ld_aligning_data_nxt~1_combout\)) # (\cpu|av_ld_aligning_data_nxt~0_combout\) ) ) ) # ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( !\cpu|av_ld_getting_data~6_combout\ & ( \cpu|av_ld_aligning_data_nxt~0_combout\ ) ) ) # ( 
-- !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( !\cpu|av_ld_getting_data~6_combout\ & ( \cpu|av_ld_aligning_data_nxt~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_read~q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][41]~q\,
	datac => \cpu|ALT_INV_av_ld_aligning_data_nxt~1_combout\,
	datad => \cpu|ALT_INV_av_ld_aligning_data_nxt~0_combout\,
	datae => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	dataf => \cpu|ALT_INV_av_ld_getting_data~6_combout\,
	combout => \cpu|av_ld_aligning_data_nxt~2_combout\);

-- Location: FF_X37_Y20_N50
\cpu|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_waiting_for_data_nxt~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_waiting_for_data~q\);

-- Location: MLABCELL_X37_Y20_N48
\cpu|av_ld_waiting_for_data_nxt~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_waiting_for_data_nxt~1_combout\ = ( \cpu|av_ld_waiting_for_data~q\ & ( \cpu|av_ld_getting_data~6_combout\ & ( (!\cpu|d_read~q\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~q\)) ) ) ) # ( !\cpu|av_ld_waiting_for_data~q\ & ( \cpu|av_ld_getting_data~6_combout\ & ( \cpu|av_ld_waiting_for_data_nxt~0_combout\ ) ) ) # ( \cpu|av_ld_waiting_for_data~q\ & ( 
-- !\cpu|av_ld_getting_data~6_combout\ ) ) # ( !\cpu|av_ld_waiting_for_data~q\ & ( !\cpu|av_ld_getting_data~6_combout\ & ( \cpu|av_ld_waiting_for_data_nxt~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100000000111111111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_read~q\,
	datab => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][41]~q\,
	datad => \cpu|ALT_INV_av_ld_waiting_for_data_nxt~0_combout\,
	datae => \cpu|ALT_INV_av_ld_waiting_for_data~q\,
	dataf => \cpu|ALT_INV_av_ld_getting_data~6_combout\,
	combout => \cpu|av_ld_waiting_for_data_nxt~1_combout\);

-- Location: MLABCELL_X37_Y20_N6
\cpu|E_stall~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_stall~0_combout\ = ( \cpu|av_ld_waiting_for_data_nxt~1_combout\ & ( (!\cpu|E_valid~q\ & !\cpu|E_new_inst~q\) ) ) # ( !\cpu|av_ld_waiting_for_data_nxt~1_combout\ & ( (!\cpu|E_new_inst~q\ & ((!\cpu|E_valid~q\) # 
-- ((!\cpu|av_ld_aligning_data_nxt~2_combout\) # (\cpu|D_iw\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001100110011001000110010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_valid~q\,
	datab => \cpu|ALT_INV_E_new_inst~q\,
	datac => \cpu|ALT_INV_D_iw\(4),
	datad => \cpu|ALT_INV_av_ld_aligning_data_nxt~2_combout\,
	dataf => \cpu|ALT_INV_av_ld_waiting_for_data_nxt~1_combout\,
	combout => \cpu|E_stall~0_combout\);

-- Location: LABCELL_X38_Y19_N0
\cpu|E_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_valid~0_combout\ = ( \cpu|E_stall~0_combout\ & ( ((\cpu|R_valid~q\) # (\cpu|E_stall~2_combout\)) # (\cpu|E_st_stall~2_combout\) ) ) # ( !\cpu|E_stall~0_combout\ & ( (((\cpu|R_ctrl_ld~q\) # (\cpu|R_valid~q\)) # (\cpu|E_stall~2_combout\)) # 
-- (\cpu|E_st_stall~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111011111111111111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_st_stall~2_combout\,
	datab => \cpu|ALT_INV_E_stall~2_combout\,
	datac => \cpu|ALT_INV_R_valid~q\,
	datad => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_E_stall~0_combout\,
	combout => \cpu|E_valid~0_combout\);

-- Location: FF_X38_Y19_N2
\cpu|E_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_valid~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_valid~q\);

-- Location: LABCELL_X40_Y18_N12
\cpu|E_shift_rot_cnt[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_cnt[0]~feeder_combout\ = \cpu|E_src2\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_E_src2\(0),
	combout => \cpu|E_shift_rot_cnt[0]~feeder_combout\);

-- Location: MLABCELL_X37_Y20_N15
\cpu|E_shift_rot_cnt[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_cnt[0]~_wirecell_combout\ = !\cpu|E_shift_rot_cnt\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_shift_rot_cnt\(0),
	combout => \cpu|E_shift_rot_cnt[0]~_wirecell_combout\);

-- Location: FF_X40_Y18_N13
\cpu|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_cnt[0]~feeder_combout\,
	asdata => \cpu|E_shift_rot_cnt[0]~_wirecell_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|ALT_INV_E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_cnt\(0));

-- Location: MLABCELL_X37_Y20_N12
\cpu|Add3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add3~3_combout\ = !\cpu|E_shift_rot_cnt\(0) $ (\cpu|E_shift_rot_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101101010100101010110101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_shift_rot_cnt\(0),
	datad => \cpu|ALT_INV_E_shift_rot_cnt\(1),
	combout => \cpu|Add3~3_combout\);

-- Location: LABCELL_X17_Y12_N57
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[7]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[7]~feeder_combout\);

-- Location: LABCELL_X28_Y21_N3
\cpu|E_src2[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[9]~feeder_combout\ = \cpu|D_iw\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(15),
	combout => \cpu|E_src2[9]~feeder_combout\);

-- Location: LABCELL_X36_Y23_N0
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always8~0_combout\ = (\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always8~0_combout\);

-- Location: IOIBUF_X68_Y45_N55
\SRAM_D[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(13),
	o => \SRAM_D[13]~input_o\);

-- Location: FF_X36_Y23_N11
\sram_conduit|SRAM_D_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SRAM_D[13]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(13));

-- Location: LABCELL_X36_Y23_N51
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][13]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(13),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][13]~feeder_combout\);

-- Location: LABCELL_X33_Y24_N12
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][13]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(13),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][13]~feeder_combout\);

-- Location: FF_X37_Y24_N26
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][13]~q\);

-- Location: MLABCELL_X37_Y24_N24
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~0_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & (\sram_conduit|SRAM_D_in_reg\(13))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & ((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(13),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][13]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~0_combout\);

-- Location: LABCELL_X33_Y24_N42
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][13]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][13]~feeder_combout\);

-- Location: FF_X33_Y24_N44
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][13]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][13]~q\);

-- Location: FF_X33_Y24_N13
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][13]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][13]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][13]~q\);

-- Location: FF_X36_Y23_N53
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][13]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][13]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][13]~q\);

-- Location: LABCELL_X36_Y23_N9
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][13]~q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always8~0_combout\) # (\sram_conduit|SRAM_D_in_reg\(13)) ) 
-- ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][13]~q\ & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always8~0_combout\ & \sram_conduit|SRAM_D_in_reg\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_always8~0_combout\,
	datad => \sram_conduit|ALT_INV_SRAM_D_in_reg\(13),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][13]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~0_combout\);

-- Location: LABCELL_X31_Y22_N39
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~0_combout\ = ((!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~0_combout\)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100001010111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(13),
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~0_combout\);

-- Location: FF_X31_Y22_N41
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(13));

-- Location: LABCELL_X28_Y19_N45
\cpu|av_ld_byte1_data_nxt[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[5]~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(13) & ( ((\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~0_combout\ & 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(13) & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~0_combout\ & !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001110011011100110111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(13),
	combout => \cpu|av_ld_byte1_data_nxt[5]~0_combout\);

-- Location: LABCELL_X17_Y12_N0
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[13]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[13]~feeder_combout\);

-- Location: LABCELL_X17_Y12_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[18]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[18]~feeder_combout\);

-- Location: LABCELL_X27_Y19_N45
\cpu|E_mem_byte_en[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_mem_byte_en[2]~2_combout\ = ( \cpu|Add2~81_sumout\ & ( \cpu|Add2~77_sumout\ & ( (\cpu|D_iw[3]~DUPLICATE_q\) # (\cpu|D_iw\(4)) ) ) ) # ( !\cpu|Add2~81_sumout\ & ( \cpu|Add2~77_sumout\ ) ) # ( \cpu|Add2~81_sumout\ & ( !\cpu|Add2~77_sumout\ & ( 
-- \cpu|D_iw\(4) ) ) ) # ( !\cpu|Add2~81_sumout\ & ( !\cpu|Add2~77_sumout\ & ( \cpu|D_iw\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(4),
	datab => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datae => \cpu|ALT_INV_Add2~81_sumout\,
	dataf => \cpu|ALT_INV_Add2~77_sumout\,
	combout => \cpu|E_mem_byte_en[2]~2_combout\);

-- Location: FF_X27_Y19_N47
\cpu|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_mem_byte_en[2]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_byteenable\(2));

-- Location: LABCELL_X27_Y19_N27
\mm_interconnect_0|cmd_mux|src_data[34]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(34) = ( \mm_interconnect_0|cmd_mux|saved_grant\(0) ) # ( !\mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (\cpu|d_byteenable\(2) & \mm_interconnect_0|cmd_mux|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_byteenable\(2),
	datad => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_data\(34));

-- Location: FF_X27_Y19_N28
\cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\(2));

-- Location: MLABCELL_X25_Y16_N0
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[2]~2_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\(2) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\(2) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_byteenable\(2),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[2]~2_combout\);

-- Location: LABCELL_X21_Y18_N33
\cpu|d_writedata[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[17]~feeder_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	combout => \cpu|d_writedata[17]~feeder_combout\);

-- Location: LABCELL_X17_Y12_N54
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[11]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[11]~feeder_combout\);

-- Location: LABCELL_X22_Y12_N0
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(2) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\ & (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(3) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(3),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(4),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(2),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~0_combout\);

-- Location: FF_X28_Y18_N26
\cpu|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_dst_regnum[3]~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_dst_regnum\(3));

-- Location: IOIBUF_X68_Y41_N55
\SRAM_D[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(5),
	o => \SRAM_D[5]~input_o\);

-- Location: FF_X36_Y23_N20
\sram_conduit|SRAM_D_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SRAM_D[5]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(5));

-- Location: LABCELL_X36_Y23_N42
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][5]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(5),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][5]~feeder_combout\);

-- Location: LABCELL_X35_Y24_N9
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][5]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(5),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][5]~feeder_combout\);

-- Location: FF_X35_Y24_N20
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][5]~q\);

-- Location: LABCELL_X35_Y24_N18
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~7_combout\ = ( \sram_conduit|SRAM_D_in_reg\(5) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][5]~q\) ) ) # 
-- ( !\sram_conduit|SRAM_D_in_reg\(5) & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][5]~q\,
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(5),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~7_combout\);

-- Location: FF_X37_Y24_N31
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][5]~q\);

-- Location: FF_X35_Y24_N10
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][5]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][5]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][5]~q\);

-- Location: FF_X36_Y23_N44
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][5]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][5]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][5]~q\);

-- Location: LABCELL_X36_Y23_N18
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][5]~q\ & ( (!\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\) # ((\sram_conduit|SRAM_D_in_reg\(5)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0))) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][5]~q\ & ( (\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & \sram_conduit|SRAM_D_in_reg\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datad => \sram_conduit|ALT_INV_SRAM_D_in_reg\(5),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][5]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7_combout\);

-- Location: LABCELL_X17_Y12_N39
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[21]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[21]~feeder_combout\);

-- Location: LABCELL_X30_Y16_N12
\cpu|d_writedata[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[18]~feeder_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \cpu|d_writedata[18]~feeder_combout\);

-- Location: IOIBUF_X68_Y43_N4
\SRAM_D[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(6),
	o => \SRAM_D[6]~input_o\);

-- Location: FF_X36_Y25_N5
\sram_conduit|SRAM_D_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SRAM_D[6]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(6));

-- Location: LABCELL_X36_Y24_N18
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][6]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sram_conduit|ALT_INV_SRAM_D_in_reg\(6),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][6]~feeder_combout\);

-- Location: LABCELL_X33_Y24_N48
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][6]~feeder_combout\ = ( \sram_conduit|SRAM_D_in_reg\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(6),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][6]~feeder_combout\);

-- Location: FF_X37_Y24_N59
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~14_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][6]~q\);

-- Location: MLABCELL_X37_Y24_N57
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~14_combout\ = ( \sram_conduit|SRAM_D_in_reg\(6) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][6]~q\) ) ) 
-- # ( !\sram_conduit|SRAM_D_in_reg\(6) & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][6]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][6]~q\,
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(6),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~14_combout\);

-- Location: FF_X37_Y24_N46
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~14_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][6]~q\);

-- Location: FF_X33_Y24_N49
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][6]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][6]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][6]~q\);

-- Location: FF_X36_Y24_N19
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][6]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][6]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][6]~q\);

-- Location: MLABCELL_X37_Y24_N3
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][6]~q\ & ( ((!\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\) # (\sram_conduit|SRAM_D_in_reg\(6))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0)) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][6]~q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & 
-- (\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & \sram_conduit|SRAM_D_in_reg\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datab => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(6),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][6]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15_combout\);

-- Location: LABCELL_X17_Y12_N30
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[22]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[22]~feeder_combout\);

-- Location: MLABCELL_X8_Y5_N39
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(35),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LABCELL_X22_Y12_N24
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~14_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(2) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(4),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(2),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~14_combout\);

-- Location: IOIBUF_X68_Y43_N21
\SRAM_D[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(7),
	o => \SRAM_D[7]~input_o\);

-- Location: MLABCELL_X37_Y27_N27
\sram_conduit|SRAM_D_in_reg[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_conduit|SRAM_D_in_reg[7]~feeder_combout\ = ( \SRAM_D[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SRAM_D[7]~input_o\,
	combout => \sram_conduit|SRAM_D_in_reg[7]~feeder_combout\);

-- Location: FF_X37_Y27_N29
\sram_conduit|SRAM_D_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_conduit|SRAM_D_in_reg[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(7));

-- Location: LABCELL_X36_Y23_N45
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][7]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_conduit|ALT_INV_SRAM_D_in_reg\(7),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][7]~feeder_combout\);

-- Location: LABCELL_X35_Y24_N24
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][7]~feeder_combout\ = ( \sram_conduit|SRAM_D_in_reg\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(7),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][7]~feeder_combout\);

-- Location: FF_X35_Y24_N23
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~9_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][7]~q\);

-- Location: LABCELL_X35_Y24_N21
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~9_combout\ = ( \sram_conduit|SRAM_D_in_reg\(7) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][7]~q\) ) ) # 
-- ( !\sram_conduit|SRAM_D_in_reg\(7) & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][7]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][7]~q\,
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(7),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~9_combout\);

-- Location: FF_X37_Y24_N52
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~9_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][7]~q\);

-- Location: FF_X35_Y24_N26
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][7]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][7]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][7]~q\);

-- Location: FF_X36_Y23_N47
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][7]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][7]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][7]~q\);

-- Location: LABCELL_X36_Y23_N21
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~9_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & ((!\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][7]~q\)) # (\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ((\sram_conduit|SRAM_D_in_reg\(7)))))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100101111000011010010111100001101001011110000110100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datab => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][7]~q\,
	datad => \sram_conduit|ALT_INV_SRAM_D_in_reg\(7),
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~9_combout\);

-- Location: LABCELL_X17_Y12_N33
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[23]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[23]~feeder_combout\);

-- Location: MLABCELL_X14_Y12_N36
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[23]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(26),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[23]~feeder_combout\);

-- Location: LABCELL_X9_Y11_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\);

-- Location: FF_X13_Y10_N47
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X13_Y10_N49
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LABCELL_X13_Y10_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_rd_d1~q\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_rd_d1~q\ & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_rd_d1~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(35),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\);

-- Location: FF_X14_Y12_N37
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[23]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(23));

-- Location: MLABCELL_X14_Y12_N30
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[22]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(25)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(25),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[22]~feeder_combout\);

-- Location: FF_X14_Y12_N32
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[22]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(22));

-- Location: FF_X9_Y4_N32
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(22),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(22));

-- Location: MLABCELL_X6_Y4_N9
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~31_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(22) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(22) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(24)) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(22) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(22) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(24))) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(22) & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(22) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(24))) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(22) & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(22) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(24) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101010000010100000101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(24),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(22),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(22),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~31_combout\);

-- Location: LABCELL_X4_Y2_N21
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & ( 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\) # 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\)))) ) ) # ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & ( (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001011000000000000101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\);

-- Location: LABCELL_X4_Y2_N36
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & ( 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & ( (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\) ) ) ) # ( 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & ( (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\) ) ) ) # ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & ( 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000100000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\);

-- Location: FF_X6_Y4_N11
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~31_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(23));

-- Location: FF_X4_Y4_N17
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(23),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(23));

-- Location: FF_X6_Y5_N31
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(23),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(23));

-- Location: MLABCELL_X6_Y4_N36
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~42_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(25) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(23))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(23))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(25) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(23))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(23)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(23),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(23),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(25),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~42_combout\);

-- Location: FF_X6_Y4_N38
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~42_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(24));

-- Location: LABCELL_X9_Y6_N9
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(24),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X9_Y6_N11
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(24));

-- Location: LABCELL_X15_Y12_N9
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[21]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(24)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(24),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[21]~feeder_combout\);

-- Location: FF_X15_Y12_N10
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[21]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(21));

-- Location: LABCELL_X17_Y12_N36
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[24]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[24]~feeder_combout\);

-- Location: LABCELL_X17_Y12_N9
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[25]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[25]~feeder_combout\);

-- Location: IOIBUF_X68_Y45_N4
\SRAM_D[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(10),
	o => \SRAM_D[10]~input_o\);

-- Location: FF_X36_Y24_N56
\sram_conduit|SRAM_D_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SRAM_D[10]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(10));

-- Location: LABCELL_X36_Y24_N21
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][10]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_conduit|ALT_INV_SRAM_D_in_reg\(10),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][10]~feeder_combout\);

-- Location: LABCELL_X33_Y24_N51
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][10]~feeder_combout\ = ( \sram_conduit|SRAM_D_in_reg\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(10),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][10]~feeder_combout\);

-- Location: FF_X36_Y24_N44
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~15_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][10]~q\);

-- Location: LABCELL_X36_Y24_N42
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~15_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & (\sram_conduit|SRAM_D_in_reg\(10))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & ((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_conduit|ALT_INV_SRAM_D_in_reg\(10),
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][10]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~15_combout\);

-- Location: LABCELL_X36_Y24_N36
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][10]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~15_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][10]~feeder_combout\);

-- Location: FF_X36_Y24_N37
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][10]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][10]~q\);

-- Location: FF_X33_Y24_N52
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][10]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][10]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][10]~q\);

-- Location: FF_X36_Y24_N23
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][10]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][10]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][10]~q\);

-- Location: LABCELL_X36_Y24_N54
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16_combout\ = ( \sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & ((\sram_conduit|SRAM_D_in_reg\(10)))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][10]~q\)) ) ) # ( !\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][10]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][10]~q\,
	datad => \sram_conduit|ALT_INV_SRAM_D_in_reg\(10),
	dataf => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16_combout\);

-- Location: LABCELL_X21_Y12_N18
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[26]~feeder_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[26]~feeder_combout\);

-- Location: LABCELL_X22_Y12_N36
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[5]~feeder_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[5]~feeder_combout\);

-- Location: FF_X40_Y21_N59
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][78]~q\);

-- Location: LABCELL_X40_Y21_N57
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~0_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][78]~q\ & ( \mm_interconnect_0|cmd_mux|saved_grant\(0) ) ) # ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][78]~q\ & ( \mm_interconnect_0|cmd_mux|saved_grant\(0) & ( !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1) ) ) ) # ( 
-- \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][78]~q\ & ( !\mm_interconnect_0|cmd_mux|saved_grant\(0) & ( \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[1][78]~q\,
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X36_Y21_N42
\mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~0_combout\ = ( \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & ( (\mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & 
-- \mm_interconnect_0|cmd_mux|saved_grant\(1)) ) ) # ( !\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & ( (!\mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & (\mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- ((!\cpu|i_read~DUPLICATE_q\)))) # (\mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & (((\mm_interconnect_0|cmd_mux|saved_grant\(0) & !\cpu|i_read~DUPLICATE_q\)) # (\mm_interconnect_0|cmd_mux|saved_grant\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000101001101110000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	datab => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \cpu|ALT_INV_i_read~DUPLICATE_q\,
	dataf => \mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~q\,
	combout => \mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~0_combout\);

-- Location: LABCELL_X40_Y21_N39
\mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~1_combout\ = ( \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ( \mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (\mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~0_combout\ & 
-- ((\mm_interconnect_0|cmd_demux|src0_valid~0_combout\) # (\mm_interconnect_0|cmd_mux|saved_grant\(1)))) ) ) ) # ( !\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ( \mm_interconnect_0|cmd_mux|saved_grant\(0) & ( 
-- (\mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~0_combout\ & \mm_interconnect_0|cmd_demux|src0_valid~0_combout\) ) ) ) # ( \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ( !\mm_interconnect_0|cmd_mux|saved_grant\(0) & ( 
-- (\mm_interconnect_0|cmd_mux|saved_grant\(1) & \mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000011000000110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \mm_interconnect_0|cpu_jtag_debug_module_agent|ALT_INV_local_read~0_combout\,
	datac => \mm_interconnect_0|cmd_demux|ALT_INV_src0_valid~0_combout\,
	datae => \mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\,
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~1_combout\);

-- Location: LABCELL_X40_Y21_N12
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]~2_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~1_combout\ & ( (!\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- ((!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~q\) # ((!\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(0))))) # (\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & (((\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(0))))) ) ) # ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~1_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(0) & ((!\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000001111001110001000111110111000100011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_waitrequest~q\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_agent|ALT_INV_local_read~1_combout\,
	combout => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X40_Y21_N14
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X40_Y21_N24
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & ( \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(0) ) ) # ( 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & ( !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(0) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X37_Y17_N8
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][78]~q\);

-- Location: MLABCELL_X37_Y17_N15
\mm_interconnect_0|rsp_demux|src1_valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux|src1_valid~combout\ = (!\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][78]~q\ & \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][78]~q\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	combout => \mm_interconnect_0|rsp_demux|src1_valid~combout\);

-- Location: LABCELL_X38_Y18_N51
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_~GND~combout\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\);

-- Location: LABCELL_X23_Y18_N0
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ = SUM(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: FF_X32_Y19_N49
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1));

-- Location: MLABCELL_X37_Y17_N21
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \mm_interconnect_0|cmd_demux_001|sink_ready~2_combout\ & ( ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))))) # (\mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\) ) ) # ( 
-- !\mm_interconnect_0|cmd_demux_001|sink_ready~2_combout\ & ( (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000001011101100001111101111110000111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~2_combout\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X37_Y17_N22
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0));

-- Location: MLABCELL_X32_Y19_N3
\mm_interconnect_0|router_001|Equal12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal12~0_combout\ = ( \cpu|W_alu_result\(4) & ( \cpu|W_alu_result[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_W_alu_result\(4),
	combout => \mm_interconnect_0|router_001|Equal12~0_combout\);

-- Location: IOIBUF_X68_Y45_N21
\SRAM_D[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(11),
	o => \SRAM_D[11]~input_o\);

-- Location: FF_X36_Y23_N8
\sram_conduit|SRAM_D_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SRAM_D[11]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(11));

-- Location: LABCELL_X36_Y23_N48
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][11]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sram_conduit|ALT_INV_SRAM_D_in_reg\(11),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][11]~feeder_combout\);

-- Location: LABCELL_X33_Y24_N39
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][11]~feeder_combout\ = ( \sram_conduit|SRAM_D_in_reg\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(11),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][11]~feeder_combout\);

-- Location: FF_X33_Y24_N32
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][11]~q\);

-- Location: LABCELL_X33_Y24_N30
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~8_combout\ = ( \sram_conduit|SRAM_D_in_reg\(11) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][11]~q\) ) ) 
-- # ( !\sram_conduit|SRAM_D_in_reg\(11) & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][11]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][11]~q\,
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(11),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~8_combout\);

-- Location: LABCELL_X33_Y24_N0
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][11]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~8_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][11]~feeder_combout\);

-- Location: FF_X33_Y24_N2
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][11]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][11]~q\);

-- Location: FF_X33_Y24_N40
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][11]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][11]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][11]~q\);

-- Location: FF_X36_Y23_N50
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][11]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][11]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][11]~q\);

-- Location: LABCELL_X36_Y23_N6
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][11]~q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always8~0_combout\) # (\sram_conduit|SRAM_D_in_reg\(11)) ) 
-- ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][11]~q\ & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always8~0_combout\ & \sram_conduit|SRAM_D_in_reg\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_always8~0_combout\,
	datad => \sram_conduit|ALT_INV_SRAM_D_in_reg\(11),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][11]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8_combout\);

-- Location: LABCELL_X17_Y12_N24
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[27]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[27]~feeder_combout\);

-- Location: IOIBUF_X68_Y41_N21
\SRAM_D[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(3),
	o => \SRAM_D[3]~input_o\);

-- Location: FF_X36_Y24_N32
\sram_conduit|SRAM_D_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SRAM_D[3]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(3));

-- Location: LABCELL_X36_Y24_N12
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][3]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sram_conduit|ALT_INV_SRAM_D_in_reg\(3),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][3]~feeder_combout\);

-- Location: LABCELL_X35_Y24_N27
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][3]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(3),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][3]~feeder_combout\);

-- Location: FF_X35_Y24_N17
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][3]~q\);

-- Location: LABCELL_X35_Y24_N15
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~5_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & (\sram_conduit|SRAM_D_in_reg\(3))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & ((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(3),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][3]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~5_combout\);

-- Location: LABCELL_X35_Y24_N51
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][3]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~5_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][3]~feeder_combout\);

-- Location: FF_X35_Y24_N52
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][3]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][3]~q\);

-- Location: FF_X35_Y24_N28
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][3]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][3]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][3]~q\);

-- Location: FF_X36_Y24_N14
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][3]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][3]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][3]~q\);

-- Location: LABCELL_X36_Y24_N30
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~5_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][3]~q\ & ( (!\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\) # ((\sram_conduit|SRAM_D_in_reg\(3)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0))) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][3]~q\ & ( (\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & \sram_conduit|SRAM_D_in_reg\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010010111011111111111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datad => \sram_conduit|ALT_INV_SRAM_D_in_reg\(3),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][3]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~5_combout\);

-- Location: LABCELL_X38_Y20_N9
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~5_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(3) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(3)) # (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~5_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(3),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~5_combout\);

-- Location: FF_X38_Y20_N11
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(3));

-- Location: LABCELL_X38_Y20_N12
\mm_interconnect_0|rsp_mux_001|src_payload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~5_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(3) & ( 
-- ((!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ((\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\))) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~5_combout\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(3) & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~5_combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(3) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ((\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100001111110001010101010101010111010111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~5_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(3),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~2_combout\);

-- Location: IOIBUF_X68_Y45_N38
\SRAM_D[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(12),
	o => \SRAM_D[12]~input_o\);

-- Location: FF_X36_Y24_N29
\sram_conduit|SRAM_D_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SRAM_D[12]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(12));

-- Location: LABCELL_X36_Y24_N48
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][12]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(12),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][12]~feeder_combout\);

-- Location: LABCELL_X35_Y24_N36
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][12]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(12),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][12]~feeder_combout\);

-- Location: FF_X37_Y24_N29
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][12]~q\);

-- Location: MLABCELL_X37_Y24_N27
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~1_combout\ = ( \sram_conduit|SRAM_D_in_reg\(12) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][12]~q\) ) ) 
-- # ( !\sram_conduit|SRAM_D_in_reg\(12) & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][12]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][12]~q\,
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(12),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~1_combout\);

-- Location: FF_X37_Y24_N19
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][12]~q\);

-- Location: FF_X35_Y24_N37
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][12]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][12]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][12]~q\);

-- Location: FF_X36_Y24_N50
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][12]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][12]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][12]~q\);

-- Location: LABCELL_X36_Y24_N27
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~1_combout\ = ( \sram_conduit|SRAM_D_in_reg\(12) & ( \sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][12]~q\) ) ) ) # ( !\sram_conduit|SRAM_D_in_reg\(12) & ( \sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][12]~q\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0)) ) ) ) # ( \sram_conduit|SRAM_D_in_reg\(12) & ( !\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][12]~q\ ) ) ) # 
-- ( !\sram_conduit|SRAM_D_in_reg\(12) & ( !\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][12]~q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datae => \sram_conduit|ALT_INV_SRAM_D_in_reg\(12),
	dataf => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~1_combout\);

-- Location: LABCELL_X35_Y22_N51
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~18_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~1_combout\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\ ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~1_combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\,
	datae => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~1_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~18_combout\);

-- Location: LABCELL_X17_Y12_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[28]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[28]~feeder_combout\);

-- Location: LABCELL_X40_Y20_N3
\cpu|Equal101~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal101~1_combout\ = ( !\cpu|D_iw\(11) & ( (!\cpu|D_iw\(14) & (\cpu|D_iw\(16) & (!\cpu|D_iw\(15) & \cpu|Equal101~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(14),
	datab => \cpu|ALT_INV_D_iw\(16),
	datac => \cpu|ALT_INV_D_iw\(15),
	datad => \cpu|ALT_INV_Equal101~0_combout\,
	dataf => \cpu|ALT_INV_D_iw\(11),
	combout => \cpu|Equal101~1_combout\);

-- Location: FF_X40_Y20_N5
\cpu|R_ctrl_rdctl_inst~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|Equal101~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y19_N21
\rtx_timer|period_l_wr_strobe~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_l_wr_strobe~0_combout\ = ( !\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(1) & ( \mm_interconnect_0|router_001|Equal7~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal7~0_combout\,
	dataf => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \rtx_timer|period_l_wr_strobe~0_combout\);

-- Location: MLABCELL_X37_Y17_N45
\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ = ( \mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & ( \sram_cvgx|slave_translator|waitrequest_reset_override~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	dataf => \mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	combout => \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LABCELL_X41_Y19_N0
\mm_interconnect_0|rtx_timer_s1_translator|av_waitrequest_generated~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rtx_timer_s1_translator|av_waitrequest_generated~0_combout\ = ( \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\(0) & ( (!\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & 
-- ((!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\) # (!\rtx_timer|period_l_wr_strobe~0_combout\))) ) ) # ( !\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\(0) & ( 
-- (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (!\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & \rtx_timer|period_l_wr_strobe~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011110000110000001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datac => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\,
	datad => \rtx_timer|ALT_INV_period_l_wr_strobe~0_combout\,
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_wait_latency_counter\(0),
	combout => \mm_interconnect_0|rtx_timer_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: MLABCELL_X42_Y19_N33
\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter~1_combout\ = ( !\mm_interconnect_0|rtx_timer_s1_translator|av_waitrequest_generated~0_combout\ & ( (\rtx_timer|period_l_wr_strobe~0_combout\ & 
-- (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & !\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_period_l_wr_strobe~0_combout\,
	datab => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datad => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	combout => \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X42_Y19_N35
\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\(0));

-- Location: FF_X42_Y19_N32
\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\(1));

-- Location: MLABCELL_X42_Y19_N30
\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter~0_combout\ = ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (\rtx_timer|period_l_wr_strobe~0_combout\ & 
-- (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & (!\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\(0) $ (!\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\(1))))) ) ) # ( 
-- !\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (\rtx_timer|period_l_wr_strobe~0_combout\ & (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\(0) & \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000001000100000000000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_period_l_wr_strobe~0_combout\,
	datab => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datac => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X42_Y19_N31
\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter[1]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y17_N0
\cpu|D_ctrl_rot_right~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_rot_right~0_combout\ = ( \cpu|D_ctrl_shift_logical~0_combout\ & ( (!\cpu|D_iw\(15) & \cpu|D_iw\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_D_iw\(15),
	datac => \cpu|ALT_INV_D_iw\(14),
	dataf => \cpu|ALT_INV_D_ctrl_shift_logical~0_combout\,
	combout => \cpu|D_ctrl_rot_right~0_combout\);

-- Location: FF_X30_Y17_N2
\cpu|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_rot_right~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_rot_right~q\);

-- Location: LABCELL_X33_Y17_N0
\cpu|E_shift_rot_result_nxt[20]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[20]~6_combout\ = (!\cpu|R_ctrl_shift_rot_right~q\ & (\cpu|E_shift_rot_result\(19))) # (\cpu|R_ctrl_shift_rot_right~q\ & ((\cpu|E_shift_rot_result\(21))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result\(19),
	datac => \cpu|ALT_INV_E_shift_rot_result\(21),
	combout => \cpu|E_shift_rot_result_nxt[20]~6_combout\);

-- Location: LABCELL_X17_Y12_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[29]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[29]~feeder_combout\);

-- Location: FF_X27_Y20_N43
\cpu|R_ctrl_ld~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_ld~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_ld~DUPLICATE_q\);

-- Location: LABCELL_X40_Y20_N24
\cpu|E_src2[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[5]~feeder_combout\ = ( \cpu|D_iw\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_D_iw\(11),
	combout => \cpu|E_src2[5]~feeder_combout\);

-- Location: LABCELL_X27_Y18_N48
\cpu|D_ctrl_hi_imm16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_hi_imm16~0_combout\ = ( \cpu|D_iw\(2) & ( !\cpu|D_iw\(0) & ( (!\cpu|D_iw[1]~DUPLICATE_q\ & (\cpu|D_iw\(5) & ((\cpu|D_iw\(4)) # (\cpu|D_iw[3]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(4),
	datac => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_D_iw\(5),
	datae => \cpu|ALT_INV_D_iw\(2),
	dataf => \cpu|ALT_INV_D_iw\(0),
	combout => \cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: FF_X27_Y18_N49
\cpu|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_hi_imm16~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_hi_imm16~q\);

-- Location: MLABCELL_X32_Y16_N57
\cpu|D_ctrl_retaddr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_retaddr~1_combout\ = ( \cpu|D_iw\(15) & ( \cpu|D_iw\(14) & ( (!\cpu|D_iw\(16) & \cpu|D_iw\(13)) ) ) ) # ( !\cpu|D_iw\(15) & ( \cpu|D_iw\(14) & ( (\cpu|D_iw\(16) & \cpu|D_iw\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_D_iw\(16),
	datac => \cpu|ALT_INV_D_iw\(13),
	datae => \cpu|ALT_INV_D_iw\(15),
	dataf => \cpu|ALT_INV_D_iw\(14),
	combout => \cpu|D_ctrl_retaddr~1_combout\);

-- Location: LABCELL_X31_Y20_N15
\cpu|D_ctrl_break~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_break~0_combout\ = ( \cpu|Equal2~0_combout\ & ( \cpu|D_iw\(16) & ( \cpu|D_iw\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(13),
	datae => \cpu|ALT_INV_Equal2~0_combout\,
	dataf => \cpu|ALT_INV_D_iw\(16),
	combout => \cpu|D_ctrl_break~0_combout\);

-- Location: LABCELL_X31_Y20_N36
\cpu|D_ctrl_exception~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~0_combout\ = ( \cpu|D_ctrl_break~0_combout\ & ( (\cpu|D_iw\(15) & (\cpu|D_iw\(14) & !\cpu|D_iw\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(15),
	datab => \cpu|ALT_INV_D_iw\(14),
	datac => \cpu|ALT_INV_D_iw\(12),
	dataf => \cpu|ALT_INV_D_ctrl_break~0_combout\,
	combout => \cpu|D_ctrl_exception~0_combout\);

-- Location: MLABCELL_X37_Y20_N42
\cpu|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal0~0_combout\ = ( \cpu|D_iw[3]~DUPLICATE_q\ ) # ( !\cpu|D_iw[3]~DUPLICATE_q\ & ( \cpu|D_iw\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_D_iw\(4),
	dataf => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	combout => \cpu|Equal0~0_combout\);

-- Location: LABCELL_X28_Y18_N30
\cpu|D_ctrl_implicit_dst_retaddr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_implicit_dst_retaddr~0_combout\ = ( !\cpu|Equal0~0_combout\ & ( (!\cpu|D_iw\(0) & (!\cpu|D_iw\(5) & !\cpu|D_iw\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_D_iw\(0),
	datac => \cpu|ALT_INV_D_iw\(5),
	datad => \cpu|ALT_INV_D_iw\(2),
	dataf => \cpu|ALT_INV_Equal0~0_combout\,
	combout => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LABCELL_X30_Y18_N48
\cpu|D_ctrl_retaddr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_retaddr~2_combout\ = ( !\cpu|D_ctrl_implicit_dst_retaddr~0_combout\ & ( (!\cpu|D_ctrl_exception~0_combout\ & ((!\cpu|Equal2~0_combout\) # ((!\cpu|D_ctrl_retaddr~1_combout\) # (\cpu|D_iw\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000111110110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Equal2~0_combout\,
	datab => \cpu|ALT_INV_D_iw\(12),
	datac => \cpu|ALT_INV_D_ctrl_retaddr~1_combout\,
	datad => \cpu|ALT_INV_D_ctrl_exception~0_combout\,
	dataf => \cpu|ALT_INV_D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \cpu|D_ctrl_retaddr~2_combout\);

-- Location: LABCELL_X30_Y18_N51
\cpu|Equal101~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal101~6_combout\ = ( !\cpu|D_iw\(13) & ( (\cpu|Equal2~0_combout\ & !\cpu|D_iw\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Equal2~0_combout\,
	datac => \cpu|ALT_INV_D_iw\(12),
	dataf => \cpu|ALT_INV_D_iw\(13),
	combout => \cpu|Equal101~6_combout\);

-- Location: LABCELL_X30_Y18_N39
\cpu|Equal101~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal101~8_combout\ = ( \cpu|Equal101~6_combout\ & ( (\cpu|Equal101~2_combout\ & (\cpu|D_iw\(14) & !\cpu|D_iw\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Equal101~2_combout\,
	datac => \cpu|ALT_INV_D_iw\(14),
	datad => \cpu|ALT_INV_D_iw\(15),
	dataf => \cpu|ALT_INV_Equal101~6_combout\,
	combout => \cpu|Equal101~8_combout\);

-- Location: LABCELL_X28_Y17_N21
\cpu|Equal101~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal101~5_combout\ = ( !\cpu|D_iw\(16) & ( (\cpu|D_iw\(11) & (!\cpu|D_iw\(14) & !\cpu|D_iw\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(11),
	datac => \cpu|ALT_INV_D_iw\(14),
	datad => \cpu|ALT_INV_D_iw\(15),
	dataf => \cpu|ALT_INV_D_iw\(16),
	combout => \cpu|Equal101~5_combout\);

-- Location: LABCELL_X30_Y18_N3
\cpu|Equal101~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal101~7_combout\ = ( \cpu|Equal101~6_combout\ & ( \cpu|Equal101~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_Equal101~5_combout\,
	dataf => \cpu|ALT_INV_Equal101~6_combout\,
	combout => \cpu|Equal101~7_combout\);

-- Location: LABCELL_X40_Y20_N45
\cpu|D_ctrl_force_src2_zero~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_force_src2_zero~0_combout\ = ( \cpu|D_iw\(15) & ( \cpu|D_iw\(11) & ( (!\cpu|D_iw\(13) & (!\cpu|D_iw\(16))) # (\cpu|D_iw\(13) & ((!\cpu|D_iw\(14)))) ) ) ) # ( !\cpu|D_iw\(15) & ( \cpu|D_iw\(11) & ( (!\cpu|D_iw\(16) & \cpu|D_iw\(13)) ) ) ) # ( 
-- \cpu|D_iw\(15) & ( !\cpu|D_iw\(11) & ( (\cpu|D_iw\(16) & (\cpu|D_iw\(13) & !\cpu|D_iw\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000000001100000011001100111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_D_iw\(16),
	datac => \cpu|ALT_INV_D_iw\(13),
	datad => \cpu|ALT_INV_D_iw\(14),
	datae => \cpu|ALT_INV_D_iw\(15),
	dataf => \cpu|ALT_INV_D_iw\(11),
	combout => \cpu|D_ctrl_force_src2_zero~0_combout\);

-- Location: LABCELL_X27_Y18_N12
\cpu|Equal2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~13_combout\ = ( \cpu|D_iw\(0) & ( !\cpu|D_iw\(5) & ( (!\cpu|D_iw[1]~DUPLICATE_q\ & (!\cpu|D_iw\(2) & (!\cpu|D_iw[3]~DUPLICATE_q\ & !\cpu|D_iw\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_D_iw\(4),
	datae => \cpu|ALT_INV_D_iw\(0),
	dataf => \cpu|ALT_INV_D_iw\(5),
	combout => \cpu|Equal2~13_combout\);

-- Location: LABCELL_X30_Y18_N6
\cpu|D_ctrl_force_src2_zero~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_force_src2_zero~1_combout\ = ( \cpu|Equal2~0_combout\ & ( (!\cpu|Equal2~13_combout\ & ((!\cpu|D_ctrl_force_src2_zero~0_combout\) # (\cpu|D_iw\(12)))) ) ) # ( !\cpu|Equal2~0_combout\ & ( !\cpu|Equal2~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110011000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_D_iw\(12),
	datac => \cpu|ALT_INV_D_ctrl_force_src2_zero~0_combout\,
	datad => \cpu|ALT_INV_Equal2~13_combout\,
	dataf => \cpu|ALT_INV_Equal2~0_combout\,
	combout => \cpu|D_ctrl_force_src2_zero~1_combout\);

-- Location: LABCELL_X30_Y18_N0
\cpu|D_ctrl_force_src2_zero~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_force_src2_zero~2_combout\ = ( \cpu|D_ctrl_force_src2_zero~1_combout\ & ( (!\cpu|D_ctrl_retaddr~2_combout\) # ((\cpu|Equal101~7_combout\) # (\cpu|Equal101~8_combout\)) ) ) # ( !\cpu|D_ctrl_force_src2_zero~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110111011111111111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_ctrl_retaddr~2_combout\,
	datab => \cpu|ALT_INV_Equal101~8_combout\,
	datad => \cpu|ALT_INV_Equal101~7_combout\,
	dataf => \cpu|ALT_INV_D_ctrl_force_src2_zero~1_combout\,
	combout => \cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: FF_X30_Y18_N1
\cpu|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_force_src2_zero~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_force_src2_zero~q\);

-- Location: LABCELL_X28_Y17_N18
\cpu|R_src2_lo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo~0_combout\ = ( \cpu|R_ctrl_force_src2_zero~q\ ) # ( !\cpu|R_ctrl_force_src2_zero~q\ & ( \cpu|R_ctrl_hi_imm16~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \cpu|ALT_INV_R_ctrl_force_src2_zero~q\,
	combout => \cpu|R_src2_lo~0_combout\);

-- Location: LABCELL_X31_Y18_N33
\cpu|D_wr_dst_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_wr_dst_reg~1_combout\ = ( \cpu|D_iw\(2) & ( (\cpu|D_iw\(0) & !\cpu|D_iw[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(0),
	datab => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_D_iw\(2),
	combout => \cpu|D_wr_dst_reg~1_combout\);

-- Location: LABCELL_X31_Y18_N48
\cpu|R_src2_use_imm~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_use_imm~0_combout\ = ( \cpu|D_iw\(11) & ( \cpu|D_ctrl_shift_logical~0_combout\ & ( ((!\cpu|D_ctrl_b_is_dst~0_combout\) # ((\cpu|R_valid~q\ & \cpu|R_ctrl_br_nxt~0_combout\))) # (\cpu|D_wr_dst_reg~1_combout\) ) ) ) # ( !\cpu|D_iw\(11) & ( 
-- \cpu|D_ctrl_shift_logical~0_combout\ ) ) # ( \cpu|D_iw\(11) & ( !\cpu|D_ctrl_shift_logical~0_combout\ & ( ((!\cpu|D_ctrl_b_is_dst~0_combout\) # ((\cpu|R_valid~q\ & \cpu|R_ctrl_br_nxt~0_combout\))) # (\cpu|D_wr_dst_reg~1_combout\) ) ) ) # ( !\cpu|D_iw\(11) 
-- & ( !\cpu|D_ctrl_shift_logical~0_combout\ & ( ((!\cpu|D_ctrl_b_is_dst~0_combout\) # ((\cpu|R_valid~q\ & \cpu|R_ctrl_br_nxt~0_combout\))) # (\cpu|D_wr_dst_reg~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100011111111111110001111111111111111111111111111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_valid~q\,
	datab => \cpu|ALT_INV_R_ctrl_br_nxt~0_combout\,
	datac => \cpu|ALT_INV_D_wr_dst_reg~1_combout\,
	datad => \cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	datae => \cpu|ALT_INV_D_iw\(11),
	dataf => \cpu|ALT_INV_D_ctrl_shift_logical~0_combout\,
	combout => \cpu|R_src2_use_imm~0_combout\);

-- Location: FF_X31_Y18_N50
\cpu|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_use_imm~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_src2_use_imm~q\);

-- Location: FF_X40_Y20_N25
\cpu|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[5]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(5));

-- Location: LABCELL_X35_Y18_N33
\cpu|E_logic_result[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[5]~4_combout\ = ( \cpu|E_src2\(5) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src1\(5)))) ) ) # ( !\cpu|E_src2\(5) & ( (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src1\(5))) # (\cpu|R_logic_op\(1) & 
-- ((\cpu|E_src1\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000110011100010000011001100110011011001100011001101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(0),
	datab => \cpu|ALT_INV_R_logic_op\(1),
	datad => \cpu|ALT_INV_E_src1\(5),
	dataf => \cpu|ALT_INV_E_src2\(5),
	combout => \cpu|E_logic_result[5]~4_combout\);

-- Location: LABCELL_X35_Y18_N12
\cpu|E_alu_result[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[5]~5_combout\ = ( \cpu|E_logic_result[5]~4_combout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (((\cpu|Add2~17_sumout\)) # (\cpu|R_ctrl_logic~q\))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(5))))) ) ) # ( 
-- !\cpu|E_logic_result[5]~4_combout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (!\cpu|R_ctrl_logic~q\ & (\cpu|Add2~17_sumout\))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \cpu|ALT_INV_Add2~17_sumout\,
	datad => \cpu|ALT_INV_E_shift_rot_result\(5),
	dataf => \cpu|ALT_INV_E_logic_result[5]~4_combout\,
	combout => \cpu|E_alu_result[5]~5_combout\);

-- Location: FF_X35_Y18_N14
\cpu|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[5]~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(5));

-- Location: FF_X40_Y20_N4
\cpu|R_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|Equal101~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_rdctl_inst~q\);

-- Location: FF_X35_Y17_N26
\cpu|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[3]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(3));

-- Location: LABCELL_X36_Y18_N9
\pio_hex3|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|Equal2~0_combout\ = ( !\cpu|W_alu_result\(3) & ( (\cpu|W_alu_result\(4) & \cpu|W_alu_result\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(4),
	datad => \cpu|ALT_INV_W_alu_result\(2),
	dataf => \cpu|ALT_INV_W_alu_result\(3),
	combout => \pio_hex3|Equal2~0_combout\);

-- Location: MLABCELL_X32_Y20_N3
\pio_hex3|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|Equal2~1_combout\ = ( \cpu|W_alu_result\(4) & ( !\cpu|W_alu_result[3]~DUPLICATE_q\ & ( !\cpu|W_alu_result\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_W_alu_result\(2),
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	combout => \pio_hex3|Equal2~1_combout\);

-- Location: FF_X33_Y16_N58
\cpu|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(5));

-- Location: MLABCELL_X42_Y21_N57
\pio_hex3|data_out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|data_out~7_combout\ = ( \cpu|d_writedata\(5) & ( !\pio_hex3|Equal2~0_combout\ ) ) # ( !\cpu|d_writedata\(5) & ( (\pio_hex3|data_out\(5) & ((\pio_hex3|Equal2~1_combout\) # (\pio_hex3|Equal2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datab => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datad => \pio_hex3|ALT_INV_data_out\(5),
	dataf => \cpu|ALT_INV_d_writedata\(5),
	combout => \pio_hex3|data_out~7_combout\);

-- Location: LABCELL_X36_Y18_N42
\mm_interconnect_0|router_001|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal2~1_combout\ = ( \mm_interconnect_0|router_001|Equal2~0_combout\ & ( \mm_interconnect_0|router_001|Equal1~0_combout\ & ( (\mm_interconnect_0|router_001|Equal1~1_combout\ & (!\cpu|W_alu_result\(5) & 
-- (!\cpu|W_alu_result\(7) & !\cpu|W_alu_result\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datab => \cpu|ALT_INV_W_alu_result\(5),
	datac => \cpu|ALT_INV_W_alu_result\(7),
	datad => \cpu|ALT_INV_W_alu_result\(6),
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	combout => \mm_interconnect_0|router_001|Equal2~1_combout\);

-- Location: MLABCELL_X37_Y21_N30
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~1_combout\ ) # ( !\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~1_combout\ & ( 
-- (\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(0) & ((!\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0)) # (\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110101000000001111010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datac => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\,
	combout => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X37_Y21_N32
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(0));

-- Location: FF_X37_Y21_N55
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(1));

-- Location: MLABCELL_X37_Y21_N24
\mm_interconnect_0|pio_hex3_s1_translator|av_waitrequest_generated~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex3_s1_translator|av_waitrequest_generated~0_combout\ = ( \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & ( (!\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter\(1) & 
-- ((!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\) # (!\pio_hex3|data_out[0]~1_combout\))) ) ) # ( !\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & ( 
-- (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (!\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter\(1) & \pio_hex3|data_out[0]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datac => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \pio_hex3|ALT_INV_data_out[0]~1_combout\,
	dataf => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	combout => \mm_interconnect_0|pio_hex3_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: MLABCELL_X37_Y21_N54
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(1) & ( \mm_interconnect_0|pio_hex3_s1_translator|av_waitrequest_generated~0_combout\ & ( 
-- (!\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- \mm_interconnect_0|pio_hex3_s1_translator|av_waitrequest_generated~0_combout\ & ( (\mm_interconnect_0|router_001|Equal2~1_combout\ & (\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\))) ) ) ) # ( \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- !\mm_interconnect_0|pio_hex3_s1_translator|av_waitrequest_generated~0_combout\ & ( (!\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000100001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal2~1_combout\,
	datab => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datae => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	combout => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X37_Y21_N56
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y21_N45
\pio_hex3|data_out[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|data_out[0]~1_combout\ = ( \mm_interconnect_0|router_001|Equal2~1_combout\ & ( !\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal2~1_combout\,
	combout => \pio_hex3|data_out[0]~1_combout\);

-- Location: FF_X37_Y21_N43
\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter\(0));

-- Location: MLABCELL_X37_Y21_N42
\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter~1_combout\ = ( !\mm_interconnect_0|pio_hex3_s1_translator|av_waitrequest_generated~0_combout\ & ( (\pio_hex3|data_out[0]~1_combout\ & 
-- (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & !\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pio_hex3|ALT_INV_data_out[0]~1_combout\,
	datac => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datad => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	combout => \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X37_Y21_N44
\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter[0]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y21_N48
\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter~0_combout\ = ( \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter\(1) & ( (!\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & 
-- (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & \pio_hex3|data_out[0]~1_combout\)) ) ) # ( !\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter\(1) & ( 
-- (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- \pio_hex3|data_out[0]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000110000000000000000010000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	datac => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datad => \pio_hex3|ALT_INV_data_out[0]~1_combout\,
	datae => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X37_Y21_N50
\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X38_Y17_N57
\pio_hex2|data_out[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|data_out[0]~0_combout\ = ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2)) # (\cpu|W_alu_result\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \pio_hex2|data_out[0]~0_combout\);

-- Location: MLABCELL_X37_Y21_N3
\pio_hex3|data_out[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|data_out[0]~2_combout\ = ( !\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & ( (!\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter\(1) & (\pio_hex3|data_out[0]~1_combout\ & 
-- \pio_hex2|data_out[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \pio_hex3|ALT_INV_data_out[0]~1_combout\,
	datad => \pio_hex2|ALT_INV_data_out[0]~0_combout\,
	dataf => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	combout => \pio_hex3|data_out[0]~2_combout\);

-- Location: FF_X42_Y21_N58
\pio_hex3|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex3|data_out~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex3|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex3|data_out\(5));

-- Location: MLABCELL_X42_Y21_N21
\pio_hex3|readdata[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|readdata\(5) = ( !\cpu|W_alu_result\(4) & ( !\cpu|W_alu_result[3]~DUPLICATE_q\ & ( (!\cpu|W_alu_result\(2) & \pio_hex3|data_out\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_W_alu_result\(2),
	datad => \pio_hex3|ALT_INV_data_out\(5),
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	combout => \pio_hex3|readdata\(5));

-- Location: FF_X42_Y21_N22
\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex3|readdata\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(5));

-- Location: LABCELL_X38_Y18_N57
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_~GND~combout\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\);

-- Location: MLABCELL_X3_Y3_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100000000000000010001000000010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X3_Y3_N50
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LABCELL_X2_Y5_N45
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001010100010101000000000000000000010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X2_Y2_N2
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(2));

-- Location: LABCELL_X2_Y2_N21
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(2),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[3]~feeder_combout\);

-- Location: FF_X2_Y2_N22
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(3));

-- Location: LABCELL_X2_Y2_N18
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(3),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[4]~feeder_combout\);

-- Location: FF_X2_Y2_N19
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(4));

-- Location: FF_X2_Y2_N10
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(5));

-- Location: LABCELL_X2_Y2_N6
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(5),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[6]~feeder_combout\);

-- Location: FF_X2_Y2_N7
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(6));

-- Location: FF_X2_Y2_N46
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(7));

-- Location: FF_X1_Y5_N19
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(8));

-- Location: LABCELL_X7_Y2_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LABCELL_X1_Y4_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\);

-- Location: LABCELL_X2_Y4_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101000000000000010100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~16_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout\);

-- Location: FF_X7_Y2_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LABCELL_X7_Y2_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: LABCELL_X1_Y4_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001000000010110000100001001111011111110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	datac => \rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	dataf => \rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\);

-- Location: LABCELL_X1_Y4_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout\);

-- Location: LABCELL_X1_Y4_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110000100000111011000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\);

-- Location: LABCELL_X1_Y4_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\);

-- Location: LABCELL_X1_Y4_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~1_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\);

-- Location: FF_X1_Y4_N43
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: FF_X1_Y4_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LABCELL_X1_Y4_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000111010000010100011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9_combout\);

-- Location: LABCELL_X2_Y4_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\);

-- Location: FF_X7_Y2_N38
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LABCELL_X2_Y5_N48
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000111111111111010100000000001000001111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\,
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datag => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~1_combout\);

-- Location: LABCELL_X1_Y5_N24
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~1_combout\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~feeder_combout\);

-- Location: FF_X1_Y5_N26
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~q\);

-- Location: LABCELL_X2_Y5_N54
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[9]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011101110111011101110111011101100111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: FF_X2_Y5_N56
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(9));

-- Location: LABCELL_X2_Y2_N42
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout\);

-- Location: FF_X2_Y2_N44
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(0));

-- Location: FF_X2_Y2_N17
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(0),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|count\(1));

-- Location: LABCELL_X2_Y5_N36
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datad => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X6_Y3_N13
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(0));

-- Location: LABCELL_X28_Y15_N30
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC 
-- ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X28_Y15_N31
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LABCELL_X28_Y15_N33
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X28_Y15_N34
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LABCELL_X28_Y15_N36
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X28_Y15_N37
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LABCELL_X28_Y15_N39
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X28_Y15_N40
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LABCELL_X28_Y15_N42
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X28_Y15_N43
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LABCELL_X28_Y15_N45
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\);

-- Location: FF_X28_Y15_N47
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LABCELL_X30_Y15_N0
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) ) + ( VCC 
-- ) + ( !VCC ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) ) + ( VCC 
-- ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X30_Y15_N1
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LABCELL_X30_Y15_N3
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X30_Y15_N4
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LABCELL_X30_Y15_N6
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X30_Y15_N7
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LABCELL_X30_Y15_N9
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X30_Y15_N10
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LABCELL_X30_Y15_N12
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X30_Y15_N13
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LABCELL_X30_Y15_N15
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\);

-- Location: FF_X30_Y15_N16
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LABCELL_X2_Y5_N3
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|state~0_combout\);

-- Location: LABCELL_X2_Y5_N15
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000001011111010111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LABCELL_X21_Y19_N30
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ = SUM(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X19_Y19_N24
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = ( \jtag_uart|fifo_wr~q\ & ( !\jtag_uart|r_val~0_combout\ ) ) # ( !\jtag_uart|fifo_wr~q\ & ( \jtag_uart|r_val~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|ALT_INV_r_val~0_combout\,
	datae => \jtag_uart|ALT_INV_fifo_wr~q\,
	combout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X21_Y19_N31
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LABCELL_X21_Y19_N33
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ = SUM(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\jtag_uart|fifo_wr~q\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\jtag_uart|fifo_wr~q\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X21_Y19_N34
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LABCELL_X21_Y19_N36
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ = SUM(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\jtag_uart|fifo_wr~q\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\jtag_uart|fifo_wr~q\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X21_Y19_N37
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LABCELL_X21_Y19_N39
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ = SUM(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\jtag_uart|fifo_wr~q\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\jtag_uart|fifo_wr~q\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X21_Y19_N40
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LABCELL_X21_Y19_N42
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ = SUM(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\jtag_uart|fifo_wr~q\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\jtag_uart|fifo_wr~q\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X21_Y19_N43
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LABCELL_X21_Y19_N45
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ = SUM(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( !\jtag_uart|fifo_wr~q\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\);

-- Location: FF_X21_Y19_N46
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LABCELL_X23_Y19_N54
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = ( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ( 
-- (!\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (!\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) 
-- & !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	dataf => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	combout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LABCELL_X23_Y19_N57
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = ( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & ( 
-- (\jtag_uart|r_val~0_combout\ & (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|ALT_INV_r_val~0_combout\,
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~0_combout\,
	dataf => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	combout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X23_Y19_N44
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LABCELL_X23_Y19_N42
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ ) # ( 
-- !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( ((!\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)) # (\jtag_uart|fifo_wr~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111110011001100111111001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|ALT_INV_fifo_wr~q\,
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~1_combout\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	dataf => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	combout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X23_Y19_N43
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y3_N48
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read_req~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout\);

-- Location: FF_X6_Y3_N49
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read_req~q\);

-- Location: FF_X6_Y3_N35
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~q\);

-- Location: MLABCELL_X6_Y3_N15
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~0_combout\);

-- Location: MLABCELL_X6_Y3_N33
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read~0_combout\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~feeder_combout\);

-- Location: FF_X6_Y3_N34
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~DUPLICATE_q\);

-- Location: FF_X19_Y19_N23
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read~DUPLICATE_q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read1~q\);

-- Location: FF_X19_Y19_N47
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read1~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|read2~q\);

-- Location: FF_X19_Y19_N37
\jtag_uart|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \jtag_uart|r_val~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|r_val~q\);

-- Location: FF_X19_Y19_N20
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|r_ena1~q\);

-- Location: MLABCELL_X19_Y19_N18
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011000000000011001100110011001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~q\,
	datad => \jtag_uart|ALT_INV_r_val~q\,
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_r_ena1~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X23_Y19_N52
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \sram_cvgx|slave_translator|waitrequest_reset_override~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rst2~q\);

-- Location: MLABCELL_X19_Y19_N42
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001110101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read_req~q\,
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read2~q\,
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_read1~q\,
	datad => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\,
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\,
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: FF_X19_Y19_N44
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~q\);

-- Location: MLABCELL_X19_Y19_N57
\jtag_uart|r_val~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|r_val~0_combout\ = ( !\jtag_uart|r_val~q\ & ( \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|r_ena1~q\ & ( (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\ & 
-- !\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~q\) ) ) ) # ( \jtag_uart|r_val~q\ & ( !\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|r_ena1~q\ & ( 
-- (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\ & !\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~q\) ) ) ) # ( !\jtag_uart|r_val~q\ & ( 
-- !\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|r_ena1~q\ & ( (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\ & 
-- !\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~DUPLICATE_q\,
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~q\,
	datae => \jtag_uart|ALT_INV_r_val~q\,
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_r_ena1~q\,
	combout => \jtag_uart|r_val~0_combout\);

-- Location: LABCELL_X23_Y19_N27
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & \jtag_uart|fifo_wr~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datab => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	datad => \jtag_uart|ALT_INV_fifo_wr~q\,
	dataf => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	combout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LABCELL_X23_Y19_N48
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ( !\jtag_uart|r_val~0_combout\ ) ) ) # ( 
-- !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ( 
-- (!\jtag_uart|r_val~0_combout\ & (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))) ) ) ) # ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ( 
-- !\jtag_uart|r_val~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|ALT_INV_r_val~0_combout\,
	datab => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datae => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	dataf => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	combout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: FF_X23_Y19_N49
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: MLABCELL_X25_Y19_N30
\jtag_uart|fifo_wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|fifo_wr~0_combout\ = ( !\cpu|W_alu_result\(2) & ( \jtag_uart|av_waitrequest~0_combout\ & ( (!\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datae => \cpu|ALT_INV_W_alu_result\(2),
	dataf => \jtag_uart|ALT_INV_av_waitrequest~0_combout\,
	combout => \jtag_uart|fifo_wr~0_combout\);

-- Location: FF_X25_Y19_N32
\jtag_uart|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|fifo_wr~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|fifo_wr~q\);

-- Location: MLABCELL_X19_Y19_N15
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|r_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \jtag_uart|ALT_INV_r_val~q\,
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_r_ena1~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: FF_X40_Y17_N4
\cpu|d_writedata[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata[6]~DUPLICATE_q\);

-- Location: LABCELL_X41_Y16_N48
\pio_hex2|data_out~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|data_out~9_combout\ = ( \pio_hex3|Equal2~1_combout\ & ( (!\cpu|d_writedata[6]~DUPLICATE_q\ & ((\pio_hex2|data_out\(6)))) # (\cpu|d_writedata[6]~DUPLICATE_q\ & (!\pio_hex3|Equal2~0_combout\)) ) ) # ( !\pio_hex3|Equal2~1_combout\ & ( 
-- (!\pio_hex3|Equal2~0_combout\ & (\cpu|d_writedata[6]~DUPLICATE_q\)) # (\pio_hex3|Equal2~0_combout\ & (!\cpu|d_writedata[6]~DUPLICATE_q\ & \pio_hex2|data_out\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011010000010100101101000001010111110100000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datac => \cpu|ALT_INV_d_writedata[6]~DUPLICATE_q\,
	datad => \pio_hex2|ALT_INV_data_out\(6),
	dataf => \pio_hex3|ALT_INV_Equal2~1_combout\,
	combout => \pio_hex2|data_out~9_combout\);

-- Location: MLABCELL_X37_Y18_N51
\mm_interconnect_0|router_001|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal3~0_combout\ = ( \cpu|W_alu_result\(5) & ( !\cpu|W_alu_result\(7) & ( (\mm_interconnect_0|router_001|Equal1~0_combout\ & (\mm_interconnect_0|router_001|Equal1~1_combout\ & (!\cpu|W_alu_result\(6) & 
-- \mm_interconnect_0|router_001|Equal2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datac => \cpu|ALT_INV_W_alu_result\(6),
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	datae => \cpu|ALT_INV_W_alu_result\(5),
	dataf => \cpu|ALT_INV_W_alu_result\(7),
	combout => \mm_interconnect_0|router_001|Equal3~0_combout\);

-- Location: FF_X38_Y16_N4
\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[1]~DUPLICATE_q\);

-- Location: FF_X38_Y16_N10
\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter\(0));

-- Location: FF_X38_Y19_N55
\cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|E_st_stall~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_write~q\);

-- Location: FF_X38_Y19_N25
\mm_interconnect_0|cpu_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_data_master_translator|write_accepted~q\);

-- Location: LABCELL_X40_Y19_N12
\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~2_combout\ = ( \cpu|W_alu_result\(5) & ( !\cpu|W_alu_result\(7) & ( (!\cpu|W_alu_result\(6) & (!\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter\(0) $ (((!\cpu|d_write~q\) # 
-- (\mm_interconnect_0|cpu_data_master_translator|write_accepted~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001010000010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(6),
	datab => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \cpu|ALT_INV_d_write~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~q\,
	datae => \cpu|ALT_INV_W_alu_result\(5),
	dataf => \cpu|ALT_INV_W_alu_result\(7),
	combout => \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LABCELL_X40_Y19_N6
\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~0_combout\ = ( \mm_interconnect_0|router_001|Equal1~1_combout\ & ( \mm_interconnect_0|router_001|Equal1~0_combout\ & ( (\mm_interconnect_0|router_001|Equal2~0_combout\ & 
-- (!\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(1) & (!\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	datab => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\,
	datad => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\,
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	combout => \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LABCELL_X38_Y16_N48
\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~1_combout\ = ( \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~0_combout\ & ( \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	dataf => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X38_Y16_N50
\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X38_Y16_N51
\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ( ((\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(0))) # (\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~1_combout\) ) ) # ( !\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ( 
-- (\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(0)) # (\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\,
	datac => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X38_Y16_N53
\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X38_Y16_N24
\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(1) & ( \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ( 
-- !\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(0) ) ) ) # ( \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(1) & ( !\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) ) ) # ( 
-- !\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(1) & ( !\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ( (\mm_interconnect_0|router_001|Equal3~0_combout\ & 
-- (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & (\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(0) & \mm_interconnect_0|pio_hex2_s1_translator|av_waitrequest_generated~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal3~0_combout\,
	datab => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datac => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datae => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X38_Y16_N25
\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X38_Y16_N6
\pio_hex2|data_out[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|data_out[0]~2_combout\ = ( \mm_interconnect_0|router_001|Equal3~0_combout\ & ( !\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal3~0_combout\,
	combout => \pio_hex2|data_out[0]~2_combout\);

-- Location: LABCELL_X38_Y16_N3
\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter~0_combout\ = ( \pio_hex2|data_out[0]~2_combout\ & ( (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- ((!\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & ((\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter\(1)))) # (\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & 
-- (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & !\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001010100000000000101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datab => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datac => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	datad => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \pio_hex2|ALT_INV_data_out[0]~2_combout\,
	combout => \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X38_Y16_N5
\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X38_Y16_N39
\mm_interconnect_0|pio_hex2_s1_translator|av_waitrequest_generated~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex2_s1_translator|av_waitrequest_generated~0_combout\ = ( \pio_hex2|data_out[0]~2_combout\ & ( (!\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter\(1) & 
-- (!\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ $ (!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\))) ) ) # ( !\pio_hex2|data_out[0]~2_combout\ & ( 
-- (!\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter\(1) & \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010101000000000101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	dataf => \pio_hex2|ALT_INV_data_out[0]~2_combout\,
	combout => \mm_interconnect_0|pio_hex2_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LABCELL_X38_Y16_N9
\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter~1_combout\ = ( \pio_hex2|data_out[0]~2_combout\ & ( (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\mm_interconnect_0|pio_hex2_s1_translator|av_waitrequest_generated~0_combout\ & !\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datac => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datad => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \pio_hex2|ALT_INV_data_out[0]~2_combout\,
	combout => \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X38_Y16_N11
\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X38_Y16_N54
\pio_hex2|data_out[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|data_out[0]~3_combout\ = ( !\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter\(1) & ( \pio_hex2|data_out[0]~2_combout\ & ( (\pio_hex2|data_out[0]~0_combout\ & 
-- !\mm_interconnect_0|pio_hex2_s1_translator|wait_latency_counter[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pio_hex2|ALT_INV_data_out[0]~0_combout\,
	datad => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	datae => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \pio_hex2|ALT_INV_data_out[0]~2_combout\,
	combout => \pio_hex2|data_out[0]~3_combout\);

-- Location: FF_X41_Y16_N49
\pio_hex2|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|data_out~9_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex2|data_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex2|data_out\(6));

-- Location: LABCELL_X41_Y16_N0
\pio_hex2|readdata[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|readdata\(6) = ( !\cpu|W_alu_result\(2) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & (!\cpu|W_alu_result\(4) & \pio_hex2|data_out\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datad => \pio_hex2|ALT_INV_data_out\(6),
	dataf => \cpu|ALT_INV_W_alu_result\(2),
	combout => \pio_hex2|readdata\(6));

-- Location: FF_X41_Y16_N2
\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|readdata\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(6));

-- Location: MLABCELL_X42_Y20_N48
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( ((\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(0))) # (\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~1_combout\) ) ) # ( !\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( 
-- (\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(0)) # (\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\,
	datad => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X42_Y20_N49
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: MLABCELL_X37_Y18_N30
\mm_interconnect_0|router_001|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal5~0_combout\ = ( \mm_interconnect_0|router_001|Equal2~0_combout\ & ( \mm_interconnect_0|router_001|Equal1~0_combout\ & ( (\cpu|W_alu_result\(5) & (\mm_interconnect_0|router_001|Equal1~1_combout\ & (!\cpu|W_alu_result\(7) 
-- & \cpu|W_alu_result\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(5),
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datac => \cpu|ALT_INV_W_alu_result\(7),
	datad => \cpu|ALT_INV_W_alu_result\(6),
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	combout => \mm_interconnect_0|router_001|Equal5~0_combout\);

-- Location: LABCELL_X38_Y16_N15
\pio_hex0|data_out[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|data_out[0]~1_combout\ = ( \mm_interconnect_0|router_001|Equal5~0_combout\ & ( !\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal5~0_combout\,
	combout => \pio_hex0|data_out[0]~1_combout\);

-- Location: FF_X38_Y16_N22
\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(0));

-- Location: LABCELL_X38_Y16_N21
\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter~1_combout\ = ( \pio_hex0|data_out[0]~1_combout\ & ( (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\mm_interconnect_0|pio_hex0_s1_translator|av_waitrequest_generated~0_combout\ & !\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datac => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datad => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \pio_hex0|ALT_INV_data_out[0]~1_combout\,
	combout => \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X38_Y16_N23
\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X38_Y16_N0
\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter~0_combout\ = ( \pio_hex0|data_out[0]~1_combout\ & ( (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- ((!\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & ((\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(1)))) # (\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & 
-- (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & !\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001010100000000000101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datab => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datac => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	datad => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \pio_hex0|ALT_INV_data_out[0]~1_combout\,
	combout => \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X38_Y16_N1
\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X38_Y16_N18
\mm_interconnect_0|pio_hex0_s1_translator|av_waitrequest_generated~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex0_s1_translator|av_waitrequest_generated~0_combout\ = ( \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(0) & ( (!\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(1) & 
-- ((!\pio_hex0|data_out[0]~1_combout\) # (!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\))) ) ) # ( !\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(0) & ( (\pio_hex0|data_out[0]~1_combout\ & 
-- (!\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(1) & \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011110000110000001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pio_hex0|ALT_INV_data_out[0]~1_combout\,
	datac => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	dataf => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_wait_latency_counter\(0),
	combout => \mm_interconnect_0|pio_hex0_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LABCELL_X38_Y16_N42
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(1) & ( \mm_interconnect_0|router_001|Equal5~0_combout\ & ( (!\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(0)) # 
-- (!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(1) & ( \mm_interconnect_0|router_001|Equal5~0_combout\ & ( 
-- (\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & (\mm_interconnect_0|pio_hex0_s1_translator|av_waitrequest_generated~0_combout\ & 
-- !\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(1) & ( !\mm_interconnect_0|router_001|Equal5~0_combout\ & ( 
-- (!\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000001000000001111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datab => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datac => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datad => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal5~0_combout\,
	combout => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X38_Y16_N44
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: MLABCELL_X42_Y18_N36
\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~2_combout\ = ( \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(0) & ( \mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & ( (!\cpu|W_alu_result\(7) & 
-- (\cpu|W_alu_result\(6) & \cpu|W_alu_result\(5))) ) ) ) # ( \mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(0) & ( !\mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & ( (!\cpu|W_alu_result\(7) & (\cpu|W_alu_result\(6) & 
-- (\cpu|W_alu_result\(5) & !\cpu|d_write~DUPLICATE_q\))) ) ) ) # ( !\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(0) & ( !\mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & ( (!\cpu|W_alu_result\(7) & (\cpu|W_alu_result\(6) 
-- & (\cpu|W_alu_result\(5) & \cpu|d_write~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000100000000000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(7),
	datab => \cpu|ALT_INV_W_alu_result\(6),
	datac => \cpu|ALT_INV_W_alu_result\(5),
	datad => \cpu|ALT_INV_d_write~DUPLICATE_q\,
	datae => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~q\,
	combout => \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: MLABCELL_X37_Y18_N0
\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~0_combout\ = ( \mm_interconnect_0|router_001|Equal2~0_combout\ & ( \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~2_combout\ & ( 
-- (!\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(1) & (!\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|router_001|Equal1~0_combout\ & \mm_interconnect_0|router_001|Equal1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	dataf => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\,
	combout => \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: MLABCELL_X42_Y20_N51
\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~1_combout\ = ( \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~0_combout\ & ( \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	dataf => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X42_Y20_N53
\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0));

-- Location: MLABCELL_X42_Y19_N27
\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~1_combout\ ) # ( !\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~1_combout\ & ( 
-- (\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(0) & ((!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0)) # (\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000001111001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\,
	combout => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X42_Y19_N29
\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(0));

-- Location: MLABCELL_X42_Y19_N57
\mm_interconnect_0|pio_hex1_s1_translator|av_waitrequest_generated~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex1_s1_translator|av_waitrequest_generated~0_combout\ = ( \pio_hex1|data_out[0]~1_combout\ & ( (!\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(1) & 
-- (!\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(0) $ (!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\))) ) ) # ( !\pio_hex1|data_out[0]~1_combout\ & ( 
-- (\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(0) & !\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000110000000011000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	dataf => \pio_hex1|ALT_INV_data_out[0]~1_combout\,
	combout => \mm_interconnect_0|pio_hex1_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: MLABCELL_X37_Y18_N54
\mm_interconnect_0|router_001|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal4~0_combout\ = ( \mm_interconnect_0|router_001|Equal2~0_combout\ & ( \mm_interconnect_0|router_001|Equal1~0_combout\ & ( (!\cpu|W_alu_result\(5) & (\cpu|W_alu_result\(6) & (!\cpu|W_alu_result\(7) & 
-- \mm_interconnect_0|router_001|Equal1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(5),
	datab => \cpu|ALT_INV_W_alu_result\(6),
	datac => \cpu|ALT_INV_W_alu_result\(7),
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	combout => \mm_interconnect_0|router_001|Equal4~0_combout\);

-- Location: MLABCELL_X42_Y19_N48
\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(1) & ( \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & ( 
-- (!\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & ( (\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(0) & (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|pio_hex1_s1_translator|av_waitrequest_generated~0_combout\ & \mm_interconnect_0|router_001|Equal4~0_combout\))) ) ) ) # ( \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- !\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & ( (!\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000001001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datab => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	datae => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	combout => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X42_Y19_N49
\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(1));

-- Location: MLABCELL_X42_Y19_N24
\pio_hex1|data_out[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|data_out[0]~1_combout\ = ( \mm_interconnect_0|router_001|Equal4~0_combout\ & ( !\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	combout => \pio_hex1|data_out[0]~1_combout\);

-- Location: MLABCELL_X42_Y19_N12
\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter~1_combout\ = (\pio_hex1|data_out[0]~1_combout\ & (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\mm_interconnect_0|pio_hex1_s1_translator|av_waitrequest_generated~0_combout\ & !\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex1|ALT_INV_data_out[0]~1_combout\,
	datab => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datac => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datad => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_wait_latency_counter\(0),
	combout => \mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X42_Y19_N14
\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(0));

-- Location: MLABCELL_X42_Y19_N54
\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter~0_combout\ = ( \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & ( (\pio_hex1|data_out[0]~1_combout\ & 
-- ((!\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(0) & ((\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(1)))) # (\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(0) & 
-- (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & !\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000011000000000100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \pio_hex1|ALT_INV_data_out[0]~1_combout\,
	datad => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	combout => \mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X42_Y19_N55
\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X40_Y19_N54
\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~2_combout\ = ( \cpu|d_write~q\ & ( !\cpu|W_alu_result\(7) & ( (!\cpu|W_alu_result\(5) & (\cpu|W_alu_result\(6) & (!\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(0) $ 
-- (\mm_interconnect_0|cpu_data_master_translator|write_accepted~q\)))) ) ) ) # ( !\cpu|d_write~q\ & ( !\cpu|W_alu_result\(7) & ( (!\cpu|W_alu_result\(5) & (\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(0) & \cpu|W_alu_result\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000010000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(5),
	datab => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \cpu|ALT_INV_W_alu_result\(6),
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~q\,
	datae => \cpu|ALT_INV_d_write~q\,
	dataf => \cpu|ALT_INV_W_alu_result\(7),
	combout => \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LABCELL_X40_Y19_N36
\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~0_combout\ = ( \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~2_combout\ & ( \mm_interconnect_0|router_001|Equal1~0_combout\ & ( 
-- (\mm_interconnect_0|router_001|Equal2~0_combout\ & (!\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|router_001|Equal1~1_combout\ & !\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	datab => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datad => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	combout => \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: MLABCELL_X37_Y17_N42
\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~1_combout\ = ( \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~0_combout\ & ( \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	dataf => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X37_Y17_N32
\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0));

-- Location: MLABCELL_X42_Y16_N30
\pio_hex0|data_out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|data_out~8_combout\ = ( \pio_hex3|Equal2~0_combout\ & ( (!\cpu|d_writedata[6]~DUPLICATE_q\ & \pio_hex0|data_out\(6)) ) ) # ( !\pio_hex3|Equal2~0_combout\ & ( ((\pio_hex3|Equal2~1_combout\ & \pio_hex0|data_out\(6))) # 
-- (\cpu|d_writedata[6]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata[6]~DUPLICATE_q\,
	datac => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datad => \pio_hex0|ALT_INV_data_out\(6),
	dataf => \pio_hex3|ALT_INV_Equal2~0_combout\,
	combout => \pio_hex0|data_out~8_combout\);

-- Location: LABCELL_X38_Y16_N12
\pio_hex0|data_out[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|data_out[0]~2_combout\ = ( \pio_hex0|data_out[0]~1_combout\ & ( (!\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter\(1) & (\pio_hex2|data_out[0]~0_combout\ & 
-- !\mm_interconnect_0|pio_hex0_s1_translator|wait_latency_counter[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_wait_latency_counter\(1),
	datab => \pio_hex2|ALT_INV_data_out[0]~0_combout\,
	datac => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	dataf => \pio_hex0|ALT_INV_data_out[0]~1_combout\,
	combout => \pio_hex0|data_out[0]~2_combout\);

-- Location: FF_X42_Y16_N31
\pio_hex0|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|data_out~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex0|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex0|data_out\(6));

-- Location: LABCELL_X41_Y16_N3
\pio_hex0|readdata[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|readdata\(6) = ( \pio_hex0|data_out\(6) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & (!\cpu|W_alu_result\(4) & !\cpu|W_alu_result\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \cpu|ALT_INV_W_alu_result\(2),
	dataf => \pio_hex0|ALT_INV_data_out\(6),
	combout => \pio_hex0|readdata\(6));

-- Location: FF_X41_Y16_N5
\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|readdata\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(6));

-- Location: LABCELL_X41_Y16_N30
\pio_hex1|data_out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|data_out~8_combout\ = ( \pio_hex3|Equal2~1_combout\ & ( (!\cpu|d_writedata[6]~DUPLICATE_q\ & ((\pio_hex1|data_out\(6)))) # (\cpu|d_writedata[6]~DUPLICATE_q\ & (!\pio_hex3|Equal2~0_combout\)) ) ) # ( !\pio_hex3|Equal2~1_combout\ & ( 
-- (!\cpu|d_writedata[6]~DUPLICATE_q\ & (\pio_hex3|Equal2~0_combout\ & \pio_hex1|data_out\(6))) # (\cpu|d_writedata[6]~DUPLICATE_q\ & (!\pio_hex3|Equal2~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011010010100000101101001010000111110100101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata[6]~DUPLICATE_q\,
	datac => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datad => \pio_hex1|ALT_INV_data_out\(6),
	dataf => \pio_hex3|ALT_INV_Equal2~1_combout\,
	combout => \pio_hex1|data_out~8_combout\);

-- Location: MLABCELL_X42_Y19_N15
\pio_hex1|data_out[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|data_out[0]~2_combout\ = ( !\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(1) & ( (\pio_hex1|data_out[0]~1_combout\ & (!\mm_interconnect_0|pio_hex1_s1_translator|wait_latency_counter\(0) & \pio_hex2|data_out[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex1|ALT_INV_data_out[0]~1_combout\,
	datac => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \pio_hex2|ALT_INV_data_out[0]~0_combout\,
	dataf => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \pio_hex1|data_out[0]~2_combout\);

-- Location: FF_X41_Y16_N31
\pio_hex1|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|data_out~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex1|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex1|data_out\(6));

-- Location: LABCELL_X43_Y16_N57
\pio_hex1|readdata[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|readdata\(6) = ( !\cpu|W_alu_result\(2) & ( \pio_hex1|data_out\(6) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & !\cpu|W_alu_result\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_W_alu_result\(4),
	datae => \cpu|ALT_INV_W_alu_result\(2),
	dataf => \pio_hex1|ALT_INV_data_out\(6),
	combout => \pio_hex1|readdata\(6));

-- Location: FF_X43_Y16_N58
\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|readdata\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(6));

-- Location: LABCELL_X41_Y16_N42
\mm_interconnect_0|rsp_mux_001|src_payload~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~27_combout\ = ( \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(6) & ( \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(6) & ( 
-- (!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(6)) # 
-- (!\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( !\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(6) & ( \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(6) & ( 
-- (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(6)) # (!\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( 
-- \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(6) & ( !\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(6) & ( (!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(6)) # (!\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( !\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(6) & ( 
-- !\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(6) & ( (!\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(6)) # (!\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111000001110000011101110000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\(6),
	datab => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\(6),
	dataf => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\(6),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~27_combout\);

-- Location: MLABCELL_X42_Y21_N12
\pio_hex3|data_out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|data_out~8_combout\ = ( \pio_hex3|data_out\(6) & ( \pio_hex3|Equal2~0_combout\ & ( !\cpu|d_writedata[6]~DUPLICATE_q\ ) ) ) # ( \pio_hex3|data_out\(6) & ( !\pio_hex3|Equal2~0_combout\ & ( (\pio_hex3|Equal2~1_combout\) # 
-- (\cpu|d_writedata[6]~DUPLICATE_q\) ) ) ) # ( !\pio_hex3|data_out\(6) & ( !\pio_hex3|Equal2~0_combout\ & ( \cpu|d_writedata[6]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001111110011111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_d_writedata[6]~DUPLICATE_q\,
	datac => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datae => \pio_hex3|ALT_INV_data_out\(6),
	dataf => \pio_hex3|ALT_INV_Equal2~0_combout\,
	combout => \pio_hex3|data_out~8_combout\);

-- Location: FF_X42_Y21_N13
\pio_hex3|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex3|data_out~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex3|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex3|data_out\(6));

-- Location: MLABCELL_X42_Y21_N0
\pio_hex3|readdata[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|readdata\(6) = ( !\cpu|W_alu_result\(4) & ( !\cpu|W_alu_result[3]~DUPLICATE_q\ & ( (\pio_hex3|data_out\(6) & !\cpu|W_alu_result\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pio_hex3|ALT_INV_data_out\(6),
	datad => \cpu|ALT_INV_W_alu_result\(2),
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	combout => \pio_hex3|readdata\(6));

-- Location: FF_X42_Y21_N1
\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex3|readdata\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(6));

-- Location: LABCELL_X31_Y22_N48
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~14_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(6)) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(6),
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~15_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~14_combout\);

-- Location: FF_X31_Y22_N50
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~14_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(6));

-- Location: LABCELL_X30_Y22_N57
\mm_interconnect_0|rsp_mux_001|src_payload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(6) & ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( 
-- ((\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15_combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\) # (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\)))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(6) & ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15_combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\) # (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\))) ) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(6) & ( !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( ((\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\ & \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15_combout\))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(6) & ( !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\ & \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000011110100111100000000111011100000111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~15_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(6),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\);

-- Location: LABCELL_X28_Y15_N9
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\);

-- Location: LABCELL_X21_Y17_N0
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC 
-- ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X21_Y17_N1
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LABCELL_X21_Y17_N3
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X21_Y17_N4
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LABCELL_X21_Y17_N6
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X21_Y17_N7
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LABCELL_X21_Y17_N9
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X21_Y17_N10
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LABCELL_X21_Y17_N12
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X21_Y17_N13
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LABCELL_X21_Y17_N15
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\);

-- Location: FF_X21_Y17_N16
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: MLABCELL_X32_Y19_N30
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) ) + ( VCC 
-- ) + ( !VCC ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) ) + ( VCC 
-- ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X32_Y19_N31
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: MLABCELL_X32_Y19_N33
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X32_Y19_N34
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: MLABCELL_X32_Y19_N36
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X32_Y19_N37
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: MLABCELL_X32_Y19_N39
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X32_Y19_N40
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: MLABCELL_X32_Y19_N42
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X32_Y19_N43
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: MLABCELL_X32_Y19_N45
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ = SUM(( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) ) + ( GND 
-- ) + ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\);

-- Location: FF_X32_Y19_N46
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LABCELL_X31_Y20_N54
\cpu|d_writedata[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[4]~feeder_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	combout => \cpu|d_writedata[4]~feeder_combout\);

-- Location: FF_X31_Y20_N55
\cpu|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[4]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(4));

-- Location: FF_X31_Y17_N55
\cpu|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(7));

-- Location: M10K_X20_Y17_N0
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "StepperMotorControl_jtag_uart:jtag_uart|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \jtag_uart|fifo_wr~q\,
	portbre => VCC,
	clk0 => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \jtag_uart|r_val~0_combout\,
	ena2 => \jtag_uart|fifo_wr~q\,
	clr0 => \rst_controller|rst_controller|r_sync_rst~q\,
	portadatain => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X2_Y2_N39
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(6),
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X2_Y2_N41
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(8));

-- Location: LABCELL_X2_Y2_N36
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000110100000000000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(8),
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(5),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X2_Y2_N38
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(7));

-- Location: LABCELL_X2_Y2_N33
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000101100111000100000111011000010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(7),
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(4),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: FF_X2_Y2_N35
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(6));

-- Location: MLABCELL_X6_Y3_N36
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(6),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: LABCELL_X2_Y5_N18
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\,
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\);

-- Location: FF_X6_Y3_N37
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(2));

-- Location: MLABCELL_X6_Y3_N9
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(7),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X6_Y3_N10
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(3));

-- Location: FF_X6_Y3_N40
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(4));

-- Location: MLABCELL_X6_Y3_N57
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: FF_X6_Y3_N58
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(5));

-- Location: LABCELL_X2_Y2_N3
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[10]~feeder_combout\);

-- Location: FF_X2_Y2_N5
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[10]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(10));

-- Location: MLABCELL_X6_Y3_N54
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X6_Y3_N55
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(6));

-- Location: MLABCELL_X6_Y3_N6
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: FF_X6_Y3_N7
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(7));

-- Location: M10K_X29_Y15_N0
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "StepperMotorControl_jtag_uart:jtag_uart|StepperMotorControl_jtag_uart_scfifo_r:the_StepperMotorControl_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \jtag_uart|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \jtag_uart|wr_rfifo~combout\,
	ena1 => \jtag_uart|fifo_rd~1_combout\,
	portadatain => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y19_N12
\jtag_uart|fifo_rd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|fifo_rd~0_combout\ = ( \cpu|d_read~q\ & ( !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & ( !\cpu|W_alu_result\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_W_alu_result\(2),
	datae => \cpu|ALT_INV_d_read~q\,
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\,
	combout => \jtag_uart|fifo_rd~0_combout\);

-- Location: MLABCELL_X32_Y19_N24
\jtag_uart|fifo_rd~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|fifo_rd~2_combout\ = ( \mm_interconnect_0|router_001|Equal10~0_combout\ & ( (!\jtag_uart|av_waitrequest~q\ & (\jtag_uart|fifo_rd~0_combout\ & (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & 
-- \mm_interconnect_0|router_001|Equal12~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|ALT_INV_av_waitrequest~q\,
	datab => \jtag_uart|ALT_INV_fifo_rd~0_combout\,
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal12~0_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	combout => \jtag_uart|fifo_rd~2_combout\);

-- Location: FF_X32_Y19_N26
\jtag_uart|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|fifo_rd~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|read_0~q\);

-- Location: FF_X28_Y15_N10
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LABCELL_X41_Y16_N33
\pio_hex3|Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|Equal2~3_combout\ = ( \cpu|W_alu_result[3]~DUPLICATE_q\ & ( (\cpu|W_alu_result\(2) & !\cpu|W_alu_result\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_W_alu_result\(2),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	combout => \pio_hex3|Equal2~3_combout\);

-- Location: MLABCELL_X42_Y19_N18
\rtx_timer|period_l_wr_strobe~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_l_wr_strobe~1_combout\ = ( !\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\(1) & ( (!\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|router_001|Equal7~0_combout\ & 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\(0) & \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal7~0_combout\,
	datac => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \rtx_timer|period_l_wr_strobe~1_combout\);

-- Location: MLABCELL_X42_Y19_N9
\rtx_timer|period_h_wr_strobe\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_h_wr_strobe~combout\ = ( \rtx_timer|period_l_wr_strobe~1_combout\ & ( \pio_hex3|Equal2~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \pio_hex3|ALT_INV_Equal2~3_combout\,
	dataf => \rtx_timer|ALT_INV_period_l_wr_strobe~1_combout\,
	combout => \rtx_timer|period_h_wr_strobe~combout\);

-- Location: FF_X43_Y17_N58
\rtx_timer|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata[6]~DUPLICATE_q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(6));

-- Location: MLABCELL_X42_Y18_N24
\rtx_timer|force_reload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|force_reload~0_combout\ = ( !\cpu|W_alu_result\(4) & ( (\cpu|W_alu_result\(3) & \rtx_timer|period_l_wr_strobe~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(3),
	datac => \rtx_timer|ALT_INV_period_l_wr_strobe~1_combout\,
	dataf => \cpu|ALT_INV_W_alu_result\(4),
	combout => \rtx_timer|force_reload~0_combout\);

-- Location: FF_X42_Y18_N25
\rtx_timer|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|force_reload~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|force_reload~q\);

-- Location: MLABCELL_X42_Y18_N30
\rtx_timer|period_l_register[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_l_register[1]~6_combout\ = !\cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_d_writedata\(1),
	combout => \rtx_timer|period_l_register[1]~6_combout\);

-- Location: MLABCELL_X42_Y16_N33
\pio_hex3|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|Equal2~2_combout\ = ( !\cpu|W_alu_result\(2) & ( (\cpu|W_alu_result[3]~DUPLICATE_q\ & !\cpu|W_alu_result\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_W_alu_result\(2),
	combout => \pio_hex3|Equal2~2_combout\);

-- Location: LABCELL_X43_Y19_N45
\rtx_timer|period_l_wr_strobe\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_l_wr_strobe~combout\ = ( \pio_hex3|Equal2~2_combout\ & ( \rtx_timer|period_l_wr_strobe~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \pio_hex3|ALT_INV_Equal2~2_combout\,
	dataf => \rtx_timer|ALT_INV_period_l_wr_strobe~1_combout\,
	combout => \rtx_timer|period_l_wr_strobe~combout\);

-- Location: FF_X42_Y18_N32
\rtx_timer|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_l_register[1]~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(1));

-- Location: MLABCELL_X42_Y18_N33
\rtx_timer|period_l_register[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_l_register[0]~7_combout\ = ( !\cpu|d_writedata\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_d_writedata\(0),
	combout => \rtx_timer|period_l_register[0]~7_combout\);

-- Location: FF_X42_Y18_N35
\rtx_timer|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_l_register[0]~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(0));

-- Location: LABCELL_X46_Y18_N0
\rtx_timer|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~125_sumout\ = SUM(( !\rtx_timer|internal_counter[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \rtx_timer|Add0~126\ = CARRY(( !\rtx_timer|internal_counter[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rtx_timer|ALT_INV_internal_counter[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \rtx_timer|Add0~125_sumout\,
	cout => \rtx_timer|Add0~126\);

-- Location: MLABCELL_X42_Y18_N9
\rtx_timer|internal_counter~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|internal_counter~11_combout\ = ( \rtx_timer|always0~0_combout\ & ( \rtx_timer|period_l_register\(0) ) ) # ( !\rtx_timer|always0~0_combout\ & ( !\rtx_timer|Add0~125_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_period_l_register\(0),
	datad => \rtx_timer|ALT_INV_Add0~125_sumout\,
	dataf => \rtx_timer|ALT_INV_always0~0_combout\,
	combout => \rtx_timer|internal_counter~11_combout\);

-- Location: MLABCELL_X42_Y17_N36
\rtx_timer|control_wr_strobe\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|control_wr_strobe~combout\ = ( \rtx_timer|period_l_wr_strobe~1_combout\ & ( (!\cpu|W_alu_result\(4) & (\cpu|W_alu_result\(2) & !\cpu|W_alu_result[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \cpu|ALT_INV_W_alu_result\(2),
	datad => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	dataf => \rtx_timer|ALT_INV_period_l_wr_strobe~1_combout\,
	combout => \rtx_timer|control_wr_strobe~combout\);

-- Location: FF_X42_Y17_N8
\rtx_timer|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|control_register\(1));

-- Location: MLABCELL_X42_Y17_N15
\rtx_timer|counter_is_running~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_is_running~0_combout\ = ( \rtx_timer|control_register\(1) & ( (\rtx_timer|counter_is_running~q\ & !\rtx_timer|force_reload~q\) ) ) # ( !\rtx_timer|control_register\(1) & ( (\rtx_timer|counter_is_running~q\ & 
-- (!\rtx_timer|Equal0~6_combout\ & !\rtx_timer|force_reload~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rtx_timer|ALT_INV_counter_is_running~q\,
	datac => \rtx_timer|ALT_INV_Equal0~6_combout\,
	datad => \rtx_timer|ALT_INV_force_reload~q\,
	dataf => \rtx_timer|ALT_INV_control_register\(1),
	combout => \rtx_timer|counter_is_running~0_combout\);

-- Location: MLABCELL_X42_Y17_N12
\rtx_timer|counter_is_running~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_is_running~1_combout\ = ( \rtx_timer|counter_is_running~0_combout\ & ( (!\cpu|d_writedata\(3)) # ((!\rtx_timer|control_wr_strobe~combout\) # (\cpu|d_writedata\(2))) ) ) # ( !\rtx_timer|counter_is_running~0_combout\ & ( 
-- (\cpu|d_writedata\(2) & \rtx_timer|control_wr_strobe~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111101011111111111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata\(3),
	datac => \cpu|ALT_INV_d_writedata\(2),
	datad => \rtx_timer|ALT_INV_control_wr_strobe~combout\,
	dataf => \rtx_timer|ALT_INV_counter_is_running~0_combout\,
	combout => \rtx_timer|counter_is_running~1_combout\);

-- Location: FF_X42_Y17_N14
\rtx_timer|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_is_running~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_is_running~q\);

-- Location: MLABCELL_X42_Y17_N54
\rtx_timer|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|always0~1_combout\ = ( \rtx_timer|force_reload~q\ ) # ( !\rtx_timer|force_reload~q\ & ( \rtx_timer|counter_is_running~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rtx_timer|ALT_INV_counter_is_running~q\,
	dataf => \rtx_timer|ALT_INV_force_reload~q\,
	combout => \rtx_timer|always0~1_combout\);

-- Location: FF_X42_Y18_N10
\rtx_timer|internal_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~11_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y18_N3
\rtx_timer|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~121_sumout\ = SUM(( !\rtx_timer|internal_counter[1]~DUPLICATE_q\ ) + ( VCC ) + ( \rtx_timer|Add0~126\ ))
-- \rtx_timer|Add0~122\ = CARRY(( !\rtx_timer|internal_counter[1]~DUPLICATE_q\ ) + ( VCC ) + ( \rtx_timer|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rtx_timer|ALT_INV_internal_counter[1]~DUPLICATE_q\,
	cin => \rtx_timer|Add0~126\,
	sumout => \rtx_timer|Add0~121_sumout\,
	cout => \rtx_timer|Add0~122\);

-- Location: MLABCELL_X42_Y18_N15
\rtx_timer|internal_counter~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|internal_counter~10_combout\ = ( \rtx_timer|always0~0_combout\ & ( \rtx_timer|period_l_register\(1) ) ) # ( !\rtx_timer|always0~0_combout\ & ( !\rtx_timer|Add0~121_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rtx_timer|ALT_INV_period_l_register\(1),
	datac => \rtx_timer|ALT_INV_Add0~121_sumout\,
	dataf => \rtx_timer|ALT_INV_always0~0_combout\,
	combout => \rtx_timer|internal_counter~10_combout\);

-- Location: FF_X42_Y18_N16
\rtx_timer|internal_counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~10_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter[1]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y18_N6
\rtx_timer|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~117_sumout\ = SUM(( !\rtx_timer|internal_counter[2]~DUPLICATE_q\ ) + ( VCC ) + ( \rtx_timer|Add0~122\ ))
-- \rtx_timer|Add0~118\ = CARRY(( !\rtx_timer|internal_counter[2]~DUPLICATE_q\ ) + ( VCC ) + ( \rtx_timer|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rtx_timer|ALT_INV_internal_counter[2]~DUPLICATE_q\,
	cin => \rtx_timer|Add0~122\,
	sumout => \rtx_timer|Add0~117_sumout\,
	cout => \rtx_timer|Add0~118\);

-- Location: LABCELL_X43_Y18_N15
\rtx_timer|period_l_register[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_l_register[2]~5_combout\ = ( !\cpu|d_writedata\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu|ALT_INV_d_writedata\(2),
	combout => \rtx_timer|period_l_register[2]~5_combout\);

-- Location: FF_X43_Y18_N16
\rtx_timer|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_l_register[2]~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(2));

-- Location: MLABCELL_X42_Y18_N21
\rtx_timer|internal_counter~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|internal_counter~9_combout\ = ( \rtx_timer|period_l_register\(2) & ( (!\rtx_timer|Add0~117_sumout\) # (\rtx_timer|always0~0_combout\) ) ) # ( !\rtx_timer|period_l_register\(2) & ( (!\rtx_timer|always0~0_combout\ & !\rtx_timer|Add0~117_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_always0~0_combout\,
	datac => \rtx_timer|ALT_INV_Add0~117_sumout\,
	dataf => \rtx_timer|ALT_INV_period_l_register\(2),
	combout => \rtx_timer|internal_counter~9_combout\);

-- Location: FF_X42_Y18_N22
\rtx_timer|internal_counter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~9_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter[2]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y18_N9
\rtx_timer|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~113_sumout\ = SUM(( !\rtx_timer|internal_counter\(3) ) + ( VCC ) + ( \rtx_timer|Add0~118\ ))
-- \rtx_timer|Add0~114\ = CARRY(( !\rtx_timer|internal_counter\(3) ) + ( VCC ) + ( \rtx_timer|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(3),
	cin => \rtx_timer|Add0~118\,
	sumout => \rtx_timer|Add0~113_sumout\,
	cout => \rtx_timer|Add0~114\);

-- Location: LABCELL_X43_Y18_N0
\rtx_timer|period_l_register[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_l_register[3]~4_combout\ = ( !\cpu|d_writedata\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_d_writedata\(3),
	combout => \rtx_timer|period_l_register[3]~4_combout\);

-- Location: FF_X43_Y18_N1
\rtx_timer|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_l_register[3]~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(3));

-- Location: MLABCELL_X42_Y18_N0
\rtx_timer|internal_counter~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|internal_counter~8_combout\ = (!\rtx_timer|always0~0_combout\ & (!\rtx_timer|Add0~113_sumout\)) # (\rtx_timer|always0~0_combout\ & ((\rtx_timer|period_l_register\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110101101000001111010110100000111101011010000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_always0~0_combout\,
	datac => \rtx_timer|ALT_INV_Add0~113_sumout\,
	datad => \rtx_timer|ALT_INV_period_l_register\(3),
	combout => \rtx_timer|internal_counter~8_combout\);

-- Location: FF_X42_Y18_N2
\rtx_timer|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(3));

-- Location: FF_X42_Y18_N11
\rtx_timer|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~11_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(0));

-- Location: FF_X42_Y18_N17
\rtx_timer|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~10_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(1));

-- Location: FF_X42_Y18_N5
\rtx_timer|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(5));

-- Location: FF_X42_Y18_N23
\rtx_timer|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~9_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(2));

-- Location: FF_X42_Y18_N19
\rtx_timer|internal_counter[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter[4]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y18_N12
\rtx_timer|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~109_sumout\ = SUM(( !\rtx_timer|internal_counter[4]~DUPLICATE_q\ ) + ( VCC ) + ( \rtx_timer|Add0~114\ ))
-- \rtx_timer|Add0~110\ = CARRY(( !\rtx_timer|internal_counter[4]~DUPLICATE_q\ ) + ( VCC ) + ( \rtx_timer|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rtx_timer|ALT_INV_internal_counter[4]~DUPLICATE_q\,
	cin => \rtx_timer|Add0~114\,
	sumout => \rtx_timer|Add0~109_sumout\,
	cout => \rtx_timer|Add0~110\);

-- Location: LABCELL_X43_Y18_N6
\rtx_timer|period_l_register[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_l_register[4]~3_combout\ = !\cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_d_writedata\(4),
	combout => \rtx_timer|period_l_register[4]~3_combout\);

-- Location: FF_X43_Y18_N7
\rtx_timer|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_l_register[4]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(4));

-- Location: MLABCELL_X42_Y18_N18
\rtx_timer|internal_counter~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|internal_counter~7_combout\ = ( \rtx_timer|period_l_register\(4) & ( (!\rtx_timer|Add0~109_sumout\) # (\rtx_timer|always0~0_combout\) ) ) # ( !\rtx_timer|period_l_register\(4) & ( (!\rtx_timer|always0~0_combout\ & !\rtx_timer|Add0~109_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_always0~0_combout\,
	datac => \rtx_timer|ALT_INV_Add0~109_sumout\,
	dataf => \rtx_timer|ALT_INV_period_l_register\(4),
	combout => \rtx_timer|internal_counter~7_combout\);

-- Location: FF_X42_Y18_N20
\rtx_timer|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(4));

-- Location: MLABCELL_X42_Y18_N45
\rtx_timer|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Equal0~5_combout\ = ( \rtx_timer|internal_counter\(2) & ( \rtx_timer|internal_counter\(4) & ( (\rtx_timer|internal_counter\(3) & (\rtx_timer|internal_counter\(0) & (\rtx_timer|internal_counter\(1) & \rtx_timer|internal_counter\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_internal_counter\(3),
	datab => \rtx_timer|ALT_INV_internal_counter\(0),
	datac => \rtx_timer|ALT_INV_internal_counter\(1),
	datad => \rtx_timer|ALT_INV_internal_counter\(5),
	datae => \rtx_timer|ALT_INV_internal_counter\(2),
	dataf => \rtx_timer|ALT_INV_internal_counter\(4),
	combout => \rtx_timer|Equal0~5_combout\);

-- Location: MLABCELL_X42_Y17_N57
\rtx_timer|period_h_register[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_h_register[3]~0_combout\ = !\cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata\(3),
	combout => \rtx_timer|period_h_register[3]~0_combout\);

-- Location: FF_X43_Y17_N14
\rtx_timer|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|period_h_register[3]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(3));

-- Location: LABCELL_X43_Y17_N9
\rtx_timer|period_h_register[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_h_register[2]~1_combout\ = !\cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_writedata\(2),
	combout => \rtx_timer|period_h_register[2]~1_combout\);

-- Location: FF_X43_Y17_N10
\rtx_timer|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_h_register[2]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(2));

-- Location: MLABCELL_X42_Y17_N0
\rtx_timer|period_h_register[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_h_register[1]~2_combout\ = !\cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_d_writedata\(1),
	combout => \rtx_timer|period_h_register[1]~2_combout\);

-- Location: FF_X42_Y17_N1
\rtx_timer|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_h_register[1]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(1));

-- Location: LABCELL_X33_Y14_N27
\cpu|d_writedata[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[9]~feeder_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	combout => \cpu|d_writedata[9]~feeder_combout\);

-- Location: FF_X33_Y14_N28
\cpu|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[9]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(9));

-- Location: LABCELL_X43_Y18_N54
\rtx_timer|period_l_register[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_l_register[9]~1_combout\ = ( !\cpu|d_writedata\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_d_writedata\(9),
	combout => \rtx_timer|period_l_register[9]~1_combout\);

-- Location: FF_X43_Y18_N55
\rtx_timer|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_l_register[9]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(9));

-- Location: LABCELL_X46_Y18_N18
\rtx_timer|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~61_sumout\ = SUM(( \rtx_timer|internal_counter\(6) ) + ( VCC ) + ( \rtx_timer|Add0~106\ ))
-- \rtx_timer|Add0~62\ = CARRY(( \rtx_timer|internal_counter\(6) ) + ( VCC ) + ( \rtx_timer|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(6),
	cin => \rtx_timer|Add0~106\,
	sumout => \rtx_timer|Add0~61_sumout\,
	cout => \rtx_timer|Add0~62\);

-- Location: LABCELL_X46_Y18_N21
\rtx_timer|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~65_sumout\ = SUM(( \rtx_timer|internal_counter\(7) ) + ( VCC ) + ( \rtx_timer|Add0~62\ ))
-- \rtx_timer|Add0~66\ = CARRY(( \rtx_timer|internal_counter\(7) ) + ( VCC ) + ( \rtx_timer|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(7),
	cin => \rtx_timer|Add0~62\,
	sumout => \rtx_timer|Add0~65_sumout\,
	cout => \rtx_timer|Add0~66\);

-- Location: FF_X43_Y18_N22
\rtx_timer|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(7),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(7));

-- Location: FF_X46_Y18_N22
\rtx_timer|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~65_sumout\,
	asdata => \rtx_timer|period_l_register\(7),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(7));

-- Location: LABCELL_X46_Y18_N24
\rtx_timer|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~69_sumout\ = SUM(( \rtx_timer|internal_counter\(8) ) + ( VCC ) + ( \rtx_timer|Add0~66\ ))
-- \rtx_timer|Add0~70\ = CARRY(( \rtx_timer|internal_counter\(8) ) + ( VCC ) + ( \rtx_timer|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(8),
	cin => \rtx_timer|Add0~66\,
	sumout => \rtx_timer|Add0~69_sumout\,
	cout => \rtx_timer|Add0~70\);

-- Location: MLABCELL_X25_Y16_N12
\cpu|d_writedata[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[8]~feeder_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	combout => \cpu|d_writedata[8]~feeder_combout\);

-- Location: LABCELL_X38_Y20_N27
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\ & 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~9_combout\) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~9_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10_combout\);

-- Location: LABCELL_X31_Y22_N36
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~9_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10_combout\ ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10_combout\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(7),
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~10_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~9_combout\);

-- Location: FF_X31_Y22_N38
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~9_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(7));

-- Location: LABCELL_X31_Y22_N12
\cpu|F_iw[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[7]~10_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(7),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	combout => \cpu|F_iw[7]~10_combout\);

-- Location: LABCELL_X38_Y18_N36
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\);

-- Location: FF_X38_Y18_N38
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LABCELL_X41_Y20_N30
\mm_interconnect_0|lcd_control_slave_translator|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|Add0~25_sumout\ = SUM(( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(0) ) + ( VCC ) + ( !VCC ))
-- \mm_interconnect_0|lcd_control_slave_translator|Add0~26\ = CARRY(( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(0),
	cin => GND,
	sumout => \mm_interconnect_0|lcd_control_slave_translator|Add0~25_sumout\,
	cout => \mm_interconnect_0|lcd_control_slave_translator|Add0~26\);

-- Location: FF_X41_Y20_N46
\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_translator|Add0~1_sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(5));

-- Location: LABCELL_X41_Y20_N39
\mm_interconnect_0|lcd_control_slave_translator|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|Add0~13_sumout\ = SUM(( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(3) ) + ( GND ) + ( \mm_interconnect_0|lcd_control_slave_translator|Add0~18\ ))
-- \mm_interconnect_0|lcd_control_slave_translator|Add0~14\ = CARRY(( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(3) ) + ( GND ) + ( \mm_interconnect_0|lcd_control_slave_translator|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(3),
	cin => \mm_interconnect_0|lcd_control_slave_translator|Add0~18\,
	sumout => \mm_interconnect_0|lcd_control_slave_translator|Add0~13_sumout\,
	cout => \mm_interconnect_0|lcd_control_slave_translator|Add0~14\);

-- Location: LABCELL_X41_Y20_N42
\mm_interconnect_0|lcd_control_slave_translator|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|Add0~9_sumout\ = SUM(( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(4) ) + ( GND ) + ( \mm_interconnect_0|lcd_control_slave_translator|Add0~14\ ))
-- \mm_interconnect_0|lcd_control_slave_translator|Add0~10\ = CARRY(( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(4) ) + ( GND ) + ( \mm_interconnect_0|lcd_control_slave_translator|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(4),
	cin => \mm_interconnect_0|lcd_control_slave_translator|Add0~14\,
	sumout => \mm_interconnect_0|lcd_control_slave_translator|Add0~9_sumout\,
	cout => \mm_interconnect_0|lcd_control_slave_translator|Add0~10\);

-- Location: FF_X41_Y20_N43
\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_translator|Add0~9_sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(4));

-- Location: LABCELL_X41_Y20_N45
\mm_interconnect_0|lcd_control_slave_translator|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|Add0~1_sumout\ = SUM(( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(5) ) + ( GND ) + ( \mm_interconnect_0|lcd_control_slave_translator|Add0~10\ ))
-- \mm_interconnect_0|lcd_control_slave_translator|Add0~2\ = CARRY(( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(5) ) + ( GND ) + ( \mm_interconnect_0|lcd_control_slave_translator|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(5),
	cin => \mm_interconnect_0|lcd_control_slave_translator|Add0~10\,
	sumout => \mm_interconnect_0|lcd_control_slave_translator|Add0~1_sumout\,
	cout => \mm_interconnect_0|lcd_control_slave_translator|Add0~2\);

-- Location: FF_X41_Y20_N47
\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_translator|Add0~1_sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[5]~DUPLICATE_q\);

-- Location: FF_X41_Y20_N49
\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_translator|Add0~5_sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(6));

-- Location: LABCELL_X41_Y20_N48
\mm_interconnect_0|lcd_control_slave_translator|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|Add0~5_sumout\ = SUM(( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(6) ) + ( GND ) + ( \mm_interconnect_0|lcd_control_slave_translator|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(6),
	cin => \mm_interconnect_0|lcd_control_slave_translator|Add0~2\,
	sumout => \mm_interconnect_0|lcd_control_slave_translator|Add0~5_sumout\);

-- Location: FF_X41_Y20_N50
\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_translator|Add0~5_sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[6]~DUPLICATE_q\);

-- Location: LABCELL_X41_Y20_N0
\mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~1_combout\ = ( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[6]~DUPLICATE_q\ & ( (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(1) & 
-- !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(2)) ) ) # ( !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[6]~DUPLICATE_q\ & ( 
-- (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[5]~DUPLICATE_q\ & (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(1) & !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter[5]~DUPLICATE_q\,
	datac => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(1),
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(2),
	dataf => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter[6]~DUPLICATE_q\,
	combout => \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~1_combout\);

-- Location: LABCELL_X41_Y20_N3
\mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~2_combout\ = ( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(3) & ( (\mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~1_combout\ & 
-- (((!\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[5]~DUPLICATE_q\ & \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(0))) # (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(4)))) ) ) # ( 
-- !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(3) & ( (\mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~1_combout\ & (!\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(0) & 
-- \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000100010101010000010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~1_combout\,
	datab => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter[5]~DUPLICATE_q\,
	datac => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(0),
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(4),
	dataf => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(3),
	combout => \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~2_combout\);

-- Location: FF_X41_Y20_N44
\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_translator|Add0~9_sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[4]~DUPLICATE_q\);

-- Location: LABCELL_X41_Y20_N54
\mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~0_combout\ = ( !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[6]~DUPLICATE_q\ & ( !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(3),
	dataf => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter[6]~DUPLICATE_q\,
	combout => \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~0_combout\);

-- Location: LABCELL_X38_Y21_N0
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[0]~2_combout\ = ( \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~0_combout\ & ( ((\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(0) & 
-- ((!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)) # (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(1))))) # (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\) ) ) # ( 
-- !\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~0_combout\ & ( (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(0) & ((!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)) # 
-- (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101111000000001010111100110011101111110011001110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datac => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X38_Y21_N1
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X38_Y21_N3
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \mm_interconnect_0|router_001|Equal10~0_combout\ & ( (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(0) & !\cpu|W_alu_result\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datac => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	combout => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LABCELL_X41_Y19_N48
\mm_interconnect_0|lcd_control_slave_agent|m0_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_agent|m0_write~0_combout\ = ( !\cpu|W_alu_result\(4) & ( (!\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(1) & (!\mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & (\cpu|d_write~q\ & 
-- \mm_interconnect_0|router_001|Equal10~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~q\,
	datac => \cpu|ALT_INV_d_write~q\,
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	dataf => \cpu|ALT_INV_W_alu_result\(4),
	combout => \mm_interconnect_0|lcd_control_slave_agent|m0_write~0_combout\);

-- Location: LABCELL_X41_Y19_N39
\mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~3_combout\ = ( \mm_interconnect_0|lcd_control_slave_agent|m0_write~0_combout\ & ( (\mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~2_combout\ & 
-- !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(4)) ) ) # ( !\mm_interconnect_0|lcd_control_slave_agent|m0_write~0_combout\ & ( (\mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~2_combout\ & 
-- \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~2_combout\,
	datac => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(4),
	dataf => \mm_interconnect_0|lcd_control_slave_agent|ALT_INV_m0_write~0_combout\,
	combout => \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~3_combout\);

-- Location: MLABCELL_X32_Y19_N0
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = ( \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~3_combout\ & ( ((\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(1) & 
-- ((!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(0))))) # (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\) ) ) # ( 
-- !\mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~3_combout\ & ( (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(1) & ((!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000110011111110110011001111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	datac => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~3_combout\,
	combout => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X32_Y19_N1
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X40_Y19_N21
\mm_interconnect_0|lcd_control_slave_agent|m0_write~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_agent|m0_write~2_combout\ = ( !\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(1) & ( \cpu|W_alu_result\(6) & ( !\cpu|W_alu_result\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_W_alu_result\(4),
	datae => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \cpu|ALT_INV_W_alu_result\(6),
	combout => \mm_interconnect_0|lcd_control_slave_agent|m0_write~2_combout\);

-- Location: MLABCELL_X37_Y18_N6
\mm_interconnect_0|lcd_control_slave_agent|m0_write~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_agent|m0_write~1_combout\ = ( \mm_interconnect_0|router_001|Equal2~0_combout\ & ( \mm_interconnect_0|lcd_control_slave_agent|m0_write~2_combout\ & ( (\cpu|W_alu_result\(7) & 
-- (\mm_interconnect_0|router_001|Equal1~1_combout\ & (\mm_interconnect_0|router_001|Equal1~0_combout\ & \cpu|W_alu_result\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(7),
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datac => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datad => \cpu|ALT_INV_W_alu_result\(5),
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	dataf => \mm_interconnect_0|lcd_control_slave_agent|ALT_INV_m0_write~2_combout\,
	combout => \mm_interconnect_0|lcd_control_slave_agent|m0_write~1_combout\);

-- Location: LABCELL_X41_Y20_N18
\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]~0_combout\ = ( \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~0_combout\ & ( \mm_interconnect_0|lcd_control_slave_agent|m0_write~1_combout\ & ( 
-- (!\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\) # ((\mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~2_combout\ & ((!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\) # 
-- (!\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[4]~DUPLICATE_q\)))) ) ) ) # ( !\mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~0_combout\ & ( \mm_interconnect_0|lcd_control_slave_agent|m0_write~1_combout\ & 
-- ( (!\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\) # ((\mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~2_combout\ & (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & 
-- !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[4]~DUPLICATE_q\))) ) ) ) # ( \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~0_combout\ & ( !\mm_interconnect_0|lcd_control_slave_agent|m0_write~1_combout\ ) ) 
-- # ( !\mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~0_combout\ & ( !\mm_interconnect_0|lcd_control_slave_agent|m0_write~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001101110011001101110111011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~2_combout\,
	datab => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter[4]~DUPLICATE_q\,
	datae => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	dataf => \mm_interconnect_0|lcd_control_slave_agent|ALT_INV_m0_write~1_combout\,
	combout => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]~0_combout\);

-- Location: FF_X41_Y20_N32
\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_translator|Add0~25_sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(0));

-- Location: LABCELL_X41_Y20_N33
\mm_interconnect_0|lcd_control_slave_translator|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|Add0~21_sumout\ = SUM(( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(1) ) + ( GND ) + ( \mm_interconnect_0|lcd_control_slave_translator|Add0~26\ ))
-- \mm_interconnect_0|lcd_control_slave_translator|Add0~22\ = CARRY(( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(1) ) + ( GND ) + ( \mm_interconnect_0|lcd_control_slave_translator|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(1),
	cin => \mm_interconnect_0|lcd_control_slave_translator|Add0~26\,
	sumout => \mm_interconnect_0|lcd_control_slave_translator|Add0~21_sumout\,
	cout => \mm_interconnect_0|lcd_control_slave_translator|Add0~22\);

-- Location: FF_X41_Y20_N35
\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_translator|Add0~21_sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(1));

-- Location: LABCELL_X41_Y20_N36
\mm_interconnect_0|lcd_control_slave_translator|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|Add0~17_sumout\ = SUM(( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(2) ) + ( GND ) + ( \mm_interconnect_0|lcd_control_slave_translator|Add0~22\ ))
-- \mm_interconnect_0|lcd_control_slave_translator|Add0~18\ = CARRY(( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(2) ) + ( GND ) + ( \mm_interconnect_0|lcd_control_slave_translator|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(2),
	cin => \mm_interconnect_0|lcd_control_slave_translator|Add0~22\,
	sumout => \mm_interconnect_0|lcd_control_slave_translator|Add0~17_sumout\,
	cout => \mm_interconnect_0|lcd_control_slave_translator|Add0~18\);

-- Location: FF_X41_Y20_N38
\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_translator|Add0~17_sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(2));

-- Location: FF_X41_Y20_N41
\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_translator|Add0~13_sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(3));

-- Location: LABCELL_X41_Y20_N6
\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~2_combout\ = ( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[5]~DUPLICATE_q\ & ( 
-- \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[4]~DUPLICATE_q\ & ( (!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (!\cpu|W_alu_result\(4) & 
-- ((!\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(0)) # (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(3))))) ) ) ) # ( !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[5]~DUPLICATE_q\ & 
-- ( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[4]~DUPLICATE_q\ & ( (!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (!\cpu|W_alu_result\(4) & 
-- ((!\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(0)) # (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(3))))) ) ) ) # ( !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[5]~DUPLICATE_q\ & 
-- ( !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter[4]~DUPLICATE_q\ & ( (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(3) & (!\cpu|W_alu_result\(4) & 
-- \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000000000010100000001000001010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(3),
	datac => \cpu|ALT_INV_W_alu_result\(4),
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(0),
	datae => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter[5]~DUPLICATE_q\,
	dataf => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter[4]~DUPLICATE_q\,
	combout => \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~2_combout\);

-- Location: LABCELL_X38_Y22_N24
\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~0_combout\ = ( \mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~1_combout\ & ( \mm_interconnect_0|router_001|Equal10~0_combout\ & ( 
-- (\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~2_combout\ & (!\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|lcd_control_slave_translator|av_waitrequest_generated~0_combout\) # 
-- (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg~2_combout\,
	datab => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datac => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datad => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_waitrequest_generated~1_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	combout => \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: MLABCELL_X37_Y21_N6
\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~1_combout\ = ( \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & ( \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	dataf => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X37_Y21_N8
\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0));

-- Location: MLABCELL_X42_Y20_N12
\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & ( ((\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(0))) # (\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~1_combout\) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & ( 
-- (\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(0)) # (\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\,
	datad => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X42_Y20_N13
\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(0));

-- Location: MLABCELL_X37_Y18_N48
\mm_interconnect_0|router_001|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal6~0_combout\ = ( \cpu|W_alu_result\(7) & ( !\cpu|W_alu_result\(5) & ( (\mm_interconnect_0|router_001|Equal1~0_combout\ & (\mm_interconnect_0|router_001|Equal1~1_combout\ & (\mm_interconnect_0|router_001|Equal2~0_combout\ 
-- & !\cpu|W_alu_result\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datac => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	datad => \cpu|ALT_INV_W_alu_result\(6),
	datae => \cpu|ALT_INV_W_alu_result\(7),
	dataf => \cpu|ALT_INV_W_alu_result\(5),
	combout => \mm_interconnect_0|router_001|Equal6~0_combout\);

-- Location: FF_X41_Y18_N14
\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X41_Y18_N36
\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter~1_combout\ = ( \mm_interconnect_0|pio_sw_s1_agent|m0_write~0_combout\ & ( (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- ((!\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & ((\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter\(1)))) # (\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & 
-- (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & !\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001010001000000000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datab => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \mm_interconnect_0|pio_sw_s1_agent|ALT_INV_m0_write~0_combout\,
	combout => \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X41_Y18_N38
\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X41_Y18_N15
\mm_interconnect_0|pio_sw_s1_translator|av_waitrequest_generated~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_sw_s1_translator|av_waitrequest_generated~0_combout\ = (!\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter\(1) & (!\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ $ 
-- (((!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\) # (!\mm_interconnect_0|pio_sw_s1_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000000000000111100000000000011110000000000001111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \mm_interconnect_0|pio_sw_s1_agent|ALT_INV_m0_write~0_combout\,
	datac => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	datad => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \mm_interconnect_0|pio_sw_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LABCELL_X41_Y18_N54
\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(1) & ( \mm_interconnect_0|pio_sw_s1_translator|av_waitrequest_generated~0_combout\ & ( 
-- (!\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- \mm_interconnect_0|pio_sw_s1_translator|av_waitrequest_generated~0_combout\ & ( (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & (\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(0) & 
-- (\mm_interconnect_0|router_001|Equal6~0_combout\ & !\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- !\mm_interconnect_0|pio_sw_s1_translator|av_waitrequest_generated~0_combout\ & ( (!\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000001000000001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datab => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|router_001|ALT_INV_Equal6~0_combout\,
	datad => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	combout => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X41_Y18_N55
\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X41_Y18_N39
\mm_interconnect_0|pio_sw_s1_agent|m0_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_sw_s1_agent|m0_write~0_combout\ = ( \mm_interconnect_0|router_001|Equal6~0_combout\ & ( !\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal6~0_combout\,
	combout => \mm_interconnect_0|pio_sw_s1_agent|m0_write~0_combout\);

-- Location: LABCELL_X41_Y18_N12
\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter~0_combout\ = ( !\mm_interconnect_0|pio_sw_s1_translator|av_waitrequest_generated~0_combout\ & ( (\mm_interconnect_0|pio_sw_s1_agent|m0_write~0_combout\ & 
-- (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & !\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_sw_s1_agent|ALT_INV_m0_write~0_combout\,
	datac => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datad => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	combout => \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X41_Y18_N13
\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter\(0));

-- Location: LABCELL_X40_Y19_N30
\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~2_combout\ = ( \mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter\(0) & ( \cpu|W_alu_result\(7) & ( (!\cpu|W_alu_result\(6) & (!\cpu|W_alu_result\(5) & ((!\cpu|d_write~q\) # 
-- (\mm_interconnect_0|cpu_data_master_translator|write_accepted~q\)))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter\(0) & ( \cpu|W_alu_result\(7) & ( (!\cpu|W_alu_result\(6) & (\cpu|d_write~q\ & (!\cpu|W_alu_result\(5) & 
-- !\mm_interconnect_0|cpu_data_master_translator|write_accepted~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(6),
	datab => \cpu|ALT_INV_d_write~q\,
	datac => \cpu|ALT_INV_W_alu_result\(5),
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~q\,
	datae => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \cpu|ALT_INV_W_alu_result\(7),
	combout => \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LABCELL_X40_Y19_N48
\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~0_combout\ = ( \mm_interconnect_0|router_001|Equal1~1_combout\ & ( \mm_interconnect_0|router_001|Equal1~0_combout\ & ( (\mm_interconnect_0|router_001|Equal2~0_combout\ & 
-- (\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~2_combout\ & (!\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter\(1) & !\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	datab => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\,
	datac => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	combout => \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: MLABCELL_X42_Y20_N33
\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~1_combout\ = ( \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & ( \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	combout => \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X42_Y20_N35
\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X46_Y17_N0
\rtx_timer|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~77_sumout\ = SUM(( \rtx_timer|internal_counter\(20) ) + ( VCC ) + ( \rtx_timer|Add0~82\ ))
-- \rtx_timer|Add0~78\ = CARRY(( \rtx_timer|internal_counter\(20) ) + ( VCC ) + ( \rtx_timer|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(20),
	cin => \rtx_timer|Add0~82\,
	sumout => \rtx_timer|Add0~77_sumout\,
	cout => \rtx_timer|Add0~78\);

-- Location: LABCELL_X46_Y17_N3
\rtx_timer|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~49_sumout\ = SUM(( \rtx_timer|internal_counter\(21) ) + ( VCC ) + ( \rtx_timer|Add0~78\ ))
-- \rtx_timer|Add0~50\ = CARRY(( \rtx_timer|internal_counter\(21) ) + ( VCC ) + ( \rtx_timer|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(21),
	cin => \rtx_timer|Add0~78\,
	sumout => \rtx_timer|Add0~49_sumout\,
	cout => \rtx_timer|Add0~50\);

-- Location: LABCELL_X43_Y17_N24
\rtx_timer|period_h_register[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_h_register[5]~feeder_combout\ = ( \cpu|d_writedata\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_d_writedata\(5),
	combout => \rtx_timer|period_h_register[5]~feeder_combout\);

-- Location: FF_X43_Y17_N25
\rtx_timer|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_h_register[5]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(5));

-- Location: FF_X46_Y17_N5
\rtx_timer|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~49_sumout\,
	asdata => \rtx_timer|period_h_register\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(21));

-- Location: LABCELL_X46_Y17_N6
\rtx_timer|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~5_sumout\ = SUM(( \rtx_timer|internal_counter\(22) ) + ( VCC ) + ( \rtx_timer|Add0~50\ ))
-- \rtx_timer|Add0~6\ = CARRY(( \rtx_timer|internal_counter\(22) ) + ( VCC ) + ( \rtx_timer|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(22),
	cin => \rtx_timer|Add0~50\,
	sumout => \rtx_timer|Add0~5_sumout\,
	cout => \rtx_timer|Add0~6\);

-- Location: FF_X46_Y17_N7
\rtx_timer|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~5_sumout\,
	asdata => \rtx_timer|period_h_register\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(22));

-- Location: LABCELL_X46_Y17_N9
\rtx_timer|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~53_sumout\ = SUM(( \rtx_timer|internal_counter\(23) ) + ( VCC ) + ( \rtx_timer|Add0~6\ ))
-- \rtx_timer|Add0~54\ = CARRY(( \rtx_timer|internal_counter\(23) ) + ( VCC ) + ( \rtx_timer|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(23),
	cin => \rtx_timer|Add0~6\,
	sumout => \rtx_timer|Add0~53_sumout\,
	cout => \rtx_timer|Add0~54\);

-- Location: LABCELL_X43_Y17_N27
\rtx_timer|period_h_register[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_h_register[7]~feeder_combout\ = ( \cpu|d_writedata\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_d_writedata\(7),
	combout => \rtx_timer|period_h_register[7]~feeder_combout\);

-- Location: FF_X43_Y17_N28
\rtx_timer|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_h_register[7]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(7));

-- Location: FF_X46_Y17_N10
\rtx_timer|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~53_sumout\,
	asdata => \rtx_timer|period_h_register\(7),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(23));

-- Location: LABCELL_X43_Y19_N27
\rtx_timer|snap_strobe~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|snap_strobe~0_combout\ = ( \rtx_timer|period_l_wr_strobe~1_combout\ & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & \cpu|W_alu_result\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \rtx_timer|ALT_INV_period_l_wr_strobe~1_combout\,
	combout => \rtx_timer|snap_strobe~0_combout\);

-- Location: FF_X46_Y17_N59
\rtx_timer|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|internal_counter\(23),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(23));

-- Location: FF_X43_Y19_N28
\rtx_timer|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|internal_counter\(7),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(7));

-- Location: LABCELL_X43_Y17_N30
\rtx_timer|read_mux_out[7]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[7]~48_combout\ = ( !\cpu|W_alu_result\(4) & ( ((\cpu|W_alu_result\(3) & ((!\cpu|W_alu_result\(2) & (\rtx_timer|period_l_register\(7))) # (\cpu|W_alu_result\(2) & ((\rtx_timer|period_h_register\(7))))))) ) ) # ( 
-- \cpu|W_alu_result\(4) & ( ((!\cpu|W_alu_result\(3) & ((!\cpu|W_alu_result\(2) & ((\rtx_timer|counter_snapshot\(7)))) # (\cpu|W_alu_result\(2) & (\rtx_timer|counter_snapshot\(23)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000111010001110100001100001111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_counter_snapshot\(23),
	datab => \cpu|ALT_INV_W_alu_result\(2),
	datac => \rtx_timer|ALT_INV_counter_snapshot\(7),
	datad => \rtx_timer|ALT_INV_period_h_register\(7),
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_W_alu_result\(3),
	datag => \rtx_timer|ALT_INV_period_l_register\(7),
	combout => \rtx_timer|read_mux_out[7]~48_combout\);

-- Location: FF_X43_Y17_N32
\rtx_timer|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out[7]~48_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(7));

-- Location: FF_X43_Y17_N38
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(7),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(7));

-- Location: IOIBUF_X68_Y37_N55
\LCD_DQ[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DQ(7),
	o => \LCD_DQ[7]~input_o\);

-- Location: LABCELL_X40_Y17_N30
\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[7]~feeder_combout\ = ( \LCD_DQ[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_LCD_DQ[7]~input_o\,
	combout => \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[7]~feeder_combout\);

-- Location: FF_X40_Y17_N32
\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[7]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(7));

-- Location: LABCELL_X41_Y18_N9
\pio_sw|edge_capture_wr_strobe~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|edge_capture_wr_strobe~0_combout\ = ( !\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter\(1) & ( \mm_interconnect_0|pio_sw_s1_agent|m0_write~0_combout\ & ( (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & 
-- (!\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & \pio_hex3|Equal2~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datac => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	datad => \pio_hex3|ALT_INV_Equal2~3_combout\,
	datae => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \mm_interconnect_0|pio_sw_s1_agent|ALT_INV_m0_write~0_combout\,
	combout => \pio_sw|edge_capture_wr_strobe~0_combout\);

-- Location: IOIBUF_X12_Y0_N52
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: FF_X40_Y17_N23
\pio_sw|d1_data_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SW[7]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d1_data_in\(7));

-- Location: LABCELL_X40_Y17_N33
\pio_sw|d2_data_in[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|d2_data_in[7]~feeder_combout\ = \pio_sw|d1_data_in\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_d1_data_in\(7),
	combout => \pio_sw|d2_data_in[7]~feeder_combout\);

-- Location: FF_X40_Y17_N34
\pio_sw|d2_data_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|d2_data_in[7]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d2_data_in\(7));

-- Location: LABCELL_X40_Y17_N36
\pio_sw|edge_capture~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|edge_capture~2_combout\ = ( \pio_sw|d2_data_in\(7) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & ((!\pio_sw|d1_data_in\(7)) # (\pio_sw|edge_capture\(7)))) ) ) # ( !\pio_sw|d2_data_in\(7) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & 
-- ((\pio_sw|edge_capture\(7)) # (\pio_sw|d1_data_in\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_edge_capture_wr_strobe~0_combout\,
	datac => \pio_sw|ALT_INV_d1_data_in\(7),
	datad => \pio_sw|ALT_INV_edge_capture\(7),
	dataf => \pio_sw|ALT_INV_d2_data_in\(7),
	combout => \pio_sw|edge_capture~2_combout\);

-- Location: FF_X40_Y17_N38
\pio_sw|edge_capture[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|edge_capture~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|edge_capture\(7));

-- Location: LABCELL_X41_Y18_N0
\pio_sw|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|always1~0_combout\ = ( \pio_hex3|Equal2~2_combout\ & ( \mm_interconnect_0|pio_sw_s1_agent|m0_write~0_combout\ & ( (!\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & 
-- (!\mm_interconnect_0|pio_sw_s1_translator|wait_latency_counter\(1) & \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	datac => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datae => \pio_hex3|ALT_INV_Equal2~2_combout\,
	dataf => \mm_interconnect_0|pio_sw_s1_agent|ALT_INV_m0_write~0_combout\,
	combout => \pio_sw|always1~0_combout\);

-- Location: FF_X40_Y17_N59
\pio_sw|irq_mask[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(7),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \pio_sw|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|irq_mask\(7));

-- Location: LABCELL_X40_Y17_N48
\pio_sw|read_mux_out[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|read_mux_out\(7) = ( \SW[7]~input_o\ & ( \cpu|W_alu_result[3]~DUPLICATE_q\ & ( (!\cpu|W_alu_result\(4) & ((!\cpu|W_alu_result\(2) & ((\pio_sw|irq_mask\(7)))) # (\cpu|W_alu_result\(2) & (\pio_sw|edge_capture\(7))))) ) ) ) # ( !\SW[7]~input_o\ & ( 
-- \cpu|W_alu_result[3]~DUPLICATE_q\ & ( (!\cpu|W_alu_result\(4) & ((!\cpu|W_alu_result\(2) & ((\pio_sw|irq_mask\(7)))) # (\cpu|W_alu_result\(2) & (\pio_sw|edge_capture\(7))))) ) ) ) # ( \SW[7]~input_o\ & ( !\cpu|W_alu_result[3]~DUPLICATE_q\ & ( 
-- (!\cpu|W_alu_result\(2) & !\cpu|W_alu_result\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000110101000000000011010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_edge_capture\(7),
	datab => \pio_sw|ALT_INV_irq_mask\(7),
	datac => \cpu|ALT_INV_W_alu_result\(2),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	datae => \ALT_INV_SW[7]~input_o\,
	dataf => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	combout => \pio_sw|read_mux_out\(7));

-- Location: MLABCELL_X42_Y17_N45
\pio_sw|readdata[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|readdata[7]~feeder_combout\ = ( \pio_sw|read_mux_out\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \pio_sw|ALT_INV_read_mux_out\(7),
	combout => \pio_sw|readdata[7]~feeder_combout\);

-- Location: FF_X42_Y17_N46
\pio_sw|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|readdata[7]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|readdata\(7));

-- Location: LABCELL_X40_Y21_N0
\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre[7]~feeder_combout\ = ( \pio_sw|readdata\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \pio_sw|ALT_INV_readdata\(7),
	combout => \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre[7]~feeder_combout\);

-- Location: FF_X40_Y21_N1
\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre[7]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(7));

-- Location: LABCELL_X40_Y17_N24
\mm_interconnect_0|rsp_mux_001|src_payload~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~20_combout\ = ( \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(7) & ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(7) & ((!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(7))))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(7) & ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(7) & ((!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(7)))) ) ) ) # ( 
-- \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(7) & ( !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(7)))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(7) & ( 
-- !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010110011001000100011110000101000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(7),
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(7),
	datae => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(7),
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~20_combout\);

-- Location: LABCELL_X38_Y18_N39
\mm_interconnect_0|rsp_mux_001|src_payload~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~21_combout\ = ( \mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( (\mm_interconnect_0|rsp_mux_001|src_payload~20_combout\ & (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & 
-- ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) ) ) # ( !\mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( 
-- (\mm_interconnect_0|rsp_mux_001|src_payload~20_combout\ & ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110010001100100011001000110010000000000011001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(7),
	datab => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~20_combout\,
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(7),
	dataf => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~21_combout\);

-- Location: LABCELL_X38_Y22_N30
\mm_interconnect_0|rsp_mux_001|src_payload~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~22_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10_combout\ & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10_combout\ & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\mm_interconnect_0|rsp_mux_001|src_payload~21_combout\) # (\cpu|F_iw[7]~10_combout\) ) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10_combout\ & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( !\mm_interconnect_0|rsp_mux_001|src_payload~21_combout\ ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10_combout\ & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( !\mm_interconnect_0|rsp_mux_001|src_payload~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110011111100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_F_iw[7]~10_combout\,
	datac => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~21_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~10_combout\,
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~22_combout\);

-- Location: IOIBUF_X68_Y47_N61
\SRAM_D[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(15),
	o => \SRAM_D[15]~input_o\);

-- Location: FF_X36_Y23_N41
\sram_conduit|SRAM_D_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SRAM_D[15]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(15));

-- Location: LABCELL_X36_Y23_N15
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][15]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(15),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][15]~feeder_combout\);

-- Location: LABCELL_X35_Y24_N0
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][15]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(15),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][15]~feeder_combout\);

-- Location: FF_X36_Y23_N5
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~11_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][15]~q\);

-- Location: LABCELL_X36_Y23_N3
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~11_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(3) & (\sram_conduit|SRAM_D_in_reg\(15))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(3) & 
-- ((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(3),
	datab => \sram_conduit|ALT_INV_SRAM_D_in_reg\(15),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][15]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~11_combout\);

-- Location: LABCELL_X35_Y24_N54
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][15]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~11_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][15]~feeder_combout\);

-- Location: FF_X35_Y24_N56
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][15]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][15]~q\);

-- Location: FF_X35_Y24_N1
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][15]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][15]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][15]~q\);

-- Location: FF_X36_Y23_N17
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][15]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][15]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][15]~q\);

-- Location: LABCELL_X36_Y23_N39
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~12_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always8~0_combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][15]~q\)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always8~0_combout\ & ((\sram_conduit|SRAM_D_in_reg\(15))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_always8~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][15]~q\,
	datad => \sram_conduit|ALT_INV_SRAM_D_in_reg\(15),
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~12_combout\);

-- Location: LABCELL_X31_Y22_N24
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~11_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~12_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(15)) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~12_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(15),
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~12_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~11_combout\);

-- Location: FF_X31_Y22_N25
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~11_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(15));

-- Location: LABCELL_X31_Y22_N27
\cpu|av_ld_byte1_data_nxt[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[7]~4_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~12_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\) # 
-- ((\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(15) & \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\)) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~12_combout\ & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(15) & \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001110101011101010111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(15),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~12_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[7]~4_combout\);

-- Location: LABCELL_X31_Y17_N9
\cpu|E_logic_result[1]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[1]~21_combout\ = ( \cpu|E_src1\(1) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src2\(1)))) ) ) # ( !\cpu|E_src1\(1) & ( (!\cpu|E_src2\(1) & (!\cpu|R_logic_op\(0) & !\cpu|R_logic_op\(1))) # (\cpu|E_src2\(1) & 
-- ((\cpu|R_logic_op\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001111101000000000111100000101111110100000010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(0),
	datac => \cpu|ALT_INV_E_src2\(1),
	datad => \cpu|ALT_INV_R_logic_op\(1),
	dataf => \cpu|ALT_INV_E_src1\(1),
	combout => \cpu|E_logic_result[1]~21_combout\);

-- Location: LABCELL_X31_Y19_N30
\cpu|E_alu_result[1]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[1]~21_combout\ = ( \cpu|R_ctrl_shift_rot~q\ & ( \cpu|E_logic_result[1]~21_combout\ & ( \cpu|E_shift_rot_result\(1) ) ) ) # ( !\cpu|R_ctrl_shift_rot~q\ & ( \cpu|E_logic_result[1]~21_combout\ & ( (\cpu|R_ctrl_logic~q\) # 
-- (\cpu|Add2~77_sumout\) ) ) ) # ( \cpu|R_ctrl_shift_rot~q\ & ( !\cpu|E_logic_result[1]~21_combout\ & ( \cpu|E_shift_rot_result\(1) ) ) ) # ( !\cpu|R_ctrl_shift_rot~q\ & ( !\cpu|E_logic_result[1]~21_combout\ & ( (\cpu|Add2~77_sumout\ & 
-- !\cpu|R_ctrl_logic~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110000111101010101111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Add2~77_sumout\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(1),
	datad => \cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	dataf => \cpu|ALT_INV_E_logic_result[1]~21_combout\,
	combout => \cpu|E_alu_result[1]~21_combout\);

-- Location: FF_X31_Y19_N31
\cpu|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[1]~21_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(1));

-- Location: IOIBUF_X68_Y47_N44
\SRAM_D[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(14),
	o => \SRAM_D[14]~input_o\);

-- Location: FF_X37_Y24_N14
\sram_conduit|SRAM_D_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SRAM_D[14]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(14));

-- Location: MLABCELL_X37_Y24_N39
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][14]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(14),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][14]~feeder_combout\);

-- Location: LABCELL_X35_Y24_N3
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][14]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_conduit|ALT_INV_SRAM_D_in_reg\(14),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][14]~feeder_combout\);

-- Location: FF_X37_Y24_N8
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~12_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][14]~q\);

-- Location: MLABCELL_X37_Y24_N6
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~12_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][14]~q\ ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & ( \sram_conduit|SRAM_D_in_reg\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(14),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][14]~q\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~12_combout\);

-- Location: FF_X37_Y24_N49
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~12_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][14]~q\);

-- Location: FF_X35_Y24_N5
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][14]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][14]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][14]~q\);

-- Location: FF_X37_Y24_N41
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][14]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][14]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][14]~q\);

-- Location: MLABCELL_X37_Y24_N21
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~13_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & ( \sram_conduit|SRAM_D_in_reg\(14) & ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][14]~q\ ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & ( \sram_conduit|SRAM_D_in_reg\(14) & ( (\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][14]~q\) ) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & ( !\sram_conduit|SRAM_D_in_reg\(14) & ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][14]~q\ ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & ( 
-- !\sram_conduit|SRAM_D_in_reg\(14) & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][14]~q\ & !\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100110011001100111111001111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][14]~q\,
	datac => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	datae => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(14),
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~13_combout\);

-- Location: LABCELL_X30_Y22_N18
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~19_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~13_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~13_combout\ & 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000100010001000101010000010100000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~13_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~19_combout\);

-- Location: LABCELL_X17_Y12_N6
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[30]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[30]~feeder_combout\);

-- Location: FF_X4_Y4_N44
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(31),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(31));

-- Location: LABCELL_X15_Y12_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[28]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(31),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[28]~feeder_combout\);

-- Location: FF_X15_Y12_N49
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[28]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(28));

-- Location: LABCELL_X30_Y20_N54
\mm_interconnect_0|rsp_mux_001|src_payload~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~38_combout\ = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\mm_interconnect_0|rsp_demux|src1_valid~combout\ & (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14_combout\ & 
-- ((\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)))) # (\mm_interconnect_0|rsp_demux|src1_valid~combout\ & (((\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) # (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24)))) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( 
-- (\mm_interconnect_0|rsp_demux|src1_valid~combout\ & \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~14_combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(24),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~38_combout\);

-- Location: LABCELL_X27_Y20_N48
\cpu|D_ctrl_ld_signed~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_ld_signed~0_combout\ = ( \cpu|D_iw\(0) & ( (\cpu|D_iw[1]~DUPLICATE_q\ & \cpu|D_iw\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_D_iw\(2),
	dataf => \cpu|ALT_INV_D_iw\(0),
	combout => \cpu|D_ctrl_ld_signed~0_combout\);

-- Location: FF_X27_Y20_N50
\cpu|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_ld_signed~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_ld_signed~q\);

-- Location: FF_X27_Y20_N59
\cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[3]~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(3));

-- Location: LABCELL_X27_Y20_N51
\cpu|av_fill_bit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_fill_bit~0_combout\ = ( \cpu|av_ld_byte0_data\(7) & ( (\cpu|R_ctrl_ld_signed~q\ & ((!\cpu|D_iw\(3)) # ((\cpu|D_iw\(4)) # (\cpu|av_ld_byte1_data\(7))))) ) ) # ( !\cpu|av_ld_byte0_data\(7) & ( (\cpu|R_ctrl_ld_signed~q\ & (\cpu|D_iw\(3) & 
-- (\cpu|av_ld_byte1_data\(7) & !\cpu|D_iw\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000001000101010101010100010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_ld_signed~q\,
	datab => \cpu|ALT_INV_D_iw\(3),
	datac => \cpu|ALT_INV_av_ld_byte1_data\(7),
	datad => \cpu|ALT_INV_D_iw\(4),
	dataf => \cpu|ALT_INV_av_ld_byte0_data\(7),
	combout => \cpu|av_fill_bit~0_combout\);

-- Location: MLABCELL_X37_Y16_N39
\cpu|av_ld_rshift8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_rshift8~0_combout\ = ( \cpu|LessThan0~0_combout\ & ( \cpu|av_ld_aligning_data~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \cpu|ALT_INV_av_ld_aligning_data~q\,
	combout => \cpu|av_ld_rshift8~0_combout\);

-- Location: FF_X30_Y20_N56
\cpu|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~38_combout\,
	asdata => \cpu|av_fill_bit~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_aligning_data~q\,
	ena => \cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte3_data\(0));

-- Location: LABCELL_X23_Y19_N0
\jtag_uart|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|Add1~5_sumout\ = SUM(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \jtag_uart|Add1~6\ = CARRY(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \jtag_uart|Add1~5_sumout\,
	cout => \jtag_uart|Add1~6\);

-- Location: FF_X23_Y19_N1
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|Add1~5_sumout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LABCELL_X17_Y12_N3
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[16]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[16]~feeder_combout\);

-- Location: FF_X17_Y12_N4
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[16]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(16));

-- Location: FF_X22_Y12_N5
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(16),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LABCELL_X22_Y12_N3
\cpu|av_ld_byte2_data_nxt[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[0]~3_combout\ = ( \mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16))) # (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16)) ) ) # ( !\mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(16),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(16),
	dataf => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	combout => \cpu|av_ld_byte2_data_nxt[0]~3_combout\);

-- Location: LABCELL_X23_Y14_N30
\cpu|av_ld_byte2_data_nxt[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[0]~4_combout\ = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( !\cpu|av_ld_byte2_data_nxt[0]~3_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\) # 
-- (!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~2_combout\) ) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( !\cpu|av_ld_byte2_data_nxt[0]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111001111110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~2_combout\,
	datae => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	dataf => \cpu|ALT_INV_av_ld_byte2_data_nxt[0]~3_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[0]~4_combout\);

-- Location: MLABCELL_X25_Y13_N36
\cpu|av_ld_byte2_data_nxt[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[0]~5_combout\ = ( \cpu|LessThan0~0_combout\ & ( \cpu|av_ld_byte2_data_nxt[0]~4_combout\ & ( (\cpu|av_ld_byte3_data\(0) & \cpu|av_ld_aligning_data~q\) ) ) ) # ( !\cpu|LessThan0~0_combout\ & ( 
-- \cpu|av_ld_byte2_data_nxt[0]~4_combout\ & ( (\cpu|av_fill_bit~0_combout\ & \cpu|av_ld_aligning_data~q\) ) ) ) # ( \cpu|LessThan0~0_combout\ & ( !\cpu|av_ld_byte2_data_nxt[0]~4_combout\ & ( (!\cpu|av_ld_aligning_data~q\) # (\cpu|av_ld_byte3_data\(0)) ) ) ) 
-- # ( !\cpu|LessThan0~0_combout\ & ( !\cpu|av_ld_byte2_data_nxt[0]~4_combout\ & ( (!\cpu|av_ld_aligning_data~q\) # (\cpu|av_fill_bit~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111101011111010100000011000000110000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte3_data\(0),
	datab => \cpu|ALT_INV_av_fill_bit~0_combout\,
	datac => \cpu|ALT_INV_av_ld_aligning_data~q\,
	datae => \cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \cpu|ALT_INV_av_ld_byte2_data_nxt[0]~4_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[0]~5_combout\);

-- Location: FF_X25_Y13_N37
\cpu|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte2_data_nxt[0]~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte2_data\(0));

-- Location: IOIBUF_X10_Y0_N58
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: FF_X38_Y19_N40
\pio_sw|irq_mask[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(8),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \pio_sw|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|irq_mask\(8));

-- Location: FF_X40_Y17_N29
\pio_sw|d1_data_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SW[8]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d1_data_in\(8));

-- Location: FF_X41_Y17_N41
\pio_sw|d2_data_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|d1_data_in\(8),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d2_data_in\(8));

-- Location: LABCELL_X41_Y17_N45
\pio_sw|edge_capture~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|edge_capture~0_combout\ = ( \pio_sw|d1_data_in\(8) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & ((!\pio_sw|d2_data_in\(8)) # (\pio_sw|edge_capture\(8)))) ) ) # ( !\pio_sw|d1_data_in\(8) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & 
-- ((\pio_sw|edge_capture\(8)) # (\pio_sw|d2_data_in\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_edge_capture_wr_strobe~0_combout\,
	datac => \pio_sw|ALT_INV_d2_data_in\(8),
	datad => \pio_sw|ALT_INV_edge_capture\(8),
	dataf => \pio_sw|ALT_INV_d1_data_in\(8),
	combout => \pio_sw|edge_capture~0_combout\);

-- Location: FF_X41_Y17_N46
\pio_sw|edge_capture[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|edge_capture~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|edge_capture\(8));

-- Location: LABCELL_X41_Y17_N54
\pio_sw|read_mux_out[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|read_mux_out\(8) = ( \pio_sw|edge_capture\(8) & ( !\cpu|W_alu_result\(4) & ( (!\cpu|W_alu_result\(2) & ((!\cpu|W_alu_result\(3) & (\SW[8]~input_o\)) # (\cpu|W_alu_result\(3) & ((\pio_sw|irq_mask\(8)))))) # (\cpu|W_alu_result\(2) & 
-- (\cpu|W_alu_result\(3))) ) ) ) # ( !\pio_sw|edge_capture\(8) & ( !\cpu|W_alu_result\(4) & ( (!\cpu|W_alu_result\(2) & ((!\cpu|W_alu_result\(3) & (\SW[8]~input_o\)) # (\cpu|W_alu_result\(3) & ((\pio_sw|irq_mask\(8)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \cpu|ALT_INV_W_alu_result\(3),
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \pio_sw|ALT_INV_irq_mask\(8),
	datae => \pio_sw|ALT_INV_edge_capture\(8),
	dataf => \cpu|ALT_INV_W_alu_result\(4),
	combout => \pio_sw|read_mux_out\(8));

-- Location: FF_X41_Y17_N56
\pio_sw|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|read_mux_out\(8),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|readdata\(8));

-- Location: FF_X40_Y17_N44
\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|readdata\(8),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(8));

-- Location: LABCELL_X40_Y17_N42
\cpu|av_ld_byte1_data_nxt[0]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[0]~21_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & ( ((\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(8))) # 
-- (\mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & ( (\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(8),
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(8),
	combout => \cpu|av_ld_byte1_data_nxt[0]~21_combout\);

-- Location: FF_X23_Y19_N22
\jtag_uart|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|t_dav~q\);

-- Location: MLABCELL_X6_Y3_N27
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \jtag_uart|ALT_INV_t_dav~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X6_Y3_N29
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LABCELL_X7_Y3_N45
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111110011111100111100000000000000001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: MLABCELL_X6_Y3_N21
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~0_combout\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~feeder_combout\);

-- Location: FF_X6_Y3_N23
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~q\);

-- Location: MLABCELL_X6_Y3_N0
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_valid~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout\);

-- Location: FF_X6_Y3_N1
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write_valid~q\);

-- Location: MLABCELL_X6_Y3_N24
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write~0_combout\);

-- Location: FF_X6_Y3_N46
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write~q\);

-- Location: FF_X25_Y19_N5
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write1~q\);

-- Location: FF_X25_Y19_N16
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write1~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|write2~q\);

-- Location: MLABCELL_X25_Y19_N15
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|always2~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write1~q\,
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write2~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|always2~1_combout\);

-- Location: MLABCELL_X25_Y19_N0
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write_valid~q\,
	datac => \jtag_uart|ALT_INV_t_dav~q\,
	datad => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~1_combout\,
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_ena~0_combout\);

-- Location: FF_X25_Y19_N2
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_ena~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LABCELL_X23_Y18_N3
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ = SUM(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\jtag_uart|wr_rfifo~combout\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\jtag_uart|wr_rfifo~combout\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X23_Y18_N5
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LABCELL_X23_Y18_N6
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ = SUM(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\jtag_uart|wr_rfifo~combout\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\jtag_uart|wr_rfifo~combout\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X23_Y18_N8
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LABCELL_X23_Y18_N9
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ = SUM(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\jtag_uart|wr_rfifo~combout\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\jtag_uart|wr_rfifo~combout\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X23_Y18_N10
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LABCELL_X23_Y18_N12
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ = SUM(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\jtag_uart|wr_rfifo~combout\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\jtag_uart|wr_rfifo~combout\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	cout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X23_Y18_N13
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LABCELL_X23_Y18_N15
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ = SUM(( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( !\jtag_uart|wr_rfifo~combout\ ) + ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	cin => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	sumout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\);

-- Location: FF_X23_Y18_N17
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LABCELL_X23_Y19_N39
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = ( !\jtag_uart|wr_rfifo~combout\ & ( 
-- (!\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) 
-- & !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	datab => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	dataf => \jtag_uart|ALT_INV_wr_rfifo~combout\,
	combout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LABCELL_X23_Y19_N45
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ = ( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ( 
-- (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ & 
-- !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~0_combout\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	dataf => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	combout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\);

-- Location: LABCELL_X22_Y19_N21
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ ) ) # ( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ ) ) # ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( (!\jtag_uart|fifo_rd~1_combout\) # (!\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\) ) ) 
-- ) # ( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( 
-- \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	datac => \jtag_uart|ALT_INV_fifo_rd~1_combout\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~1_combout\,
	datae => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	dataf => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	combout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: FF_X22_Y19_N22
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: FF_X1_Y1_N41
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate~q\);

-- Location: LABCELL_X1_Y1_N36
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000000000000000011101111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: FF_X1_Y1_N40
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE_q\);

-- Location: FF_X25_Y19_N23
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE_q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate1~q\);

-- Location: FF_X25_Y19_N19
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|jupdate2~q\);

-- Location: MLABCELL_X25_Y19_N18
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|always2~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate1~q\,
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate2~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|always2~0_combout\);

-- Location: MLABCELL_X25_Y19_N48
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_pause~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000001001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\,
	datac => \jtag_uart|ALT_INV_t_dav~q\,
	datad => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~1_combout\,
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write_valid~q\,
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~0_combout\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: FF_X25_Y19_N50
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LABCELL_X22_Y18_N21
\jtag_uart|pause_irq~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|pause_irq~0_combout\ = ( \jtag_uart|pause_irq~q\ & ( \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ & ( (!\jtag_uart|read_0~q\) # 
-- (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\) ) ) ) # ( !\jtag_uart|pause_irq~q\ & ( \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ & ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ ) ) ) # ( \jtag_uart|pause_irq~q\ & ( !\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ & ( !\jtag_uart|read_0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000001010101010101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	datac => \jtag_uart|ALT_INV_read_0~q\,
	datae => \jtag_uart|ALT_INV_pause_irq~q\,
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_t_pause~reg0_q\,
	combout => \jtag_uart|pause_irq~0_combout\);

-- Location: FF_X22_Y18_N22
\jtag_uart|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|pause_irq~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|pause_irq~q\);

-- Location: MLABCELL_X25_Y19_N42
\jtag_uart|ien_AE~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|ien_AE~0_combout\ = ( \cpu|W_alu_result\(2) & ( \jtag_uart|av_waitrequest~0_combout\ & ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datae => \cpu|ALT_INV_W_alu_result\(2),
	dataf => \jtag_uart|ALT_INV_av_waitrequest~0_combout\,
	combout => \jtag_uart|ien_AE~0_combout\);

-- Location: FF_X23_Y18_N52
\jtag_uart|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \jtag_uart|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|ien_AF~q\);

-- Location: FF_X23_Y18_N14
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q\);

-- Location: FF_X23_Y18_N2
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y18_N30
\jtag_uart|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|Add0~21_sumout\ = SUM(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\ ) + ( 
-- !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !VCC ))
-- \jtag_uart|Add0~22\ = CARRY(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\ ) + ( 
-- !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => GND,
	sumout => \jtag_uart|Add0~21_sumout\,
	cout => \jtag_uart|Add0~22\);

-- Location: LABCELL_X23_Y18_N33
\jtag_uart|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|Add0~25_sumout\ = SUM(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( GND ) + ( \jtag_uart|Add0~22\ ))
-- \jtag_uart|Add0~26\ = CARRY(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( GND ) + ( \jtag_uart|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \jtag_uart|Add0~22\,
	sumout => \jtag_uart|Add0~25_sumout\,
	cout => \jtag_uart|Add0~26\);

-- Location: LABCELL_X23_Y18_N36
\jtag_uart|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|Add0~17_sumout\ = SUM(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( GND ) + ( \jtag_uart|Add0~26\ ))
-- \jtag_uart|Add0~18\ = CARRY(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( GND ) + ( \jtag_uart|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \jtag_uart|Add0~26\,
	sumout => \jtag_uart|Add0~17_sumout\,
	cout => \jtag_uart|Add0~18\);

-- Location: LABCELL_X23_Y18_N39
\jtag_uart|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|Add0~1_sumout\ = SUM(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q\ ) + ( GND ) + ( \jtag_uart|Add0~18\ ))
-- \jtag_uart|Add0~2\ = CARRY(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q\ ) + ( GND ) + ( \jtag_uart|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	cin => \jtag_uart|Add0~18\,
	sumout => \jtag_uart|Add0~1_sumout\,
	cout => \jtag_uart|Add0~2\);

-- Location: LABCELL_X23_Y18_N42
\jtag_uart|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|Add0~5_sumout\ = SUM(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( GND ) + ( \jtag_uart|Add0~2\ ))
-- \jtag_uart|Add0~6\ = CARRY(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( GND ) + ( \jtag_uart|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	cin => \jtag_uart|Add0~2\,
	sumout => \jtag_uart|Add0~5_sumout\,
	cout => \jtag_uart|Add0~6\);

-- Location: LABCELL_X23_Y18_N45
\jtag_uart|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|Add0~9_sumout\ = SUM(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ ) + ( VCC ) + ( \jtag_uart|Add0~6\ ))
-- \jtag_uart|Add0~10\ = CARRY(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ ) + ( VCC ) + ( \jtag_uart|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	cin => \jtag_uart|Add0~6\,
	sumout => \jtag_uart|Add0~9_sumout\,
	cout => \jtag_uart|Add0~10\);

-- Location: LABCELL_X23_Y18_N48
\jtag_uart|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|Add0~13_sumout\ = SUM(( GND ) + ( GND ) + ( \jtag_uart|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \jtag_uart|Add0~10\,
	sumout => \jtag_uart|Add0~13_sumout\);

-- Location: LABCELL_X23_Y18_N18
\jtag_uart|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|LessThan1~0_combout\ = ( \jtag_uart|Add0~25_sumout\ & ( \jtag_uart|Add0~17_sumout\ ) ) # ( !\jtag_uart|Add0~25_sumout\ & ( (\jtag_uart|Add0~17_sumout\ & ((\jtag_uart|Add0~21_sumout\) # 
-- (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	datab => \jtag_uart|ALT_INV_Add0~21_sumout\,
	datac => \jtag_uart|ALT_INV_Add0~17_sumout\,
	dataf => \jtag_uart|ALT_INV_Add0~25_sumout\,
	combout => \jtag_uart|LessThan1~0_combout\);

-- Location: LABCELL_X23_Y18_N54
\jtag_uart|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|LessThan1~1_combout\ = ( !\jtag_uart|LessThan1~0_combout\ & ( (!\jtag_uart|Add0~1_sumout\ & (!\jtag_uart|Add0~5_sumout\ & (\jtag_uart|Add0~13_sumout\ & !\jtag_uart|Add0~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|ALT_INV_Add0~1_sumout\,
	datab => \jtag_uart|ALT_INV_Add0~5_sumout\,
	datac => \jtag_uart|ALT_INV_Add0~13_sumout\,
	datad => \jtag_uart|ALT_INV_Add0~9_sumout\,
	dataf => \jtag_uart|ALT_INV_LessThan1~0_combout\,
	combout => \jtag_uart|LessThan1~1_combout\);

-- Location: FF_X23_Y18_N55
\jtag_uart|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|LessThan1~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|fifo_AF~q\);

-- Location: LABCELL_X23_Y18_N27
\jtag_uart|av_readdata[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|av_readdata[8]~0_combout\ = (\jtag_uart|ien_AF~q\ & ((\jtag_uart|fifo_AF~q\) # (\jtag_uart|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|ALT_INV_pause_irq~q\,
	datab => \jtag_uart|ALT_INV_ien_AF~q\,
	datac => \jtag_uart|ALT_INV_fifo_AF~q\,
	combout => \jtag_uart|av_readdata[8]~0_combout\);

-- Location: FF_X23_Y18_N28
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|av_readdata[8]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LABCELL_X33_Y18_N18
\rtx_timer|counter_snapshot[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[8]~feeder_combout\ = ( \rtx_timer|internal_counter\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rtx_timer|ALT_INV_internal_counter\(8),
	combout => \rtx_timer|counter_snapshot[8]~feeder_combout\);

-- Location: FF_X33_Y18_N19
\rtx_timer|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[8]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(8));

-- Location: LABCELL_X43_Y17_N18
\rtx_timer|period_h_register[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_h_register[8]~feeder_combout\ = ( \cpu|d_writedata\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_d_writedata\(8),
	combout => \rtx_timer|period_h_register[8]~feeder_combout\);

-- Location: FF_X43_Y17_N19
\rtx_timer|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_h_register[8]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(8));

-- Location: LABCELL_X46_Y17_N12
\rtx_timer|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~9_sumout\ = SUM(( \rtx_timer|internal_counter\(24) ) + ( VCC ) + ( \rtx_timer|Add0~54\ ))
-- \rtx_timer|Add0~10\ = CARRY(( \rtx_timer|internal_counter\(24) ) + ( VCC ) + ( \rtx_timer|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(24),
	cin => \rtx_timer|Add0~54\,
	sumout => \rtx_timer|Add0~9_sumout\,
	cout => \rtx_timer|Add0~10\);

-- Location: FF_X46_Y17_N13
\rtx_timer|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~9_sumout\,
	asdata => \rtx_timer|period_h_register\(8),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(24));

-- Location: LABCELL_X43_Y19_N30
\rtx_timer|counter_snapshot[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[24]~feeder_combout\ = ( \rtx_timer|internal_counter\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rtx_timer|ALT_INV_internal_counter\(24),
	combout => \rtx_timer|counter_snapshot[24]~feeder_combout\);

-- Location: FF_X43_Y19_N31
\rtx_timer|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[24]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(24));

-- Location: LABCELL_X45_Y19_N48
\rtx_timer|read_mux_out[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[8]~16_combout\ = ( !\cpu|W_alu_result\(4) & ( (\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (\rtx_timer|period_l_register\(8))) # (\cpu|W_alu_result\(2) & (((\rtx_timer|period_h_register\(8))))))) ) ) # ( 
-- \cpu|W_alu_result\(4) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (\rtx_timer|counter_snapshot\(8))) # (\cpu|W_alu_result\(2) & (((\rtx_timer|counter_snapshot\(24))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000010011000010000000100000000010000100110100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datac => \rtx_timer|ALT_INV_counter_snapshot\(8),
	datad => \rtx_timer|ALT_INV_period_h_register\(8),
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \rtx_timer|ALT_INV_counter_snapshot\(24),
	datag => \rtx_timer|ALT_INV_period_l_register\(8),
	combout => \rtx_timer|read_mux_out[8]~16_combout\);

-- Location: FF_X45_Y19_N49
\rtx_timer|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out[8]~16_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(8));

-- Location: FF_X30_Y19_N41
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(8),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(8));

-- Location: FF_X28_Y20_N29
\mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|W_alu_result\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30));

-- Location: LABCELL_X36_Y18_N54
\mm_interconnect_0|router_001|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|always1~1_combout\ = ( \cpu|d_read~q\ & ( !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & ( (\cpu|W_alu_result\(4) & (\cpu|W_alu_result\(6) & !\cpu|W_alu_result\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(4),
	datab => \cpu|ALT_INV_W_alu_result\(6),
	datac => \cpu|ALT_INV_W_alu_result\(3),
	datae => \cpu|ALT_INV_d_read~q\,
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\,
	combout => \mm_interconnect_0|router_001|always1~1_combout\);

-- Location: MLABCELL_X37_Y18_N9
\mm_interconnect_0|router_001|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|always1~0_combout\ = ( \mm_interconnect_0|router_001|Equal2~0_combout\ & ( \mm_interconnect_0|router_001|always1~1_combout\ & ( (\cpu|W_alu_result\(7) & (\mm_interconnect_0|router_001|Equal1~1_combout\ & 
-- (\cpu|W_alu_result\(5) & \mm_interconnect_0|router_001|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(7),
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datac => \cpu|ALT_INV_W_alu_result\(5),
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_always1~1_combout\,
	combout => \mm_interconnect_0|router_001|always1~0_combout\);

-- Location: LABCELL_X41_Y19_N30
\mm_interconnect_0|cmd_demux_001|sink_ready~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|sink_ready~4_combout\ = ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( !\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1) & ( 
-- (\mm_interconnect_0|router_001|always1~0_combout\ & (\sram_cvgx|slave_translator|waitrequest_reset_override~q\ & (!\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(1) $ 
-- (\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0))))) ) ) ) # ( !\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( !\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1) & ( 
-- (\mm_interconnect_0|router_001|always1~0_combout\ & (\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0) & \sram_cvgx|slave_translator|waitrequest_reset_override~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000100000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_always1~0_combout\,
	datab => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_wait_latency_counter\(0),
	datad => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datae => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	dataf => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_wait_latency_counter\(1),
	combout => \mm_interconnect_0|cmd_demux_001|sink_ready~4_combout\);

-- Location: LABCELL_X41_Y19_N27
\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(1) & ( (\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(0)) # 
-- (\mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\) ) ) # ( !\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(1) & ( ((!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(0))) # (\mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111001111000011111100111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~1_combout\,
	datad => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X41_Y19_N28
\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X41_Y19_N24
\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(0) & ( (!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(1)) # (\mm_interconnect_0|cmd_demux_001|sink_ready~4_combout\))) ) ) # ( !\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(0) & ( 
-- \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~4_combout\,
	datad => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X41_Y19_N25
\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X41_Y19_N51
\mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout\ = ( \mm_interconnect_0|router_001|always1~0_combout\ & ( !\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|router_001|ALT_INV_always1~0_combout\,
	combout => \mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout\);

-- Location: LABCELL_X41_Y19_N9
\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout\ = ( \mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout\ & ( (\sram_cvgx|slave_translator|waitrequest_reset_override~q\ & 
-- (!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0) & ((!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\) # (\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100011000000000010001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datac => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_wait_latency_counter\(1),
	datad => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \mm_interconnect_0|sysid_qsys_0_control_slave_agent|ALT_INV_m0_write~0_combout\,
	combout => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout\);

-- Location: FF_X41_Y19_N10
\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0));

-- Location: LABCELL_X41_Y19_N6
\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0_combout\ = ( \mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout\ & ( (\sram_cvgx|slave_translator|waitrequest_reset_override~q\ & 
-- ((!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0) & ((\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1)))) # 
-- (\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0) & (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & !\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001001100000000000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datac => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_wait_latency_counter\(0),
	datad => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \mm_interconnect_0|sysid_qsys_0_control_slave_agent|ALT_INV_m0_write~0_combout\,
	combout => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0_combout\);

-- Location: FF_X41_Y19_N8
\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1));

-- Location: LABCELL_X41_Y19_N42
\mm_interconnect_0|cmd_demux_001|sink_ready~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|sink_ready~5_combout\ = ( \cpu|d_read~q\ & ( \cpu|d_write~q\ & ( (\cpu|W_alu_result\(4) & (!\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & 
-- (!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0) $ (\mm_interconnect_0|cpu_data_master_translator|write_accepted~q\)))) ) ) ) # ( \cpu|d_read~q\ & ( !\cpu|d_write~q\ & ( 
-- (\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0) & (\cpu|W_alu_result\(4) & !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000000000000000000000010000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_wait_latency_counter\(0),
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~q\,
	datae => \cpu|ALT_INV_d_read~q\,
	dataf => \cpu|ALT_INV_d_write~q\,
	combout => \mm_interconnect_0|cmd_demux_001|sink_ready~5_combout\);

-- Location: LABCELL_X41_Y19_N12
\mm_interconnect_0|cmd_demux_001|sink_ready~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\ = ( \sram_cvgx|slave_translator|waitrequest_reset_override~q\ & ( !\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(1) & ( (\mm_interconnect_0|router_001|Equal10~0_combout\ & 
-- (!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1) & (!\cpu|W_alu_result[3]~DUPLICATE_q\ & \mm_interconnect_0|cmd_demux_001|sink_ready~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	datab => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_wait_latency_counter\(1),
	datac => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datad => \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~5_combout\,
	datae => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	dataf => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\);

-- Location: FF_X41_Y19_N22
\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X28_Y20_N27
\mm_interconnect_0|rsp_mux_001|src_payload~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ = ( \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & ( \mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_av_readdata_pre\(30),
	dataf => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~31_combout\);

-- Location: LABCELL_X30_Y19_N39
\cpu|av_ld_byte1_data_nxt[0]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[0]~20_combout\ = ( \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(8) & ( !\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & ( (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))) ) ) ) # ( !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(8) & ( 
-- !\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & ( (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111100001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(8),
	datac => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(8),
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~31_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[0]~20_combout\);

-- Location: LABCELL_X27_Y17_N24
\cpu|av_ld_byte1_data_nxt[0]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[0]~22_combout\ = ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( \cpu|av_ld_byte1_data_nxt[0]~6_combout\ & ( (!\cpu|av_ld_byte1_data_nxt[0]~21_combout\ & \cpu|av_ld_byte1_data_nxt[0]~20_combout\) ) ) ) # ( 
-- \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( !\cpu|av_ld_byte1_data_nxt[0]~6_combout\ & ( (!\cpu|av_ld_byte1_data_nxt[0]~21_combout\ & \cpu|av_ld_byte1_data_nxt[0]~20_combout\) ) ) ) # ( 
-- !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( !\cpu|av_ld_byte1_data_nxt[0]~6_combout\ & ( (!\cpu|av_ld_byte1_data_nxt[0]~21_combout\ & \cpu|av_ld_byte1_data_nxt[0]~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte1_data_nxt[0]~21_combout\,
	datac => \cpu|ALT_INV_av_ld_byte1_data_nxt[0]~20_combout\,
	datae => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	dataf => \cpu|ALT_INV_av_ld_byte1_data_nxt[0]~6_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[0]~22_combout\);

-- Location: LABCELL_X27_Y17_N36
\cpu|av_ld_byte1_data_nxt[0]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[0]~23_combout\ = ( \cpu|LessThan0~0_combout\ & ( \cpu|av_ld_byte1_data_nxt[0]~22_combout\ & ( (\cpu|av_ld_aligning_data~q\ & \cpu|av_ld_byte2_data\(0)) ) ) ) # ( !\cpu|LessThan0~0_combout\ & ( 
-- \cpu|av_ld_byte1_data_nxt[0]~22_combout\ & ( (\cpu|av_ld_aligning_data~q\ & \cpu|av_fill_bit~0_combout\) ) ) ) # ( \cpu|LessThan0~0_combout\ & ( !\cpu|av_ld_byte1_data_nxt[0]~22_combout\ & ( (!\cpu|av_ld_aligning_data~q\) # (\cpu|av_ld_byte2_data\(0)) ) ) 
-- ) # ( !\cpu|LessThan0~0_combout\ & ( !\cpu|av_ld_byte1_data_nxt[0]~22_combout\ & ( (!\cpu|av_ld_aligning_data~q\) # (\cpu|av_fill_bit~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101110111011101100000101000001010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \cpu|ALT_INV_av_ld_byte2_data\(0),
	datac => \cpu|ALT_INV_av_fill_bit~0_combout\,
	datae => \cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \cpu|ALT_INV_av_ld_byte1_data_nxt[0]~22_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[0]~23_combout\);

-- Location: LABCELL_X30_Y19_N18
\cpu|av_ld_byte0_data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data[0]~0_combout\ = ( \cpu|av_ld_aligning_data~q\ & ( \cpu|LessThan0~0_combout\ ) ) # ( !\cpu|av_ld_aligning_data~q\ & ( \cpu|LessThan0~0_combout\ ) ) # ( !\cpu|av_ld_aligning_data~q\ & ( !\cpu|LessThan0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu|ALT_INV_av_ld_aligning_data~q\,
	dataf => \cpu|ALT_INV_LessThan0~0_combout\,
	combout => \cpu|av_ld_byte0_data[0]~0_combout\);

-- Location: LABCELL_X27_Y19_N24
\cpu|av_ld_byte1_data_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_en~0_combout\ = ( \cpu|av_ld_byte0_data[0]~0_combout\ ) # ( !\cpu|av_ld_byte0_data[0]~0_combout\ & ( (!\cpu|D_iw[3]~DUPLICATE_q\) # (\cpu|D_iw\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_D_iw\(4),
	dataf => \cpu|ALT_INV_av_ld_byte0_data[0]~0_combout\,
	combout => \cpu|av_ld_byte1_data_en~0_combout\);

-- Location: FF_X27_Y17_N37
\cpu|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte1_data_nxt[0]~23_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte1_data\(0));

-- Location: LABCELL_X27_Y17_N57
\cpu|W_rf_wr_data[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[8]~16_combout\ = ( \cpu|W_alu_result\(8) & ( (!\cpu|R_ctrl_ld~q\ & (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\))) # (\cpu|R_ctrl_ld~q\ & (((\cpu|av_ld_byte1_data\(0))))) ) ) # ( !\cpu|W_alu_result\(8) & ( 
-- (\cpu|av_ld_byte1_data\(0) & \cpu|R_ctrl_ld~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111110001000000011111000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_av_ld_byte1_data\(0),
	datad => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_W_alu_result\(8),
	combout => \cpu|W_rf_wr_data[8]~16_combout\);

-- Location: LABCELL_X30_Y20_N12
\mm_interconnect_0|rsp_mux_001|src_payload~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~39_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25) & (\mm_interconnect_0|rsp_demux|src1_valid~combout\))) # (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25) & \mm_interconnect_0|rsp_demux|src1_valid~combout\)) # (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~11_combout\))) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25) & \mm_interconnect_0|rsp_demux|src1_valid~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(25),
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~11_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~39_combout\);

-- Location: FF_X30_Y20_N14
\cpu|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~39_combout\,
	asdata => \cpu|av_fill_bit~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_aligning_data~q\,
	ena => \cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte3_data\(1));

-- Location: IOIBUF_X68_Y40_N95
\SRAM_D[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(1),
	o => \SRAM_D[1]~input_o\);

-- Location: FF_X36_Y24_N26
\sram_conduit|SRAM_D_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SRAM_D[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(1));

-- Location: LABCELL_X36_Y24_N6
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][1]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(1),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][1]~feeder_combout\);

-- Location: LABCELL_X35_Y24_N30
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][1]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sram_conduit|ALT_INV_SRAM_D_in_reg\(1),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][1]~feeder_combout\);

-- Location: FF_X33_Y24_N35
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][1]~q\);

-- Location: LABCELL_X33_Y24_N33
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~3_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & (\sram_conduit|SRAM_D_in_reg\(1))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & ((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(1),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][1]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~3_combout\);

-- Location: LABCELL_X33_Y24_N3
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][1]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~3_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][1]~feeder_combout\);

-- Location: FF_X33_Y24_N4
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][1]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][1]~q\);

-- Location: FF_X35_Y24_N31
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][1]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][1]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][1]~q\);

-- Location: FF_X36_Y24_N8
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][1]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][1]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][1]~q\);

-- Location: LABCELL_X36_Y24_N3
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~3_combout\ = ( \sram_conduit|SRAM_D_in_reg\(1) & ( ((\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][1]~q\) ) ) # ( !\sram_conduit|SRAM_D_in_reg\(1) & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][1]~q\ & ((!\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][1]~q\,
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(1),
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~3_combout\);

-- Location: LABCELL_X23_Y19_N3
\jtag_uart|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|Add1~9_sumout\ = SUM(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( GND ) + ( \jtag_uart|Add1~6\ ))
-- \jtag_uart|Add1~10\ = CARRY(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( GND ) + ( \jtag_uart|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => \jtag_uart|Add1~6\,
	sumout => \jtag_uart|Add1~9_sumout\,
	cout => \jtag_uart|Add1~10\);

-- Location: FF_X23_Y19_N4
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|Add1~9_sumout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LABCELL_X17_Y12_N18
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[17]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[17]~feeder_combout\);

-- Location: LABCELL_X35_Y21_N3
\mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[26]~feeder_combout\);

-- Location: FF_X35_Y21_N4
\mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[26]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(26));

-- Location: LABCELL_X30_Y21_N45
\mm_interconnect_0|rsp_mux_001|src_payload~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~40_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26) & ( ((\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(26))) # (\mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26) & ( 
-- (\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100000000001100110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_av_readdata_pre\(26),
	datae => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(26),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~40_combout\);

-- Location: LABCELL_X30_Y20_N42
\mm_interconnect_0|rsp_mux_001|src_payload~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~41_combout\ = ( \mm_interconnect_0|rsp_mux_001|src_payload~40_combout\ ) # ( !\mm_interconnect_0|rsp_mux_001|src_payload~40_combout\ & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~16_combout\,
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~40_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~41_combout\);

-- Location: FF_X30_Y20_N43
\cpu|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~41_combout\,
	asdata => \cpu|av_fill_bit~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_aligning_data~q\,
	ena => \cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte3_data\(2));

-- Location: IOIBUF_X68_Y41_N4
\SRAM_D[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(2),
	o => \SRAM_D[2]~input_o\);

-- Location: FF_X36_Y24_N2
\sram_conduit|SRAM_D_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SRAM_D[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(2));

-- Location: LABCELL_X36_Y24_N51
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][2]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_conduit|ALT_INV_SRAM_D_in_reg\(2),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][2]~feeder_combout\);

-- Location: LABCELL_X35_Y24_N33
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][2]~feeder_combout\ = ( \sram_conduit|SRAM_D_in_reg\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(2),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][2]~feeder_combout\);

-- Location: FF_X35_Y24_N47
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][2]~q\);

-- Location: LABCELL_X35_Y24_N45
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~4_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & (\sram_conduit|SRAM_D_in_reg\(2))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & ((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(2),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][2]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~4_combout\);

-- Location: FF_X35_Y24_N53
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][2]~q\);

-- Location: FF_X35_Y24_N34
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][2]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][2]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][2]~q\);

-- Location: FF_X36_Y24_N53
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][2]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][2]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][2]~q\);

-- Location: LABCELL_X36_Y24_N0
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~4_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][2]~q\ & ( (!\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\) # ((\sram_conduit|SRAM_D_in_reg\(2)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0))) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][2]~q\ & ( (\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & \sram_conduit|SRAM_D_in_reg\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010010111011111111111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datad => \sram_conduit|ALT_INV_SRAM_D_in_reg\(2),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][2]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~4_combout\);

-- Location: LABCELL_X23_Y19_N6
\jtag_uart|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|Add1~13_sumout\ = SUM(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( GND ) + ( \jtag_uart|Add1~10\ ))
-- \jtag_uart|Add1~14\ = CARRY(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( GND ) + ( \jtag_uart|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \jtag_uart|Add1~10\,
	sumout => \jtag_uart|Add1~13_sumout\,
	cout => \jtag_uart|Add1~14\);

-- Location: FF_X23_Y19_N7
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|Add1~13_sumout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LABCELL_X28_Y20_N48
\cpu|av_ld_byte2_data_nxt[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[2]~9_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & ( 
-- (!\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & !\mm_interconnect_0|rsp_demux|src1_valid~combout\)) ) ) ) # ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & ( (!\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & 
-- !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) ) ) # ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & ( !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & 
-- ( (!\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & !\mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & ( 
-- !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & ( !\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101000001010000010001000100010001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~31_combout\,
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datae => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(18),
	dataf => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(18),
	combout => \cpu|av_ld_byte2_data_nxt[2]~9_combout\);

-- Location: LABCELL_X28_Y20_N0
\cpu|av_ld_byte2_data_nxt[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[2]~10_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( (\cpu|av_ld_byte2_data_nxt[2]~9_combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~4_combout\) # 
-- (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( \cpu|av_ld_byte2_data_nxt[2]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011000000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~4_combout\,
	datac => \cpu|ALT_INV_av_ld_byte2_data_nxt[2]~9_combout\,
	datad => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[2]~10_combout\);

-- Location: MLABCELL_X25_Y20_N33
\cpu|av_ld_byte2_data_nxt[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[2]~11_combout\ = ( \cpu|LessThan0~0_combout\ & ( (!\cpu|av_ld_aligning_data~q\ & ((!\cpu|av_ld_byte2_data_nxt[2]~10_combout\))) # (\cpu|av_ld_aligning_data~q\ & (\cpu|av_ld_byte3_data\(2))) ) ) # ( !\cpu|LessThan0~0_combout\ & ( 
-- (!\cpu|av_ld_aligning_data~q\ & ((!\cpu|av_ld_byte2_data_nxt[2]~10_combout\))) # (\cpu|av_ld_aligning_data~q\ & (\cpu|av_fill_bit~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000011111101010000010111110011000000111111010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte3_data\(2),
	datab => \cpu|ALT_INV_av_fill_bit~0_combout\,
	datac => \cpu|ALT_INV_av_ld_aligning_data~q\,
	datad => \cpu|ALT_INV_av_ld_byte2_data_nxt[2]~10_combout\,
	datae => \cpu|ALT_INV_LessThan0~0_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[2]~11_combout\);

-- Location: FF_X25_Y20_N34
\cpu|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte2_data_nxt[2]~11_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte2_data\(2));

-- Location: LABCELL_X31_Y22_N51
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~15_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(10)) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(10),
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~16_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~15_combout\);

-- Location: FF_X31_Y22_N53
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~15_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(10));

-- Location: LABCELL_X31_Y22_N18
\cpu|av_ld_byte1_data_nxt[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[2]~7_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\) # ((!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\) # ((\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ & 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(10)))) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ & \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(10)) ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16_combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ & 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(10)))) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\) # 
-- ((\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ & \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(10))))) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16_combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ & \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010101110000001100000011000000111111111110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(10),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~16_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[2]~7_combout\);

-- Location: LABCELL_X21_Y12_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[10]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[10]~feeder_combout\);

-- Location: LABCELL_X33_Y24_N24
\mm_interconnect_0|cmd_mux|src_payload~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~8_combout\ = ( \cpu|d_writedata\(4) & ( \mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(4),
	combout => \mm_interconnect_0|cmd_mux|src_payload~8_combout\);

-- Location: FF_X33_Y24_N25
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(4));

-- Location: FF_X3_Y4_N56
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(8),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(8));

-- Location: LABCELL_X22_Y12_N18
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~15_combout\ = ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(3) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(2),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(3),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~15_combout\);

-- Location: LABCELL_X22_Y12_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~9_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(8)) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(8))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4) & ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~15_combout\)))) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(8) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(8))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4) & ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001010001100110000000000110011000010100011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(4),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(8),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~15_combout\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(5),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~9_combout\);

-- Location: FF_X22_Y12_N13
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~9_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(5));

-- Location: LABCELL_X33_Y24_N9
\mm_interconnect_0|cmd_mux|src_payload~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~9_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_writedata\(5),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~9_combout\);

-- Location: FF_X33_Y24_N11
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(5));

-- Location: LABCELL_X33_Y24_N6
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[5]~7_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(5) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(5)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(5) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(5) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(5),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(5),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[5]~7_combout\);

-- Location: FF_X3_Y4_N41
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(9),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(9));

-- Location: LABCELL_X15_Y12_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[6]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(9),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[6]~feeder_combout\);

-- Location: FF_X15_Y12_N29
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[6]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(6));

-- Location: LABCELL_X15_Y12_N0
\mm_interconnect_0|cmd_mux|src_payload~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~17_combout\ = ( \cpu|d_writedata[6]~DUPLICATE_q\ & ( \mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu|ALT_INV_d_writedata[6]~DUPLICATE_q\,
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~17_combout\);

-- Location: FF_X15_Y12_N2
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(6));

-- Location: LABCELL_X15_Y12_N24
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[6]~15_combout\ = (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(6)))) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(6),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(6),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[6]~15_combout\);

-- Location: MLABCELL_X14_Y12_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[7]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(10),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[7]~feeder_combout\);

-- Location: FF_X14_Y12_N46
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[7]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(7));

-- Location: LABCELL_X15_Y12_N30
\mm_interconnect_0|cmd_mux|src_payload~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~12_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_writedata\(7),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~12_combout\);

-- Location: FF_X15_Y12_N32
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(7));

-- Location: LABCELL_X15_Y12_N33
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[7]~10_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(7) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(7)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(7) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(7) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(7),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(7),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[7]~10_combout\);

-- Location: MLABCELL_X25_Y16_N51
\mm_interconnect_0|cmd_mux|src_payload~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~16_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(1) & \cpu|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \cpu|ALT_INV_d_writedata\(8),
	combout => \mm_interconnect_0|cmd_mux|src_payload~16_combout\);

-- Location: FF_X25_Y16_N53
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(8));

-- Location: MLABCELL_X25_Y16_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[8]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[8]~14_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(8) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(8)) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(8) & ( (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(8),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(8),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[8]~14_combout\);

-- Location: LABCELL_X9_Y6_N24
\mm_interconnect_0|cmd_mux|src_payload~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~13_combout\ = ( \cpu|d_writedata\(9) & ( \mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu|ALT_INV_d_writedata\(9),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~13_combout\);

-- Location: FF_X9_Y6_N25
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(9));

-- Location: LABCELL_X7_Y8_N39
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[9]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[9]~11_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(9) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(9) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(9) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(9) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(9),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(9),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[9]~11_combout\);

-- Location: MLABCELL_X25_Y16_N30
\cpu|d_writedata[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[10]~feeder_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \cpu|d_writedata[10]~feeder_combout\);

-- Location: LABCELL_X30_Y20_N36
\mm_interconnect_0|rsp_mux_001|src_payload~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~42_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & ( ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8_combout\ & \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\))) # (\mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) # ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~8_combout\,
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(27),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~42_combout\);

-- Location: FF_X30_Y20_N37
\cpu|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~42_combout\,
	asdata => \cpu|av_fill_bit~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_aligning_data~q\,
	ena => \cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte3_data\(3));

-- Location: LABCELL_X23_Y19_N9
\jtag_uart|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|Add1~17_sumout\ = SUM(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( GND ) + ( \jtag_uart|Add1~14\ ))
-- \jtag_uart|Add1~18\ = CARRY(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( GND ) + ( \jtag_uart|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \jtag_uart|Add1~14\,
	sumout => \jtag_uart|Add1~17_sumout\,
	cout => \jtag_uart|Add1~18\);

-- Location: FF_X23_Y19_N10
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|Add1~17_sumout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LABCELL_X23_Y16_N24
\cpu|av_ld_byte2_data_nxt[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[3]~12_combout\ = ( !\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19) & ( 
-- !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) ) ) ) # ( !\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & ( !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~31_combout\,
	dataf => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(19),
	combout => \cpu|av_ld_byte2_data_nxt[3]~12_combout\);

-- Location: LABCELL_X22_Y12_N42
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[19]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[19]~feeder_combout\);

-- Location: FF_X22_Y12_N43
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[19]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(19));

-- Location: FF_X25_Y17_N55
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(19),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LABCELL_X23_Y17_N15
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~17_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~5_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~17_combout\);

-- Location: MLABCELL_X25_Y17_N54
\cpu|av_ld_byte2_data_nxt[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[3]~13_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~17_combout\ & ( 
-- (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\cpu|av_ld_byte2_data_nxt[3]~12_combout\ & !\mm_interconnect_0|rsp_demux|src1_valid~combout\)) ) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~17_combout\ & ( (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \cpu|av_ld_byte2_data_nxt[3]~12_combout\) ) ) ) # ( 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~17_combout\ & ( (\cpu|av_ld_byte2_data_nxt[3]~12_combout\ & !\mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) 
-- ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~17_combout\ & ( \cpu|av_ld_byte2_data_nxt[3]~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100000011000000100010001000100010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datab => \cpu|ALT_INV_av_ld_byte2_data_nxt[3]~12_combout\,
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datae => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(19),
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~17_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[3]~13_combout\);

-- Location: MLABCELL_X25_Y17_N36
\cpu|av_ld_byte2_data_nxt[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[3]~14_combout\ = ( \cpu|av_ld_byte2_data_nxt[3]~13_combout\ & ( \cpu|av_fill_bit~0_combout\ & ( (\cpu|av_ld_aligning_data~q\ & ((!\cpu|LessThan0~0_combout\) # (\cpu|av_ld_byte3_data\(3)))) ) ) ) # ( 
-- !\cpu|av_ld_byte2_data_nxt[3]~13_combout\ & ( \cpu|av_fill_bit~0_combout\ & ( (!\cpu|LessThan0~0_combout\) # ((!\cpu|av_ld_aligning_data~q\) # (\cpu|av_ld_byte3_data\(3))) ) ) ) # ( \cpu|av_ld_byte2_data_nxt[3]~13_combout\ & ( !\cpu|av_fill_bit~0_combout\ 
-- & ( (\cpu|LessThan0~0_combout\ & (\cpu|av_ld_byte3_data\(3) & \cpu|av_ld_aligning_data~q\)) ) ) ) # ( !\cpu|av_ld_byte2_data_nxt[3]~13_combout\ & ( !\cpu|av_fill_bit~0_combout\ & ( (!\cpu|av_ld_aligning_data~q\) # ((\cpu|LessThan0~0_combout\ & 
-- \cpu|av_ld_byte3_data\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110001000000010000000111111011111110110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_LessThan0~0_combout\,
	datab => \cpu|ALT_INV_av_ld_byte3_data\(3),
	datac => \cpu|ALT_INV_av_ld_aligning_data~q\,
	datae => \cpu|ALT_INV_av_ld_byte2_data_nxt[3]~13_combout\,
	dataf => \cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[3]~14_combout\);

-- Location: FF_X25_Y17_N37
\cpu|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte2_data_nxt[3]~14_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte2_data\(3));

-- Location: LABCELL_X31_Y22_N42
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~8_combout\ = ((!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8_combout\)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011111111001000101111111100100010111111110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~8_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(11),
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~8_combout\);

-- Location: FF_X31_Y22_N43
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(11));

-- Location: LABCELL_X27_Y20_N18
\cpu|av_ld_byte1_data_nxt[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[3]~2_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8_combout\ & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(11) & \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8_combout\ ) ) # ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8_combout\ & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(11) & \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(11) & \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111111111111111110001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(11),
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datae => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~8_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[3]~2_combout\);

-- Location: LABCELL_X46_Y17_N15
\rtx_timer|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~57_sumout\ = SUM(( \rtx_timer|internal_counter\(25) ) + ( VCC ) + ( \rtx_timer|Add0~10\ ))
-- \rtx_timer|Add0~58\ = CARRY(( \rtx_timer|internal_counter\(25) ) + ( VCC ) + ( \rtx_timer|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(25),
	cin => \rtx_timer|Add0~10\,
	sumout => \rtx_timer|Add0~57_sumout\,
	cout => \rtx_timer|Add0~58\);

-- Location: LABCELL_X43_Y17_N42
\rtx_timer|period_h_register[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_h_register[9]~feeder_combout\ = ( \cpu|d_writedata\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_d_writedata\(9),
	combout => \rtx_timer|period_h_register[9]~feeder_combout\);

-- Location: FF_X43_Y17_N43
\rtx_timer|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_h_register[9]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(9));

-- Location: FF_X46_Y17_N17
\rtx_timer|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~57_sumout\,
	asdata => \rtx_timer|period_h_register\(9),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(25));

-- Location: LABCELL_X46_Y17_N18
\rtx_timer|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~13_sumout\ = SUM(( \rtx_timer|internal_counter\(26) ) + ( VCC ) + ( \rtx_timer|Add0~58\ ))
-- \rtx_timer|Add0~14\ = CARRY(( \rtx_timer|internal_counter\(26) ) + ( VCC ) + ( \rtx_timer|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(26),
	cin => \rtx_timer|Add0~58\,
	sumout => \rtx_timer|Add0~13_sumout\,
	cout => \rtx_timer|Add0~14\);

-- Location: LABCELL_X43_Y17_N21
\rtx_timer|period_h_register[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_h_register[10]~feeder_combout\ = ( \cpu|d_writedata\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_d_writedata\(10),
	combout => \rtx_timer|period_h_register[10]~feeder_combout\);

-- Location: FF_X43_Y17_N23
\rtx_timer|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_h_register[10]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(10));

-- Location: FF_X46_Y17_N19
\rtx_timer|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~13_sumout\,
	asdata => \rtx_timer|period_h_register\(10),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(26));

-- Location: LABCELL_X46_Y17_N21
\rtx_timer|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~17_sumout\ = SUM(( \rtx_timer|internal_counter\(27) ) + ( VCC ) + ( \rtx_timer|Add0~14\ ))
-- \rtx_timer|Add0~18\ = CARRY(( \rtx_timer|internal_counter\(27) ) + ( VCC ) + ( \rtx_timer|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(27),
	cin => \rtx_timer|Add0~14\,
	sumout => \rtx_timer|Add0~17_sumout\,
	cout => \rtx_timer|Add0~18\);

-- Location: LABCELL_X27_Y18_N27
\cpu|d_writedata[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[11]~feeder_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	combout => \cpu|d_writedata[11]~feeder_combout\);

-- Location: LABCELL_X30_Y20_N0
\mm_interconnect_0|rsp_mux_001|src_payload~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~37_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28) & ( (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~18_combout\)) # (\mm_interconnect_0|rsp_demux|src1_valid~combout\)) # (\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\) ) ) # ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28) & ( ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~18_combout\)) # 
-- (\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111001100110111011100111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~31_combout\,
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~18_combout\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(28),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~37_combout\);

-- Location: FF_X30_Y20_N1
\cpu|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~37_combout\,
	asdata => \cpu|av_fill_bit~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_aligning_data~q\,
	ena => \cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte3_data\(4));

-- Location: LABCELL_X23_Y19_N12
\jtag_uart|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|Add1~1_sumout\ = SUM(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( GND ) + ( \jtag_uart|Add1~18\ ))
-- \jtag_uart|Add1~2\ = CARRY(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( GND ) + ( \jtag_uart|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	cin => \jtag_uart|Add1~18\,
	sumout => \jtag_uart|Add1~1_sumout\,
	cout => \jtag_uart|Add1~2\);

-- Location: FF_X23_Y19_N13
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|Add1~1_sumout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LABCELL_X17_Y12_N21
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[20]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[20]~feeder_combout\);

-- Location: MLABCELL_X25_Y17_N48
\cpu|F_iw[19]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[19]~20_combout\ = ( \cpu|D_iw[3]~0_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~17_combout\ & ( ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & 
-- \mm_interconnect_0|rsp_demux|src0_valid~combout\)) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) ) ) ) # ( !\cpu|D_iw[3]~0_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~17_combout\ ) ) # ( \cpu|D_iw[3]~0_combout\ 
-- & ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~17_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & \mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( !\cpu|D_iw[3]~0_combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000011001111111111111111110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(19),
	datad => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datae => \cpu|ALT_INV_D_iw[3]~0_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~17_combout\,
	combout => \cpu|F_iw[19]~20_combout\);

-- Location: FF_X25_Y17_N49
\cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[19]~20_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(19));

-- Location: LABCELL_X40_Y20_N0
\cpu|E_src2[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[13]~feeder_combout\ = ( \cpu|D_iw\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_D_iw\(19),
	combout => \cpu|E_src2[13]~feeder_combout\);

-- Location: FF_X23_Y19_N50
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\);

-- Location: LABCELL_X23_Y19_N15
\jtag_uart|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|Add1~21_sumout\ = SUM(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( GND ) + ( \jtag_uart|Add1~2\ ))
-- \jtag_uart|Add1~22\ = CARRY(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( GND ) + ( \jtag_uart|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	cin => \jtag_uart|Add1~2\,
	sumout => \jtag_uart|Add1~21_sumout\,
	cout => \jtag_uart|Add1~22\);

-- Location: LABCELL_X23_Y19_N18
\jtag_uart|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|Add1~25_sumout\ = SUM(( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\ ) + ( VCC ) + ( \jtag_uart|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~DUPLICATE_q\,
	cin => \jtag_uart|Add1~22\,
	sumout => \jtag_uart|Add1~25_sumout\);

-- Location: FF_X23_Y19_N19
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|Add1~25_sumout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LABCELL_X30_Y22_N27
\cpu|av_ld_byte2_data_nxt[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[6]~18_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22) & (!\mm_interconnect_0|rsp_demux|src1_valid~combout\ & !\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\)) ) ) ) # ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22) & 
-- !\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\) ) ) ) # ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & ( !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|rsp_demux|src1_valid~combout\ & !\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\) ) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & ( 
-- !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( !\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100000000000011001100000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(22),
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~31_combout\,
	datae => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(22),
	dataf => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \cpu|av_ld_byte2_data_nxt[6]~18_combout\);

-- Location: LABCELL_X30_Y22_N45
\cpu|av_ld_byte2_data_nxt[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[6]~19_combout\ = ( \cpu|av_ld_byte2_data_nxt[6]~18_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15_combout\) # ((!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111101000000000000000001111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~15_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datae => \cpu|ALT_INV_av_ld_byte2_data_nxt[6]~18_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[6]~19_combout\);

-- Location: LABCELL_X30_Y20_N30
\mm_interconnect_0|rsp_mux_001|src_payload~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~43_combout\ = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30) & \mm_interconnect_0|rsp_demux|src1_valid~combout\)) # 
-- (\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\)) # (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~19_combout\) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30) & \mm_interconnect_0|rsp_demux|src1_valid~combout\)) # (\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(30),
	datab => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~19_combout\,
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~31_combout\,
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~43_combout\);

-- Location: FF_X30_Y20_N32
\cpu|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~43_combout\,
	asdata => \cpu|av_fill_bit~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_aligning_data~q\,
	ena => \cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte3_data\(6));

-- Location: MLABCELL_X25_Y20_N18
\cpu|av_ld_byte2_data_nxt[6]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[6]~20_combout\ = ( \cpu|av_ld_byte3_data\(6) & ( \cpu|av_fill_bit~0_combout\ & ( (!\cpu|av_ld_byte2_data_nxt[6]~19_combout\) # (\cpu|av_ld_aligning_data~q\) ) ) ) # ( !\cpu|av_ld_byte3_data\(6) & ( \cpu|av_fill_bit~0_combout\ & ( 
-- (!\cpu|av_ld_aligning_data~q\ & ((!\cpu|av_ld_byte2_data_nxt[6]~19_combout\))) # (\cpu|av_ld_aligning_data~q\ & (!\cpu|LessThan0~0_combout\)) ) ) ) # ( \cpu|av_ld_byte3_data\(6) & ( !\cpu|av_fill_bit~0_combout\ & ( (!\cpu|av_ld_aligning_data~q\ & 
-- ((!\cpu|av_ld_byte2_data_nxt[6]~19_combout\))) # (\cpu|av_ld_aligning_data~q\ & (\cpu|LessThan0~0_combout\)) ) ) ) # ( !\cpu|av_ld_byte3_data\(6) & ( !\cpu|av_fill_bit~0_combout\ & ( (!\cpu|av_ld_aligning_data~q\ & 
-- !\cpu|av_ld_byte2_data_nxt[6]~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110100011101000111100010111000101111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_LessThan0~0_combout\,
	datab => \cpu|ALT_INV_av_ld_aligning_data~q\,
	datac => \cpu|ALT_INV_av_ld_byte2_data_nxt[6]~19_combout\,
	datae => \cpu|ALT_INV_av_ld_byte3_data\(6),
	dataf => \cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[6]~20_combout\);

-- Location: FF_X25_Y20_N20
\cpu|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte2_data_nxt[6]~20_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte2_data\(6));

-- Location: LABCELL_X17_Y12_N42
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[14]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[14]~feeder_combout\);

-- Location: FF_X17_Y12_N44
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[14]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(14));

-- Location: FF_X28_Y20_N16
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(14),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: MLABCELL_X25_Y19_N39
\jtag_uart|woverflow~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|woverflow~0_combout\ = ( \jtag_uart|woverflow~q\ & ( \jtag_uart|av_waitrequest~0_combout\ & ( (!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\) # 
-- ((\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # (\cpu|W_alu_result\(2))) ) ) ) # ( !\jtag_uart|woverflow~q\ & ( \jtag_uart|av_waitrequest~0_combout\ & ( 
-- (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (!\cpu|W_alu_result\(2) & \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) ) ) ) # ( \jtag_uart|woverflow~q\ & ( 
-- !\jtag_uart|av_waitrequest~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000010001001011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \cpu|ALT_INV_W_alu_result\(2),
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	datae => \jtag_uart|ALT_INV_woverflow~q\,
	dataf => \jtag_uart|ALT_INV_av_waitrequest~0_combout\,
	combout => \jtag_uart|woverflow~0_combout\);

-- Location: FF_X25_Y19_N40
\jtag_uart|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|woverflow~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|woverflow~q\);

-- Location: FF_X25_Y19_N37
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \jtag_uart|woverflow~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LABCELL_X43_Y19_N57
\rtx_timer|counter_snapshot[14]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[14]~6_combout\ = !\rtx_timer|internal_counter\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rtx_timer|ALT_INV_internal_counter\(14),
	combout => \rtx_timer|counter_snapshot[14]~6_combout\);

-- Location: FF_X43_Y19_N58
\rtx_timer|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[14]~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(14));

-- Location: LABCELL_X46_Y17_N24
\rtx_timer|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~21_sumout\ = SUM(( \rtx_timer|internal_counter\(28) ) + ( VCC ) + ( \rtx_timer|Add0~18\ ))
-- \rtx_timer|Add0~22\ = CARRY(( \rtx_timer|internal_counter\(28) ) + ( VCC ) + ( \rtx_timer|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(28),
	cin => \rtx_timer|Add0~18\,
	sumout => \rtx_timer|Add0~21_sumout\,
	cout => \rtx_timer|Add0~22\);

-- Location: LABCELL_X31_Y20_N39
\cpu|d_writedata[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[12]~feeder_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	combout => \cpu|d_writedata[12]~feeder_combout\);

-- Location: LABCELL_X28_Y17_N33
\cpu|R_src2_hi[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[1]~3_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(17) & ( (!\cpu|R_ctrl_hi_imm16~q\ & (((!\cpu|R_src2_use_imm~q\)) # (\cpu|D_iw\(21)))) # (\cpu|R_ctrl_hi_imm16~q\ & (((\cpu|D_iw\(7))))) ) ) # 
-- ( !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(17) & ( (!\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(21) & (\cpu|R_src2_use_imm~q\))) # (\cpu|R_ctrl_hi_imm16~q\ & (((\cpu|D_iw\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(21),
	datab => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \cpu|ALT_INV_R_src2_use_imm~q\,
	datad => \cpu|ALT_INV_D_iw\(7),
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(17),
	combout => \cpu|R_src2_hi[1]~3_combout\);

-- Location: LABCELL_X27_Y18_N33
\cpu|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~2_combout\ = ( !\cpu|D_iw\(5) & ( \cpu|D_iw[3]~DUPLICATE_q\ & ( (!\cpu|D_iw\(0) & (\cpu|D_iw\(2) & (!\cpu|D_iw\(4) & !\cpu|D_iw[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(0),
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw\(4),
	datad => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datae => \cpu|ALT_INV_D_iw\(5),
	dataf => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	combout => \cpu|Equal2~2_combout\);

-- Location: LABCELL_X27_Y18_N3
\cpu|Equal2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~11_combout\ = ( \cpu|D_iw\(5) & ( !\cpu|D_iw\(2) & ( (!\cpu|D_iw[1]~DUPLICATE_q\ & (!\cpu|D_iw\(0) & (\cpu|D_iw\(4) & !\cpu|D_iw[3]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(0),
	datac => \cpu|ALT_INV_D_iw\(4),
	datad => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datae => \cpu|ALT_INV_D_iw\(5),
	dataf => \cpu|ALT_INV_D_iw\(2),
	combout => \cpu|Equal2~11_combout\);

-- Location: LABCELL_X27_Y18_N6
\cpu|Equal2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~9_combout\ = ( !\cpu|D_iw\(4) & ( \cpu|D_iw\(5) & ( (!\cpu|D_iw[1]~DUPLICATE_q\ & (!\cpu|D_iw\(2) & (\cpu|D_iw[3]~DUPLICATE_q\ & !\cpu|D_iw\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_D_iw\(0),
	datae => \cpu|ALT_INV_D_iw\(4),
	dataf => \cpu|ALT_INV_D_iw\(5),
	combout => \cpu|Equal2~9_combout\);

-- Location: LABCELL_X27_Y18_N42
\cpu|D_ctrl_unsigned_lo_imm16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_unsigned_lo_imm16~0_combout\ = ( \cpu|D_ctrl_shift_logical~0_combout\ & ( (!\cpu|Equal2~11_combout\ & (!\cpu|Equal2~9_combout\ & \cpu|D_iw\(11))) ) ) # ( !\cpu|D_ctrl_shift_logical~0_combout\ & ( (!\cpu|Equal2~11_combout\ & 
-- !\cpu|Equal2~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Equal2~11_combout\,
	datab => \cpu|ALT_INV_Equal2~9_combout\,
	datac => \cpu|ALT_INV_D_iw\(11),
	dataf => \cpu|ALT_INV_D_ctrl_shift_logical~0_combout\,
	combout => \cpu|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LABCELL_X27_Y18_N0
\cpu|Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~3_combout\ = ( \cpu|D_iw\(2) & ( !\cpu|D_iw\(5) & ( (!\cpu|D_iw[1]~DUPLICATE_q\ & (!\cpu|D_iw\(0) & (!\cpu|D_iw[3]~DUPLICATE_q\ & \cpu|D_iw\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(0),
	datac => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_D_iw\(4),
	datae => \cpu|ALT_INV_D_iw\(2),
	dataf => \cpu|ALT_INV_D_iw\(5),
	combout => \cpu|Equal2~3_combout\);

-- Location: LABCELL_X27_Y18_N39
\cpu|Equal2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~4_combout\ = ( !\cpu|D_iw\(5) & ( \cpu|D_iw\(4) & ( (\cpu|D_iw[3]~DUPLICATE_q\ & (\cpu|D_iw\(2) & (!\cpu|D_iw\(0) & !\cpu|D_iw[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw\(0),
	datad => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datae => \cpu|ALT_INV_D_iw\(5),
	dataf => \cpu|ALT_INV_D_iw\(4),
	combout => \cpu|Equal2~4_combout\);

-- Location: LABCELL_X27_Y18_N57
\cpu|D_ctrl_unsigned_lo_imm16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_unsigned_lo_imm16~combout\ = ( \cpu|Equal2~4_combout\ ) # ( !\cpu|Equal2~4_combout\ & ( ((!\cpu|D_ctrl_unsigned_lo_imm16~0_combout\) # (\cpu|Equal2~3_combout\)) # (\cpu|Equal2~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111111111111101011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Equal2~2_combout\,
	datac => \cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~0_combout\,
	datad => \cpu|ALT_INV_Equal2~3_combout\,
	dataf => \cpu|ALT_INV_Equal2~4_combout\,
	combout => \cpu|D_ctrl_unsigned_lo_imm16~combout\);

-- Location: FF_X27_Y18_N58
\cpu|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_unsigned_lo_imm16~combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LABCELL_X28_Y17_N15
\cpu|R_src2_hi~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi~1_combout\ = ( \cpu|R_ctrl_force_src2_zero~q\ ) # ( !\cpu|R_ctrl_force_src2_zero~q\ & ( \cpu|R_ctrl_unsigned_lo_imm16~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_R_ctrl_unsigned_lo_imm16~q\,
	dataf => \cpu|ALT_INV_R_ctrl_force_src2_zero~q\,
	combout => \cpu|R_src2_hi~1_combout\);

-- Location: FF_X28_Y17_N35
\cpu|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[1]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(17));

-- Location: LABCELL_X28_Y17_N48
\cpu|R_src2_hi[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[2]~4_combout\ = ( \cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(21))) # (\cpu|R_ctrl_hi_imm16~q\ & ((\cpu|D_iw[8]~DUPLICATE_q\))) ) ) # ( !\cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & 
-- ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))) # (\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw[8]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(21),
	datab => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(18),
	dataf => \cpu|ALT_INV_R_src2_use_imm~q\,
	combout => \cpu|R_src2_hi[2]~4_combout\);

-- Location: FF_X28_Y17_N49
\cpu|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[2]~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(18));

-- Location: FF_X35_Y19_N31
\cpu|E_src1[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|R_src1[15]~11_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1[15]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y20_N6
\cpu|E_src2[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[15]~feeder_combout\ = \cpu|D_iw\(21)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_D_iw\(21),
	combout => \cpu|E_src2[15]~feeder_combout\);

-- Location: LABCELL_X36_Y17_N9
\cpu|W_rf_wr_data[19]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[19]~13_combout\ = ( \cpu|R_ctrl_ld~q\ & ( \cpu|av_ld_byte2_data\(3) ) ) # ( !\cpu|R_ctrl_ld~q\ & ( (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (\cpu|W_alu_result\(19) & !\cpu|R_ctrl_br_cmp~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datab => \cpu|ALT_INV_W_alu_result\(19),
	datac => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datad => \cpu|ALT_INV_av_ld_byte2_data\(3),
	dataf => \cpu|ALT_INV_R_ctrl_ld~q\,
	combout => \cpu|W_rf_wr_data[19]~13_combout\);

-- Location: LABCELL_X28_Y17_N57
\cpu|R_src2_hi[9]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[9]~13_combout\ = ( \cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(21))) # (\cpu|R_ctrl_hi_imm16~q\ & ((\cpu|D_iw\(15)))) ) ) # ( !\cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(25))) # (\cpu|R_ctrl_hi_imm16~q\ & ((\cpu|D_iw\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(21),
	datab => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(25),
	datad => \cpu|ALT_INV_D_iw\(15),
	dataf => \cpu|ALT_INV_R_src2_use_imm~q\,
	combout => \cpu|R_src2_hi[9]~13_combout\);

-- Location: FF_X28_Y17_N58
\cpu|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[9]~13_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(25));

-- Location: LABCELL_X28_Y17_N45
\cpu|R_src2_hi[10]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[10]~8_combout\ = ( \cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(21))) # (\cpu|R_ctrl_hi_imm16~q\ & ((\cpu|D_iw\(16)))) ) ) # ( !\cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & 
-- ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))) # (\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(21),
	datab => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \cpu|ALT_INV_D_iw\(16),
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(26),
	dataf => \cpu|ALT_INV_R_src2_use_imm~q\,
	combout => \cpu|R_src2_hi[10]~8_combout\);

-- Location: FF_X28_Y17_N46
\cpu|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[10]~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(26));

-- Location: LABCELL_X28_Y18_N0
\cpu|R_src2_hi[11]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[11]~16_combout\ = ( \cpu|D_iw\(21) & ( (!\cpu|R_ctrl_hi_imm16~q\ & (((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(27)) # (\cpu|R_src2_use_imm~q\)))) # (\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(17))) ) ) # ( 
-- !\cpu|D_iw\(21) & ( (!\cpu|R_ctrl_hi_imm16~q\ & (((!\cpu|R_src2_use_imm~q\ & \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))) # (\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111000101000001011100010100110101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(17),
	datab => \cpu|ALT_INV_R_src2_use_imm~q\,
	datac => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(27),
	dataf => \cpu|ALT_INV_D_iw\(21),
	combout => \cpu|R_src2_hi[11]~16_combout\);

-- Location: FF_X28_Y18_N2
\cpu|E_src2[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[11]~16_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2[27]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y20_N18
\mm_interconnect_0|rsp_mux_001|src_payload~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~45_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~0_combout\ & ( (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29) & (\mm_interconnect_0|rsp_demux|src1_valid~combout\))) # (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29) & \mm_interconnect_0|rsp_demux|src1_valid~combout\)) # (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\))) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~0_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29) & \mm_interconnect_0|rsp_demux|src1_valid~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(29),
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~45_combout\);

-- Location: FF_X30_Y20_N19
\cpu|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~45_combout\,
	asdata => \cpu|av_fill_bit~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_aligning_data~q\,
	ena => \cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte3_data\(5));

-- Location: LABCELL_X28_Y17_N39
\cpu|R_src2_hi[13]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[13]~15_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(29) & ( (!\cpu|R_ctrl_hi_imm16~q\ & (((!\cpu|R_src2_use_imm~q\)) # (\cpu|D_iw\(21)))) # (\cpu|R_ctrl_hi_imm16~q\ & (((\cpu|D_iw\(19))))) ) ) 
-- # ( !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(29) & ( (!\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(21) & (\cpu|R_src2_use_imm~q\))) # (\cpu|R_ctrl_hi_imm16~q\ & (((\cpu|D_iw\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(21),
	datab => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \cpu|ALT_INV_R_src2_use_imm~q\,
	datad => \cpu|ALT_INV_D_iw\(19),
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(29),
	combout => \cpu|R_src2_hi[13]~15_combout\);

-- Location: FF_X28_Y17_N41
\cpu|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[13]~15_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(29));

-- Location: M10K_X29_Y17_N0
\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "StepperMotorControl_CPU_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "StepperMotorControl_CPU:cpu|StepperMotorControl_CPU_register_bank_a_module:StepperMotorControl_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \cpu|W_rf_wren~combout\,
	portadatain => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X31_Y16_N57
\cpu|E_src1[23]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src1[23]~0_combout\ = ( \cpu|R_src1~0_combout\ & ( \cpu|R_src1~1_combout\ ) ) # ( !\cpu|R_src1~0_combout\ & ( \cpu|R_src1~1_combout\ ) ) # ( \cpu|R_src1~0_combout\ & ( !\cpu|R_src1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu|ALT_INV_R_src1~0_combout\,
	dataf => \cpu|ALT_INV_R_src1~1_combout\,
	combout => \cpu|E_src1[23]~0_combout\);

-- Location: FF_X32_Y17_N47
\cpu|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_src1[23]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(31));

-- Location: LABCELL_X28_Y17_N9
\cpu|R_src2_hi[15]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[15]~10_combout\ = ( \cpu|R_ctrl_hi_imm16~q\ & ( (!\cpu|R_src2_hi~1_combout\ & \cpu|D_iw\(21)) ) ) # ( !\cpu|R_ctrl_hi_imm16~q\ & ( (!\cpu|R_src2_hi~1_combout\ & ((!\cpu|R_src2_use_imm~q\ & 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(31))) # (\cpu|R_src2_use_imm~q\ & ((\cpu|D_iw\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(31),
	datab => \cpu|ALT_INV_R_src2_use_imm~q\,
	datac => \cpu|ALT_INV_R_src2_hi~1_combout\,
	datad => \cpu|ALT_INV_D_iw\(21),
	dataf => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	combout => \cpu|R_src2_hi[15]~10_combout\);

-- Location: FF_X28_Y17_N11
\cpu|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[15]~10_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(31));

-- Location: MLABCELL_X32_Y17_N45
\cpu|E_logic_result[31]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[31]~25_combout\ = ( \cpu|E_src2\(31) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src1\(31)))) ) ) # ( !\cpu|E_src2\(31) & ( (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src1\(31))) # (\cpu|R_logic_op\(1) & 
-- ((\cpu|E_src1\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010101101000000101010101010101010110100101010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(1),
	datac => \cpu|ALT_INV_R_logic_op\(0),
	datad => \cpu|ALT_INV_E_src1\(31),
	dataf => \cpu|ALT_INV_E_src2\(31),
	combout => \cpu|E_logic_result[31]~25_combout\);

-- Location: LABCELL_X31_Y18_N21
\cpu|Equal2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~10_combout\ = ( \cpu|D_iw\(4) & ( !\cpu|D_iw[3]~DUPLICATE_q\ & ( (!\cpu|D_iw\(0) & (!\cpu|D_iw\(2) & (!\cpu|D_iw[1]~DUPLICATE_q\ & !\cpu|D_iw\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(0),
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_D_iw\(5),
	datae => \cpu|ALT_INV_D_iw\(4),
	dataf => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	combout => \cpu|Equal2~10_combout\);

-- Location: LABCELL_X31_Y18_N3
\cpu|Equal2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~14_combout\ = ( \cpu|D_iw\(4) & ( !\cpu|D_iw[3]~DUPLICATE_q\ & ( (!\cpu|D_iw\(0) & (\cpu|D_iw\(2) & (\cpu|D_iw[1]~DUPLICATE_q\ & !\cpu|D_iw\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(0),
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_D_iw\(5),
	datae => \cpu|ALT_INV_D_iw\(4),
	dataf => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	combout => \cpu|Equal2~14_combout\);

-- Location: LABCELL_X31_Y18_N0
\cpu|Equal2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~8_combout\ = ( \cpu|D_iw[3]~DUPLICATE_q\ & ( !\cpu|D_iw\(4) & ( (!\cpu|D_iw\(0) & (\cpu|D_iw\(2) & (!\cpu|D_iw\(5) & \cpu|D_iw[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(0),
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw\(5),
	datad => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datae => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_D_iw\(4),
	combout => \cpu|Equal2~8_combout\);

-- Location: LABCELL_X31_Y18_N42
\cpu|E_invert_arith_src_msb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_invert_arith_src_msb~0_combout\ = ( !\cpu|Equal2~7_combout\ & ( (!\cpu|Equal2~10_combout\ & (!\cpu|Equal2~14_combout\ & !\cpu|Equal2~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_Equal2~10_combout\,
	datac => \cpu|ALT_INV_Equal2~14_combout\,
	datad => \cpu|ALT_INV_Equal2~8_combout\,
	dataf => \cpu|ALT_INV_Equal2~7_combout\,
	combout => \cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LABCELL_X30_Y18_N42
\cpu|D_ctrl_alu_force_xor~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~0_combout\ = ( \cpu|Equal2~0_combout\ & ( (!\cpu|D_iw\(13) & (!\cpu|D_iw\(11) & !\cpu|D_iw\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_D_iw\(13),
	datac => \cpu|ALT_INV_D_iw\(11),
	datad => \cpu|ALT_INV_D_iw\(12),
	dataf => \cpu|ALT_INV_Equal2~0_combout\,
	combout => \cpu|D_ctrl_alu_force_xor~0_combout\);

-- Location: MLABCELL_X32_Y16_N36
\cpu|E_invert_arith_src_msb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_invert_arith_src_msb~1_combout\ = ( \cpu|D_iw\(15) & ( \cpu|D_ctrl_alu_force_xor~0_combout\ & ( (\cpu|R_valid~q\ & ((!\cpu|E_invert_arith_src_msb~0_combout\) # ((!\cpu|D_iw\(14) & !\cpu|D_iw\(16))))) ) ) ) # ( !\cpu|D_iw\(15) & ( 
-- \cpu|D_ctrl_alu_force_xor~0_combout\ & ( (\cpu|R_valid~q\ & ((!\cpu|E_invert_arith_src_msb~0_combout\) # ((\cpu|D_iw\(14) & !\cpu|D_iw\(16))))) ) ) ) # ( \cpu|D_iw\(15) & ( !\cpu|D_ctrl_alu_force_xor~0_combout\ & ( (!\cpu|E_invert_arith_src_msb~0_combout\ 
-- & \cpu|R_valid~q\) ) ) ) # ( !\cpu|D_iw\(15) & ( !\cpu|D_ctrl_alu_force_xor~0_combout\ & ( (!\cpu|E_invert_arith_src_msb~0_combout\ & \cpu|R_valid~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100011001000100011001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_invert_arith_src_msb~0_combout\,
	datab => \cpu|ALT_INV_R_valid~q\,
	datac => \cpu|ALT_INV_D_iw\(14),
	datad => \cpu|ALT_INV_D_iw\(16),
	datae => \cpu|ALT_INV_D_iw\(15),
	dataf => \cpu|ALT_INV_D_ctrl_alu_force_xor~0_combout\,
	combout => \cpu|E_invert_arith_src_msb~1_combout\);

-- Location: FF_X32_Y16_N38
\cpu|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_invert_arith_src_msb~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_invert_arith_src_msb~q\);

-- Location: IOIBUF_X68_Y41_N38
\SRAM_D[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(4),
	o => \SRAM_D[4]~input_o\);

-- Location: FF_X36_Y24_N59
\sram_conduit|SRAM_D_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SRAM_D[4]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(4));

-- Location: LABCELL_X36_Y24_N15
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][4]~feeder_combout\ = ( \sram_conduit|SRAM_D_in_reg\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(4),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][4]~feeder_combout\);

-- Location: LABCELL_X33_Y24_N54
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][4]~feeder_combout\ = ( \sram_conduit|SRAM_D_in_reg\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(4),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][4]~feeder_combout\);

-- Location: FF_X36_Y24_N47
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][4]~q\);

-- Location: LABCELL_X36_Y24_N45
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~6_combout\ = ( \sram_conduit|SRAM_D_in_reg\(4) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][4]~q\) ) ) # 
-- ( !\sram_conduit|SRAM_D_in_reg\(4) & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][4]~q\,
	dataf => \sram_conduit|ALT_INV_SRAM_D_in_reg\(4),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~6_combout\);

-- Location: FF_X36_Y24_N40
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][4]~q\);

-- Location: FF_X33_Y24_N55
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][4]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][4]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][4]~q\);

-- Location: FF_X36_Y24_N17
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][4]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][4]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][4]~q\);

-- Location: LABCELL_X36_Y24_N57
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~6_combout\ = (!\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & (((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][4]~q\)))) # 
-- (\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ((!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & ((\sram_conduit|SRAM_D_in_reg\(4)))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101101001111000010110100111100001011010011110000101101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][4]~q\,
	datad => \sram_conduit|ALT_INV_SRAM_D_in_reg\(4),
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~6_combout\);

-- Location: LABCELL_X27_Y20_N6
\cpu|F_iw[20]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[20]~22_combout\ = ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( \cpu|D_iw[3]~0_combout\ & ( (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20) & 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~6_combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\))) # (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20) & 
-- (((\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~6_combout\ & \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) # (\mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) ) # ( 
-- !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( \cpu|D_iw[3]~0_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20) & \mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( 
-- \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( !\cpu|D_iw[3]~0_combout\ ) ) # ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( !\cpu|D_iw[3]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000010101010000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(20),
	datab => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~6_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datae => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	dataf => \cpu|ALT_INV_D_iw[3]~0_combout\,
	combout => \cpu|F_iw[20]~22_combout\);

-- Location: FF_X27_Y20_N7
\cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[20]~22_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(20));

-- Location: M10K_X29_Y18_N0
\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "StepperMotorControl_CPU_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "StepperMotorControl_CPU:cpu|StepperMotorControl_CPU_register_bank_b_module:StepperMotorControl_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_7mn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \cpu|W_rf_wren~combout\,
	portadatain => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X28_Y17_N24
\cpu|R_src2_hi[14]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[14]~9_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(30) & ( (!\cpu|R_ctrl_hi_imm16~q\ & (((!\cpu|R_src2_use_imm~q\)) # (\cpu|D_iw\(21)))) # (\cpu|R_ctrl_hi_imm16~q\ & (((\cpu|D_iw\(20))))) ) ) 
-- # ( !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(30) & ( (!\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(21) & (\cpu|R_src2_use_imm~q\))) # (\cpu|R_ctrl_hi_imm16~q\ & (((\cpu|D_iw\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111000100010000111111011101000011111101110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(21),
	datab => \cpu|ALT_INV_R_src2_use_imm~q\,
	datac => \cpu|ALT_INV_D_iw\(20),
	datad => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(30),
	combout => \cpu|R_src2_hi[14]~9_combout\);

-- Location: FF_X28_Y17_N25
\cpu|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[14]~9_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(30));

-- Location: LABCELL_X28_Y17_N36
\cpu|R_src2_hi[12]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[12]~14_combout\ = ( \cpu|D_iw\(18) & ( ((!\cpu|R_src2_use_imm~q\ & ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))) # (\cpu|R_src2_use_imm~q\ & (\cpu|D_iw\(21)))) # (\cpu|R_ctrl_hi_imm16~q\) ) ) # ( 
-- !\cpu|D_iw\(18) & ( (!\cpu|R_ctrl_hi_imm16~q\ & ((!\cpu|R_src2_use_imm~q\ & ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))) # (\cpu|R_src2_use_imm~q\ & (\cpu|D_iw\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000110111111101110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(21),
	datab => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \cpu|ALT_INV_R_src2_use_imm~q\,
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(28),
	dataf => \cpu|ALT_INV_D_iw\(18),
	combout => \cpu|R_src2_hi[12]~14_combout\);

-- Location: FF_X28_Y17_N37
\cpu|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[12]~14_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(28));

-- Location: LABCELL_X28_Y17_N54
\cpu|R_src2_hi[8]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[8]~12_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(24) & ( (!\cpu|R_ctrl_hi_imm16~q\ & (((!\cpu|R_src2_use_imm~q\)) # (\cpu|D_iw\(21)))) # (\cpu|R_ctrl_hi_imm16~q\ & (((\cpu|D_iw\(14))))) ) ) 
-- # ( !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(24) & ( (!\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(21) & (\cpu|R_src2_use_imm~q\))) # (\cpu|R_ctrl_hi_imm16~q\ & (((\cpu|D_iw\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(21),
	datab => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \cpu|ALT_INV_R_src2_use_imm~q\,
	datad => \cpu|ALT_INV_D_iw\(14),
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(24),
	combout => \cpu|R_src2_hi[8]~12_combout\);

-- Location: FF_X28_Y17_N56
\cpu|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[8]~12_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(24));

-- Location: LABCELL_X28_Y17_N51
\cpu|R_src2_hi[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[7]~6_combout\ = ( \cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(21))) # (\cpu|R_ctrl_hi_imm16~q\ & ((\cpu|D_iw\(13)))) ) ) # ( !\cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(23))) # (\cpu|R_ctrl_hi_imm16~q\ & ((\cpu|D_iw\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(21),
	datab => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(23),
	datad => \cpu|ALT_INV_D_iw\(13),
	dataf => \cpu|ALT_INV_R_src2_use_imm~q\,
	combout => \cpu|R_src2_hi[7]~6_combout\);

-- Location: FF_X28_Y17_N52
\cpu|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[7]~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(23));

-- Location: LABCELL_X28_Y17_N42
\cpu|R_src2_hi[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[6]~7_combout\ = ( \cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(21))) # (\cpu|R_ctrl_hi_imm16~q\ & ((\cpu|D_iw\(12)))) ) ) # ( !\cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(22))) # (\cpu|R_ctrl_hi_imm16~q\ & ((\cpu|D_iw\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(21),
	datab => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(22),
	datad => \cpu|ALT_INV_D_iw\(12),
	dataf => \cpu|ALT_INV_R_src2_use_imm~q\,
	combout => \cpu|R_src2_hi[6]~7_combout\);

-- Location: FF_X28_Y17_N43
\cpu|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[6]~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(22));

-- Location: LABCELL_X28_Y17_N27
\cpu|R_src2_hi[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[5]~11_combout\ = ( \cpu|R_ctrl_hi_imm16~q\ & ( \cpu|D_iw\(11) ) ) # ( !\cpu|R_ctrl_hi_imm16~q\ & ( (!\cpu|R_src2_use_imm~q\ & ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))) # (\cpu|R_src2_use_imm~q\ 
-- & (\cpu|D_iw\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(21),
	datab => \cpu|ALT_INV_R_src2_use_imm~q\,
	datac => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(21),
	datad => \cpu|ALT_INV_D_iw\(11),
	dataf => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	combout => \cpu|R_src2_hi[5]~11_combout\);

-- Location: FF_X28_Y17_N29
\cpu|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[5]~11_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(21));

-- Location: LABCELL_X28_Y17_N0
\cpu|R_src2_hi[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[3]~5_combout\ = ( \cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(21))) # (\cpu|R_ctrl_hi_imm16~q\ & ((\cpu|D_iw\(9)))) ) ) # ( !\cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & 
-- ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # (\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(21),
	datab => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \cpu|ALT_INV_D_iw\(9),
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(19),
	dataf => \cpu|ALT_INV_R_src2_use_imm~q\,
	combout => \cpu|R_src2_hi[3]~5_combout\);

-- Location: FF_X28_Y17_N1
\cpu|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[3]~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(19));

-- Location: LABCELL_X28_Y18_N33
\cpu|D_ctrl_uncond_cti_non_br~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_uncond_cti_non_br~0_combout\ = ( \cpu|D_iw\(12) & ( \cpu|D_ctrl_jmp_direct~0_combout\ ) ) # ( !\cpu|D_iw\(12) & ( ((\cpu|Equal101~2_combout\ & \cpu|Equal2~0_combout\)) # (\cpu|D_ctrl_jmp_direct~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Equal101~2_combout\,
	datac => \cpu|ALT_INV_D_ctrl_jmp_direct~0_combout\,
	datad => \cpu|ALT_INV_Equal2~0_combout\,
	dataf => \cpu|ALT_INV_D_iw\(12),
	combout => \cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: FF_X28_Y18_N35
\cpu|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_uncond_cti_non_br~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_uncond_cti_non_br~q\);

-- Location: FF_X32_Y16_N43
\cpu|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_logic_op_raw[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_compare_op\(1));

-- Location: LABCELL_X40_Y20_N12
\cpu|E_src2[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[12]~feeder_combout\ = ( \cpu|D_iw\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_D_iw\(18),
	combout => \cpu|E_src2[12]~feeder_combout\);

-- Location: FF_X40_Y20_N13
\cpu|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[12]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(12));

-- Location: LABCELL_X40_Y20_N33
\cpu|E_src2[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[11]~feeder_combout\ = ( \cpu|D_iw\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_D_iw\(17),
	combout => \cpu|E_src2[11]~feeder_combout\);

-- Location: FF_X40_Y20_N34
\cpu|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[11]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(11));

-- Location: MLABCELL_X32_Y16_N18
\cpu|E_src2[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[10]~feeder_combout\ = ( \cpu|D_iw\(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_D_iw\(16),
	combout => \cpu|E_src2[10]~feeder_combout\);

-- Location: FF_X32_Y16_N19
\cpu|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[10]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(10));

-- Location: FF_X31_Y16_N34
\cpu|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[9]~17_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(9));

-- Location: MLABCELL_X37_Y17_N36
\cpu|E_src2[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[8]~feeder_combout\ = ( \cpu|D_iw\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_D_iw\(14),
	combout => \cpu|E_src2[8]~feeder_combout\);

-- Location: FF_X37_Y17_N37
\cpu|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[8]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(8));

-- Location: MLABCELL_X32_Y16_N3
\cpu|E_src2[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[7]~feeder_combout\ = ( \cpu|D_iw\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_D_iw\(13),
	combout => \cpu|E_src2[7]~feeder_combout\);

-- Location: FF_X32_Y16_N4
\cpu|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[7]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(7));

-- Location: LABCELL_X40_Y20_N21
\cpu|E_src2[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[6]~feeder_combout\ = ( \cpu|D_iw\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_D_iw\(12),
	combout => \cpu|E_src2[6]~feeder_combout\);

-- Location: FF_X40_Y20_N22
\cpu|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[6]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(6));

-- Location: MLABCELL_X25_Y18_N57
\cpu|F_iw[10]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[10]~17_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (!\cpu|intr_req~0_combout\ & ((\mm_interconnect_0|rsp_demux|src0_valid~combout\) # 
-- (\cpu|av_ld_byte1_data_nxt[2]~7_combout\))) ) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (\cpu|av_ld_byte1_data_nxt[2]~7_combout\ & 
-- !\cpu|intr_req~0_combout\) ) ) ) # ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (\mm_interconnect_0|rsp_demux|src0_valid~combout\ & !\cpu|intr_req~0_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000001010101000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte1_data_nxt[2]~7_combout\,
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datad => \cpu|ALT_INV_intr_req~0_combout\,
	datae => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(10),
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	combout => \cpu|F_iw[10]~17_combout\);

-- Location: FF_X25_Y18_N58
\cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[10]~17_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(10));

-- Location: LABCELL_X31_Y17_N0
\cpu|R_src1[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[6]~7_combout\ = ( \cpu|Add0~61_sumout\ & ( ((!\cpu|R_src1~1_combout\ & ((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (\cpu|R_src1~1_combout\ & (\cpu|D_iw\(10)))) # (\cpu|R_src1~0_combout\) ) ) # ( 
-- !\cpu|Add0~61_sumout\ & ( (!\cpu|R_src1~0_combout\ & ((!\cpu|R_src1~1_combout\ & ((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (\cpu|R_src1~1_combout\ & (\cpu|D_iw\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_src1~0_combout\,
	datab => \cpu|ALT_INV_R_src1~1_combout\,
	datac => \cpu|ALT_INV_D_iw\(10),
	datad => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	dataf => \cpu|ALT_INV_Add0~61_sumout\,
	combout => \cpu|R_src1[6]~7_combout\);

-- Location: FF_X31_Y17_N2
\cpu|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[6]~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(6));

-- Location: LABCELL_X33_Y18_N48
\cpu|E_src2[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[4]~feeder_combout\ = ( \cpu|D_iw\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_D_iw\(10),
	combout => \cpu|E_src2[4]~feeder_combout\);

-- Location: FF_X33_Y18_N49
\cpu|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[4]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(4));

-- Location: LABCELL_X33_Y18_N45
\cpu|R_src1[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[4]~4_combout\ = ( \cpu|Add0~49_sumout\ & ( ((!\cpu|R_src1~1_combout\ & ((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(4)))) # (\cpu|R_src1~1_combout\ & (\cpu|D_iw[8]~DUPLICATE_q\))) # (\cpu|R_src1~0_combout\) 
-- ) ) # ( !\cpu|Add0~49_sumout\ & ( (!\cpu|R_src1~0_combout\ & ((!\cpu|R_src1~1_combout\ & ((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(4)))) # (\cpu|R_src1~1_combout\ & (\cpu|D_iw[8]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010111111101110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_src1~0_combout\,
	datab => \cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_R_src1~1_combout\,
	datad => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	dataf => \cpu|ALT_INV_Add0~49_sumout\,
	combout => \cpu|R_src1[4]~4_combout\);

-- Location: FF_X33_Y18_N47
\cpu|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[4]~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(4));

-- Location: LABCELL_X31_Y17_N3
\cpu|R_src1[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[3]~2_combout\ = ( \cpu|D_iw\(7) & ( (!\cpu|R_src1~0_combout\ & (((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(3))) # (\cpu|R_src1~1_combout\))) # (\cpu|R_src1~0_combout\ & (((\cpu|Add0~1_sumout\)))) ) ) # ( 
-- !\cpu|D_iw\(7) & ( (!\cpu|R_src1~0_combout\ & (!\cpu|R_src1~1_combout\ & (\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # (\cpu|R_src1~0_combout\ & (((\cpu|Add0~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_src1~0_combout\,
	datab => \cpu|ALT_INV_R_src1~1_combout\,
	datac => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datad => \cpu|ALT_INV_Add0~1_sumout\,
	dataf => \cpu|ALT_INV_D_iw\(7),
	combout => \cpu|R_src1[3]~2_combout\);

-- Location: FF_X31_Y17_N5
\cpu|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[3]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(3));

-- Location: LABCELL_X33_Y18_N3
\cpu|E_src2[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[3]~feeder_combout\ = \cpu|D_iw\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(9),
	combout => \cpu|E_src2[3]~feeder_combout\);

-- Location: FF_X33_Y18_N5
\cpu|E_src2[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[3]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2[3]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y17_N48
\cpu|R_src1[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[2]~3_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(2) & ( (!\cpu|R_src1~0_combout\ & ((!\cpu|R_src1~1_combout\) # ((\cpu|D_iw\(6))))) # (\cpu|R_src1~0_combout\ & (((\cpu|Add0~5_sumout\)))) ) ) # ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(2) & ( (!\cpu|R_src1~0_combout\ & (\cpu|R_src1~1_combout\ & (\cpu|D_iw\(6)))) # (\cpu|R_src1~0_combout\ & (((\cpu|Add0~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_src1~0_combout\,
	datab => \cpu|ALT_INV_R_src1~1_combout\,
	datac => \cpu|ALT_INV_D_iw\(6),
	datad => \cpu|ALT_INV_Add0~5_sumout\,
	dataf => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \cpu|R_src1[2]~3_combout\);

-- Location: FF_X31_Y17_N49
\cpu|E_src1[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[2]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1[2]~DUPLICATE_q\);

-- Location: MLABCELL_X32_Y18_N0
\cpu|Add2~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~86_cout\ = CARRY(( \cpu|E_alu_sub~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	cin => GND,
	cout => \cpu|Add2~86_cout\);

-- Location: MLABCELL_X32_Y18_N3
\cpu|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~81_sumout\ = SUM(( \cpu|E_src1\(0) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(0)) ) + ( \cpu|Add2~86_cout\ ))
-- \cpu|Add2~82\ = CARRY(( \cpu|E_src1\(0) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(0)) ) + ( \cpu|Add2~86_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(0),
	datad => \cpu|ALT_INV_E_src1\(0),
	cin => \cpu|Add2~86_cout\,
	sumout => \cpu|Add2~81_sumout\,
	cout => \cpu|Add2~82\);

-- Location: MLABCELL_X32_Y18_N6
\cpu|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~77_sumout\ = SUM(( \cpu|E_src1\(1) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(1)) ) + ( \cpu|Add2~82\ ))
-- \cpu|Add2~78\ = CARRY(( \cpu|E_src1\(1) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(1)) ) + ( \cpu|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(1),
	datad => \cpu|ALT_INV_E_src1\(1),
	cin => \cpu|Add2~82\,
	sumout => \cpu|Add2~77_sumout\,
	cout => \cpu|Add2~78\);

-- Location: MLABCELL_X32_Y18_N9
\cpu|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~5_sumout\ = SUM(( \cpu|E_src1[2]~DUPLICATE_q\ ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(2)) ) + ( \cpu|Add2~78\ ))
-- \cpu|Add2~6\ = CARRY(( \cpu|E_src1[2]~DUPLICATE_q\ ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(2)) ) + ( \cpu|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(2),
	datad => \cpu|ALT_INV_E_src1[2]~DUPLICATE_q\,
	cin => \cpu|Add2~78\,
	sumout => \cpu|Add2~5_sumout\,
	cout => \cpu|Add2~6\);

-- Location: MLABCELL_X32_Y18_N12
\cpu|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~1_sumout\ = SUM(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2[3]~DUPLICATE_q\) ) + ( \cpu|E_src1\(3) ) + ( \cpu|Add2~6\ ))
-- \cpu|Add2~2\ = CARRY(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2[3]~DUPLICATE_q\) ) + ( \cpu|E_src1\(3) ) + ( \cpu|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src1\(3),
	datad => \cpu|ALT_INV_E_src2[3]~DUPLICATE_q\,
	cin => \cpu|Add2~6\,
	sumout => \cpu|Add2~1_sumout\,
	cout => \cpu|Add2~2\);

-- Location: MLABCELL_X32_Y18_N15
\cpu|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~9_sumout\ = SUM(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(4)) ) + ( \cpu|E_src1\(4) ) + ( \cpu|Add2~2\ ))
-- \cpu|Add2~10\ = CARRY(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(4)) ) + ( \cpu|E_src1\(4) ) + ( \cpu|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(4),
	dataf => \cpu|ALT_INV_E_src1\(4),
	cin => \cpu|Add2~2\,
	sumout => \cpu|Add2~9_sumout\,
	cout => \cpu|Add2~10\);

-- Location: MLABCELL_X32_Y18_N18
\cpu|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~17_sumout\ = SUM(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(5)) ) + ( \cpu|E_src1\(5) ) + ( \cpu|Add2~10\ ))
-- \cpu|Add2~18\ = CARRY(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(5)) ) + ( \cpu|E_src1\(5) ) + ( \cpu|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src1\(5),
	datad => \cpu|ALT_INV_E_src2\(5),
	cin => \cpu|Add2~10\,
	sumout => \cpu|Add2~17_sumout\,
	cout => \cpu|Add2~18\);

-- Location: MLABCELL_X32_Y18_N21
\cpu|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~21_sumout\ = SUM(( \cpu|E_src1\(6) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(6)) ) + ( \cpu|Add2~18\ ))
-- \cpu|Add2~22\ = CARRY(( \cpu|E_src1\(6) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(6)) ) + ( \cpu|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(6),
	datad => \cpu|ALT_INV_E_src1\(6),
	cin => \cpu|Add2~18\,
	sumout => \cpu|Add2~21_sumout\,
	cout => \cpu|Add2~22\);

-- Location: MLABCELL_X32_Y18_N24
\cpu|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~13_sumout\ = SUM(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(7)) ) + ( \cpu|E_src1\(7) ) + ( \cpu|Add2~22\ ))
-- \cpu|Add2~14\ = CARRY(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(7)) ) + ( \cpu|E_src1\(7) ) + ( \cpu|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src1\(7),
	datad => \cpu|ALT_INV_E_src2\(7),
	cin => \cpu|Add2~22\,
	sumout => \cpu|Add2~13_sumout\,
	cout => \cpu|Add2~14\);

-- Location: MLABCELL_X32_Y18_N27
\cpu|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~65_sumout\ = SUM(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(8)) ) + ( \cpu|E_src1\(8) ) + ( \cpu|Add2~14\ ))
-- \cpu|Add2~66\ = CARRY(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(8)) ) + ( \cpu|E_src1\(8) ) + ( \cpu|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src1\(8),
	datad => \cpu|ALT_INV_E_src2\(8),
	cin => \cpu|Add2~14\,
	sumout => \cpu|Add2~65_sumout\,
	cout => \cpu|Add2~66\);

-- Location: MLABCELL_X32_Y18_N30
\cpu|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~61_sumout\ = SUM(( \cpu|E_src1\(9) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(9)) ) + ( \cpu|Add2~66\ ))
-- \cpu|Add2~62\ = CARRY(( \cpu|E_src1\(9) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(9)) ) + ( \cpu|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(9),
	datad => \cpu|ALT_INV_E_src1\(9),
	cin => \cpu|Add2~66\,
	sumout => \cpu|Add2~61_sumout\,
	cout => \cpu|Add2~62\);

-- Location: MLABCELL_X32_Y18_N33
\cpu|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~57_sumout\ = SUM(( \cpu|E_src1\(10) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(10)) ) + ( \cpu|Add2~62\ ))
-- \cpu|Add2~58\ = CARRY(( \cpu|E_src1\(10) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(10)) ) + ( \cpu|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(10),
	datad => \cpu|ALT_INV_E_src1\(10),
	cin => \cpu|Add2~62\,
	sumout => \cpu|Add2~57_sumout\,
	cout => \cpu|Add2~58\);

-- Location: LABCELL_X33_Y21_N39
\cpu|F_pc_no_crst_nxt[8]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[8]~18_combout\ = ( \cpu|Add2~57_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & ((\cpu|Add0~65_sumout\) # (\cpu|F_pc_sel_nxt.10~0_combout\))) ) ) # ( !\cpu|Add2~57_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & 
-- (!\cpu|F_pc_sel_nxt.10~0_combout\ & \cpu|Add0~65_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \cpu|ALT_INV_Add0~65_sumout\,
	dataf => \cpu|ALT_INV_Add2~57_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[8]~18_combout\);

-- Location: FF_X33_Y21_N41
\cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[8]~18_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(8));

-- Location: MLABCELL_X32_Y21_N18
\cpu|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~73_sumout\ = SUM(( \cpu|F_pc\(6) ) + ( GND ) + ( \cpu|Add0~54\ ))
-- \cpu|Add0~74\ = CARRY(( \cpu|F_pc\(6) ) + ( GND ) + ( \cpu|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_F_pc\(6),
	cin => \cpu|Add0~54\,
	sumout => \cpu|Add0~73_sumout\,
	cout => \cpu|Add0~74\);

-- Location: MLABCELL_X32_Y21_N21
\cpu|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~69_sumout\ = SUM(( \cpu|F_pc\(7) ) + ( GND ) + ( \cpu|Add0~74\ ))
-- \cpu|Add0~70\ = CARRY(( \cpu|F_pc\(7) ) + ( GND ) + ( \cpu|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ALT_INV_F_pc\(7),
	cin => \cpu|Add0~74\,
	sumout => \cpu|Add0~69_sumout\,
	cout => \cpu|Add0~70\);

-- Location: MLABCELL_X32_Y21_N24
\cpu|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~65_sumout\ = SUM(( \cpu|F_pc\(8) ) + ( GND ) + ( \cpu|Add0~70\ ))
-- \cpu|Add0~66\ = CARRY(( \cpu|F_pc\(8) ) + ( GND ) + ( \cpu|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_F_pc\(8),
	cin => \cpu|Add0~70\,
	sumout => \cpu|Add0~65_sumout\,
	cout => \cpu|Add0~66\);

-- Location: LABCELL_X31_Y16_N12
\cpu|R_src1[10]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[10]~16_combout\ = ( \cpu|D_iw\(14) & ( \cpu|Add0~65_sumout\ & ( ((\cpu|R_src1~0_combout\) # (\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(10))) # (\cpu|R_src1~1_combout\) ) ) ) # ( !\cpu|D_iw\(14) & ( 
-- \cpu|Add0~65_sumout\ & ( ((!\cpu|R_src1~1_combout\ & \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(10))) # (\cpu|R_src1~0_combout\) ) ) ) # ( \cpu|D_iw\(14) & ( !\cpu|Add0~65_sumout\ & ( (!\cpu|R_src1~0_combout\ & 
-- ((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(10)) # (\cpu|R_src1~1_combout\))) ) ) ) # ( !\cpu|D_iw\(14) & ( !\cpu|Add0~65_sumout\ & ( (!\cpu|R_src1~1_combout\ & 
-- (\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(10) & !\cpu|R_src1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000011100000111000000101111001011110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_src1~1_combout\,
	datab => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(10),
	datac => \cpu|ALT_INV_R_src1~0_combout\,
	datae => \cpu|ALT_INV_D_iw\(14),
	dataf => \cpu|ALT_INV_Add0~65_sumout\,
	combout => \cpu|R_src1[10]~16_combout\);

-- Location: FF_X31_Y16_N13
\cpu|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[10]~16_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(10));

-- Location: MLABCELL_X32_Y18_N36
\cpu|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~73_sumout\ = SUM(( \cpu|E_src1[11]~DUPLICATE_q\ ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(11)) ) + ( \cpu|Add2~58\ ))
-- \cpu|Add2~74\ = CARRY(( \cpu|E_src1[11]~DUPLICATE_q\ ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(11)) ) + ( \cpu|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(11),
	datad => \cpu|ALT_INV_E_src1[11]~DUPLICATE_q\,
	cin => \cpu|Add2~58\,
	sumout => \cpu|Add2~73_sumout\,
	cout => \cpu|Add2~74\);

-- Location: MLABCELL_X32_Y18_N39
\cpu|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~69_sumout\ = SUM(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(12)) ) + ( \cpu|E_src1\(12) ) + ( \cpu|Add2~74\ ))
-- \cpu|Add2~70\ = CARRY(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(12)) ) + ( \cpu|E_src1\(12) ) + ( \cpu|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(12),
	dataf => \cpu|ALT_INV_E_src1\(12),
	cin => \cpu|Add2~74\,
	sumout => \cpu|Add2~69_sumout\,
	cout => \cpu|Add2~70\);

-- Location: LABCELL_X33_Y21_N36
\cpu|F_pc_no_crst_nxt[10]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[10]~6_combout\ = ( \cpu|Add2~69_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & ((\cpu|Add0~33_sumout\) # (\cpu|F_pc_sel_nxt.10~0_combout\))) ) ) # ( !\cpu|Add2~69_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & 
-- (!\cpu|F_pc_sel_nxt.10~0_combout\ & \cpu|Add0~33_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \cpu|ALT_INV_Add0~33_sumout\,
	dataf => \cpu|ALT_INV_Add2~69_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[10]~6_combout\);

-- Location: FF_X33_Y21_N38
\cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[10]~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(10));

-- Location: MLABCELL_X32_Y21_N27
\cpu|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~9_sumout\ = SUM(( \cpu|F_pc\(9) ) + ( GND ) + ( \cpu|Add0~66\ ))
-- \cpu|Add0~10\ = CARRY(( \cpu|F_pc\(9) ) + ( GND ) + ( \cpu|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ALT_INV_F_pc\(9),
	cin => \cpu|Add0~66\,
	sumout => \cpu|Add0~9_sumout\,
	cout => \cpu|Add0~10\);

-- Location: MLABCELL_X32_Y21_N30
\cpu|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~33_sumout\ = SUM(( \cpu|F_pc\(10) ) + ( GND ) + ( \cpu|Add0~10\ ))
-- \cpu|Add0~34\ = CARRY(( \cpu|F_pc\(10) ) + ( GND ) + ( \cpu|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ALT_INV_F_pc\(10),
	cin => \cpu|Add0~10\,
	sumout => \cpu|Add0~33_sumout\,
	cout => \cpu|Add0~34\);

-- Location: LABCELL_X31_Y16_N0
\cpu|R_src1[12]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[12]~19_combout\ = ( \cpu|R_src1~0_combout\ & ( \cpu|Add0~33_sumout\ ) ) # ( !\cpu|R_src1~0_combout\ & ( \cpu|Add0~33_sumout\ & ( (!\cpu|R_src1~1_combout\ & 
-- ((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (\cpu|R_src1~1_combout\ & (\cpu|D_iw\(16))) ) ) ) # ( !\cpu|R_src1~0_combout\ & ( !\cpu|Add0~33_sumout\ & ( (!\cpu|R_src1~1_combout\ & 
-- ((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (\cpu|R_src1~1_combout\ & (\cpu|D_iw\(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000000000110101001101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(16),
	datab => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(12),
	datac => \cpu|ALT_INV_R_src1~1_combout\,
	datae => \cpu|ALT_INV_R_src1~0_combout\,
	dataf => \cpu|ALT_INV_Add0~33_sumout\,
	combout => \cpu|R_src1[12]~19_combout\);

-- Location: FF_X31_Y16_N1
\cpu|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[12]~19_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(12));

-- Location: LABCELL_X35_Y19_N51
\cpu|E_logic_result[12]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[12]~17_combout\ = ( \cpu|R_logic_op\(1) & ( (!\cpu|E_src1\(12) & ((\cpu|E_src2\(12)))) # (\cpu|E_src1\(12) & ((!\cpu|R_logic_op\(0)) # (!\cpu|E_src2\(12)))) ) ) # ( !\cpu|R_logic_op\(1) & ( (!\cpu|R_logic_op\(0) & (!\cpu|E_src1\(12) & 
-- !\cpu|E_src2\(12))) # (\cpu|R_logic_op\(0) & (\cpu|E_src1\(12) & \cpu|E_src2\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000110000001001111100011111010000001100000010011111000111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(0),
	datab => \cpu|ALT_INV_E_src1\(12),
	datac => \cpu|ALT_INV_E_src2\(12),
	datae => \cpu|ALT_INV_R_logic_op\(1),
	combout => \cpu|E_logic_result[12]~17_combout\);

-- Location: LABCELL_X35_Y18_N0
\cpu|E_logic_result[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[7]~3_combout\ = ( \cpu|E_src1\(7) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src2\(7)))) ) ) # ( !\cpu|E_src1\(7) & ( (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src2\(7))) # (\cpu|R_logic_op\(1) & 
-- ((\cpu|E_src2\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000110011100010000011001100110011011001100011001101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(0),
	datab => \cpu|ALT_INV_R_logic_op\(1),
	datad => \cpu|ALT_INV_E_src2\(7),
	dataf => \cpu|ALT_INV_E_src1\(7),
	combout => \cpu|E_logic_result[7]~3_combout\);

-- Location: LABCELL_X35_Y18_N3
\cpu|E_logic_result[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[6]~5_combout\ = ( \cpu|E_src1\(6) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src2\(6)))) ) ) # ( !\cpu|E_src1\(6) & ( (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src2\(6))) # (\cpu|R_logic_op\(1) & 
-- ((\cpu|E_src2\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000110011100010000011001100110011011001100011001101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(0),
	datab => \cpu|ALT_INV_R_logic_op\(1),
	datad => \cpu|ALT_INV_E_src2\(6),
	dataf => \cpu|ALT_INV_E_src1\(6),
	combout => \cpu|E_logic_result[6]~5_combout\);

-- Location: FF_X31_Y17_N50
\cpu|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[2]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(2));

-- Location: LABCELL_X31_Y17_N21
\cpu|E_logic_result[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[2]~1_combout\ = ( \cpu|E_src2\(2) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src1\(2)))) ) ) # ( !\cpu|E_src2\(2) & ( (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src1\(2))) # (\cpu|R_logic_op\(1) & 
-- ((\cpu|E_src1\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001111000011110101101010100000000011110000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(0),
	datac => \cpu|ALT_INV_R_logic_op\(1),
	datad => \cpu|ALT_INV_E_src1\(2),
	datae => \cpu|ALT_INV_E_src2\(2),
	combout => \cpu|E_logic_result[2]~1_combout\);

-- Location: LABCELL_X31_Y16_N27
\cpu|E_logic_result[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[8]~16_combout\ = ( \cpu|E_src2\(8) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src1\(8)))) ) ) # ( !\cpu|E_src2\(8) & ( (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src1\(8))) # (\cpu|R_logic_op\(1) & 
-- ((\cpu|E_src1\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000101100001011000010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(1),
	datab => \cpu|ALT_INV_R_logic_op\(0),
	datac => \cpu|ALT_INV_E_src1\(8),
	dataf => \cpu|ALT_INV_E_src2\(8),
	combout => \cpu|E_logic_result[8]~16_combout\);

-- Location: LABCELL_X35_Y16_N36
\cpu|E_logic_result[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[10]~14_combout\ = ( \cpu|E_src2\(10) & ( \cpu|R_logic_op\(1) & ( (!\cpu|R_logic_op\(0)) # (!\cpu|E_src1\(10)) ) ) ) # ( !\cpu|E_src2\(10) & ( \cpu|R_logic_op\(1) & ( \cpu|E_src1\(10) ) ) ) # ( \cpu|E_src2\(10) & ( !\cpu|R_logic_op\(1) 
-- & ( (\cpu|R_logic_op\(0) & \cpu|E_src1\(10)) ) ) ) # ( !\cpu|E_src2\(10) & ( !\cpu|R_logic_op\(1) & ( (!\cpu|R_logic_op\(0) & !\cpu|E_src1\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000110000001100001111000011111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_R_logic_op\(0),
	datac => \cpu|ALT_INV_E_src1\(10),
	datae => \cpu|ALT_INV_E_src2\(10),
	dataf => \cpu|ALT_INV_R_logic_op\(1),
	combout => \cpu|E_logic_result[10]~14_combout\);

-- Location: LABCELL_X35_Y17_N48
\cpu|Equal122~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal122~2_combout\ = ( !\cpu|E_logic_result[9]~15_combout\ & ( !\cpu|E_logic_result[10]~14_combout\ & ( (!\cpu|E_logic_result[20]~6_combout\ & (!\cpu|E_logic_result[2]~1_combout\ & (!\cpu|E_logic_result[3]~0_combout\ & 
-- !\cpu|E_logic_result[8]~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_logic_result[20]~6_combout\,
	datab => \cpu|ALT_INV_E_logic_result[2]~1_combout\,
	datac => \cpu|ALT_INV_E_logic_result[3]~0_combout\,
	datad => \cpu|ALT_INV_E_logic_result[8]~16_combout\,
	datae => \cpu|ALT_INV_E_logic_result[9]~15_combout\,
	dataf => \cpu|ALT_INV_E_logic_result[10]~14_combout\,
	combout => \cpu|Equal122~2_combout\);

-- Location: LABCELL_X35_Y18_N42
\cpu|Equal122~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal122~3_combout\ = ( \cpu|Equal122~2_combout\ & ( !\cpu|E_logic_result[5]~4_combout\ & ( (!\cpu|E_logic_result[7]~3_combout\ & (!\cpu|E_logic_result[4]~2_combout\ & !\cpu|E_logic_result[6]~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_logic_result[7]~3_combout\,
	datab => \cpu|ALT_INV_E_logic_result[4]~2_combout\,
	datac => \cpu|ALT_INV_E_logic_result[6]~5_combout\,
	datae => \cpu|ALT_INV_Equal122~2_combout\,
	dataf => \cpu|ALT_INV_E_logic_result[5]~4_combout\,
	combout => \cpu|Equal122~3_combout\);

-- Location: MLABCELL_X32_Y17_N54
\cpu|E_logic_result[28]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[28]~29_combout\ = (!\cpu|E_src1\(28) & ((!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src2\(28))) # (\cpu|R_logic_op\(1) & ((\cpu|E_src2\(28)))))) # (\cpu|E_src1\(28) & (!\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # 
-- (!\cpu|E_src2\(28))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010101010110100001010101011010000101010101101000010101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(1),
	datab => \cpu|ALT_INV_R_logic_op\(0),
	datac => \cpu|ALT_INV_E_src1\(28),
	datad => \cpu|ALT_INV_E_src2\(28),
	combout => \cpu|E_logic_result[28]~29_combout\);

-- Location: LABCELL_X31_Y16_N6
\cpu|E_logic_result[18]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[18]~12_combout\ = ( \cpu|E_src2\(18) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src1\(18)))) ) ) # ( !\cpu|E_src2\(18) & ( (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src1\(18))) # (\cpu|R_logic_op\(1) & 
-- ((\cpu|E_src1\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001111110000000000111100001111001111000000111100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_R_logic_op\(0),
	datac => \cpu|ALT_INV_R_logic_op\(1),
	datad => \cpu|ALT_INV_E_src1\(18),
	dataf => \cpu|ALT_INV_E_src2\(18),
	combout => \cpu|E_logic_result[18]~12_combout\);

-- Location: LABCELL_X33_Y16_N0
\cpu|E_logic_result[19]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[19]~13_combout\ = ( \cpu|R_logic_op\(0) & ( \cpu|R_logic_op\(1) & ( !\cpu|E_src1\(19) $ (!\cpu|E_src2\(19)) ) ) ) # ( !\cpu|R_logic_op\(0) & ( \cpu|R_logic_op\(1) & ( (\cpu|E_src2\(19)) # (\cpu|E_src1\(19)) ) ) ) # ( 
-- \cpu|R_logic_op\(0) & ( !\cpu|R_logic_op\(1) & ( (\cpu|E_src1\(19) & \cpu|E_src2\(19)) ) ) ) # ( !\cpu|R_logic_op\(0) & ( !\cpu|R_logic_op\(1) & ( (!\cpu|E_src1\(19) & !\cpu|E_src2\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000110000001100111111001111110011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_src1\(19),
	datac => \cpu|ALT_INV_E_src2\(19),
	datae => \cpu|ALT_INV_R_logic_op\(0),
	dataf => \cpu|ALT_INV_R_logic_op\(1),
	combout => \cpu|E_logic_result[19]~13_combout\);

-- Location: FF_X35_Y18_N8
\cpu|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[11]~20_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(11));

-- Location: LABCELL_X35_Y18_N27
\cpu|E_logic_result[11]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[11]~18_combout\ = ( \cpu|E_src2\(11) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src1\(11)))) ) ) # ( !\cpu|E_src2\(11) & ( (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src1\(11))) # (\cpu|R_logic_op\(1) & 
-- ((\cpu|E_src1\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001110000011100000111000001100110110001101100011011000110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(0),
	datab => \cpu|ALT_INV_R_logic_op\(1),
	datac => \cpu|ALT_INV_E_src1\(11),
	dataf => \cpu|ALT_INV_E_src2\(11),
	combout => \cpu|E_logic_result[11]~18_combout\);

-- Location: FF_X28_Y18_N1
\cpu|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[11]~16_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(27));

-- Location: LABCELL_X35_Y18_N24
\cpu|E_logic_result[27]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[27]~31_combout\ = ( \cpu|E_src2\(27) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src1\(27)))) ) ) # ( !\cpu|E_src2\(27) & ( (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src1\(27))) # (\cpu|R_logic_op\(1) & 
-- ((\cpu|E_src1\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001110000011100000111000001100110110001101100011011000110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(0),
	datab => \cpu|ALT_INV_R_logic_op\(1),
	datac => \cpu|ALT_INV_E_src1\(27),
	dataf => \cpu|ALT_INV_E_src2\(27),
	combout => \cpu|E_logic_result[27]~31_combout\);

-- Location: LABCELL_X35_Y18_N39
\cpu|Equal122~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal122~4_combout\ = ( !\cpu|E_logic_result[27]~31_combout\ & ( !\cpu|E_logic_result[11]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_logic_result[11]~18_combout\,
	dataf => \cpu|ALT_INV_E_logic_result[27]~31_combout\,
	combout => \cpu|Equal122~4_combout\);

-- Location: LABCELL_X33_Y18_N30
\cpu|E_src2[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[14]~feeder_combout\ = ( \cpu|D_iw\(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_D_iw\(20),
	combout => \cpu|E_src2[14]~feeder_combout\);

-- Location: FF_X33_Y18_N32
\cpu|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[14]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(14));

-- Location: LABCELL_X35_Y19_N12
\cpu|E_logic_result[14]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[14]~8_combout\ = ( \cpu|E_src1\(14) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|E_src2\(14)) # (!\cpu|R_logic_op\(0)))) ) ) # ( !\cpu|E_src1\(14) & ( (!\cpu|R_logic_op\(1) & (!\cpu|E_src2\(14) & !\cpu|R_logic_op\(0))) # (\cpu|R_logic_op\(1) & 
-- (\cpu|E_src2\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000101101001010000010101010101010110100101010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(1),
	datac => \cpu|ALT_INV_E_src2\(14),
	datad => \cpu|ALT_INV_R_logic_op\(0),
	dataf => \cpu|ALT_INV_E_src1\(14),
	combout => \cpu|E_logic_result[14]~8_combout\);

-- Location: LABCELL_X35_Y19_N39
\cpu|Equal122~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal122~5_combout\ = ( !\cpu|E_logic_result[14]~8_combout\ & ( (!\cpu|E_logic_result[16]~10_combout\ & (!\cpu|E_logic_result[15]~9_combout\ & !\cpu|E_logic_result[17]~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_logic_result[16]~10_combout\,
	datac => \cpu|ALT_INV_E_logic_result[15]~9_combout\,
	datad => \cpu|ALT_INV_E_logic_result[17]~11_combout\,
	dataf => \cpu|ALT_INV_E_logic_result[14]~8_combout\,
	combout => \cpu|Equal122~5_combout\);

-- Location: LABCELL_X36_Y17_N18
\cpu|Equal122~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal122~6_combout\ = ( \cpu|Equal122~5_combout\ & ( !\cpu|E_logic_result[29]~30_combout\ & ( (!\cpu|E_logic_result[28]~29_combout\ & (!\cpu|E_logic_result[18]~12_combout\ & (!\cpu|E_logic_result[19]~13_combout\ & \cpu|Equal122~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_logic_result[28]~29_combout\,
	datab => \cpu|ALT_INV_E_logic_result[18]~12_combout\,
	datac => \cpu|ALT_INV_E_logic_result[19]~13_combout\,
	datad => \cpu|ALT_INV_Equal122~4_combout\,
	datae => \cpu|ALT_INV_Equal122~5_combout\,
	dataf => \cpu|ALT_INV_E_logic_result[29]~30_combout\,
	combout => \cpu|Equal122~6_combout\);

-- Location: LABCELL_X33_Y16_N30
\cpu|Equal122~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal122~7_combout\ = ( !\cpu|E_logic_result[13]~7_combout\ & ( \cpu|Equal122~6_combout\ & ( (!\cpu|E_logic_result[25]~28_combout\ & (!\cpu|E_logic_result[24]~27_combout\ & (!\cpu|E_logic_result[12]~17_combout\ & \cpu|Equal122~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_logic_result[25]~28_combout\,
	datab => \cpu|ALT_INV_E_logic_result[24]~27_combout\,
	datac => \cpu|ALT_INV_E_logic_result[12]~17_combout\,
	datad => \cpu|ALT_INV_Equal122~3_combout\,
	datae => \cpu|ALT_INV_E_logic_result[13]~7_combout\,
	dataf => \cpu|ALT_INV_Equal122~6_combout\,
	combout => \cpu|Equal122~7_combout\);

-- Location: MLABCELL_X32_Y16_N45
\cpu|D_logic_op_raw[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_logic_op_raw[0]~1_combout\ = ( \cpu|D_iw\(14) & ( (\cpu|D_iw[3]~DUPLICATE_q\) # (\cpu|Equal2~0_combout\) ) ) # ( !\cpu|D_iw\(14) & ( (!\cpu|Equal2~0_combout\ & \cpu|D_iw[3]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Equal2~0_combout\,
	datac => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_D_iw\(14),
	combout => \cpu|D_logic_op_raw[0]~1_combout\);

-- Location: FF_X32_Y16_N46
\cpu|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_logic_op_raw[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_compare_op\(0));

-- Location: MLABCELL_X32_Y17_N36
\cpu|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~93_sumout\ = SUM(( !\cpu|E_invert_arith_src_msb~q\ $ (!\cpu|E_src1\(31)) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_invert_arith_src_msb~q\ $ (\cpu|E_src2\(31))) ) + ( \cpu|Add2~98\ ))
-- \cpu|Add2~94\ = CARRY(( !\cpu|E_invert_arith_src_msb~q\ $ (!\cpu|E_src1\(31)) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_invert_arith_src_msb~q\ $ (\cpu|E_src2\(31))) ) + ( \cpu|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000110011110000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_invert_arith_src_msb~q\,
	datad => \cpu|ALT_INV_E_src1\(31),
	dataf => \cpu|ALT_INV_E_src2\(31),
	cin => \cpu|Add2~98\,
	sumout => \cpu|Add2~93_sumout\,
	cout => \cpu|Add2~94\);

-- Location: MLABCELL_X32_Y17_N39
\cpu|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~89_sumout\ = SUM(( \cpu|E_alu_sub~q\ ) + ( GND ) + ( \cpu|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_alu_sub~q\,
	cin => \cpu|Add2~94\,
	sumout => \cpu|Add2~89_sumout\);

-- Location: LABCELL_X33_Y19_N51
\cpu|Equal122~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal122~0_combout\ = ( !\cpu|E_logic_result[26]~23_combout\ & ( !\cpu|E_logic_result[30]~24_combout\ & ( (!\cpu|E_logic_result[21]~26_combout\ & !\cpu|E_logic_result[31]~25_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_logic_result[21]~26_combout\,
	datab => \cpu|ALT_INV_E_logic_result[31]~25_combout\,
	datae => \cpu|ALT_INV_E_logic_result[26]~23_combout\,
	dataf => \cpu|ALT_INV_E_logic_result[30]~24_combout\,
	combout => \cpu|Equal122~0_combout\);

-- Location: LABCELL_X35_Y16_N54
\cpu|Equal122~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal122~1_combout\ = ( \cpu|Equal122~0_combout\ & ( !\cpu|E_logic_result[23]~19_combout\ & ( (!\cpu|E_logic_result[1]~21_combout\ & (!\cpu|E_logic_result[22]~20_combout\ & !\cpu|E_logic_result[0]~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_logic_result[1]~21_combout\,
	datab => \cpu|ALT_INV_E_logic_result[22]~20_combout\,
	datac => \cpu|ALT_INV_E_logic_result[0]~22_combout\,
	datae => \cpu|ALT_INV_Equal122~0_combout\,
	dataf => \cpu|ALT_INV_E_logic_result[23]~19_combout\,
	combout => \cpu|Equal122~1_combout\);

-- Location: LABCELL_X33_Y16_N15
\cpu|E_cmp_result~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_cmp_result~0_combout\ = ( \cpu|Add2~89_sumout\ & ( \cpu|Equal122~1_combout\ & ( (!\cpu|Equal122~7_combout\ & (\cpu|R_compare_op\(1))) # (\cpu|Equal122~7_combout\ & ((!\cpu|R_compare_op\(0)))) ) ) ) # ( !\cpu|Add2~89_sumout\ & ( 
-- \cpu|Equal122~1_combout\ & ( (!\cpu|Equal122~7_combout\ & ((\cpu|R_compare_op\(0)))) # (\cpu|Equal122~7_combout\ & (!\cpu|R_compare_op\(1))) ) ) ) # ( \cpu|Add2~89_sumout\ & ( !\cpu|Equal122~1_combout\ & ( \cpu|R_compare_op\(1) ) ) ) # ( 
-- !\cpu|Add2~89_sumout\ & ( !\cpu|Equal122~1_combout\ & ( \cpu|R_compare_op\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001100111111000011111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_R_compare_op\(1),
	datac => \cpu|ALT_INV_Equal122~7_combout\,
	datad => \cpu|ALT_INV_R_compare_op\(0),
	datae => \cpu|ALT_INV_Add2~89_sumout\,
	dataf => \cpu|ALT_INV_Equal122~1_combout\,
	combout => \cpu|E_cmp_result~0_combout\);

-- Location: FF_X33_Y16_N16
\cpu|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_cmp_result~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_cmp_result~q\);

-- Location: LABCELL_X33_Y18_N15
\cpu|F_pc_sel_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_sel_nxt~0_combout\ = ( !\cpu|R_ctrl_br~q\ & ( \cpu|W_cmp_result~q\ & ( !\cpu|R_ctrl_uncond_cti_non_br~q\ ) ) ) # ( \cpu|R_ctrl_br~q\ & ( !\cpu|W_cmp_result~q\ & ( !\cpu|R_ctrl_uncond_cti_non_br~q\ ) ) ) # ( !\cpu|R_ctrl_br~q\ & ( 
-- !\cpu|W_cmp_result~q\ & ( !\cpu|R_ctrl_uncond_cti_non_br~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_uncond_cti_non_br~q\,
	datae => \cpu|ALT_INV_R_ctrl_br~q\,
	dataf => \cpu|ALT_INV_W_cmp_result~q\,
	combout => \cpu|F_pc_sel_nxt~0_combout\);

-- Location: MLABCELL_X32_Y18_N57
\cpu|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~49_sumout\ = SUM(( \cpu|E_src1\(18) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(18)) ) + ( \cpu|Add2~46\ ))
-- \cpu|Add2~50\ = CARRY(( \cpu|E_src1\(18) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(18)) ) + ( \cpu|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(18),
	datad => \cpu|ALT_INV_E_src1\(18),
	cin => \cpu|Add2~46\,
	sumout => \cpu|Add2~49_sumout\,
	cout => \cpu|Add2~50\);

-- Location: MLABCELL_X32_Y17_N0
\cpu|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~53_sumout\ = SUM(( \cpu|E_src1\(19) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(19)) ) + ( \cpu|Add2~50\ ))
-- \cpu|Add2~54\ = CARRY(( \cpu|E_src1\(19) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(19)) ) + ( \cpu|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(19),
	datad => \cpu|ALT_INV_E_src1\(19),
	cin => \cpu|Add2~50\,
	sumout => \cpu|Add2~53_sumout\,
	cout => \cpu|Add2~54\);

-- Location: LABCELL_X36_Y17_N30
\cpu|F_pc_no_crst_nxt[17]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[17]~1_combout\ = ( \cpu|Add0~13_sumout\ & ( (!\cpu|R_ctrl_exception~q\ & (((!\cpu|F_pc_sel_nxt~0_combout\ & !\cpu|Add2~53_sumout\)) # (\cpu|R_ctrl_break~DUPLICATE_q\))) ) ) # ( !\cpu|Add0~13_sumout\ & ( (!\cpu|R_ctrl_exception~q\ & 
-- (((!\cpu|Add2~53_sumout\) # (\cpu|R_ctrl_break~DUPLICATE_q\)) # (\cpu|F_pc_sel_nxt~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000111101110000000010110011000000001011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt~0_combout\,
	datab => \cpu|ALT_INV_R_ctrl_break~DUPLICATE_q\,
	datac => \cpu|ALT_INV_Add2~53_sumout\,
	datad => \cpu|ALT_INV_R_ctrl_exception~q\,
	dataf => \cpu|ALT_INV_Add0~13_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[17]~1_combout\);

-- Location: FF_X36_Y17_N31
\cpu|F_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[17]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(17));

-- Location: MLABCELL_X32_Y21_N33
\cpu|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~37_sumout\ = SUM(( \cpu|F_pc\(11) ) + ( GND ) + ( \cpu|Add0~34\ ))
-- \cpu|Add0~38\ = CARRY(( \cpu|F_pc\(11) ) + ( GND ) + ( \cpu|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc\(11),
	cin => \cpu|Add0~34\,
	sumout => \cpu|Add0~37_sumout\,
	cout => \cpu|Add0~38\);

-- Location: MLABCELL_X32_Y18_N42
\cpu|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~29_sumout\ = SUM(( \cpu|E_src1\(13) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(13)) ) + ( \cpu|Add2~70\ ))
-- \cpu|Add2~30\ = CARRY(( \cpu|E_src1\(13) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(13)) ) + ( \cpu|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src1\(13),
	dataf => \cpu|ALT_INV_E_src2\(13),
	cin => \cpu|Add2~70\,
	sumout => \cpu|Add2~29_sumout\,
	cout => \cpu|Add2~30\);

-- Location: LABCELL_X33_Y21_N33
\cpu|F_pc_no_crst_nxt[11]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[11]~7_combout\ = ( \cpu|Add2~29_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & ((\cpu|Add0~37_sumout\) # (\cpu|F_pc_sel_nxt.10~0_combout\))) ) ) # ( !\cpu|Add2~29_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & 
-- (!\cpu|F_pc_sel_nxt.10~0_combout\ & \cpu|Add0~37_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \cpu|ALT_INV_Add0~37_sumout\,
	dataf => \cpu|ALT_INV_Add2~29_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[11]~7_combout\);

-- Location: FF_X33_Y21_N35
\cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[11]~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(11));

-- Location: MLABCELL_X32_Y21_N36
\cpu|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~41_sumout\ = SUM(( \cpu|F_pc\(12) ) + ( GND ) + ( \cpu|Add0~38\ ))
-- \cpu|Add0~42\ = CARRY(( \cpu|F_pc\(12) ) + ( GND ) + ( \cpu|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_F_pc\(12),
	cin => \cpu|Add0~38\,
	sumout => \cpu|Add0~41_sumout\,
	cout => \cpu|Add0~42\);

-- Location: MLABCELL_X32_Y18_N45
\cpu|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~33_sumout\ = SUM(( \cpu|E_src1\(14) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(14)) ) + ( \cpu|Add2~30\ ))
-- \cpu|Add2~34\ = CARRY(( \cpu|E_src1\(14) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(14)) ) + ( \cpu|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src1\(14),
	dataf => \cpu|ALT_INV_E_src2\(14),
	cin => \cpu|Add2~30\,
	sumout => \cpu|Add2~33_sumout\,
	cout => \cpu|Add2~34\);

-- Location: LABCELL_X33_Y21_N24
\cpu|F_pc_no_crst_nxt[12]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[12]~8_combout\ = ( \cpu|Add2~33_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & ((\cpu|Add0~41_sumout\) # (\cpu|F_pc_sel_nxt.10~0_combout\))) ) ) # ( !\cpu|Add2~33_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & 
-- (!\cpu|F_pc_sel_nxt.10~0_combout\ & \cpu|Add0~41_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \cpu|ALT_INV_Add0~41_sumout\,
	dataf => \cpu|ALT_INV_Add2~33_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[12]~8_combout\);

-- Location: FF_X33_Y21_N26
\cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[12]~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(12));

-- Location: MLABCELL_X32_Y21_N39
\cpu|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~45_sumout\ = SUM(( \cpu|F_pc\(13) ) + ( GND ) + ( \cpu|Add0~42\ ))
-- \cpu|Add0~46\ = CARRY(( \cpu|F_pc\(13) ) + ( GND ) + ( \cpu|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ALT_INV_F_pc\(13),
	cin => \cpu|Add0~42\,
	sumout => \cpu|Add0~45_sumout\,
	cout => \cpu|Add0~46\);

-- Location: MLABCELL_X32_Y21_N42
\cpu|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~29_sumout\ = SUM(( \cpu|F_pc\(14) ) + ( GND ) + ( \cpu|Add0~46\ ))
-- \cpu|Add0~30\ = CARRY(( \cpu|F_pc\(14) ) + ( GND ) + ( \cpu|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_F_pc\(14),
	cin => \cpu|Add0~46\,
	sumout => \cpu|Add0~29_sumout\,
	cout => \cpu|Add0~30\);

-- Location: MLABCELL_X32_Y21_N45
\cpu|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~17_sumout\ = SUM(( \cpu|F_pc\(15) ) + ( GND ) + ( \cpu|Add0~30\ ))
-- \cpu|Add0~18\ = CARRY(( \cpu|F_pc\(15) ) + ( GND ) + ( \cpu|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_F_pc\(15),
	cin => \cpu|Add0~30\,
	sumout => \cpu|Add0~17_sumout\,
	cout => \cpu|Add0~18\);

-- Location: MLABCELL_X32_Y18_N54
\cpu|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~45_sumout\ = SUM(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(17)) ) + ( \cpu|E_src1\(17) ) + ( \cpu|Add2~42\ ))
-- \cpu|Add2~46\ = CARRY(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(17)) ) + ( \cpu|E_src1\(17) ) + ( \cpu|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src1\(17),
	datad => \cpu|ALT_INV_E_src2\(17),
	cin => \cpu|Add2~42\,
	sumout => \cpu|Add2~45_sumout\,
	cout => \cpu|Add2~46\);

-- Location: LABCELL_X33_Y21_N3
\cpu|F_pc_no_crst_nxt[15]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[15]~2_combout\ = ( \cpu|Add2~45_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & ((\cpu|Add0~17_sumout\) # (\cpu|F_pc_sel_nxt.10~0_combout\))) ) ) # ( !\cpu|Add2~45_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & 
-- (!\cpu|F_pc_sel_nxt.10~0_combout\ & \cpu|Add0~17_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \cpu|ALT_INV_Add0~17_sumout\,
	dataf => \cpu|ALT_INV_Add2~45_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[15]~2_combout\);

-- Location: FF_X33_Y21_N4
\cpu|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[15]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(15));

-- Location: MLABCELL_X32_Y21_N48
\cpu|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~21_sumout\ = SUM(( \cpu|F_pc\(16) ) + ( GND ) + ( \cpu|Add0~18\ ))
-- \cpu|Add0~22\ = CARRY(( \cpu|F_pc\(16) ) + ( GND ) + ( \cpu|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_F_pc\(16),
	cin => \cpu|Add0~18\,
	sumout => \cpu|Add0~21_sumout\,
	cout => \cpu|Add0~22\);

-- Location: MLABCELL_X32_Y21_N51
\cpu|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~13_sumout\ = SUM(( !\cpu|F_pc\(17) ) + ( GND ) + ( \cpu|Add0~22\ ))
-- \cpu|Add0~14\ = CARRY(( !\cpu|F_pc\(17) ) + ( GND ) + ( \cpu|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc\(17),
	cin => \cpu|Add0~22\,
	sumout => \cpu|Add0~13_sumout\,
	cout => \cpu|Add0~14\);

-- Location: LABCELL_X33_Y16_N42
\cpu|R_src1[19]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[19]~15_combout\ = ( \cpu|Add0~13_sumout\ & ( \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & ( ((!\cpu|R_src1~1_combout\) # (\cpu|D_iw\(23))) # (\cpu|R_src1~0_combout\) ) ) ) # ( !\cpu|Add0~13_sumout\ & ( 
-- \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & ( (!\cpu|R_src1~0_combout\ & ((!\cpu|R_src1~1_combout\) # (\cpu|D_iw\(23)))) ) ) ) # ( \cpu|Add0~13_sumout\ & ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & ( ((\cpu|R_src1~1_combout\ & \cpu|D_iw\(23))) # (\cpu|R_src1~0_combout\) ) ) ) # ( !\cpu|Add0~13_sumout\ & ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & ( (!\cpu|R_src1~0_combout\ & (\cpu|R_src1~1_combout\ & \cpu|D_iw\(23))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100001100110011111111000000110011001111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_R_src1~0_combout\,
	datac => \cpu|ALT_INV_R_src1~1_combout\,
	datad => \cpu|ALT_INV_D_iw\(23),
	datae => \cpu|ALT_INV_Add0~13_sumout\,
	dataf => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(19),
	combout => \cpu|R_src1[19]~15_combout\);

-- Location: FF_X33_Y16_N43
\cpu|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[19]~15_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(19));

-- Location: MLABCELL_X32_Y17_N3
\cpu|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~25_sumout\ = SUM(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(20)) ) + ( \cpu|E_src1\(20) ) + ( \cpu|Add2~54\ ))
-- \cpu|Add2~26\ = CARRY(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(20)) ) + ( \cpu|E_src1\(20) ) + ( \cpu|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src1\(20),
	datad => \cpu|ALT_INV_E_src2\(20),
	cin => \cpu|Add2~54\,
	sumout => \cpu|Add2~25_sumout\,
	cout => \cpu|Add2~26\);

-- Location: MLABCELL_X32_Y17_N6
\cpu|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~117_sumout\ = SUM(( \cpu|E_src1\(21) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(21)) ) + ( \cpu|Add2~26\ ))
-- \cpu|Add2~118\ = CARRY(( \cpu|E_src1\(21) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(21)) ) + ( \cpu|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(21),
	datad => \cpu|ALT_INV_E_src1\(21),
	cin => \cpu|Add2~26\,
	sumout => \cpu|Add2~117_sumout\,
	cout => \cpu|Add2~118\);

-- Location: MLABCELL_X32_Y17_N9
\cpu|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~109_sumout\ = SUM(( \cpu|E_src1\(22) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(22)) ) + ( \cpu|Add2~118\ ))
-- \cpu|Add2~110\ = CARRY(( \cpu|E_src1\(22) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(22)) ) + ( \cpu|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(22),
	datad => \cpu|ALT_INV_E_src1\(22),
	cin => \cpu|Add2~118\,
	sumout => \cpu|Add2~109_sumout\,
	cout => \cpu|Add2~110\);

-- Location: MLABCELL_X32_Y17_N12
\cpu|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~105_sumout\ = SUM(( \cpu|E_src1\(23) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(23)) ) + ( \cpu|Add2~110\ ))
-- \cpu|Add2~106\ = CARRY(( \cpu|E_src1\(23) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(23)) ) + ( \cpu|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(23),
	datad => \cpu|ALT_INV_E_src1\(23),
	cin => \cpu|Add2~110\,
	sumout => \cpu|Add2~105_sumout\,
	cout => \cpu|Add2~106\);

-- Location: MLABCELL_X32_Y17_N15
\cpu|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~121_sumout\ = SUM(( \cpu|E_src1\(24) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(24)) ) + ( \cpu|Add2~106\ ))
-- \cpu|Add2~122\ = CARRY(( \cpu|E_src1\(24) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(24)) ) + ( \cpu|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(24),
	datad => \cpu|ALT_INV_E_src1\(24),
	cin => \cpu|Add2~106\,
	sumout => \cpu|Add2~121_sumout\,
	cout => \cpu|Add2~122\);

-- Location: MLABCELL_X32_Y17_N18
\cpu|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~125_sumout\ = SUM(( \cpu|E_src1\(25) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(25)) ) + ( \cpu|Add2~122\ ))
-- \cpu|Add2~126\ = CARRY(( \cpu|E_src1\(25) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(25)) ) + ( \cpu|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(25),
	datad => \cpu|ALT_INV_E_src1\(25),
	cin => \cpu|Add2~122\,
	sumout => \cpu|Add2~125_sumout\,
	cout => \cpu|Add2~126\);

-- Location: MLABCELL_X32_Y17_N21
\cpu|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~113_sumout\ = SUM(( \cpu|E_src1\(26) ) + ( !\cpu|E_src2\(26) $ (!\cpu|E_alu_sub~q\) ) + ( \cpu|Add2~126\ ))
-- \cpu|Add2~114\ = CARRY(( \cpu|E_src1\(26) ) + ( !\cpu|E_src2\(26) $ (!\cpu|E_alu_sub~q\) ) + ( \cpu|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011001100100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_src2\(26),
	datab => \cpu|ALT_INV_E_alu_sub~q\,
	datad => \cpu|ALT_INV_E_src1\(26),
	cin => \cpu|Add2~126\,
	sumout => \cpu|Add2~113_sumout\,
	cout => \cpu|Add2~114\);

-- Location: MLABCELL_X32_Y17_N24
\cpu|Add2~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~133_sumout\ = SUM(( \cpu|E_src1\(27) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2[27]~DUPLICATE_q\) ) + ( \cpu|Add2~114\ ))
-- \cpu|Add2~134\ = CARRY(( \cpu|E_src1\(27) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2[27]~DUPLICATE_q\) ) + ( \cpu|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2[27]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_E_src1\(27),
	cin => \cpu|Add2~114\,
	sumout => \cpu|Add2~133_sumout\,
	cout => \cpu|Add2~134\);

-- Location: MLABCELL_X32_Y17_N27
\cpu|Add2~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~129_sumout\ = SUM(( \cpu|E_src1\(28) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(28)) ) + ( \cpu|Add2~134\ ))
-- \cpu|Add2~130\ = CARRY(( \cpu|E_src1\(28) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(28)) ) + ( \cpu|Add2~134\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(28),
	datad => \cpu|ALT_INV_E_src1\(28),
	cin => \cpu|Add2~134\,
	sumout => \cpu|Add2~129_sumout\,
	cout => \cpu|Add2~130\);

-- Location: MLABCELL_X32_Y17_N30
\cpu|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~101_sumout\ = SUM(( \cpu|E_src1\(29) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(29)) ) + ( \cpu|Add2~130\ ))
-- \cpu|Add2~102\ = CARRY(( \cpu|E_src1\(29) ) + ( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(29)) ) + ( \cpu|Add2~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src2\(29),
	datad => \cpu|ALT_INV_E_src1\(29),
	cin => \cpu|Add2~130\,
	sumout => \cpu|Add2~101_sumout\,
	cout => \cpu|Add2~102\);

-- Location: MLABCELL_X32_Y17_N33
\cpu|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~97_sumout\ = SUM(( \cpu|E_src1\(30) ) + ( !\cpu|E_src2\(30) $ (!\cpu|E_alu_sub~q\) ) + ( \cpu|Add2~102\ ))
-- \cpu|Add2~98\ = CARRY(( \cpu|E_src1\(30) ) + ( !\cpu|E_src2\(30) $ (!\cpu|E_alu_sub~q\) ) + ( \cpu|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011001100100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_src2\(30),
	datab => \cpu|ALT_INV_E_alu_sub~q\,
	datad => \cpu|ALT_INV_E_src1\(30),
	cin => \cpu|Add2~102\,
	sumout => \cpu|Add2~97_sumout\,
	cout => \cpu|Add2~98\);

-- Location: LABCELL_X33_Y19_N24
\cpu|E_alu_result[31]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[31]~26_combout\ = ( \cpu|Add2~93_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (((!\cpu|R_ctrl_logic~q\) # (\cpu|E_logic_result[31]~25_combout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (\cpu|E_shift_rot_result\(31))) ) ) # ( !\cpu|Add2~93_sumout\ & 
-- ( (!\cpu|R_ctrl_shift_rot~q\ & (((\cpu|R_ctrl_logic~q\ & \cpu|E_logic_result[31]~25_combout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (\cpu|E_shift_rot_result\(31))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_shift_rot_result\(31),
	datab => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \cpu|ALT_INV_R_ctrl_logic~q\,
	datad => \cpu|ALT_INV_E_logic_result[31]~25_combout\,
	dataf => \cpu|ALT_INV_Add2~93_sumout\,
	combout => \cpu|E_alu_result[31]~26_combout\);

-- Location: FF_X33_Y19_N26
\cpu|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[31]~26_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(31));

-- Location: LABCELL_X30_Y20_N24
\mm_interconnect_0|rsp_mux_001|src_payload~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~44_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~12_combout\ & ( (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & (\mm_interconnect_0|rsp_demux|src1_valid~combout\))) # (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & \mm_interconnect_0|rsp_demux|src1_valid~combout\)) # (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\))) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~12_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & \mm_interconnect_0|rsp_demux|src1_valid~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(31),
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~12_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~44_combout\);

-- Location: FF_X30_Y20_N26
\cpu|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~44_combout\,
	asdata => \cpu|av_fill_bit~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_aligning_data~q\,
	ena => \cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte3_data\(7));

-- Location: LABCELL_X40_Y20_N30
\cpu|Equal101~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal101~9_combout\ = ( !\cpu|D_iw\(11) & ( (\cpu|D_iw\(14) & (\cpu|D_iw\(16) & (!\cpu|D_iw\(15) & \cpu|Equal101~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(14),
	datab => \cpu|ALT_INV_D_iw\(16),
	datac => \cpu|ALT_INV_D_iw\(15),
	datad => \cpu|ALT_INV_Equal101~0_combout\,
	dataf => \cpu|ALT_INV_D_iw\(11),
	combout => \cpu|Equal101~9_combout\);

-- Location: FF_X40_Y20_N31
\cpu|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|Equal101~9_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_wrctl_inst~q\);

-- Location: LABCELL_X31_Y21_N54
\cpu|W_ienable_reg_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_ienable_reg_nxt~0_combout\ = ( \cpu|R_ctrl_wrctl_inst~q\ & ( \cpu|D_iw\(6) & ( (\cpu|D_iw\(7) & (!\cpu|D_iw[8]~DUPLICATE_q\ & \cpu|E_valid~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(7),
	datab => \cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_E_valid~q\,
	datae => \cpu|ALT_INV_R_ctrl_wrctl_inst~q\,
	dataf => \cpu|ALT_INV_D_iw\(6),
	combout => \cpu|W_ienable_reg_nxt~0_combout\);

-- Location: FF_X27_Y19_N4
\cpu|W_ienable_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|E_src1\(31),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_ienable_reg\(31));

-- Location: FF_X42_Y17_N19
\rtx_timer|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|control_register\(0));

-- Location: MLABCELL_X42_Y17_N24
\rtx_timer|timeout_occurred~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|timeout_occurred~0_combout\ = ( \rtx_timer|period_l_wr_strobe~1_combout\ & ( (!\cpu|W_alu_result\(4) & (!\cpu|W_alu_result\(2) & !\cpu|W_alu_result[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \cpu|ALT_INV_W_alu_result\(2),
	datad => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	dataf => \rtx_timer|ALT_INV_period_l_wr_strobe~1_combout\,
	combout => \rtx_timer|timeout_occurred~0_combout\);

-- Location: FF_X42_Y17_N25
\rtx_timer|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|Equal0~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|delayed_unxcounter_is_zeroxx0~q\);

-- Location: MLABCELL_X42_Y17_N27
\rtx_timer|timeout_occurred~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|timeout_occurred~1_combout\ = ( \rtx_timer|Equal0~6_combout\ & ( (!\rtx_timer|timeout_occurred~0_combout\ & ((!\rtx_timer|delayed_unxcounter_is_zeroxx0~q\) # (\rtx_timer|timeout_occurred~q\))) ) ) # ( !\rtx_timer|Equal0~6_combout\ & ( 
-- (!\rtx_timer|timeout_occurred~0_combout\ & \rtx_timer|timeout_occurred~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_timeout_occurred~0_combout\,
	datac => \rtx_timer|ALT_INV_delayed_unxcounter_is_zeroxx0~q\,
	datad => \rtx_timer|ALT_INV_timeout_occurred~q\,
	dataf => \rtx_timer|ALT_INV_Equal0~6_combout\,
	combout => \rtx_timer|timeout_occurred~1_combout\);

-- Location: FF_X42_Y17_N28
\rtx_timer|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|timeout_occurred~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|timeout_occurred~q\);

-- Location: LABCELL_X36_Y16_N18
\cpu|W_ipending_reg_nxt[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_ipending_reg_nxt\(31) = ( \rtx_timer|timeout_occurred~q\ & ( (\cpu|W_ienable_reg\(31) & (\rtx_timer|control_register\(0) & !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(31))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_ienable_reg\(31),
	datac => \rtx_timer|ALT_INV_control_register\(0),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(31),
	dataf => \rtx_timer|ALT_INV_timeout_occurred~q\,
	combout => \cpu|W_ipending_reg_nxt\(31));

-- Location: FF_X36_Y16_N19
\cpu|W_ipending_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|W_ipending_reg_nxt\(31),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_ipending_reg\(31));

-- Location: LABCELL_X36_Y16_N21
\cpu|E_control_rd_data[31]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_control_rd_data[31]~4_combout\ = ( \cpu|D_iw[8]~DUPLICATE_q\ & ( (!\cpu|D_iw\(7) & (\cpu|W_ipending_reg\(31) & !\cpu|D_iw\(6))) ) ) # ( !\cpu|D_iw[8]~DUPLICATE_q\ & ( (\cpu|W_ienable_reg\(31) & (\cpu|D_iw\(7) & \cpu|D_iw\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_ienable_reg\(31),
	datab => \cpu|ALT_INV_D_iw\(7),
	datac => \cpu|ALT_INV_W_ipending_reg\(31),
	datad => \cpu|ALT_INV_D_iw\(6),
	dataf => \cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	combout => \cpu|E_control_rd_data[31]~4_combout\);

-- Location: FF_X36_Y16_N22
\cpu|W_control_rd_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_control_rd_data[31]~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_control_rd_data\(31));

-- Location: LABCELL_X27_Y17_N6
\cpu|W_rf_wr_data[31]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[31]~24_combout\ = ( \cpu|R_ctrl_ld~q\ & ( \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( \cpu|av_ld_byte3_data\(7) ) ) ) # ( !\cpu|R_ctrl_ld~q\ & ( \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (!\cpu|R_ctrl_br_cmp~q\ & \cpu|W_control_rd_data\(31)) ) 
-- ) ) # ( \cpu|R_ctrl_ld~q\ & ( !\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( \cpu|av_ld_byte3_data\(7) ) ) ) # ( !\cpu|R_ctrl_ld~q\ & ( !\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (\cpu|W_alu_result\(31) & !\cpu|R_ctrl_br_cmp~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011110000111100000000110011000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(31),
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_av_ld_byte3_data\(7),
	datad => \cpu|ALT_INV_W_control_rd_data\(31),
	datae => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	combout => \cpu|W_rf_wr_data[31]~24_combout\);

-- Location: FF_X32_Y17_N35
\cpu|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_src1[23]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(30));

-- Location: MLABCELL_X32_Y17_N42
\cpu|E_logic_result[30]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[30]~24_combout\ = (!\cpu|E_src1\(30) & ((!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src2\(30))) # (\cpu|R_logic_op\(1) & ((\cpu|E_src2\(30)))))) # (\cpu|E_src1\(30) & (!\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # 
-- (!\cpu|E_src2\(30))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010101010110100001010101011010000101010101101000010101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(1),
	datab => \cpu|ALT_INV_R_logic_op\(0),
	datac => \cpu|ALT_INV_E_src1\(30),
	datad => \cpu|ALT_INV_E_src2\(30),
	combout => \cpu|E_logic_result[30]~24_combout\);

-- Location: LABCELL_X31_Y18_N24
\cpu|E_alu_result[30]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[30]~25_combout\ = ( \cpu|Add2~97_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\) # ((\cpu|E_logic_result[30]~24_combout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(30))))) ) ) # ( 
-- !\cpu|Add2~97_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (\cpu|R_ctrl_logic~q\ & ((\cpu|E_logic_result[30]~24_combout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(30),
	datad => \cpu|ALT_INV_E_logic_result[30]~24_combout\,
	dataf => \cpu|ALT_INV_Add2~97_sumout\,
	combout => \cpu|E_alu_result[30]~25_combout\);

-- Location: FF_X31_Y18_N26
\cpu|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[30]~25_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(30));

-- Location: MLABCELL_X25_Y20_N39
\cpu|W_rf_wr_data[30]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[30]~23_combout\ = ( \cpu|W_alu_result\(30) & ( (!\cpu|R_ctrl_ld~q\ & (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\))) # (\cpu|R_ctrl_ld~q\ & (((\cpu|av_ld_byte3_data\(6))))) ) ) # ( !\cpu|W_alu_result\(30) & ( 
-- (\cpu|av_ld_byte3_data\(6) & \cpu|R_ctrl_ld~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111110001000000011111000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_av_ld_byte3_data\(6),
	datad => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_W_alu_result\(30),
	combout => \cpu|W_rf_wr_data[30]~23_combout\);

-- Location: FF_X32_Y17_N32
\cpu|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_src1[23]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(29));

-- Location: LABCELL_X35_Y17_N18
\cpu|E_logic_result[29]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[29]~30_combout\ = ( \cpu|R_logic_op\(0) & ( \cpu|E_src1\(29) & ( !\cpu|R_logic_op\(1) $ (!\cpu|E_src2\(29)) ) ) ) # ( !\cpu|R_logic_op\(0) & ( \cpu|E_src1\(29) & ( \cpu|R_logic_op\(1) ) ) ) # ( \cpu|R_logic_op\(0) & ( !\cpu|E_src1\(29) 
-- & ( (\cpu|R_logic_op\(1) & \cpu|E_src2\(29)) ) ) ) # ( !\cpu|R_logic_op\(0) & ( !\cpu|E_src1\(29) & ( !\cpu|R_logic_op\(1) $ (\cpu|E_src2\(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011000000110000001100110011001100110011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_R_logic_op\(1),
	datac => \cpu|ALT_INV_E_src2\(29),
	datae => \cpu|ALT_INV_R_logic_op\(0),
	dataf => \cpu|ALT_INV_E_src1\(29),
	combout => \cpu|E_logic_result[29]~30_combout\);

-- Location: LABCELL_X36_Y17_N27
\cpu|E_alu_result[29]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[29]~31_combout\ = ( \cpu|Add2~101_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\) # ((\cpu|E_logic_result[29]~30_combout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(29))))) ) ) # ( 
-- !\cpu|Add2~101_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (\cpu|R_ctrl_logic~q\ & (\cpu|E_logic_result[29]~30_combout\))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \cpu|ALT_INV_E_logic_result[29]~30_combout\,
	datad => \cpu|ALT_INV_E_shift_rot_result\(29),
	dataf => \cpu|ALT_INV_Add2~101_sumout\,
	combout => \cpu|E_alu_result[29]~31_combout\);

-- Location: FF_X36_Y17_N29
\cpu|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[29]~31_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(29));

-- Location: LABCELL_X36_Y17_N51
\cpu|W_rf_wr_data[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[29]~29_combout\ = ( \cpu|R_ctrl_ld~q\ & ( \cpu|av_ld_byte3_data\(5) ) ) # ( !\cpu|R_ctrl_ld~q\ & ( (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\ & \cpu|W_alu_result\(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_av_ld_byte3_data\(5),
	datad => \cpu|ALT_INV_W_alu_result\(29),
	dataf => \cpu|ALT_INV_R_ctrl_ld~q\,
	combout => \cpu|W_rf_wr_data[29]~29_combout\);

-- Location: FF_X32_Y17_N29
\cpu|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_src1[23]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(28));

-- Location: FF_X30_Y17_N28
\cpu|E_shift_rot_result[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[28]~30_combout\,
	asdata => \cpu|E_src1\(28),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result[28]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y17_N36
\cpu|E_alu_result[28]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[28]~30_combout\ = ( \cpu|Add2~129_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\) # ((\cpu|E_logic_result[28]~29_combout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result[28]~DUPLICATE_q\)))) ) ) # ( 
-- !\cpu|Add2~129_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (\cpu|R_ctrl_logic~q\ & ((\cpu|E_logic_result[28]~29_combout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result[28]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result[28]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_E_logic_result[28]~29_combout\,
	dataf => \cpu|ALT_INV_Add2~129_sumout\,
	combout => \cpu|E_alu_result[28]~30_combout\);

-- Location: FF_X36_Y17_N38
\cpu|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[28]~30_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(28));

-- Location: LABCELL_X27_Y17_N54
\cpu|W_rf_wr_data[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[28]~28_combout\ = ( \cpu|W_alu_result\(28) & ( (!\cpu|R_ctrl_ld~q\ & (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\))) # (\cpu|R_ctrl_ld~q\ & (((\cpu|av_ld_byte3_data\(4))))) ) ) # ( !\cpu|W_alu_result\(28) & ( 
-- (\cpu|R_ctrl_ld~q\ & \cpu|av_ld_byte3_data\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111110000000100011111000000010001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_R_ctrl_ld~q\,
	datad => \cpu|ALT_INV_av_ld_byte3_data\(4),
	dataf => \cpu|ALT_INV_W_alu_result\(28),
	combout => \cpu|W_rf_wr_data[28]~28_combout\);

-- Location: FF_X32_Y17_N26
\cpu|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_src1[23]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(27));

-- Location: LABCELL_X35_Y17_N39
\cpu|E_alu_result[27]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[27]~32_combout\ = ( \cpu|E_shift_rot_result\(27) & ( ((!\cpu|R_ctrl_logic~q\ & (\cpu|Add2~133_sumout\)) # (\cpu|R_ctrl_logic~q\ & ((\cpu|E_logic_result[27]~31_combout\)))) # (\cpu|R_ctrl_shift_rot~q\) ) ) # ( 
-- !\cpu|E_shift_rot_result\(27) & ( (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\ & (\cpu|Add2~133_sumout\)) # (\cpu|R_ctrl_logic~q\ & ((\cpu|E_logic_result[27]~31_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \cpu|ALT_INV_R_ctrl_logic~q\,
	datac => \cpu|ALT_INV_Add2~133_sumout\,
	datad => \cpu|ALT_INV_E_logic_result[27]~31_combout\,
	dataf => \cpu|ALT_INV_E_shift_rot_result\(27),
	combout => \cpu|E_alu_result[27]~32_combout\);

-- Location: FF_X35_Y17_N40
\cpu|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[27]~32_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(27));

-- Location: LABCELL_X36_Y17_N12
\cpu|W_rf_wr_data[27]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[27]~30_combout\ = ( \cpu|R_ctrl_ld~q\ & ( \cpu|av_ld_byte3_data\(3) ) ) # ( !\cpu|R_ctrl_ld~q\ & ( (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\ & \cpu|W_alu_result\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_W_alu_result\(27),
	datad => \cpu|ALT_INV_av_ld_byte3_data\(3),
	dataf => \cpu|ALT_INV_R_ctrl_ld~q\,
	combout => \cpu|W_rf_wr_data[27]~30_combout\);

-- Location: FF_X32_Y17_N23
\cpu|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_src1[23]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(26));

-- Location: MLABCELL_X32_Y17_N48
\cpu|E_logic_result[26]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[26]~23_combout\ = ( \cpu|R_logic_op\(0) & ( (!\cpu|R_logic_op\(1) & (\cpu|E_src2\(26) & \cpu|E_src1\(26))) # (\cpu|R_logic_op\(1) & (!\cpu|E_src2\(26) $ (!\cpu|E_src1\(26)))) ) ) # ( !\cpu|R_logic_op\(0) & ( !\cpu|R_logic_op\(1) $ 
-- (((\cpu|E_src1\(26)) # (\cpu|E_src2\(26)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101010101101001010101010100000101010110100000010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(1),
	datac => \cpu|ALT_INV_E_src2\(26),
	datad => \cpu|ALT_INV_E_src1\(26),
	dataf => \cpu|ALT_INV_R_logic_op\(0),
	combout => \cpu|E_logic_result[26]~23_combout\);

-- Location: LABCELL_X33_Y19_N18
\cpu|E_alu_result[26]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[26]~24_combout\ = ( \cpu|Add2~113_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\) # ((\cpu|E_logic_result[26]~23_combout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(26))))) ) ) # ( 
-- !\cpu|Add2~113_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (\cpu|R_ctrl_logic~q\ & (\cpu|E_logic_result[26]~23_combout\))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111000100010000111110111011000011111011101100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_E_logic_result[26]~23_combout\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(26),
	datad => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	dataf => \cpu|ALT_INV_Add2~113_sumout\,
	combout => \cpu|E_alu_result[26]~24_combout\);

-- Location: FF_X33_Y19_N20
\cpu|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[26]~24_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(26));

-- Location: MLABCELL_X25_Y20_N57
\cpu|W_rf_wr_data[26]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[26]~22_combout\ = ( \cpu|W_alu_result\(26) & ( (!\cpu|R_ctrl_ld~q\ & (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\))) # (\cpu|R_ctrl_ld~q\ & (((\cpu|av_ld_byte3_data\(2))))) ) ) # ( !\cpu|W_alu_result\(26) & ( 
-- (\cpu|R_ctrl_ld~q\ & \cpu|av_ld_byte3_data\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111110000000100011111000000010001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_R_ctrl_ld~q\,
	datad => \cpu|ALT_INV_av_ld_byte3_data\(2),
	dataf => \cpu|ALT_INV_W_alu_result\(26),
	combout => \cpu|W_rf_wr_data[26]~22_combout\);

-- Location: FF_X32_Y17_N20
\cpu|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_src1[23]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(25));

-- Location: LABCELL_X31_Y17_N45
\cpu|E_logic_result[25]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[25]~28_combout\ = (!\cpu|E_src2\(25) & ((!\cpu|E_src1\(25) & (!\cpu|R_logic_op\(0) & !\cpu|R_logic_op\(1))) # (\cpu|E_src1\(25) & ((\cpu|R_logic_op\(1)))))) # (\cpu|E_src2\(25) & (!\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # 
-- (!\cpu|E_src1\(25))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000100111110100000010011111010000001001111101000000100111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(0),
	datab => \cpu|ALT_INV_E_src2\(25),
	datac => \cpu|ALT_INV_E_src1\(25),
	datad => \cpu|ALT_INV_R_logic_op\(1),
	combout => \cpu|E_logic_result[25]~28_combout\);

-- Location: LABCELL_X31_Y18_N27
\cpu|E_alu_result[25]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[25]~29_combout\ = ( \cpu|Add2~125_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\) # ((\cpu|E_logic_result[25]~28_combout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(25))))) ) ) # ( 
-- !\cpu|Add2~125_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (\cpu|R_ctrl_logic~q\ & ((\cpu|E_logic_result[25]~28_combout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(25),
	datad => \cpu|ALT_INV_E_logic_result[25]~28_combout\,
	dataf => \cpu|ALT_INV_Add2~125_sumout\,
	combout => \cpu|E_alu_result[25]~29_combout\);

-- Location: FF_X31_Y18_N28
\cpu|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[25]~29_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(25));

-- Location: MLABCELL_X25_Y20_N54
\cpu|W_rf_wr_data[25]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[25]~27_combout\ = ( \cpu|av_ld_byte3_data\(1) & ( ((!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\ & \cpu|W_alu_result\(25)))) # (\cpu|R_ctrl_ld~q\) ) ) # ( !\cpu|av_ld_byte3_data\(1) & ( 
-- (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\ & (\cpu|W_alu_result\(25) & !\cpu|R_ctrl_ld~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000111111110000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_W_alu_result\(25),
	datad => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_av_ld_byte3_data\(1),
	combout => \cpu|W_rf_wr_data[25]~27_combout\);

-- Location: FF_X32_Y17_N17
\cpu|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_src1[23]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(24));

-- Location: MLABCELL_X32_Y17_N51
\cpu|E_logic_result[24]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[24]~27_combout\ = (!\cpu|E_src1\(24) & ((!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src2\(24))) # (\cpu|R_logic_op\(1) & ((\cpu|E_src2\(24)))))) # (\cpu|E_src1\(24) & (!\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # 
-- (!\cpu|E_src2\(24))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010101010110100001010101011010000101010101101000010101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(1),
	datab => \cpu|ALT_INV_R_logic_op\(0),
	datac => \cpu|ALT_INV_E_src1\(24),
	datad => \cpu|ALT_INV_E_src2\(24),
	combout => \cpu|E_logic_result[24]~27_combout\);

-- Location: FF_X33_Y17_N10
\cpu|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[24]~26_combout\,
	asdata => \cpu|E_src1\(24),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(24));

-- Location: LABCELL_X31_Y19_N6
\cpu|E_alu_result[24]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[24]~28_combout\ = ( \cpu|E_shift_rot_result\(24) & ( \cpu|Add2~121_sumout\ & ( ((!\cpu|R_ctrl_logic~q\) # (\cpu|R_ctrl_shift_rot~q\)) # (\cpu|E_logic_result[24]~27_combout\) ) ) ) # ( !\cpu|E_shift_rot_result\(24) & ( 
-- \cpu|Add2~121_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\) # (\cpu|E_logic_result[24]~27_combout\))) ) ) ) # ( \cpu|E_shift_rot_result\(24) & ( !\cpu|Add2~121_sumout\ & ( ((\cpu|E_logic_result[24]~27_combout\ & \cpu|R_ctrl_logic~q\)) 
-- # (\cpu|R_ctrl_shift_rot~q\) ) ) ) # ( !\cpu|E_shift_rot_result\(24) & ( !\cpu|Add2~121_sumout\ & ( (\cpu|E_logic_result[24]~27_combout\ & (!\cpu|R_ctrl_shift_rot~q\ & \cpu|R_ctrl_logic~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000011110101111111110000010100001111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_logic_result[24]~27_combout\,
	datac => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datad => \cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \cpu|ALT_INV_E_shift_rot_result\(24),
	dataf => \cpu|ALT_INV_Add2~121_sumout\,
	combout => \cpu|E_alu_result[24]~28_combout\);

-- Location: FF_X31_Y19_N7
\cpu|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[24]~28_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(24));

-- Location: LABCELL_X27_Y19_N36
\cpu|W_rf_wr_data[24]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[24]~26_combout\ = ( \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (\cpu|av_ld_byte3_data\(0) & \cpu|R_ctrl_ld~q\) ) ) # ( !\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (!\cpu|R_ctrl_ld~q\ & (\cpu|W_alu_result\(24) & ((!\cpu|R_ctrl_br_cmp~q\)))) # 
-- (\cpu|R_ctrl_ld~q\ & (((\cpu|av_ld_byte3_data\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000011010100110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(24),
	datab => \cpu|ALT_INV_av_ld_byte3_data\(0),
	datac => \cpu|ALT_INV_R_ctrl_ld~q\,
	datad => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	dataf => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	combout => \cpu|W_rf_wr_data[24]~26_combout\);

-- Location: FF_X32_Y17_N14
\cpu|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_src1[23]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(23));

-- Location: LABCELL_X35_Y17_N45
\cpu|E_logic_result[23]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[23]~19_combout\ = ( \cpu|E_src2\(23) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|E_src1\(23)) # (!\cpu|R_logic_op\(0)))) ) ) # ( !\cpu|E_src2\(23) & ( (!\cpu|E_src1\(23) & (!\cpu|R_logic_op\(1) & !\cpu|R_logic_op\(0))) # (\cpu|E_src1\(23) & 
-- (\cpu|R_logic_op\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000110010001001101100011011010010001100100010011011000110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_src1\(23),
	datab => \cpu|ALT_INV_R_logic_op\(1),
	datac => \cpu|ALT_INV_R_logic_op\(0),
	datae => \cpu|ALT_INV_E_src2\(23),
	combout => \cpu|E_logic_result[23]~19_combout\);

-- Location: LABCELL_X31_Y19_N15
\cpu|E_alu_result[23]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[23]~22_combout\ = ( \cpu|E_shift_rot_result\(23) & ( \cpu|Add2~105_sumout\ & ( ((!\cpu|R_ctrl_logic~q\) # (\cpu|E_logic_result[23]~19_combout\)) # (\cpu|R_ctrl_shift_rot~q\) ) ) ) # ( !\cpu|E_shift_rot_result\(23) & ( 
-- \cpu|Add2~105_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\) # (\cpu|E_logic_result[23]~19_combout\))) ) ) ) # ( \cpu|E_shift_rot_result\(23) & ( !\cpu|Add2~105_sumout\ & ( ((\cpu|R_ctrl_logic~q\ & \cpu|E_logic_result[23]~19_combout\)) 
-- # (\cpu|R_ctrl_shift_rot~q\) ) ) ) # ( !\cpu|E_shift_rot_result\(23) & ( !\cpu|Add2~105_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (\cpu|R_ctrl_logic~q\ & \cpu|E_logic_result[23]~19_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010010101010101111110100000101010101111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \cpu|ALT_INV_R_ctrl_logic~q\,
	datad => \cpu|ALT_INV_E_logic_result[23]~19_combout\,
	datae => \cpu|ALT_INV_E_shift_rot_result\(23),
	dataf => \cpu|ALT_INV_Add2~105_sumout\,
	combout => \cpu|E_alu_result[23]~22_combout\);

-- Location: FF_X31_Y19_N16
\cpu|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[23]~22_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(23));

-- Location: LABCELL_X27_Y17_N0
\cpu|W_rf_wr_data[23]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[23]~20_combout\ = ( \cpu|W_alu_result\(23) & ( \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (\cpu|R_ctrl_ld~q\ & \cpu|av_ld_byte2_data\(7)) ) ) ) # ( !\cpu|W_alu_result\(23) & ( \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (\cpu|R_ctrl_ld~q\ & 
-- \cpu|av_ld_byte2_data\(7)) ) ) ) # ( \cpu|W_alu_result\(23) & ( !\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (!\cpu|R_ctrl_ld~q\ & (!\cpu|R_ctrl_br_cmp~q\)) # (\cpu|R_ctrl_ld~q\ & ((\cpu|av_ld_byte2_data\(7)))) ) ) ) # ( !\cpu|W_alu_result\(23) & ( 
-- !\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (\cpu|R_ctrl_ld~q\ & \cpu|av_ld_byte2_data\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101100011011000110100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_av_ld_byte2_data\(7),
	datae => \cpu|ALT_INV_W_alu_result\(23),
	dataf => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	combout => \cpu|W_rf_wr_data[23]~20_combout\);

-- Location: FF_X32_Y17_N11
\cpu|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_src1[23]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(22));

-- Location: LABCELL_X31_Y17_N27
\cpu|E_logic_result[22]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[22]~20_combout\ = ( \cpu|E_src2\(22) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|E_src1\(22)) # (!\cpu|R_logic_op\(0)))) ) ) # ( !\cpu|E_src2\(22) & ( (!\cpu|E_src1\(22) & (!\cpu|R_logic_op\(1) & !\cpu|R_logic_op\(0))) # (\cpu|E_src1\(22) & 
-- (\cpu|R_logic_op\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000101101001010000010100001111010110100000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_src1\(22),
	datac => \cpu|ALT_INV_R_logic_op\(1),
	datad => \cpu|ALT_INV_R_logic_op\(0),
	dataf => \cpu|ALT_INV_E_src2\(22),
	combout => \cpu|E_logic_result[22]~20_combout\);

-- Location: LABCELL_X35_Y17_N9
\cpu|E_alu_result[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[22]~23_combout\ = ( \cpu|E_logic_result[22]~20_combout\ & ( \cpu|Add2~109_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\) # (\cpu|E_shift_rot_result\(22)) ) ) ) # ( !\cpu|E_logic_result[22]~20_combout\ & ( \cpu|Add2~109_sumout\ & ( 
-- (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\))) # (\cpu|R_ctrl_shift_rot~q\ & (\cpu|E_shift_rot_result\(22))) ) ) ) # ( \cpu|E_logic_result[22]~20_combout\ & ( !\cpu|Add2~109_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & ((\cpu|R_ctrl_logic~q\))) # 
-- (\cpu|R_ctrl_shift_rot~q\ & (\cpu|E_shift_rot_result\(22))) ) ) ) # ( !\cpu|E_logic_result[22]~20_combout\ & ( !\cpu|Add2~109_sumout\ & ( (\cpu|R_ctrl_shift_rot~q\ & \cpu|E_shift_rot_result\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000110110001101110110001101100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result\(22),
	datac => \cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \cpu|ALT_INV_E_logic_result[22]~20_combout\,
	dataf => \cpu|ALT_INV_Add2~109_sumout\,
	combout => \cpu|E_alu_result[22]~23_combout\);

-- Location: FF_X35_Y17_N11
\cpu|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[22]~23_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(22));

-- Location: MLABCELL_X25_Y20_N36
\cpu|W_rf_wr_data[22]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[22]~21_combout\ = ( \cpu|av_ld_byte2_data\(6) & ( ((!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\ & \cpu|W_alu_result\(22)))) # (\cpu|R_ctrl_ld~q\) ) ) # ( !\cpu|av_ld_byte2_data\(6) & ( 
-- (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\ & (\cpu|W_alu_result\(22) & !\cpu|R_ctrl_ld~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000111111110000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_W_alu_result\(22),
	datad => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_av_ld_byte2_data\(6),
	combout => \cpu|W_rf_wr_data[22]~21_combout\);

-- Location: FF_X32_Y17_N8
\cpu|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_src1[23]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(21));

-- Location: MLABCELL_X32_Y17_N57
\cpu|E_logic_result[21]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[21]~26_combout\ = ( \cpu|E_src2\(21) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src1\(21)))) ) ) # ( !\cpu|E_src2\(21) & ( (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src1\(21))) # (\cpu|R_logic_op\(1) & 
-- ((\cpu|E_src1\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000101100001011000010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(1),
	datab => \cpu|ALT_INV_R_logic_op\(0),
	datac => \cpu|ALT_INV_E_src1\(21),
	dataf => \cpu|ALT_INV_E_src2\(21),
	combout => \cpu|E_logic_result[21]~26_combout\);

-- Location: LABCELL_X33_Y19_N45
\cpu|E_alu_result[21]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[21]~27_combout\ = ( \cpu|Add2~117_sumout\ & ( \cpu|R_ctrl_logic~q\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (\cpu|E_logic_result[21]~26_combout\)) # (\cpu|R_ctrl_shift_rot~q\ & ((\cpu|E_shift_rot_result\(21)))) ) ) ) # ( !\cpu|Add2~117_sumout\ & 
-- ( \cpu|R_ctrl_logic~q\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (\cpu|E_logic_result[21]~26_combout\)) # (\cpu|R_ctrl_shift_rot~q\ & ((\cpu|E_shift_rot_result\(21)))) ) ) ) # ( \cpu|Add2~117_sumout\ & ( !\cpu|R_ctrl_logic~q\ & ( (!\cpu|R_ctrl_shift_rot~q\) # 
-- (\cpu|E_shift_rot_result\(21)) ) ) ) # ( !\cpu|Add2~117_sumout\ & ( !\cpu|R_ctrl_logic~q\ & ( (\cpu|E_shift_rot_result\(21) & \cpu|R_ctrl_shift_rot~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_logic_result[21]~26_combout\,
	datab => \cpu|ALT_INV_E_shift_rot_result\(21),
	datac => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datae => \cpu|ALT_INV_Add2~117_sumout\,
	dataf => \cpu|ALT_INV_R_ctrl_logic~q\,
	combout => \cpu|E_alu_result[21]~27_combout\);

-- Location: FF_X33_Y19_N46
\cpu|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[21]~27_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(21));

-- Location: FF_X23_Y19_N16
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|Add1~21_sumout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LABCELL_X28_Y19_N33
\cpu|av_ld_byte2_data_nxt[5]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[5]~15_combout\ = ( \mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21))) # (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21)) ) ) # ( !\mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(21),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(21),
	dataf => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	combout => \cpu|av_ld_byte2_data_nxt[5]~15_combout\);

-- Location: LABCELL_X28_Y19_N30
\cpu|av_ld_byte2_data_nxt[5]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[5]~16_combout\ = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\cpu|av_ld_byte2_data_nxt[5]~15_combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\) # 
-- (!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7_combout\))) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( !\cpu|av_ld_byte2_data_nxt[5]~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000110000001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datac => \cpu|ALT_INV_av_ld_byte2_data_nxt[5]~15_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~7_combout\,
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[5]~16_combout\);

-- Location: LABCELL_X28_Y19_N54
\cpu|av_ld_byte2_data_nxt[5]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[5]~17_combout\ = ( \cpu|LessThan0~0_combout\ & ( \cpu|av_ld_byte2_data_nxt[5]~16_combout\ & ( (\cpu|av_ld_aligning_data~q\ & \cpu|av_ld_byte3_data\(5)) ) ) ) # ( !\cpu|LessThan0~0_combout\ & ( 
-- \cpu|av_ld_byte2_data_nxt[5]~16_combout\ & ( (\cpu|av_ld_aligning_data~q\ & \cpu|av_fill_bit~0_combout\) ) ) ) # ( \cpu|LessThan0~0_combout\ & ( !\cpu|av_ld_byte2_data_nxt[5]~16_combout\ & ( (!\cpu|av_ld_aligning_data~q\) # (\cpu|av_ld_byte3_data\(5)) ) ) 
-- ) # ( !\cpu|LessThan0~0_combout\ & ( !\cpu|av_ld_byte2_data_nxt[5]~16_combout\ & ( (!\cpu|av_ld_aligning_data~q\) # (\cpu|av_fill_bit~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101010101111111100010001000100010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \cpu|ALT_INV_av_fill_bit~0_combout\,
	datad => \cpu|ALT_INV_av_ld_byte3_data\(5),
	datae => \cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \cpu|ALT_INV_av_ld_byte2_data_nxt[5]~16_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[5]~17_combout\);

-- Location: FF_X28_Y19_N55
\cpu|av_ld_byte2_data[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte2_data_nxt[5]~17_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte2_data[5]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y17_N54
\cpu|W_rf_wr_data[21]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[21]~25_combout\ = ( \cpu|W_alu_result\(21) & ( \cpu|av_ld_byte2_data[5]~DUPLICATE_q\ & ( ((!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & !\cpu|R_ctrl_br_cmp~q\)) # (\cpu|R_ctrl_ld~q\) ) ) ) # ( !\cpu|W_alu_result\(21) & ( 
-- \cpu|av_ld_byte2_data[5]~DUPLICATE_q\ & ( \cpu|R_ctrl_ld~q\ ) ) ) # ( \cpu|W_alu_result\(21) & ( !\cpu|av_ld_byte2_data[5]~DUPLICATE_q\ & ( (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\ & !\cpu|R_ctrl_ld~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010000000000000000000111111111000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datad => \cpu|ALT_INV_R_ctrl_ld~q\,
	datae => \cpu|ALT_INV_W_alu_result\(21),
	dataf => \cpu|ALT_INV_av_ld_byte2_data[5]~DUPLICATE_q\,
	combout => \cpu|W_rf_wr_data[21]~25_combout\);

-- Location: LABCELL_X28_Y17_N3
\cpu|R_src2_hi[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[4]~0_combout\ = ( \cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(21))) # (\cpu|R_ctrl_hi_imm16~q\ & ((\cpu|D_iw\(10)))) ) ) # ( !\cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(20))) # (\cpu|R_ctrl_hi_imm16~q\ & ((\cpu|D_iw\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(21),
	datab => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(20),
	datad => \cpu|ALT_INV_D_iw\(10),
	dataf => \cpu|ALT_INV_R_src2_use_imm~q\,
	combout => \cpu|R_src2_hi[4]~0_combout\);

-- Location: FF_X28_Y17_N5
\cpu|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[4]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(20));

-- Location: LABCELL_X35_Y17_N54
\cpu|E_logic_result[20]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[20]~6_combout\ = ( \cpu|R_logic_op\(0) & ( \cpu|E_src2\(20) & ( !\cpu|R_logic_op\(1) $ (!\cpu|E_src1\(20)) ) ) ) # ( !\cpu|R_logic_op\(0) & ( \cpu|E_src2\(20) & ( \cpu|R_logic_op\(1) ) ) ) # ( \cpu|R_logic_op\(0) & ( !\cpu|E_src2\(20) 
-- & ( (\cpu|R_logic_op\(1) & \cpu|E_src1\(20)) ) ) ) # ( !\cpu|R_logic_op\(0) & ( !\cpu|E_src2\(20) & ( !\cpu|R_logic_op\(1) $ (\cpu|E_src1\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011000000110000001100110011001100110011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_R_logic_op\(1),
	datac => \cpu|ALT_INV_E_src1\(20),
	datae => \cpu|ALT_INV_R_logic_op\(0),
	dataf => \cpu|ALT_INV_E_src2\(20),
	combout => \cpu|E_logic_result[20]~6_combout\);

-- Location: LABCELL_X35_Y17_N33
\cpu|E_alu_result[20]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[20]~7_combout\ = ( \cpu|E_logic_result[20]~6_combout\ & ( \cpu|Add2~25_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\) # (\cpu|E_shift_rot_result\(20)) ) ) ) # ( !\cpu|E_logic_result[20]~6_combout\ & ( \cpu|Add2~25_sumout\ & ( 
-- (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\))) # (\cpu|R_ctrl_shift_rot~q\ & (\cpu|E_shift_rot_result\(20))) ) ) ) # ( \cpu|E_logic_result[20]~6_combout\ & ( !\cpu|Add2~25_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & ((\cpu|R_ctrl_logic~q\))) # 
-- (\cpu|R_ctrl_shift_rot~q\ & (\cpu|E_shift_rot_result\(20))) ) ) ) # ( !\cpu|E_logic_result[20]~6_combout\ & ( !\cpu|Add2~25_sumout\ & ( (\cpu|R_ctrl_shift_rot~q\ & \cpu|E_shift_rot_result\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000110110001101110110001101100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result\(20),
	datac => \cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \cpu|ALT_INV_E_logic_result[20]~6_combout\,
	dataf => \cpu|ALT_INV_Add2~25_sumout\,
	combout => \cpu|E_alu_result[20]~7_combout\);

-- Location: FF_X35_Y17_N34
\cpu|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[20]~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(20));

-- Location: LABCELL_X28_Y19_N0
\cpu|W_rf_wr_data[20]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[20]~6_combout\ = ( \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( \cpu|W_alu_result\(20) & ( (\cpu|av_ld_byte2_data\(4) & \cpu|R_ctrl_ld~q\) ) ) ) # ( !\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( \cpu|W_alu_result\(20) & ( (!\cpu|R_ctrl_ld~q\ & 
-- ((!\cpu|R_ctrl_br_cmp~q\))) # (\cpu|R_ctrl_ld~q\ & (\cpu|av_ld_byte2_data\(4))) ) ) ) # ( \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( !\cpu|W_alu_result\(20) & ( (\cpu|av_ld_byte2_data\(4) & \cpu|R_ctrl_ld~q\) ) ) ) # ( !\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & 
-- ( !\cpu|W_alu_result\(20) & ( (\cpu|av_ld_byte2_data\(4) & \cpu|R_ctrl_ld~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111000101110001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte2_data\(4),
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_R_ctrl_ld~q\,
	datae => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_W_alu_result\(20),
	combout => \cpu|W_rf_wr_data[20]~6_combout\);

-- Location: FF_X40_Y20_N7
\cpu|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[15]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(15));

-- Location: MLABCELL_X32_Y18_N48
\cpu|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~37_sumout\ = SUM(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(15)) ) + ( \cpu|E_src1[15]~DUPLICATE_q\ ) + ( \cpu|Add2~34\ ))
-- \cpu|Add2~38\ = CARRY(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(15)) ) + ( \cpu|E_src1[15]~DUPLICATE_q\ ) + ( \cpu|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src1[15]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_E_src2\(15),
	cin => \cpu|Add2~34\,
	sumout => \cpu|Add2~37_sumout\,
	cout => \cpu|Add2~38\);

-- Location: MLABCELL_X32_Y18_N51
\cpu|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add2~41_sumout\ = SUM(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(16)) ) + ( \cpu|E_src1\(16) ) + ( \cpu|Add2~38\ ))
-- \cpu|Add2~42\ = CARRY(( !\cpu|E_alu_sub~q\ $ (!\cpu|E_src2\(16)) ) + ( \cpu|E_src1\(16) ) + ( \cpu|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_alu_sub~q\,
	datac => \cpu|ALT_INV_E_src1\(16),
	datad => \cpu|ALT_INV_E_src2\(16),
	cin => \cpu|Add2~38\,
	sumout => \cpu|Add2~41_sumout\,
	cout => \cpu|Add2~42\);

-- Location: LABCELL_X33_Y21_N6
\cpu|F_pc_no_crst_nxt[14]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[14]~5_combout\ = ( \cpu|Add0~29_sumout\ & ( \cpu|Add2~41_sumout\ & ( !\cpu|F_pc_sel_nxt.01~0_combout\ ) ) ) # ( !\cpu|Add0~29_sumout\ & ( \cpu|Add2~41_sumout\ & ( (\cpu|F_pc_sel_nxt.10~0_combout\ & !\cpu|F_pc_sel_nxt.01~0_combout\) ) 
-- ) ) # ( \cpu|Add0~29_sumout\ & ( !\cpu|Add2~41_sumout\ & ( (!\cpu|F_pc_sel_nxt.10~0_combout\ & !\cpu|F_pc_sel_nxt.01~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000110000001100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datae => \cpu|ALT_INV_Add0~29_sumout\,
	dataf => \cpu|ALT_INV_Add2~41_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[14]~5_combout\);

-- Location: FF_X33_Y21_N7
\cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[14]~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(14));

-- Location: LABCELL_X33_Y19_N0
\cpu|R_src1[16]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[16]~12_combout\ = ( \cpu|R_src1~1_combout\ & ( \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(16) & ( (!\cpu|R_src1~0_combout\ & ((\cpu|D_iw\(20)))) # (\cpu|R_src1~0_combout\ & (\cpu|Add0~29_sumout\)) ) ) ) # ( 
-- !\cpu|R_src1~1_combout\ & ( \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(16) & ( (!\cpu|R_src1~0_combout\) # (\cpu|Add0~29_sumout\) ) ) ) # ( \cpu|R_src1~1_combout\ & ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(16) & ( (!\cpu|R_src1~0_combout\ & ((\cpu|D_iw\(20)))) # (\cpu|R_src1~0_combout\ & (\cpu|Add0~29_sumout\)) ) ) ) # ( !\cpu|R_src1~1_combout\ & ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(16) & ( (\cpu|R_src1~0_combout\ & \cpu|Add0~29_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000111100111111001111110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_R_src1~0_combout\,
	datac => \cpu|ALT_INV_Add0~29_sumout\,
	datad => \cpu|ALT_INV_D_iw\(20),
	datae => \cpu|ALT_INV_R_src1~1_combout\,
	dataf => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(16),
	combout => \cpu|R_src1[16]~12_combout\);

-- Location: FF_X33_Y19_N1
\cpu|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[16]~12_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(16));

-- Location: LABCELL_X33_Y21_N45
\cpu|F_pc_no_crst_nxt[16]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[16]~3_combout\ = ( \cpu|Add2~49_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & ((\cpu|Add0~21_sumout\) # (\cpu|F_pc_sel_nxt.10~0_combout\))) ) ) # ( !\cpu|Add2~49_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & 
-- (!\cpu|F_pc_sel_nxt.10~0_combout\ & \cpu|Add0~21_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \cpu|ALT_INV_Add0~21_sumout\,
	dataf => \cpu|ALT_INV_Add2~49_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[16]~3_combout\);

-- Location: FF_X33_Y21_N46
\cpu|F_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[16]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(16));

-- Location: LABCELL_X31_Y16_N51
\cpu|R_src1[18]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[18]~14_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & ( (!\cpu|R_src1~0_combout\ & (((!\cpu|R_src1~1_combout\) # (\cpu|D_iw\(22))))) # (\cpu|R_src1~0_combout\ & (\cpu|Add0~21_sumout\)) ) ) # 
-- ( !\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & ( (!\cpu|R_src1~0_combout\ & (((\cpu|D_iw\(22) & \cpu|R_src1~1_combout\)))) # (\cpu|R_src1~0_combout\ & (\cpu|Add0~21_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110111011000110111011101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_src1~0_combout\,
	datab => \cpu|ALT_INV_Add0~21_sumout\,
	datac => \cpu|ALT_INV_D_iw\(22),
	datad => \cpu|ALT_INV_R_src1~1_combout\,
	dataf => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(18),
	combout => \cpu|R_src1[18]~14_combout\);

-- Location: FF_X31_Y16_N52
\cpu|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[18]~14_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(18));

-- Location: FF_X33_Y17_N31
\cpu|E_shift_rot_result[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[18]~12_combout\,
	asdata => \cpu|E_src1\(18),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result[18]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y17_N24
\cpu|E_alu_result[18]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[18]~13_combout\ = ( \cpu|E_logic_result[18]~12_combout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (((\cpu|Add2~49_sumout\)) # (\cpu|R_ctrl_logic~q\))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result[18]~DUPLICATE_q\)))) ) ) # ( 
-- !\cpu|E_logic_result[18]~12_combout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (!\cpu|R_ctrl_logic~q\ & ((\cpu|Add2~49_sumout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result[18]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result[18]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_Add2~49_sumout\,
	dataf => \cpu|ALT_INV_E_logic_result[18]~12_combout\,
	combout => \cpu|E_alu_result[18]~13_combout\);

-- Location: FF_X36_Y17_N25
\cpu|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[18]~13_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(18));

-- Location: LABCELL_X36_Y17_N48
\cpu|W_rf_wr_data[18]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[18]~12_combout\ = ( \cpu|W_alu_result\(18) & ( (!\cpu|R_ctrl_ld~q\ & (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\))) # (\cpu|R_ctrl_ld~q\ & (((\cpu|av_ld_byte2_data\(2))))) ) ) # ( !\cpu|W_alu_result\(18) & ( 
-- (\cpu|av_ld_byte2_data\(2) & \cpu|R_ctrl_ld~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111110001000000011111000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_av_ld_byte2_data\(2),
	datad => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_W_alu_result\(18),
	combout => \cpu|W_rf_wr_data[18]~12_combout\);

-- Location: LABCELL_X33_Y16_N24
\cpu|R_src1[17]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[17]~13_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(17) & ( \cpu|Add0~17_sumout\ & ( (!\cpu|R_src1~1_combout\) # ((\cpu|D_iw\(21)) # (\cpu|R_src1~0_combout\)) ) ) ) # ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(17) & ( \cpu|Add0~17_sumout\ & ( ((\cpu|R_src1~1_combout\ & \cpu|D_iw\(21))) # (\cpu|R_src1~0_combout\) ) ) ) # ( 
-- \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(17) & ( !\cpu|Add0~17_sumout\ & ( (!\cpu|R_src1~0_combout\ & ((!\cpu|R_src1~1_combout\) # (\cpu|D_iw\(21)))) ) ) ) # ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(17) & ( !\cpu|Add0~17_sumout\ & ( (\cpu|R_src1~1_combout\ & (!\cpu|R_src1~0_combout\ & \cpu|D_iw\(21))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100100011001000110000110111001101111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_src1~1_combout\,
	datab => \cpu|ALT_INV_R_src1~0_combout\,
	datac => \cpu|ALT_INV_D_iw\(21),
	datae => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(17),
	dataf => \cpu|ALT_INV_Add0~17_sumout\,
	combout => \cpu|R_src1[17]~13_combout\);

-- Location: FF_X33_Y16_N25
\cpu|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[17]~13_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(17));

-- Location: LABCELL_X35_Y19_N57
\cpu|E_logic_result[17]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[17]~11_combout\ = ( \cpu|E_src1\(17) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src2\(17)))) ) ) # ( !\cpu|E_src1\(17) & ( (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src2\(17))) # (\cpu|R_logic_op\(1) & 
-- ((\cpu|E_src2\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000110011100010000011001100110011011001100011001101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(0),
	datab => \cpu|ALT_INV_R_logic_op\(1),
	datad => \cpu|ALT_INV_E_src2\(17),
	dataf => \cpu|ALT_INV_E_src1\(17),
	combout => \cpu|E_logic_result[17]~11_combout\);

-- Location: FF_X33_Y17_N52
\cpu|E_shift_rot_result[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[17]~11_combout\,
	asdata => \cpu|E_src1\(17),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result[17]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y19_N33
\cpu|E_alu_result[17]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[17]~12_combout\ = ( \cpu|Add2~45_sumout\ & ( \cpu|R_ctrl_shift_rot~q\ & ( \cpu|E_shift_rot_result[17]~DUPLICATE_q\ ) ) ) # ( !\cpu|Add2~45_sumout\ & ( \cpu|R_ctrl_shift_rot~q\ & ( \cpu|E_shift_rot_result[17]~DUPLICATE_q\ ) ) ) # ( 
-- \cpu|Add2~45_sumout\ & ( !\cpu|R_ctrl_shift_rot~q\ & ( (!\cpu|R_ctrl_logic~q\) # (\cpu|E_logic_result[17]~11_combout\) ) ) ) # ( !\cpu|Add2~45_sumout\ & ( !\cpu|R_ctrl_shift_rot~q\ & ( (\cpu|R_ctrl_logic~q\ & \cpu|E_logic_result[17]~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_R_ctrl_logic~q\,
	datac => \cpu|ALT_INV_E_logic_result[17]~11_combout\,
	datad => \cpu|ALT_INV_E_shift_rot_result[17]~DUPLICATE_q\,
	datae => \cpu|ALT_INV_Add2~45_sumout\,
	dataf => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	combout => \cpu|E_alu_result[17]~12_combout\);

-- Location: FF_X35_Y19_N35
\cpu|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[17]~12_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(17));

-- Location: LABCELL_X31_Y19_N21
\cpu|W_rf_wr_data[17]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[17]~11_combout\ = ( \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (\cpu|av_ld_byte2_data\(1) & \cpu|R_ctrl_ld~q\) ) ) # ( !\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (!\cpu|R_ctrl_ld~q\ & (\cpu|W_alu_result\(17) & (!\cpu|R_ctrl_br_cmp~q\))) # 
-- (\cpu|R_ctrl_ld~q\ & (((\cpu|av_ld_byte2_data\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001111010001000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(17),
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_av_ld_byte2_data\(1),
	datad => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	combout => \cpu|W_rf_wr_data[17]~11_combout\);

-- Location: LABCELL_X28_Y17_N30
\cpu|R_src2_hi[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[0]~2_combout\ = ( \cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(21))) # (\cpu|R_ctrl_hi_imm16~q\ & ((\cpu|D_iw\(6)))) ) ) # ( !\cpu|R_src2_use_imm~q\ & ( (!\cpu|R_ctrl_hi_imm16~q\ & 
-- ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))) # (\cpu|R_ctrl_hi_imm16~q\ & (\cpu|D_iw\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(21),
	datab => \cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \cpu|ALT_INV_D_iw\(6),
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(16),
	dataf => \cpu|ALT_INV_R_src2_use_imm~q\,
	combout => \cpu|R_src2_hi[0]~2_combout\);

-- Location: FF_X28_Y17_N31
\cpu|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src2_hi[0]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(16));

-- Location: LABCELL_X35_Y19_N54
\cpu|E_logic_result[16]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[16]~10_combout\ = ( \cpu|E_src1\(16) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|E_src2\(16)) # (!\cpu|R_logic_op\(0)))) ) ) # ( !\cpu|E_src1\(16) & ( (!\cpu|R_logic_op\(1) & (!\cpu|E_src2\(16) & !\cpu|R_logic_op\(0))) # (\cpu|R_logic_op\(1) & 
-- (\cpu|E_src2\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000011110000110000001100110011001111000011001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_R_logic_op\(1),
	datac => \cpu|ALT_INV_E_src2\(16),
	datad => \cpu|ALT_INV_R_logic_op\(0),
	dataf => \cpu|ALT_INV_E_src1\(16),
	combout => \cpu|E_logic_result[16]~10_combout\);

-- Location: LABCELL_X35_Y19_N3
\cpu|E_alu_result[16]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[16]~11_combout\ = ( \cpu|E_logic_result[16]~10_combout\ & ( \cpu|Add2~41_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\) # (\cpu|E_shift_rot_result\(16)) ) ) ) # ( !\cpu|E_logic_result[16]~10_combout\ & ( \cpu|Add2~41_sumout\ & ( 
-- (!\cpu|R_ctrl_shift_rot~q\ & (!\cpu|R_ctrl_logic~q\)) # (\cpu|R_ctrl_shift_rot~q\ & ((\cpu|E_shift_rot_result\(16)))) ) ) ) # ( \cpu|E_logic_result[16]~10_combout\ & ( !\cpu|Add2~41_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (\cpu|R_ctrl_logic~q\)) # 
-- (\cpu|R_ctrl_shift_rot~q\ & ((\cpu|E_shift_rot_result\(16)))) ) ) ) # ( !\cpu|E_logic_result[16]~10_combout\ & ( !\cpu|Add2~41_sumout\ & ( (\cpu|R_ctrl_shift_rot~q\ & \cpu|E_shift_rot_result\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001110100011110001011100010111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(16),
	datae => \cpu|ALT_INV_E_logic_result[16]~10_combout\,
	dataf => \cpu|ALT_INV_Add2~41_sumout\,
	combout => \cpu|E_alu_result[16]~11_combout\);

-- Location: FF_X35_Y19_N4
\cpu|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[16]~11_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(16));

-- Location: LABCELL_X31_Y19_N27
\cpu|W_rf_wr_data[16]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[16]~10_combout\ = ( \cpu|av_ld_byte2_data\(0) & ( ((!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\ & \cpu|W_alu_result\(16)))) # (\cpu|R_ctrl_ld~q\) ) ) # ( !\cpu|av_ld_byte2_data\(0) & ( 
-- (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\ & (\cpu|W_alu_result\(16) & !\cpu|R_ctrl_ld~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000111111110000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_W_alu_result\(16),
	datad => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_av_ld_byte2_data\(0),
	combout => \cpu|W_rf_wr_data[16]~10_combout\);

-- Location: MLABCELL_X32_Y16_N30
\cpu|E_st_data[31]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[31]~7_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(15) & ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7) & ( (!\cpu|D_iw\(4)) # 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(31)) ) ) ) # ( !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(15) & ( 
-- \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7) & ( (!\cpu|D_iw\(4) & (!\cpu|D_iw[3]~DUPLICATE_q\)) # (\cpu|D_iw\(4) & ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))) ) ) ) # ( 
-- \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(15) & ( !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7) & ( (!\cpu|D_iw\(4) & (\cpu|D_iw[3]~DUPLICATE_q\)) # (\cpu|D_iw\(4) & 
-- ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))) ) ) ) # ( !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(15) & ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7) & ( (\cpu|D_iw\(4) & \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100000011111111000000110011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_D_iw\(4),
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(31),
	datae => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(15),
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	combout => \cpu|E_st_data[31]~7_combout\);

-- Location: FF_X32_Y16_N31
\cpu|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_st_data[31]~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(31));

-- Location: LABCELL_X36_Y16_N42
\mm_interconnect_0|cmd_mux|src_payload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~2_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_d_writedata\(31),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~2_combout\);

-- Location: FF_X36_Y16_N44
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(31));

-- Location: LABCELL_X36_Y16_N6
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[31]~0_combout\ = !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(31),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[31]~0_combout\);

-- Location: LABCELL_X30_Y18_N54
\mm_interconnect_0|cmd_mux|src_payload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~1_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|hbreak_enabled~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_hbreak_enabled~q\,
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~1_combout\);

-- Location: FF_X30_Y18_N55
\cpu|the_StepperMotorControl_CPU_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|debugaccess~q\);

-- Location: LABCELL_X18_Y12_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0) & (\cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|debugaccess~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(0),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~q\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_debugaccess~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X19_Y12_N52
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[31]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(31));

-- Location: LABCELL_X18_Y12_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~2_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0) & !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(0),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(31),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~2_combout\);

-- Location: FF_X18_Y12_N28
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~2_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(31));

-- Location: FF_X28_Y18_N40
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(31),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LABCELL_X30_Y21_N51
\cpu|F_iw[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[31]~31_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~12_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & ( (!\cpu|intr_req~0_combout\ & 
-- (((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) # (\mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~12_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & ( (!\cpu|intr_req~0_combout\ & \mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~12_combout\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & ( (!\cpu|intr_req~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010001000001010000010100000101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_intr_req~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~12_combout\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(31),
	combout => \cpu|F_iw[31]~31_combout\);

-- Location: FF_X30_Y21_N53
\cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[31]~31_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(31));

-- Location: MLABCELL_X32_Y19_N12
\cpu|R_src1[15]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[15]~11_combout\ = ( \cpu|Add0~45_sumout\ & ( ((!\cpu|R_src1~1_combout\ & ((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(15)))) # (\cpu|R_src1~1_combout\ & (\cpu|D_iw\(19)))) # (\cpu|R_src1~0_combout\) ) ) # ( 
-- !\cpu|Add0~45_sumout\ & ( (!\cpu|R_src1~0_combout\ & ((!\cpu|R_src1~1_combout\ & ((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(15)))) # (\cpu|R_src1~1_combout\ & (\cpu|D_iw\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_src1~1_combout\,
	datab => \cpu|ALT_INV_R_src1~0_combout\,
	datac => \cpu|ALT_INV_D_iw\(19),
	datad => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(15),
	dataf => \cpu|ALT_INV_Add0~45_sumout\,
	combout => \cpu|R_src1[15]~11_combout\);

-- Location: FF_X35_Y19_N32
\cpu|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|R_src1[15]~11_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(15));

-- Location: LABCELL_X35_Y19_N15
\cpu|E_logic_result[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[15]~9_combout\ = ( \cpu|E_src2\(15) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|E_src1\(15)) # (!\cpu|R_logic_op\(0)))) ) ) # ( !\cpu|E_src2\(15) & ( (!\cpu|R_logic_op\(1) & (!\cpu|E_src1\(15) & !\cpu|R_logic_op\(0))) # (\cpu|R_logic_op\(1) & 
-- (\cpu|E_src1\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000101101001010000010101010101010110100101010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(1),
	datac => \cpu|ALT_INV_E_src1\(15),
	datad => \cpu|ALT_INV_R_logic_op\(0),
	dataf => \cpu|ALT_INV_E_src2\(15),
	combout => \cpu|E_logic_result[15]~9_combout\);

-- Location: LABCELL_X35_Y19_N21
\cpu|E_alu_result[15]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[15]~10_combout\ = ( \cpu|Add2~37_sumout\ & ( \cpu|E_shift_rot_result\(15) & ( (!\cpu|R_ctrl_logic~q\) # ((\cpu|E_logic_result[15]~9_combout\) # (\cpu|R_ctrl_shift_rot~q\)) ) ) ) # ( !\cpu|Add2~37_sumout\ & ( \cpu|E_shift_rot_result\(15) 
-- & ( ((\cpu|R_ctrl_logic~q\ & \cpu|E_logic_result[15]~9_combout\)) # (\cpu|R_ctrl_shift_rot~q\) ) ) ) # ( \cpu|Add2~37_sumout\ & ( !\cpu|E_shift_rot_result\(15) & ( (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\) # 
-- (\cpu|E_logic_result[15]~9_combout\))) ) ) ) # ( !\cpu|Add2~37_sumout\ & ( !\cpu|E_shift_rot_result\(15) & ( (\cpu|R_ctrl_logic~q\ & (!\cpu|R_ctrl_shift_rot~q\ & \cpu|E_logic_result[15]~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100100011001000110000110111001101111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \cpu|ALT_INV_E_logic_result[15]~9_combout\,
	datae => \cpu|ALT_INV_Add2~37_sumout\,
	dataf => \cpu|ALT_INV_E_shift_rot_result\(15),
	combout => \cpu|E_alu_result[15]~10_combout\);

-- Location: FF_X35_Y19_N23
\cpu|W_alu_result[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[15]~10_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result[15]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y19_N42
\cpu|W_rf_wr_data[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[15]~9_combout\ = ( \cpu|W_alu_result[15]~DUPLICATE_q\ & ( (!\cpu|R_ctrl_ld~q\ & (!\cpu|R_ctrl_br_cmp~q\ & (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\))) # (\cpu|R_ctrl_ld~q\ & (((\cpu|av_ld_byte1_data\(7))))) ) ) # ( 
-- !\cpu|W_alu_result[15]~DUPLICATE_q\ & ( (\cpu|R_ctrl_ld~q\ & \cpu|av_ld_byte1_data\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110000000110101011000000011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datad => \cpu|ALT_INV_av_ld_byte1_data\(7),
	dataf => \cpu|ALT_INV_W_alu_result[15]~DUPLICATE_q\,
	combout => \cpu|W_rf_wr_data[15]~9_combout\);

-- Location: FF_X31_Y20_N40
\cpu|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[12]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(12));

-- Location: LABCELL_X43_Y17_N3
\rtx_timer|period_h_register[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_h_register[12]~feeder_combout\ = ( \cpu|d_writedata\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_d_writedata\(12),
	combout => \rtx_timer|period_h_register[12]~feeder_combout\);

-- Location: FF_X43_Y17_N4
\rtx_timer|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_h_register[12]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(12));

-- Location: FF_X46_Y17_N26
\rtx_timer|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~21_sumout\,
	asdata => \rtx_timer|period_h_register\(12),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(28));

-- Location: LABCELL_X46_Y17_N27
\rtx_timer|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~25_sumout\ = SUM(( \rtx_timer|internal_counter\(29) ) + ( VCC ) + ( \rtx_timer|Add0~22\ ))
-- \rtx_timer|Add0~26\ = CARRY(( \rtx_timer|internal_counter\(29) ) + ( VCC ) + ( \rtx_timer|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(29),
	cin => \rtx_timer|Add0~22\,
	sumout => \rtx_timer|Add0~25_sumout\,
	cout => \rtx_timer|Add0~26\);

-- Location: MLABCELL_X25_Y16_N33
\cpu|d_writedata[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[13]~feeder_combout\ = \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	combout => \cpu|d_writedata[13]~feeder_combout\);

-- Location: FF_X25_Y16_N34
\cpu|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[13]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(13));

-- Location: FF_X43_Y17_N8
\rtx_timer|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(13),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(13));

-- Location: FF_X46_Y17_N29
\rtx_timer|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~25_sumout\,
	asdata => \rtx_timer|period_h_register\(13),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(29));

-- Location: LABCELL_X46_Y17_N30
\rtx_timer|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~29_sumout\ = SUM(( \rtx_timer|internal_counter\(30) ) + ( VCC ) + ( \rtx_timer|Add0~26\ ))
-- \rtx_timer|Add0~30\ = CARRY(( \rtx_timer|internal_counter\(30) ) + ( VCC ) + ( \rtx_timer|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(30),
	cin => \rtx_timer|Add0~26\,
	sumout => \rtx_timer|Add0~29_sumout\,
	cout => \rtx_timer|Add0~30\);

-- Location: MLABCELL_X25_Y16_N36
\cpu|d_writedata[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[14]~feeder_combout\ = \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	combout => \cpu|d_writedata[14]~feeder_combout\);

-- Location: FF_X25_Y16_N37
\cpu|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[14]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(14));

-- Location: FF_X43_Y17_N16
\rtx_timer|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(14),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(14));

-- Location: FF_X46_Y17_N31
\rtx_timer|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~29_sumout\,
	asdata => \rtx_timer|period_h_register\(14),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(30));

-- Location: FF_X45_Y19_N25
\rtx_timer|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|internal_counter\(30),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(30));

-- Location: LABCELL_X43_Y18_N3
\rtx_timer|period_l_register[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_l_register[14]~0_combout\ = ( !\cpu|d_writedata\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_d_writedata\(14),
	combout => \rtx_timer|period_l_register[14]~0_combout\);

-- Location: FF_X43_Y18_N4
\rtx_timer|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_l_register[14]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(14));

-- Location: LABCELL_X45_Y19_N36
\rtx_timer|read_mux_out[14]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[14]~32_combout\ = ( !\cpu|W_alu_result\(4) & ( (\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (!\rtx_timer|period_l_register\(14))) # (\cpu|W_alu_result\(2) & (((\rtx_timer|period_h_register\(14))))))) ) ) # ( 
-- \cpu|W_alu_result\(4) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (\rtx_timer|counter_snapshot\(14))) # (\cpu|W_alu_result\(2) & (((\rtx_timer|counter_snapshot\(30))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010000000100000000010000100110000110001001100010000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datac => \rtx_timer|ALT_INV_counter_snapshot\(14),
	datad => \rtx_timer|ALT_INV_counter_snapshot\(30),
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \rtx_timer|ALT_INV_period_h_register\(14),
	datag => \rtx_timer|ALT_INV_period_l_register\(14),
	combout => \rtx_timer|read_mux_out[14]~32_combout\);

-- Location: FF_X45_Y19_N37
\rtx_timer|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out[14]~32_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(14));

-- Location: FF_X28_Y20_N20
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(14),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(14));

-- Location: LABCELL_X28_Y20_N18
\cpu|av_ld_byte1_data_nxt[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[6]~9_combout\ = ( !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(14) & ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & 
-- ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))) ) ) ) # ( \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(14) & ( 
-- !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14)) # 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))) ) ) ) # ( !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(14) & ( !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000011110000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(14),
	datac => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~31_combout\,
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(14),
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \cpu|av_ld_byte1_data_nxt[6]~9_combout\);

-- Location: LABCELL_X28_Y20_N15
\cpu|av_ld_byte1_data_nxt[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[6]~10_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14) & ( \cpu|av_ld_byte1_data_nxt[6]~9_combout\ & ( (!\mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- ((!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # (!\cpu|av_ld_byte1_data_nxt[6]~5_combout\))) ) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14) & ( \cpu|av_ld_byte1_data_nxt[6]~9_combout\ & ( 
-- (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # (!\cpu|av_ld_byte1_data_nxt[6]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datad => \cpu|ALT_INV_av_ld_byte1_data_nxt[6]~5_combout\,
	datae => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(14),
	dataf => \cpu|ALT_INV_av_ld_byte1_data_nxt[6]~9_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[6]~10_combout\);

-- Location: MLABCELL_X25_Y20_N6
\cpu|av_ld_byte1_data_nxt[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[6]~11_combout\ = ( \cpu|LessThan0~0_combout\ & ( \cpu|av_fill_bit~0_combout\ & ( (!\cpu|av_ld_aligning_data~q\ & ((!\cpu|av_ld_byte1_data_nxt[6]~10_combout\))) # (\cpu|av_ld_aligning_data~q\ & (\cpu|av_ld_byte2_data\(6))) ) ) ) # 
-- ( !\cpu|LessThan0~0_combout\ & ( \cpu|av_fill_bit~0_combout\ & ( (!\cpu|av_ld_byte1_data_nxt[6]~10_combout\) # (\cpu|av_ld_aligning_data~q\) ) ) ) # ( \cpu|LessThan0~0_combout\ & ( !\cpu|av_fill_bit~0_combout\ & ( (!\cpu|av_ld_aligning_data~q\ & 
-- ((!\cpu|av_ld_byte1_data_nxt[6]~10_combout\))) # (\cpu|av_ld_aligning_data~q\ & (\cpu|av_ld_byte2_data\(6))) ) ) ) # ( !\cpu|LessThan0~0_combout\ & ( !\cpu|av_fill_bit~0_combout\ & ( (!\cpu|av_ld_byte1_data_nxt[6]~10_combout\ & 
-- !\cpu|av_ld_aligning_data~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000101010111001100111111111100110001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte2_data\(6),
	datab => \cpu|ALT_INV_av_ld_byte1_data_nxt[6]~10_combout\,
	datad => \cpu|ALT_INV_av_ld_aligning_data~q\,
	datae => \cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[6]~11_combout\);

-- Location: FF_X25_Y20_N7
\cpu|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte1_data_nxt[6]~11_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte1_data\(6));

-- Location: LABCELL_X31_Y19_N24
\cpu|W_rf_wr_data[14]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[14]~8_combout\ = ( \cpu|R_ctrl_ld~q\ & ( \cpu|av_ld_byte1_data\(6) ) ) # ( !\cpu|R_ctrl_ld~q\ & ( (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\ & \cpu|W_alu_result\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_av_ld_byte1_data\(6),
	datad => \cpu|ALT_INV_W_alu_result\(14),
	dataf => \cpu|ALT_INV_R_ctrl_ld~q\,
	combout => \cpu|W_rf_wr_data[14]~8_combout\);

-- Location: FF_X40_Y20_N1
\cpu|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[13]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(13));

-- Location: LABCELL_X31_Y19_N48
\cpu|E_logic_result[13]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[13]~7_combout\ = ( \cpu|E_src1\(13) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|E_src2\(13)) # (!\cpu|R_logic_op\(0)))) ) ) # ( !\cpu|E_src1\(13) & ( (!\cpu|R_logic_op\(1) & (!\cpu|E_src2\(13) & !\cpu|R_logic_op\(0))) # (\cpu|R_logic_op\(1) & 
-- (\cpu|E_src2\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000110010001100100011001000101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(1),
	datab => \cpu|ALT_INV_E_src2\(13),
	datac => \cpu|ALT_INV_R_logic_op\(0),
	dataf => \cpu|ALT_INV_E_src1\(13),
	combout => \cpu|E_logic_result[13]~7_combout\);

-- Location: LABCELL_X31_Y19_N36
\cpu|E_alu_result[13]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[13]~8_combout\ = ( \cpu|R_ctrl_shift_rot~q\ & ( \cpu|Add2~29_sumout\ & ( \cpu|E_shift_rot_result\(13) ) ) ) # ( !\cpu|R_ctrl_shift_rot~q\ & ( \cpu|Add2~29_sumout\ & ( (!\cpu|R_ctrl_logic~q\) # (\cpu|E_logic_result[13]~7_combout\) ) ) ) # 
-- ( \cpu|R_ctrl_shift_rot~q\ & ( !\cpu|Add2~29_sumout\ & ( \cpu|E_shift_rot_result\(13) ) ) ) # ( !\cpu|R_ctrl_shift_rot~q\ & ( !\cpu|Add2~29_sumout\ & ( (\cpu|E_logic_result[13]~7_combout\ & \cpu|R_ctrl_logic~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011110000111111011101110111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_logic_result[13]~7_combout\,
	datab => \cpu|ALT_INV_R_ctrl_logic~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(13),
	datae => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	dataf => \cpu|ALT_INV_Add2~29_sumout\,
	combout => \cpu|E_alu_result[13]~8_combout\);

-- Location: FF_X31_Y19_N37
\cpu|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[13]~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(13));

-- Location: LABCELL_X28_Y19_N42
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\ = ( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\);

-- Location: FF_X28_Y19_N44
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LABCELL_X45_Y19_N9
\rtx_timer|counter_snapshot[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[29]~feeder_combout\ = ( \rtx_timer|internal_counter\(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rtx_timer|ALT_INV_internal_counter\(29),
	combout => \rtx_timer|counter_snapshot[29]~feeder_combout\);

-- Location: FF_X45_Y19_N11
\rtx_timer|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[29]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(29));

-- Location: LABCELL_X43_Y19_N21
\rtx_timer|counter_snapshot[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[13]~feeder_combout\ = \rtx_timer|internal_counter\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rtx_timer|ALT_INV_internal_counter\(13),
	combout => \rtx_timer|counter_snapshot[13]~feeder_combout\);

-- Location: FF_X43_Y19_N22
\rtx_timer|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[13]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(13));

-- Location: FF_X43_Y18_N19
\rtx_timer|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(13),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(13));

-- Location: LABCELL_X45_Y19_N30
\rtx_timer|read_mux_out[13]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[13]~36_combout\ = ( !\cpu|W_alu_result\(4) & ( ((\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (\rtx_timer|period_l_register\(13))) # (\cpu|W_alu_result\(2) & ((\rtx_timer|period_h_register\(13))))))) ) ) # ( 
-- \cpu|W_alu_result\(4) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (((\rtx_timer|counter_snapshot\(13))))) # (\cpu|W_alu_result\(2) & (\rtx_timer|counter_snapshot\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000110110000000000000000010111110001101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \rtx_timer|ALT_INV_counter_snapshot\(29),
	datac => \rtx_timer|ALT_INV_counter_snapshot\(13),
	datad => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \rtx_timer|ALT_INV_period_h_register\(13),
	datag => \rtx_timer|ALT_INV_period_l_register\(13),
	combout => \rtx_timer|read_mux_out[13]~36_combout\);

-- Location: FF_X45_Y19_N31
\rtx_timer|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out[13]~36_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(13));

-- Location: FF_X28_Y19_N14
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(13),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(13));

-- Location: LABCELL_X28_Y19_N12
\cpu|av_ld_byte1_data_nxt[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[5]~8_combout\ = ( \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(13) & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & ( 
-- (((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13))) # (\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0))) # 
-- (\mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) ) # ( !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(13) & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & ( 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13))) # (\mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) ) # ( 
-- \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(13) & ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & ( ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13))) # (\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(13) & ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & ( (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110011111101010101010111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(13),
	datae => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(13),
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(13),
	combout => \cpu|av_ld_byte1_data_nxt[5]~8_combout\);

-- Location: FF_X28_Y19_N56
\cpu|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte2_data_nxt[5]~17_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte2_data\(5));

-- Location: LABCELL_X28_Y19_N6
\cpu|av_ld_byte1_data_nxt[5]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[5]~33_combout\ = ( !\cpu|LessThan0~0_combout\ & ( (!\cpu|av_ld_aligning_data~q\ & ((((\cpu|av_ld_byte1_data_nxt[5]~0_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) # 
-- (\cpu|av_ld_byte1_data_nxt[5]~8_combout\))) # (\cpu|av_ld_aligning_data~q\ & (((\cpu|av_fill_bit~0_combout\)))) ) ) # ( \cpu|LessThan0~0_combout\ & ( (!\cpu|av_ld_aligning_data~q\ & ((((\cpu|av_ld_byte1_data_nxt[5]~0_combout\ & 
-- \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) # (\cpu|av_ld_byte1_data_nxt[5]~8_combout\))) # (\cpu|av_ld_aligning_data~q\ & (((\cpu|av_ld_byte2_data\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011100100111001001110010011100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \cpu|ALT_INV_av_ld_byte1_data_nxt[5]~8_combout\,
	datac => \cpu|ALT_INV_av_ld_byte2_data\(5),
	datad => \cpu|ALT_INV_av_ld_byte1_data_nxt[5]~0_combout\,
	datae => \cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datag => \cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[5]~33_combout\);

-- Location: FF_X28_Y19_N7
\cpu|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte1_data_nxt[5]~33_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte1_data\(5));

-- Location: LABCELL_X31_Y19_N45
\cpu|W_rf_wr_data[13]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[13]~7_combout\ = ( \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (\cpu|R_ctrl_ld~q\ & \cpu|av_ld_byte1_data\(5)) ) ) # ( !\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (!\cpu|R_ctrl_ld~q\ & (!\cpu|R_ctrl_br_cmp~q\ & (\cpu|W_alu_result\(13)))) # 
-- (\cpu|R_ctrl_ld~q\ & (((\cpu|av_ld_byte1_data\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_W_alu_result\(13),
	datad => \cpu|ALT_INV_av_ld_byte1_data\(5),
	dataf => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	combout => \cpu|W_rf_wr_data[13]~7_combout\);

-- Location: LABCELL_X36_Y16_N51
\cpu|E_st_data[30]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[30]~6_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(30) & ( ((!\cpu|D_iw[3]~DUPLICATE_q\ & ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # 
-- (\cpu|D_iw[3]~DUPLICATE_q\ & (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))) # (\cpu|D_iw\(4)) ) ) # ( !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(30) & ( (!\cpu|D_iw\(4) & 
-- ((!\cpu|D_iw[3]~DUPLICATE_q\ & ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (\cpu|D_iw[3]~DUPLICATE_q\ & (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010111111101110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(4),
	datab => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(14),
	datac => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(30),
	combout => \cpu|E_st_data[30]~6_combout\);

-- Location: FF_X36_Y16_N53
\cpu|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_st_data[30]~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(30));

-- Location: LABCELL_X36_Y16_N3
\mm_interconnect_0|cmd_mux|src_payload~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~30_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata\(30),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~30_combout\);

-- Location: FF_X36_Y16_N5
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(30));

-- Location: FF_X18_Y12_N25
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rst_controller|rst_controller|r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: FF_X18_Y12_N41
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LABCELL_X18_Y12_N54
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetlatch~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetlatch~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\) # 
-- ((!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(24) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetlatch~q\)) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetlatch~q\ & 
-- ((!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\) # 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110011001100111111001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(24),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_resetlatch~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X18_Y12_N56
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetlatch~q\);

-- Location: MLABCELL_X3_Y4_N33
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~41_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(34) & ( 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|Mux37~0_combout\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetlatch~q\)) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(34) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|Mux37~0_combout\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetlatch~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001001010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_Mux37~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_resetlatch~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(34),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~41_combout\);

-- Location: FF_X3_Y4_N35
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~41_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(33));

-- Location: MLABCELL_X3_Y4_N21
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[33]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(33) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(33),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X3_Y4_N23
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(33));

-- Location: MLABCELL_X14_Y12_N33
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[30]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(33) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(33),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[30]~feeder_combout\);

-- Location: FF_X14_Y12_N34
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[30]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(30));

-- Location: LABCELL_X36_Y16_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[30]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[30]~28_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(30) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(30),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(30),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[30]~28_combout\);

-- Location: LABCELL_X36_Y16_N9
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[31]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[31]~29_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(31) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(31)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(31) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(31) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(31),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(31),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[31]~29_combout\);

-- Location: LABCELL_X27_Y19_N12
\cpu|E_mem_byte_en[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_mem_byte_en[3]~3_combout\ = ( \cpu|Add2~77_sumout\ & ( ((\cpu|D_iw\(4)) # (\cpu|D_iw[3]~DUPLICATE_q\)) # (\cpu|Add2~81_sumout\) ) ) # ( !\cpu|Add2~77_sumout\ & ( \cpu|D_iw\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Add2~81_sumout\,
	datab => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_D_iw\(4),
	dataf => \cpu|ALT_INV_Add2~77_sumout\,
	combout => \cpu|E_mem_byte_en[3]~3_combout\);

-- Location: FF_X27_Y19_N14
\cpu|d_byteenable[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_mem_byte_en[3]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_byteenable[3]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y19_N9
\mm_interconnect_0|cmd_mux|src_data[35]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(35) = ((\mm_interconnect_0|cmd_mux|saved_grant\(1) & \cpu|d_byteenable[3]~DUPLICATE_q\)) # (\mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \cpu|ALT_INV_d_byteenable[3]~DUPLICATE_q\,
	combout => \mm_interconnect_0|cmd_mux|src_data\(35));

-- Location: FF_X27_Y19_N11
\cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\(3));

-- Location: LABCELL_X27_Y19_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[3]~3_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_byteenable\(3),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[3]~3_combout\);

-- Location: M10K_X20_Y12_N0
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "3582B274F32006E288593EC9E2C0381588C050760D859094F92B8C33F48B31807224910B82705880054B1288E53C4D5108F82D0DC22C0707C8A264B51346A0F4A73505E138342C89A014B0324A52B00E038161ACA91707111869158153B8581500E2E0C90500C158FE2CC1839C1D2F8CA24C27200B433CBF344BE2C0FE038751",
	mem_init1 => "D8691048F374E92143C1245F03053214BB260542BCF20ECCE06CB43C8860DC513E8AE1A09F19807320C43886E0C8663FC49088141CCB61CC9C34C491F882214DA1C423134633EC8F3684B1A43A30C7C01037228F7304AB00C8A0A8E3320570986C2C83B06078038321FC123808D2C4172BCAA1ECAB250E80006F2186F18845034130E06A1206C190D92D05E218910081B3E46C0A82A1C0B539C3F24C8F05CB02C8180D80A02C221B849048571903A0509F0A4D81FC99004BA39CBE1E88E03C263880F22493330083C8100200E1D0ED1D0512FC841A8E60747B1780C3A03F12453000D60B8DF0D0380387F0CCA33441625802128AF20C452787F3D8902E0C4098",
	mem_init0 => "2A2C8112A42E0A83C16C6F254513DC852A8A41E47C3143F194BD174110FC040A8F92F8572B818118792544A260333C49A2384807848078DC014D2080AB39886158DB2789A0F8E81E0F32F865264090C804114DD2302B0FC9027C2C020EA1FCE92B44E040FD2505113C2B16C7F220AF3D4B33ACA83A8DA38C97100FD170920449415CA83446B388893084D0FC3E0B0E401C7A014D3388F43848B074CC3F8B00BCF1318E13F856058BA268B93200117459344F41142B03C55198523A80D114942EC920EC7E09001370CD110EC0A8131F448104DC1301F260140A89711C611E8F7144A31A0302184D2C41D0708B2F0D0344D902C43318A62D8610C8FD2ACAA22099",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "StepperMotorControl_CPU_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "StepperMotorControl_CPU:cpu|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_psf1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 10,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_en~0_combout\,
	portare => VCC,
	clk0 => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \rst_controller|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: FF_X17_Y12_N22
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[20]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(20));

-- Location: FF_X27_Y20_N13
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(20),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LABCELL_X27_Y20_N12
\cpu|av_ld_byte2_data_nxt[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[4]~0_combout\ = ( \mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20) & 
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))) # (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20)) ) ) # ( !\mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(20),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(20),
	dataf => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	combout => \cpu|av_ld_byte2_data_nxt[4]~0_combout\);

-- Location: LABCELL_X27_Y20_N15
\cpu|av_ld_byte2_data_nxt[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[4]~1_combout\ = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\cpu|av_ld_byte2_data_nxt[4]~0_combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~6_combout\) # 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\))) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( !\cpu|av_ld_byte2_data_nxt[4]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101000001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte2_data_nxt[4]~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~6_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[4]~1_combout\);

-- Location: MLABCELL_X25_Y20_N12
\cpu|av_ld_byte2_data_nxt[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[4]~2_combout\ = ( \cpu|av_ld_aligning_data~q\ & ( \cpu|av_ld_byte2_data_nxt[4]~1_combout\ & ( (!\cpu|LessThan0~0_combout\ & (\cpu|av_fill_bit~0_combout\)) # (\cpu|LessThan0~0_combout\ & ((\cpu|av_ld_byte3_data\(4)))) ) ) ) # ( 
-- \cpu|av_ld_aligning_data~q\ & ( !\cpu|av_ld_byte2_data_nxt[4]~1_combout\ & ( (!\cpu|LessThan0~0_combout\ & (\cpu|av_fill_bit~0_combout\)) # (\cpu|LessThan0~0_combout\ & ((\cpu|av_ld_byte3_data\(4)))) ) ) ) # ( !\cpu|av_ld_aligning_data~q\ & ( 
-- !\cpu|av_ld_byte2_data_nxt[4]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001001110010011100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_LessThan0~0_combout\,
	datab => \cpu|ALT_INV_av_fill_bit~0_combout\,
	datac => \cpu|ALT_INV_av_ld_byte3_data\(4),
	datae => \cpu|ALT_INV_av_ld_aligning_data~q\,
	dataf => \cpu|ALT_INV_av_ld_byte2_data_nxt[4]~1_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[4]~2_combout\);

-- Location: FF_X25_Y20_N13
\cpu|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte2_data_nxt[4]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte2_data\(4));

-- Location: LABCELL_X21_Y12_N39
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[12]~feeder_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[12]~feeder_combout\);

-- Location: FF_X21_Y12_N40
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[12]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(12));

-- Location: FF_X22_Y18_N8
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(12),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: FF_X22_Y18_N11
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LABCELL_X22_Y18_N9
\cpu|av_ld_byte1_data_nxt[4]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[4]~24_combout\ = ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) ) ) # ( 
-- !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (\mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12)) ) ) ) # ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & ( !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ( (\mm_interconnect_0|rsp_demux|src1_valid~combout\ & \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12)) ) ) ) # ( !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & ( 
-- !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (\mm_interconnect_0|rsp_demux|src1_valid~combout\ & \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(12),
	datae => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(12),
	dataf => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \cpu|av_ld_byte1_data_nxt[4]~24_combout\);

-- Location: LABCELL_X46_Y17_N39
\rtx_timer|counter_snapshot[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[28]~feeder_combout\ = \rtx_timer|internal_counter\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_internal_counter\(28),
	combout => \rtx_timer|counter_snapshot[28]~feeder_combout\);

-- Location: FF_X46_Y17_N40
\rtx_timer|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[28]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(28));

-- Location: FF_X38_Y18_N4
\rtx_timer|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|internal_counter\(12),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(12));

-- Location: LABCELL_X43_Y19_N48
\rtx_timer|period_l_register[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_l_register[12]~feeder_combout\ = \cpu|d_writedata\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_writedata\(12),
	combout => \rtx_timer|period_l_register[12]~feeder_combout\);

-- Location: FF_X43_Y19_N50
\rtx_timer|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_l_register[12]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(12));

-- Location: MLABCELL_X42_Y18_N48
\rtx_timer|read_mux_out[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[12]~12_combout\ = ( !\cpu|W_alu_result\(4) & ( ((\cpu|W_alu_result\(3) & ((!\cpu|W_alu_result\(2) & ((\rtx_timer|period_l_register\(12)))) # (\cpu|W_alu_result\(2) & (\rtx_timer|period_h_register\(12)))))) ) ) # ( 
-- \cpu|W_alu_result\(4) & ( ((!\cpu|W_alu_result\(3) & ((!\cpu|W_alu_result\(2) & ((\rtx_timer|counter_snapshot\(12)))) # (\cpu|W_alu_result\(2) & (\rtx_timer|counter_snapshot\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000000000000000001100110101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_counter_snapshot\(28),
	datab => \rtx_timer|ALT_INV_period_h_register\(12),
	datac => \rtx_timer|ALT_INV_counter_snapshot\(12),
	datad => \cpu|ALT_INV_W_alu_result\(3),
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_W_alu_result\(2),
	datag => \rtx_timer|ALT_INV_period_l_register\(12),
	combout => \rtx_timer|read_mux_out[12]~12_combout\);

-- Location: FF_X42_Y18_N49
\rtx_timer|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out[12]~12_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(12));

-- Location: FF_X22_Y18_N50
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(12),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(12));

-- Location: LABCELL_X22_Y18_N48
\cpu|av_ld_byte1_data_nxt[4]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[4]~25_combout\ = ( \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(12) & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (!\cpu|av_ld_byte1_data_nxt[4]~24_combout\ & !\cpu|av_ld_byte1_data_nxt[4]~1_combout\)) ) ) ) # ( !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(12) & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( 
-- (!\cpu|av_ld_byte1_data_nxt[4]~24_combout\ & !\cpu|av_ld_byte1_data_nxt[4]~1_combout\) ) ) ) # ( \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(12) & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & !\cpu|av_ld_byte1_data_nxt[4]~24_combout\) ) ) ) # ( !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(12) & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( 
-- !\cpu|av_ld_byte1_data_nxt[4]~24_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100100010001000100011000000110000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \cpu|ALT_INV_av_ld_byte1_data_nxt[4]~24_combout\,
	datac => \cpu|ALT_INV_av_ld_byte1_data_nxt[4]~1_combout\,
	datae => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(12),
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[4]~25_combout\);

-- Location: MLABCELL_X25_Y20_N27
\cpu|av_ld_byte1_data_nxt[4]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[4]~26_combout\ = ( \cpu|av_ld_aligning_data~q\ & ( \cpu|av_ld_byte1_data_nxt[4]~25_combout\ & ( (!\cpu|LessThan0~0_combout\ & (\cpu|av_fill_bit~0_combout\)) # (\cpu|LessThan0~0_combout\ & ((\cpu|av_ld_byte2_data\(4)))) ) ) ) # ( 
-- \cpu|av_ld_aligning_data~q\ & ( !\cpu|av_ld_byte1_data_nxt[4]~25_combout\ & ( (!\cpu|LessThan0~0_combout\ & (\cpu|av_fill_bit~0_combout\)) # (\cpu|LessThan0~0_combout\ & ((\cpu|av_ld_byte2_data\(4)))) ) ) ) # ( !\cpu|av_ld_aligning_data~q\ & ( 
-- !\cpu|av_ld_byte1_data_nxt[4]~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001001110010011100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_LessThan0~0_combout\,
	datab => \cpu|ALT_INV_av_fill_bit~0_combout\,
	datac => \cpu|ALT_INV_av_ld_byte2_data\(4),
	datae => \cpu|ALT_INV_av_ld_aligning_data~q\,
	dataf => \cpu|ALT_INV_av_ld_byte1_data_nxt[4]~25_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[4]~26_combout\);

-- Location: FF_X25_Y20_N28
\cpu|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte1_data_nxt[4]~26_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte1_data\(4));

-- Location: LABCELL_X31_Y20_N18
\cpu|W_rf_wr_data[12]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[12]~17_combout\ = ( \cpu|W_alu_result\(12) & ( \cpu|av_ld_byte1_data\(4) & ( ((!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & !\cpu|R_ctrl_br_cmp~q\)) # (\cpu|R_ctrl_ld~DUPLICATE_q\) ) ) ) # ( !\cpu|W_alu_result\(12) & ( 
-- \cpu|av_ld_byte1_data\(4) & ( \cpu|R_ctrl_ld~DUPLICATE_q\ ) ) ) # ( \cpu|W_alu_result\(12) & ( !\cpu|av_ld_byte1_data\(4) & ( (!\cpu|R_ctrl_ld~DUPLICATE_q\ & (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & !\cpu|R_ctrl_br_cmp~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000001000000001010101010101011101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datac => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datae => \cpu|ALT_INV_W_alu_result\(12),
	dataf => \cpu|ALT_INV_av_ld_byte1_data\(4),
	combout => \cpu|W_rf_wr_data[12]~17_combout\);

-- Location: FF_X27_Y18_N28
\cpu|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[11]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(11));

-- Location: FF_X43_Y17_N1
\rtx_timer|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(11),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(11));

-- Location: FF_X46_Y17_N22
\rtx_timer|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~17_sumout\,
	asdata => \rtx_timer|period_h_register\(11),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(27));

-- Location: FF_X43_Y19_N32
\rtx_timer|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|internal_counter\(27),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(27));

-- Location: LABCELL_X45_Y19_N6
\rtx_timer|counter_snapshot[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[11]~feeder_combout\ = ( \rtx_timer|internal_counter\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rtx_timer|ALT_INV_internal_counter\(11),
	combout => \rtx_timer|counter_snapshot[11]~feeder_combout\);

-- Location: FF_X45_Y19_N7
\rtx_timer|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[11]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(11));

-- Location: LABCELL_X43_Y19_N51
\rtx_timer|period_l_register[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_l_register[11]~feeder_combout\ = ( \cpu|d_writedata\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_d_writedata\(11),
	combout => \rtx_timer|period_l_register[11]~feeder_combout\);

-- Location: FF_X43_Y19_N53
\rtx_timer|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_l_register[11]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(11));

-- Location: LABCELL_X30_Y19_N12
\rtx_timer|read_mux_out[11]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[11]~8_combout\ = ( !\cpu|W_alu_result\(4) & ( (\cpu|W_alu_result[3]~DUPLICATE_q\ & (((!\cpu|W_alu_result\(2) & (\rtx_timer|period_l_register\(11))) # (\cpu|W_alu_result\(2) & ((\rtx_timer|period_h_register\(11))))))) ) ) # ( 
-- \cpu|W_alu_result\(4) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (((\rtx_timer|counter_snapshot\(11))))) # (\cpu|W_alu_result\(2) & (\rtx_timer|counter_snapshot\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000010100010001000000101010101010000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datab => \rtx_timer|ALT_INV_counter_snapshot\(27),
	datac => \rtx_timer|ALT_INV_counter_snapshot\(11),
	datad => \cpu|ALT_INV_W_alu_result\(2),
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \rtx_timer|ALT_INV_period_h_register\(11),
	datag => \rtx_timer|ALT_INV_period_l_register\(11),
	combout => \rtx_timer|read_mux_out[11]~8_combout\);

-- Location: FF_X30_Y19_N13
\rtx_timer|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out[11]~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(11));

-- Location: FF_X27_Y20_N32
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(11),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(11));

-- Location: LABCELL_X27_Y20_N30
\cpu|av_ld_byte1_data_nxt[3]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[3]~27_combout\ = ( \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(11) & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\cpu|av_ld_byte1_data_nxt[3]~2_combout\ & 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|rsp_demux|src1_valid~combout\) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11))))) ) ) ) # ( 
-- !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(11) & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\cpu|av_ld_byte1_data_nxt[3]~2_combout\ & ((!\mm_interconnect_0|rsp_demux|src1_valid~combout\) # 
-- (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11)))) ) ) ) # ( \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(11) & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|rsp_demux|src1_valid~combout\) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11)))) ) ) ) # ( 
-- !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(11) & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\mm_interconnect_0|rsp_demux|src1_valid~combout\) # 
-- (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111000000000010101000101010001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte1_data_nxt[3]~2_combout\,
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(11),
	datad => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(11),
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[3]~27_combout\);

-- Location: MLABCELL_X25_Y20_N48
\cpu|av_ld_byte1_data_nxt[3]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[3]~28_combout\ = ( \cpu|av_ld_byte1_data_nxt[3]~27_combout\ & ( (\cpu|av_ld_aligning_data~q\ & ((!\cpu|LessThan0~0_combout\ & ((\cpu|av_fill_bit~0_combout\))) # (\cpu|LessThan0~0_combout\ & (\cpu|av_ld_byte2_data\(3))))) ) ) # ( 
-- !\cpu|av_ld_byte1_data_nxt[3]~27_combout\ & ( (!\cpu|av_ld_aligning_data~q\) # ((!\cpu|LessThan0~0_combout\ & ((\cpu|av_fill_bit~0_combout\))) # (\cpu|LessThan0~0_combout\ & (\cpu|av_ld_byte2_data\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110111101111110011011110111100000001001000110000000100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_LessThan0~0_combout\,
	datab => \cpu|ALT_INV_av_ld_aligning_data~q\,
	datac => \cpu|ALT_INV_av_ld_byte2_data\(3),
	datad => \cpu|ALT_INV_av_fill_bit~0_combout\,
	dataf => \cpu|ALT_INV_av_ld_byte1_data_nxt[3]~27_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[3]~28_combout\);

-- Location: FF_X25_Y20_N49
\cpu|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte1_data_nxt[3]~28_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte1_data\(3));

-- Location: LABCELL_X35_Y18_N36
\cpu|E_alu_result[11]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[11]~19_combout\ = ( \cpu|Add2~73_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (((!\cpu|R_ctrl_logic~q\)) # (\cpu|E_logic_result[11]~18_combout\))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(11))))) ) ) # ( 
-- !\cpu|Add2~73_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (\cpu|E_logic_result[11]~18_combout\ & (\cpu|R_ctrl_logic~q\))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_logic_result[11]~18_combout\,
	datab => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \cpu|ALT_INV_R_ctrl_logic~q\,
	datad => \cpu|ALT_INV_E_shift_rot_result\(11),
	dataf => \cpu|ALT_INV_Add2~73_sumout\,
	combout => \cpu|E_alu_result[11]~19_combout\);

-- Location: FF_X35_Y18_N37
\cpu|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[11]~19_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(11));

-- Location: MLABCELL_X32_Y20_N57
\cpu|W_rf_wr_data[11]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[11]~18_combout\ = ( \cpu|W_alu_result\(11) & ( (!\cpu|R_ctrl_ld~DUPLICATE_q\ & (!\cpu|R_ctrl_br_cmp~q\ & ((!\cpu|R_ctrl_rdctl_inst~q\)))) # (\cpu|R_ctrl_ld~DUPLICATE_q\ & (((\cpu|av_ld_byte1_data\(3))))) ) ) # ( !\cpu|W_alu_result\(11) & 
-- ( (\cpu|R_ctrl_ld~DUPLICATE_q\ & \cpu|av_ld_byte1_data\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110001101000001011000110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_av_ld_byte1_data\(3),
	datad => \cpu|ALT_INV_R_ctrl_rdctl_inst~q\,
	dataf => \cpu|ALT_INV_W_alu_result\(11),
	combout => \cpu|W_rf_wr_data[11]~18_combout\);

-- Location: FF_X25_Y16_N31
\cpu|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[10]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(10));

-- Location: MLABCELL_X25_Y16_N57
\mm_interconnect_0|cmd_mux|src_payload~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~18_combout\ = (\cpu|d_writedata\(10) & \mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata\(10),
	datad => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~18_combout\);

-- Location: FF_X25_Y16_N59
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(10));

-- Location: MLABCELL_X3_Y4_N24
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(13),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X3_Y4_N26
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(13));

-- Location: LABCELL_X21_Y12_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~11_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(13))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\)) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~0_combout\))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(13)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(13),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(10),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X21_Y12_N13
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~11_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(10));

-- Location: MLABCELL_X25_Y16_N54
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[10]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[10]~16_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(10) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(10)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(10) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(10) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(10),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(10),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[10]~16_combout\);

-- Location: MLABCELL_X14_Y12_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[13]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(16),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[13]~feeder_combout\);

-- Location: FF_X14_Y12_N13
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[13]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(13));

-- Location: FF_X4_Y2_N41
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(13),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(13));

-- Location: MLABCELL_X3_Y2_N36
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~49_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(13) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(13))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(15))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(13) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(13)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(13),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(15),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(13),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~49_combout\);

-- Location: MLABCELL_X3_Y4_N42
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & ( 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\))) ) ) # ( 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\);

-- Location: MLABCELL_X3_Y2_N6
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & ( 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\) ) ) # ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & ( 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\);

-- Location: FF_X3_Y2_N38
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~49_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(14));

-- Location: LABCELL_X4_Y4_N3
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(14),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X4_Y4_N5
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(14));

-- Location: MLABCELL_X14_Y12_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[11]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(14),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[11]~feeder_combout\);

-- Location: FF_X14_Y12_N28
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[11]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(11));

-- Location: LABCELL_X33_Y24_N27
\mm_interconnect_0|cmd_mux|src_payload~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~11_combout\ = ( \cpu|d_writedata\(11) & ( \mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(11),
	combout => \mm_interconnect_0|cmd_mux|src_payload~11_combout\);

-- Location: FF_X33_Y24_N28
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(11));

-- Location: MLABCELL_X19_Y12_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[11]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[11]~9_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(11) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(11) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(11) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(11) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(11),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(11),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[11]~9_combout\);

-- Location: LABCELL_X22_Y19_N27
\mm_interconnect_0|cmd_mux|src_payload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~7_combout\ = ( \cpu|d_writedata\(12) & ( \mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datae => \cpu|ALT_INV_d_writedata\(12),
	combout => \mm_interconnect_0|cmd_mux|src_payload~7_combout\);

-- Location: FF_X22_Y19_N28
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(12));

-- Location: MLABCELL_X19_Y12_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[12]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[12]~3_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(12) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(12)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(12) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(12) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(12),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(12),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[12]~3_combout\);

-- Location: FF_X25_Y16_N35
\cpu|d_writedata[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[13]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata[13]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y16_N21
\mm_interconnect_0|cmd_mux|src_payload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~6_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata[13]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata[13]~DUPLICATE_q\,
	datae => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~6_combout\);

-- Location: FF_X25_Y16_N22
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(13));

-- Location: MLABCELL_X19_Y12_N54
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[13]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[13]~2_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(13) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(13) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(13) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(13) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(13),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(13),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[13]~2_combout\);

-- Location: MLABCELL_X25_Y16_N42
\mm_interconnect_0|cmd_mux|src_payload~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~15_combout\ = (\cpu|d_writedata\(14) & \mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_d_writedata\(14),
	datac => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~15_combout\);

-- Location: FF_X25_Y16_N44
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(14));

-- Location: MLABCELL_X25_Y16_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[14]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[14]~13_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(14) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(14)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(14) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(14) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(14),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(14),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[14]~13_combout\);

-- Location: MLABCELL_X14_Y12_N9
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[15]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(18),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[15]~feeder_combout\);

-- Location: LABCELL_X27_Y19_N6
\mm_interconnect_0|cmd_mux|src_data[33]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(33) = ( \cpu|d_byteenable\(1) & ( (\mm_interconnect_0|cmd_mux|saved_grant\(0)) # (\mm_interconnect_0|cmd_mux|saved_grant\(1)) ) ) # ( !\cpu|d_byteenable\(1) & ( \mm_interconnect_0|cmd_mux|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \cpu|ALT_INV_d_byteenable\(1),
	combout => \mm_interconnect_0|cmd_mux|src_data\(33));

-- Location: FF_X27_Y19_N8
\cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\(1));

-- Location: LABCELL_X27_Y19_N51
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[1]~1_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_byteenable\(1),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[1]~1_combout\);

-- Location: M10K_X20_Y12_N0
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0E014148640FCBB044D42F48A18C053083B0606500CEC160AD068531504D284A20F8AA19812048BC2BC162902D2542F13CE6350963984E15C5126CD42243739026378481109331C12134863A876124F519C3217C600F8510A8D030C893F07F3A8360DCCE358BD28C5E348751088F168883189E228113AC7626C8805CA7090341",
	mem_init1 => "901C250520DCF1254DC200BC04C5D160BD108DA34488110C513C3D17CE522CA70D00B2346924CD81C431208141245E20C220A0161AC19194EC0DC6829018380FA160E9194F236C10238990D81F2542D08CA921CBD3180D33C2A2C4643A8F32783433020134C60A4092942D398291783A2104530C33114143B0EC3782017C77210D433C202E8F91904E074121800D124E1320813B48A2E07E1401E31C3D2F4BD1C07420C7D1E44637021050D33941E268730D02023844130A31946D210071E8650B4F6394B6064FB148D82BCA5398D230812050E425C312504A1305917014170300384B35CB015C87018EE3000718CED0CC721B4980A0B4200B81C0EE36874094",
	mem_init0 => "4E1FCB01A8E61D09A154A3000773884E018E53A8C8398642A0CB32458388440CCE336C48364B8338D632423174233BCBF3BC1E0EC5A33C1211CED01852274811086B034E42DC1C350A43247B2F80D0C89C18CA531C742DCA2170F41844D1FC8B3D0F72604D288342D0BA0903E0E4A32740B3B0011D453394D71A446168313DC54104CF3344E2D4030A003144130807F20443120473F06426CFB39851160AD26432398E7268E3324B413C071AC5F010223B4113542D088421747C2500F28CC539C6212C05108E9344253D0990A4F3128E30283519071040411B8142D40334C9E360D00508637C622B4632B8852382A0C0283785B2A80924CC4050D1394951E8F9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "StepperMotorControl_CPU_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "StepperMotorControl_CPU:cpu|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_psf1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 10,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_en~0_combout\,
	portare => VCC,
	clk0 => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \rst_controller|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X14_Y12_N10
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[15]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(15));

-- Location: MLABCELL_X25_Y16_N39
\cpu|d_writedata[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[15]~feeder_combout\ = \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	combout => \cpu|d_writedata[15]~feeder_combout\);

-- Location: FF_X25_Y16_N40
\cpu|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[15]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(15));

-- Location: MLABCELL_X25_Y14_N39
\mm_interconnect_0|cmd_mux|src_payload~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~14_combout\ = ( \cpu|d_writedata\(15) & ( \mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu|ALT_INV_d_writedata\(15),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~14_combout\);

-- Location: FF_X25_Y14_N40
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(15));

-- Location: MLABCELL_X14_Y12_N57
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[15]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[15]~12_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(15) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(15)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(15) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(15),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(15),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[15]~12_combout\);

-- Location: LABCELL_X21_Y12_N42
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~7_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(15))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~0_combout\)) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(15)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000111111101110000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(15),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(12),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~7_combout\);

-- Location: FF_X21_Y12_N44
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~7_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(12));

-- Location: LABCELL_X9_Y4_N30
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[12]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(12),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[12]~feeder_combout\);

-- Location: FF_X9_Y4_N31
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[12]~feeder_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(12));

-- Location: MLABCELL_X3_Y2_N3
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~54_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(12) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(12))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(14))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(12) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(12)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(12),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(14),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(12),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~54_combout\);

-- Location: FF_X3_Y2_N5
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~54_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(13));

-- Location: LABCELL_X9_Y4_N24
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[11]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(11),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[11]~feeder_combout\);

-- Location: FF_X9_Y4_N25
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[11]~feeder_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(11));

-- Location: MLABCELL_X3_Y2_N0
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~51_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(11) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(11))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(13))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(11) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(11))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(13),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(11),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(11),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~51_combout\);

-- Location: FF_X3_Y2_N2
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~51_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(12));

-- Location: FF_X3_Y4_N38
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(12),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(12));

-- Location: MLABCELL_X14_Y12_N24
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[9]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(12),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[9]~feeder_combout\);

-- Location: FF_X14_Y12_N26
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[9]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(9));

-- Location: FF_X9_Y4_N38
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(9),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(9));

-- Location: MLABCELL_X3_Y2_N54
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~50_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(9) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(9))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(11))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(9) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(9)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(9),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(11),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(9),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~50_combout\);

-- Location: FF_X3_Y2_N56
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~50_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(10));

-- Location: LABCELL_X4_Y4_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(10),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: FF_X4_Y4_N29
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(10));

-- Location: LABCELL_X9_Y4_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[10]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(10),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[10]~feeder_combout\);

-- Location: FF_X9_Y4_N16
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[10]~feeder_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(10));

-- Location: MLABCELL_X3_Y2_N57
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~52_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(10) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(10))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(12))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(10) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(10)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(10),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(12),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(10),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~52_combout\);

-- Location: FF_X3_Y2_N59
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~52_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(11));

-- Location: FF_X4_Y4_N35
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(11),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(11));

-- Location: LABCELL_X22_Y12_N30
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[8]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[8]~10_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(11)) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(11))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(2) & (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4)))) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(11)) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(11))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(2) & (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010111010000000001010101000010000101110100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(2),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(4),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(11),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(8),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[8]~10_combout\);

-- Location: LABCELL_X13_Y10_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~6_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_rd_d1~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_rd_d1~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_rd_d1~q\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(35),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_rd_d1~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~6_combout\);

-- Location: FF_X22_Y12_N31
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[8]~10_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(8));

-- Location: FF_X9_Y4_N29
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(8),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(8));

-- Location: MLABCELL_X3_Y2_N21
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~53_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(8) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(8))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(10))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(8) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(8)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(8),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(10),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(8),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~53_combout\);

-- Location: FF_X3_Y2_N23
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~53_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(9));

-- Location: MLABCELL_X8_Y4_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[7]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(7),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[7]~feeder_combout\);

-- Location: FF_X8_Y4_N49
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[7]~feeder_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(7));

-- Location: MLABCELL_X3_Y2_N18
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~48_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(7) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(7))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(9))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(7) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(7))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(9),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(7),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(7),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~48_combout\);

-- Location: FF_X3_Y2_N20
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~48_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(8));

-- Location: FF_X4_Y2_N55
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(4),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(4));

-- Location: MLABCELL_X3_Y2_N24
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~27_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(4) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(4))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(6))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(4) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(4)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(4),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(6),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(4),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~27_combout\);

-- Location: FF_X3_Y2_N26
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~27_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(5));

-- Location: FF_X9_Y4_N59
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(5),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(5));

-- Location: LABCELL_X9_Y4_N3
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[5]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(5),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[5]~feeder_combout\);

-- Location: FF_X9_Y4_N5
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[5]~feeder_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(5));

-- Location: MLABCELL_X3_Y2_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~33_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(5) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(5))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(7))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(5) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(5)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(5),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(7),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(5),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~33_combout\);

-- Location: FF_X3_Y2_N29
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~33_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(6));

-- Location: FF_X4_Y4_N59
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(6),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(6));

-- Location: FF_X8_Y4_N47
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(6),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(6));

-- Location: FF_X15_Y12_N28
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[6]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[6]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y4_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~44_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(6) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[6]~DUPLICATE_q\ ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(6) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[6]~DUPLICATE_q\ & ( 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ ) ) ) # ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(6) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[6]~DUPLICATE_q\ & ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(6),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg[6]~DUPLICATE_q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~44_combout\);

-- Location: MLABCELL_X3_Y2_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~45_combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(7)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(8))) ) ) ) # ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(7)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(8))) ) ) ) # ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(8) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) ) # ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~44_combout\))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001010000010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(8),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(7),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~44_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_cdr~combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~45_combout\);

-- Location: FF_X3_Y2_N35
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~45_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(7));

-- Location: FF_X4_Y4_N56
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(7),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(7));

-- Location: LABCELL_X21_Y12_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~8_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~0_combout\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(7),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(4),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~8_combout\);

-- Location: FF_X21_Y12_N46
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~8_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(4));

-- Location: LABCELL_X22_Y16_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[4]~6_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(4) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ ) ) # ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(4) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(4) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(4) & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(4),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(4),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[4]~6_combout\);

-- Location: FF_X21_Y12_N28
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[10]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(10));

-- Location: FF_X28_Y20_N43
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(10),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LABCELL_X22_Y18_N30
\jtag_uart|ac~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|ac~0_combout\ = ( \jtag_uart|ac~q\ & ( \jtag_uart|ien_AE~0_combout\ & ( ((!\cpu|d_writedata\(10)) # (\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)) # 
-- (\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\) ) ) ) # ( !\jtag_uart|ac~q\ & ( \jtag_uart|ien_AE~0_combout\ & ( (\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\) # 
-- (\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\) ) ) ) # ( \jtag_uart|ac~q\ & ( !\jtag_uart|ien_AE~0_combout\ ) ) # ( !\jtag_uart|ac~q\ & ( !\jtag_uart|ien_AE~0_combout\ & ( 
-- (\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\) # (\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111111111111111111101011111010111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_t_pause~reg0_q\,
	datab => \cpu|ALT_INV_d_writedata\(10),
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	datae => \jtag_uart|ALT_INV_ac~q\,
	dataf => \jtag_uart|ALT_INV_ien_AE~0_combout\,
	combout => \jtag_uart|ac~0_combout\);

-- Location: FF_X22_Y18_N31
\jtag_uart|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|ac~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|ac~q\);

-- Location: FF_X28_Y20_N47
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \jtag_uart|ac~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: FF_X46_Y17_N41
\rtx_timer|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|internal_counter\(10),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(10));

-- Location: FF_X45_Y19_N19
\rtx_timer|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|internal_counter\(26),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(26));

-- Location: FF_X43_Y19_N49
\rtx_timer|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(10),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(10));

-- Location: LABCELL_X45_Y19_N54
\rtx_timer|read_mux_out[10]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[10]~24_combout\ = ( !\cpu|W_alu_result\(4) & ( (\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (\rtx_timer|period_l_register\(10))) # (\cpu|W_alu_result\(2) & (((\rtx_timer|period_h_register\(10))))))) ) ) # ( 
-- \cpu|W_alu_result\(4) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (\rtx_timer|counter_snapshot\(10))) # (\cpu|W_alu_result\(2) & (((\rtx_timer|counter_snapshot\(26))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000010000100110000010011000100110000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datac => \rtx_timer|ALT_INV_counter_snapshot\(10),
	datad => \rtx_timer|ALT_INV_counter_snapshot\(26),
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \rtx_timer|ALT_INV_period_h_register\(10),
	datag => \rtx_timer|ALT_INV_period_l_register\(10),
	combout => \rtx_timer|read_mux_out[10]~24_combout\);

-- Location: FF_X45_Y19_N56
\rtx_timer|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out[10]~24_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(10));

-- Location: FF_X28_Y20_N11
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(10),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(10));

-- Location: LABCELL_X28_Y20_N9
\cpu|av_ld_byte1_data_nxt[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[2]~14_combout\ = ( !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(10) & ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & 
-- ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10)))) ) ) ) # ( \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(10) & ( 
-- !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10)))) ) ) ) # ( !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(10) & ( !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010001010100010101000101010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~31_combout\,
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(10),
	datae => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(10),
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \cpu|av_ld_byte1_data_nxt[2]~14_combout\);

-- Location: LABCELL_X28_Y20_N42
\cpu|av_ld_byte1_data_nxt[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[2]~15_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & ( \cpu|av_ld_byte1_data_nxt[2]~14_combout\ & ( (!\mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- ((!\cpu|av_ld_byte1_data_nxt[2]~7_combout\) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) ) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & ( \cpu|av_ld_byte1_data_nxt[2]~14_combout\ & ( 
-- (!\cpu|av_ld_byte1_data_nxt[2]~7_combout\) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111110011001010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \cpu|ALT_INV_av_ld_byte1_data_nxt[2]~7_combout\,
	datad => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datae => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(10),
	dataf => \cpu|ALT_INV_av_ld_byte1_data_nxt[2]~14_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[2]~15_combout\);

-- Location: MLABCELL_X25_Y20_N51
\cpu|av_ld_byte1_data_nxt[2]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[2]~16_combout\ = ( \cpu|av_fill_bit~0_combout\ & ( (!\cpu|av_ld_aligning_data~q\ & (((!\cpu|av_ld_byte1_data_nxt[2]~15_combout\)))) # (\cpu|av_ld_aligning_data~q\ & ((!\cpu|LessThan0~0_combout\) # ((\cpu|av_ld_byte2_data\(2))))) 
-- ) ) # ( !\cpu|av_fill_bit~0_combout\ & ( (!\cpu|av_ld_aligning_data~q\ & (((!\cpu|av_ld_byte1_data_nxt[2]~15_combout\)))) # (\cpu|av_ld_aligning_data~q\ & (\cpu|LessThan0~0_combout\ & (\cpu|av_ld_byte2_data\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110100000001110011010000000111101111001000111110111100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_LessThan0~0_combout\,
	datab => \cpu|ALT_INV_av_ld_aligning_data~q\,
	datac => \cpu|ALT_INV_av_ld_byte2_data\(2),
	datad => \cpu|ALT_INV_av_ld_byte1_data_nxt[2]~15_combout\,
	dataf => \cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[2]~16_combout\);

-- Location: FF_X25_Y20_N52
\cpu|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte1_data_nxt[2]~16_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte1_data\(2));

-- Location: LABCELL_X27_Y19_N33
\cpu|W_rf_wr_data[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[10]~14_combout\ = ( \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (\cpu|av_ld_byte1_data\(2) & \cpu|R_ctrl_ld~q\) ) ) # ( !\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (!\cpu|R_ctrl_ld~q\ & (!\cpu|R_ctrl_br_cmp~q\ & (\cpu|W_alu_result\(10)))) # 
-- (\cpu|R_ctrl_ld~q\ & (((\cpu|av_ld_byte1_data\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001111001000100000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datab => \cpu|ALT_INV_W_alu_result\(10),
	datac => \cpu|ALT_INV_av_ld_byte1_data\(2),
	datad => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	combout => \cpu|W_rf_wr_data[10]~14_combout\);

-- Location: LABCELL_X36_Y16_N30
\cpu|E_st_data[29]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[29]~5_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(13) & ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5) & ( (!\cpu|D_iw\(4)) # 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(29)) ) ) ) # ( !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(13) & ( 
-- \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5) & ( (!\cpu|D_iw\(4) & (!\cpu|D_iw[3]~DUPLICATE_q\)) # (\cpu|D_iw\(4) & ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))) ) ) ) # ( 
-- \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(13) & ( !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5) & ( (!\cpu|D_iw\(4) & (\cpu|D_iw[3]~DUPLICATE_q\)) # (\cpu|D_iw\(4) & 
-- ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))) ) ) ) # ( !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(13) & ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5) & ( (\cpu|D_iw\(4) & \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100000011111111000000110011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_D_iw\(4),
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(29),
	datae => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(13),
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	combout => \cpu|E_st_data[29]~5_combout\);

-- Location: FF_X36_Y16_N31
\cpu|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_st_data[29]~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(29));

-- Location: LABCELL_X36_Y16_N0
\mm_interconnect_0|cmd_mux|src_payload~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~29_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_writedata\(29),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~29_combout\);

-- Location: FF_X36_Y16_N2
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(29));

-- Location: FF_X4_Y4_N47
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(32),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(32));

-- Location: LABCELL_X22_Y12_N54
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~13_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) & ( 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4) & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~15_combout\)) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(32) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4) & (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~15_combout\ & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\)) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(32) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000001010000000000110011001100110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(4),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(32),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~15_combout\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(29),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X22_Y12_N55
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~13_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(29));

-- Location: LABCELL_X36_Y16_N39
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[29]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[29]~27_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(29) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(29)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(29) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(29) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(29),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(29),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[29]~27_combout\);

-- Location: FF_X17_Y12_N19
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[17]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(17));

-- Location: FF_X31_Y21_N10
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(17),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LABCELL_X31_Y21_N9
\cpu|av_ld_byte2_data_nxt[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[1]~6_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & ( !\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & ( (!\mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17)))) ) ) ) # ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & ( !\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & ( (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010110010001100100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(17),
	datae => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(17),
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~31_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[1]~6_combout\);

-- Location: LABCELL_X31_Y21_N42
\cpu|av_ld_byte2_data_nxt[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[1]~7_combout\ = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( \cpu|av_ld_byte2_data_nxt[1]~6_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\) # 
-- (!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~3_combout\) ) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( \cpu|av_ld_byte2_data_nxt[1]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~3_combout\,
	datae => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	dataf => \cpu|ALT_INV_av_ld_byte2_data_nxt[1]~6_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[1]~7_combout\);

-- Location: MLABCELL_X25_Y20_N0
\cpu|av_ld_byte2_data_nxt[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[1]~8_combout\ = ( \cpu|av_ld_byte2_data_nxt[1]~7_combout\ & ( \cpu|av_fill_bit~0_combout\ & ( (\cpu|av_ld_aligning_data~q\ & ((!\cpu|LessThan0~0_combout\) # (\cpu|av_ld_byte3_data\(1)))) ) ) ) # ( 
-- !\cpu|av_ld_byte2_data_nxt[1]~7_combout\ & ( \cpu|av_fill_bit~0_combout\ & ( ((!\cpu|LessThan0~0_combout\) # (!\cpu|av_ld_aligning_data~q\)) # (\cpu|av_ld_byte3_data\(1)) ) ) ) # ( \cpu|av_ld_byte2_data_nxt[1]~7_combout\ & ( !\cpu|av_fill_bit~0_combout\ & 
-- ( (\cpu|av_ld_byte3_data\(1) & (\cpu|LessThan0~0_combout\ & \cpu|av_ld_aligning_data~q\)) ) ) ) # ( !\cpu|av_ld_byte2_data_nxt[1]~7_combout\ & ( !\cpu|av_fill_bit~0_combout\ & ( (!\cpu|av_ld_aligning_data~q\) # ((\cpu|av_ld_byte3_data\(1) & 
-- \cpu|LessThan0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000011000000000000001111111111111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_av_ld_byte3_data\(1),
	datac => \cpu|ALT_INV_LessThan0~0_combout\,
	datad => \cpu|ALT_INV_av_ld_aligning_data~q\,
	datae => \cpu|ALT_INV_av_ld_byte2_data_nxt[1]~7_combout\,
	dataf => \cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[1]~8_combout\);

-- Location: FF_X25_Y20_N1
\cpu|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte2_data_nxt[1]~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte2_data\(1));

-- Location: LABCELL_X23_Y19_N24
\jtag_uart|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|LessThan0~0_combout\ = ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ( 
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) ) # ( 
-- !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ( (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) 
-- & ((\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # 
-- (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	dataf => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	combout => \jtag_uart|LessThan0~0_combout\);

-- Location: LABCELL_X21_Y19_N12
\jtag_uart|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|LessThan0~1_combout\ = ( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ( !\jtag_uart|LessThan0~0_combout\ & ( 
-- (!\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	datae => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	dataf => \jtag_uart|ALT_INV_LessThan0~0_combout\,
	combout => \jtag_uart|LessThan0~1_combout\);

-- Location: FF_X21_Y19_N13
\jtag_uart|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|LessThan0~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|fifo_AE~q\);

-- Location: FF_X27_Y20_N23
\jtag_uart|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \jtag_uart|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|ien_AE~q\);

-- Location: MLABCELL_X25_Y18_N45
\jtag_uart|av_readdata[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|av_readdata\(9) = ( \jtag_uart|ien_AE~q\ & ( \jtag_uart|fifo_AE~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|ALT_INV_fifo_AE~q\,
	dataf => \jtag_uart|ALT_INV_ien_AE~q\,
	combout => \jtag_uart|av_readdata\(9));

-- Location: FF_X25_Y18_N46
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|av_readdata\(9),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: MLABCELL_X25_Y18_N42
\cpu|av_ld_byte1_data_nxt[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[1]~17_combout\ = ( \mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9) & 
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))) # (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9)) ) ) # ( !\mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(9),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(9),
	dataf => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	combout => \cpu|av_ld_byte1_data_nxt[1]~17_combout\);

-- Location: MLABCELL_X42_Y19_N6
\rtx_timer|counter_snapshot[9]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[9]~7_combout\ = !\rtx_timer|internal_counter\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_internal_counter\(9),
	combout => \rtx_timer|counter_snapshot[9]~7_combout\);

-- Location: FF_X42_Y19_N7
\rtx_timer|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[9]~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(9));

-- Location: LABCELL_X45_Y19_N27
\rtx_timer|counter_snapshot[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[25]~feeder_combout\ = \rtx_timer|internal_counter\(25)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_internal_counter\(25),
	combout => \rtx_timer|counter_snapshot[25]~feeder_combout\);

-- Location: FF_X45_Y19_N29
\rtx_timer|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[25]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(25));

-- Location: LABCELL_X30_Y19_N33
\rtx_timer|read_mux_out[9]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[9]~20_combout\ = ( !\cpu|W_alu_result\(4) & ( (\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (!\rtx_timer|period_l_register\(9))) # (\cpu|W_alu_result\(2) & (((\rtx_timer|period_h_register\(9))))))) ) ) # ( 
-- \cpu|W_alu_result\(4) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (\rtx_timer|counter_snapshot\(9))) # (\cpu|W_alu_result\(2) & (((\rtx_timer|counter_snapshot\(25))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100000001010001000010000000100001000000010100010010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_W_alu_result\(2),
	datac => \rtx_timer|ALT_INV_counter_snapshot\(9),
	datad => \rtx_timer|ALT_INV_period_h_register\(9),
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \rtx_timer|ALT_INV_counter_snapshot\(25),
	datag => \rtx_timer|ALT_INV_period_l_register\(9),
	combout => \rtx_timer|read_mux_out[9]~20_combout\);

-- Location: FF_X30_Y19_N34
\rtx_timer|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out[9]~20_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(9));

-- Location: FF_X30_Y22_N38
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(9),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(9));

-- Location: LABCELL_X30_Y22_N36
\cpu|av_ld_byte1_data_nxt[1]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[1]~18_combout\ = ( \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(9) & ( \cpu|av_ld_byte1_data_nxt[1]~3_combout\ & ( (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (!\cpu|av_ld_byte1_data_nxt[1]~17_combout\ & !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) ) ) ) # ( !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(9) & ( \cpu|av_ld_byte1_data_nxt[1]~3_combout\ & ( 
-- (!\cpu|av_ld_byte1_data_nxt[1]~17_combout\ & !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) ) ) ) # ( \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(9) & ( !\cpu|av_ld_byte1_data_nxt[1]~3_combout\ & ( 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & !\cpu|av_ld_byte1_data_nxt[1]~17_combout\) ) ) ) # ( !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(9) & ( !\cpu|av_ld_byte1_data_nxt[1]~3_combout\ & ( 
-- !\cpu|av_ld_byte1_data_nxt[1]~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100100010001000100011001100000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \cpu|ALT_INV_av_ld_byte1_data_nxt[1]~17_combout\,
	datad => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datae => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(9),
	dataf => \cpu|ALT_INV_av_ld_byte1_data_nxt[1]~3_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[1]~18_combout\);

-- Location: MLABCELL_X25_Y20_N42
\cpu|av_ld_byte1_data_nxt[1]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[1]~19_combout\ = ( \cpu|av_ld_aligning_data~q\ & ( \cpu|av_ld_byte1_data_nxt[1]~18_combout\ & ( (!\cpu|LessThan0~0_combout\ & ((\cpu|av_fill_bit~0_combout\))) # (\cpu|LessThan0~0_combout\ & (\cpu|av_ld_byte2_data\(1))) ) ) ) # ( 
-- \cpu|av_ld_aligning_data~q\ & ( !\cpu|av_ld_byte1_data_nxt[1]~18_combout\ & ( (!\cpu|LessThan0~0_combout\ & ((\cpu|av_fill_bit~0_combout\))) # (\cpu|LessThan0~0_combout\ & (\cpu|av_ld_byte2_data\(1))) ) ) ) # ( !\cpu|av_ld_aligning_data~q\ & ( 
-- !\cpu|av_ld_byte1_data_nxt[1]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001101010011010100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte2_data\(1),
	datab => \cpu|ALT_INV_av_fill_bit~0_combout\,
	datac => \cpu|ALT_INV_LessThan0~0_combout\,
	datae => \cpu|ALT_INV_av_ld_aligning_data~q\,
	dataf => \cpu|ALT_INV_av_ld_byte1_data_nxt[1]~18_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[1]~19_combout\);

-- Location: FF_X25_Y20_N43
\cpu|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte1_data_nxt[1]~19_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte1_data\(1));

-- Location: MLABCELL_X37_Y24_N33
\cpu|W_rf_wr_data[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[9]~15_combout\ = ( \cpu|W_alu_result\(9) & ( (!\cpu|R_ctrl_ld~DUPLICATE_q\ & (((!\cpu|R_ctrl_br_cmp~q\ & !\cpu|R_ctrl_rdctl_inst~q\)))) # (\cpu|R_ctrl_ld~DUPLICATE_q\ & (\cpu|av_ld_byte1_data\(1))) ) ) # ( !\cpu|W_alu_result\(9) & ( 
-- (\cpu|R_ctrl_ld~DUPLICATE_q\ & \cpu|av_ld_byte1_data\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101100010001000100010001000100011011000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datab => \cpu|ALT_INV_av_ld_byte1_data\(1),
	datac => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datad => \cpu|ALT_INV_R_ctrl_rdctl_inst~q\,
	datae => \cpu|ALT_INV_W_alu_result\(9),
	combout => \cpu|W_rf_wr_data[9]~15_combout\);

-- Location: LABCELL_X27_Y16_N27
\cpu|E_st_data[28]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[28]~4_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(12) & ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4) & ( (!\cpu|D_iw\(4)) # 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(28)) ) ) ) # ( !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(12) & ( 
-- \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4) & ( (!\cpu|D_iw\(4) & (!\cpu|D_iw[3]~DUPLICATE_q\)) # (\cpu|D_iw\(4) & ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))) ) ) ) # ( 
-- \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(12) & ( !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4) & ( (!\cpu|D_iw\(4) & (\cpu|D_iw[3]~DUPLICATE_q\)) # (\cpu|D_iw\(4) & 
-- ((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))) ) ) ) # ( !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(12) & ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4) & ( (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(28) & \cpu|D_iw\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100110101001110100011101000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datab => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(28),
	datac => \cpu|ALT_INV_D_iw\(4),
	datae => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(12),
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	combout => \cpu|E_st_data[28]~4_combout\);

-- Location: FF_X27_Y16_N28
\cpu|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_st_data[28]~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(28));

-- Location: LABCELL_X15_Y12_N18
\mm_interconnect_0|cmd_mux|src_payload~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~28_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_writedata\(28),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~28_combout\);

-- Location: FF_X15_Y12_N20
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(28));

-- Location: LABCELL_X15_Y12_N21
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[28]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[28]~26_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(28) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(28)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(28) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(28),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(28),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[28]~26_combout\);

-- Location: FF_X17_Y12_N7
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[30]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(30));

-- Location: FF_X32_Y16_N16
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(30),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LABCELL_X30_Y21_N54
\cpu|F_iw[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[30]~30_combout\ = ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (!\cpu|intr_req~0_combout\ & (((\mm_interconnect_0|rsp_demux|src0_valid~combout\ & \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~19_combout\))) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (!\cpu|intr_req~0_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000001010001010100000101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_intr_req~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~19_combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(30),
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	combout => \cpu|F_iw[30]~30_combout\);

-- Location: FF_X30_Y21_N55
\cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[30]~30_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(30));

-- Location: FF_X32_Y18_N5
\cpu|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_src1[23]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(0));

-- Location: LABCELL_X31_Y19_N0
\cpu|E_logic_result[0]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[0]~22_combout\ = ( \cpu|E_src2\(0) & ( \cpu|E_src1\(0) & ( !\cpu|R_logic_op\(1) $ (!\cpu|R_logic_op\(0)) ) ) ) # ( !\cpu|E_src2\(0) & ( \cpu|E_src1\(0) & ( \cpu|R_logic_op\(1) ) ) ) # ( \cpu|E_src2\(0) & ( !\cpu|E_src1\(0) & ( 
-- \cpu|R_logic_op\(1) ) ) ) # ( !\cpu|E_src2\(0) & ( !\cpu|E_src1\(0) & ( (!\cpu|R_logic_op\(1) & !\cpu|R_logic_op\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010101010101010101010101010101010101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(1),
	datac => \cpu|ALT_INV_R_logic_op\(0),
	datae => \cpu|ALT_INV_E_src2\(0),
	dataf => \cpu|ALT_INV_E_src1\(0),
	combout => \cpu|E_logic_result[0]~22_combout\);

-- Location: LABCELL_X36_Y17_N39
\cpu|E_alu_result[0]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[0]~20_combout\ = ( \cpu|Add2~81_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\) # ((\cpu|E_logic_result[0]~22_combout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(0))))) ) ) # ( !\cpu|Add2~81_sumout\ & 
-- ( (!\cpu|R_ctrl_shift_rot~q\ & (\cpu|R_ctrl_logic~q\ & ((\cpu|E_logic_result[0]~22_combout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(0),
	datad => \cpu|ALT_INV_E_logic_result[0]~22_combout\,
	dataf => \cpu|ALT_INV_Add2~81_sumout\,
	combout => \cpu|E_alu_result[0]~20_combout\);

-- Location: FF_X36_Y17_N41
\cpu|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[0]~20_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(0));

-- Location: MLABCELL_X37_Y20_N3
\cpu|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|LessThan0~0_combout\ = ( \cpu|av_ld_align_cycle\(1) & ( (!\cpu|av_ld_align_cycle\(0) & (\cpu|W_alu_result\(1) & \cpu|W_alu_result\(0))) ) ) # ( !\cpu|av_ld_align_cycle\(1) & ( ((!\cpu|av_ld_align_cycle\(0) & \cpu|W_alu_result\(0))) # 
-- (\cpu|W_alu_result\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111001111000011111100111100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_av_ld_align_cycle\(0),
	datac => \cpu|ALT_INV_W_alu_result\(1),
	datad => \cpu|ALT_INV_W_alu_result\(0),
	dataf => \cpu|ALT_INV_av_ld_align_cycle\(1),
	combout => \cpu|LessThan0~0_combout\);

-- Location: LABCELL_X27_Y17_N42
\cpu|av_ld_byte2_data_nxt[7]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[7]~21_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23) & ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( 
-- ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~9_combout\)) # (\mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) ) # ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23) & ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~9_combout\) ) ) ) # ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23) & ( !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( 
-- \mm_interconnect_0|rsp_demux|src1_valid~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000011110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~9_combout\,
	datae => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(23),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	combout => \cpu|av_ld_byte2_data_nxt[7]~21_combout\);

-- Location: LABCELL_X27_Y17_N33
\cpu|av_ld_byte2_data_nxt[7]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data_nxt[7]~22_combout\ = ( \cpu|av_fill_bit~0_combout\ & ( \cpu|av_ld_byte3_data\(7) & ( (\cpu|av_ld_byte2_data_nxt[7]~21_combout\) # (\cpu|av_ld_aligning_data~q\) ) ) ) # ( !\cpu|av_fill_bit~0_combout\ & ( \cpu|av_ld_byte3_data\(7) & ( 
-- (!\cpu|av_ld_aligning_data~q\ & ((\cpu|av_ld_byte2_data_nxt[7]~21_combout\))) # (\cpu|av_ld_aligning_data~q\ & (\cpu|LessThan0~0_combout\)) ) ) ) # ( \cpu|av_fill_bit~0_combout\ & ( !\cpu|av_ld_byte3_data\(7) & ( (!\cpu|av_ld_aligning_data~q\ & 
-- ((\cpu|av_ld_byte2_data_nxt[7]~21_combout\))) # (\cpu|av_ld_aligning_data~q\ & (!\cpu|LessThan0~0_combout\)) ) ) ) # ( !\cpu|av_fill_bit~0_combout\ & ( !\cpu|av_ld_byte3_data\(7) & ( (!\cpu|av_ld_aligning_data~q\ & 
-- \cpu|av_ld_byte2_data_nxt[7]~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010011100100111000011011000110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \cpu|ALT_INV_LessThan0~0_combout\,
	datac => \cpu|ALT_INV_av_ld_byte2_data_nxt[7]~21_combout\,
	datae => \cpu|ALT_INV_av_fill_bit~0_combout\,
	dataf => \cpu|ALT_INV_av_ld_byte3_data\(7),
	combout => \cpu|av_ld_byte2_data_nxt[7]~22_combout\);

-- Location: FF_X27_Y17_N35
\cpu|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte2_data_nxt[7]~22_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte2_data\(7));

-- Location: LABCELL_X43_Y17_N54
\rtx_timer|period_h_register[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_h_register[15]~feeder_combout\ = ( \cpu|d_writedata\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_d_writedata\(15),
	combout => \rtx_timer|period_h_register[15]~feeder_combout\);

-- Location: FF_X43_Y17_N55
\rtx_timer|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_h_register[15]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(15));

-- Location: FF_X43_Y19_N23
\rtx_timer|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|internal_counter\(15),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(15));

-- Location: LABCELL_X46_Y17_N33
\rtx_timer|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~1_sumout\ = SUM(( \rtx_timer|internal_counter\(31) ) + ( VCC ) + ( \rtx_timer|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(31),
	cin => \rtx_timer|Add0~30\,
	sumout => \rtx_timer|Add0~1_sumout\);

-- Location: FF_X46_Y17_N35
\rtx_timer|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~1_sumout\,
	asdata => \rtx_timer|period_h_register\(15),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(31));

-- Location: LABCELL_X43_Y19_N33
\rtx_timer|counter_snapshot[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[31]~feeder_combout\ = ( \rtx_timer|internal_counter\(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rtx_timer|ALT_INV_internal_counter\(31),
	combout => \rtx_timer|counter_snapshot[31]~feeder_combout\);

-- Location: FF_X43_Y19_N34
\rtx_timer|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[31]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(31));

-- Location: FF_X43_Y18_N13
\rtx_timer|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(15),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(15));

-- Location: LABCELL_X43_Y19_N36
\rtx_timer|read_mux_out[15]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[15]~28_combout\ = ( !\cpu|W_alu_result\(4) & ( (\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (((\rtx_timer|period_l_register\(15))))) # (\cpu|W_alu_result\(2) & (\rtx_timer|period_h_register\(15))))) ) ) # ( 
-- \cpu|W_alu_result\(4) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & (((!\cpu|W_alu_result\(2) & (\rtx_timer|counter_snapshot\(15))) # (\cpu|W_alu_result\(2) & ((\rtx_timer|counter_snapshot\(31))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100010001000010100000000000000101000100010000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datab => \rtx_timer|ALT_INV_period_h_register\(15),
	datac => \rtx_timer|ALT_INV_counter_snapshot\(15),
	datad => \cpu|ALT_INV_W_alu_result\(2),
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \rtx_timer|ALT_INV_counter_snapshot\(31),
	datag => \rtx_timer|ALT_INV_period_l_register\(15),
	combout => \rtx_timer|read_mux_out[15]~28_combout\);

-- Location: FF_X43_Y19_N37
\rtx_timer|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out[15]~28_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(15));

-- Location: FF_X27_Y17_N50
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(15),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(15));

-- Location: MLABCELL_X32_Y19_N27
\jtag_uart|rvalid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|rvalid~0_combout\ = ( \jtag_uart|fifo_rd~2_combout\ & ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ ) ) # ( !\jtag_uart|fifo_rd~2_combout\ & ( \jtag_uart|rvalid~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	datad => \jtag_uart|ALT_INV_rvalid~q\,
	dataf => \jtag_uart|ALT_INV_fifo_rd~2_combout\,
	combout => \jtag_uart|rvalid~0_combout\);

-- Location: FF_X32_Y19_N29
\jtag_uart|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|rvalid~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|rvalid~q\);

-- Location: FF_X32_Y19_N17
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \jtag_uart|rvalid~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: MLABCELL_X32_Y19_N15
\cpu|av_ld_byte1_data_nxt[7]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[7]~12_combout\ = ( !\mm_interconnect_0|rsp_mux_001|src_payload~31_combout\ & ( (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(15),
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~31_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[7]~12_combout\);

-- Location: LABCELL_X27_Y17_N48
\cpu|av_ld_byte1_data_nxt[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[7]~13_combout\ = ( \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(15) & ( \cpu|av_ld_byte1_data_nxt[7]~12_combout\ & ( ((\mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15))) # (\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(15) & ( 
-- \cpu|av_ld_byte1_data_nxt[7]~12_combout\ & ( (\mm_interconnect_0|rsp_demux|src1_valid~combout\ & \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15)) ) ) ) # ( \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(15) & ( 
-- !\cpu|av_ld_byte1_data_nxt[7]~12_combout\ ) ) # ( !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(15) & ( !\cpu|av_ld_byte1_data_nxt[7]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000101000001010011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(15),
	datae => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(15),
	dataf => \cpu|ALT_INV_av_ld_byte1_data_nxt[7]~12_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[7]~13_combout\);

-- Location: LABCELL_X27_Y17_N12
\cpu|av_ld_byte1_data_nxt[7]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[7]~29_combout\ = ( !\cpu|LessThan0~0_combout\ & ( (!\cpu|av_ld_aligning_data~q\ & ((((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \cpu|av_ld_byte1_data_nxt[7]~4_combout\)) # 
-- (\cpu|av_ld_byte1_data_nxt[7]~13_combout\)))) # (\cpu|av_ld_aligning_data~q\ & ((((\cpu|av_fill_bit~0_combout\))))) ) ) # ( \cpu|LessThan0~0_combout\ & ( (!\cpu|av_ld_aligning_data~q\ & ((((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \cpu|av_ld_byte1_data_nxt[7]~4_combout\)) # (\cpu|av_ld_byte1_data_nxt[7]~13_combout\)))) # (\cpu|av_ld_aligning_data~q\ & ((((\cpu|av_ld_byte2_data\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001111000100010000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datab => \cpu|ALT_INV_av_ld_byte1_data_nxt[7]~4_combout\,
	datac => \cpu|ALT_INV_av_ld_byte2_data\(7),
	datad => \cpu|ALT_INV_av_ld_aligning_data~q\,
	datae => \cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \cpu|ALT_INV_av_ld_byte1_data_nxt[7]~13_combout\,
	datag => \cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[7]~29_combout\);

-- Location: FF_X27_Y17_N13
\cpu|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|av_ld_byte1_data_nxt[7]~29_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte1_data\(7));

-- Location: FF_X38_Y22_N31
\cpu|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~22_combout\,
	asdata => \cpu|av_ld_byte1_data\(7),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_rshift8~0_combout\,
	ena => \cpu|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte0_data\(7));

-- Location: MLABCELL_X32_Y20_N27
\cpu|W_rf_wr_data[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[7]~3_combout\ = ( \cpu|R_ctrl_ld~DUPLICATE_q\ & ( \cpu|av_ld_byte0_data\(7) ) ) # ( !\cpu|R_ctrl_ld~DUPLICATE_q\ & ( (!\cpu|R_ctrl_br_cmp~q\ & (\cpu|W_alu_result\(7) & !\cpu|R_ctrl_rdctl_inst~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte0_data\(7),
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_W_alu_result\(7),
	datad => \cpu|ALT_INV_R_ctrl_rdctl_inst~q\,
	dataf => \cpu|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	combout => \cpu|W_rf_wr_data[7]~3_combout\);

-- Location: FF_X25_Y16_N13
\cpu|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[8]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(8));

-- Location: FF_X43_Y19_N52
\rtx_timer|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(8),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(8));

-- Location: FF_X46_Y18_N25
\rtx_timer|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~69_sumout\,
	asdata => \rtx_timer|period_l_register\(8),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(8));

-- Location: LABCELL_X46_Y18_N27
\rtx_timer|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~101_sumout\ = SUM(( !\rtx_timer|internal_counter\(9) ) + ( VCC ) + ( \rtx_timer|Add0~70\ ))
-- \rtx_timer|Add0~102\ = CARRY(( !\rtx_timer|internal_counter\(9) ) + ( VCC ) + ( \rtx_timer|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(9),
	cin => \rtx_timer|Add0~70\,
	sumout => \rtx_timer|Add0~101_sumout\,
	cout => \rtx_timer|Add0~102\);

-- Location: MLABCELL_X42_Y19_N3
\rtx_timer|internal_counter~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|internal_counter~5_combout\ = ( \rtx_timer|Add0~101_sumout\ & ( (\rtx_timer|always0~0_combout\ & \rtx_timer|period_l_register\(9)) ) ) # ( !\rtx_timer|Add0~101_sumout\ & ( (!\rtx_timer|always0~0_combout\) # (\rtx_timer|period_l_register\(9)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_always0~0_combout\,
	datac => \rtx_timer|ALT_INV_period_l_register\(9),
	dataf => \rtx_timer|ALT_INV_Add0~101_sumout\,
	combout => \rtx_timer|internal_counter~5_combout\);

-- Location: FF_X42_Y19_N5
\rtx_timer|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(9));

-- Location: LABCELL_X46_Y18_N30
\rtx_timer|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~73_sumout\ = SUM(( \rtx_timer|internal_counter\(10) ) + ( VCC ) + ( \rtx_timer|Add0~102\ ))
-- \rtx_timer|Add0~74\ = CARRY(( \rtx_timer|internal_counter\(10) ) + ( VCC ) + ( \rtx_timer|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(10),
	cin => \rtx_timer|Add0~102\,
	sumout => \rtx_timer|Add0~73_sumout\,
	cout => \rtx_timer|Add0~74\);

-- Location: FF_X46_Y18_N31
\rtx_timer|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~73_sumout\,
	asdata => \rtx_timer|period_l_register\(10),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(10));

-- Location: LABCELL_X46_Y18_N33
\rtx_timer|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~33_sumout\ = SUM(( \rtx_timer|internal_counter\(11) ) + ( VCC ) + ( \rtx_timer|Add0~74\ ))
-- \rtx_timer|Add0~34\ = CARRY(( \rtx_timer|internal_counter\(11) ) + ( VCC ) + ( \rtx_timer|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(11),
	cin => \rtx_timer|Add0~74\,
	sumout => \rtx_timer|Add0~33_sumout\,
	cout => \rtx_timer|Add0~34\);

-- Location: FF_X46_Y18_N35
\rtx_timer|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~33_sumout\,
	asdata => \rtx_timer|period_l_register\(11),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(11));

-- Location: LABCELL_X46_Y18_N36
\rtx_timer|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~37_sumout\ = SUM(( \rtx_timer|internal_counter\(12) ) + ( VCC ) + ( \rtx_timer|Add0~34\ ))
-- \rtx_timer|Add0~38\ = CARRY(( \rtx_timer|internal_counter\(12) ) + ( VCC ) + ( \rtx_timer|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(12),
	cin => \rtx_timer|Add0~34\,
	sumout => \rtx_timer|Add0~37_sumout\,
	cout => \rtx_timer|Add0~38\);

-- Location: FF_X46_Y18_N37
\rtx_timer|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~37_sumout\,
	asdata => \rtx_timer|period_l_register\(12),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(12));

-- Location: LABCELL_X46_Y18_N39
\rtx_timer|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~41_sumout\ = SUM(( \rtx_timer|internal_counter\(13) ) + ( VCC ) + ( \rtx_timer|Add0~38\ ))
-- \rtx_timer|Add0~42\ = CARRY(( \rtx_timer|internal_counter\(13) ) + ( VCC ) + ( \rtx_timer|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(13),
	cin => \rtx_timer|Add0~38\,
	sumout => \rtx_timer|Add0~41_sumout\,
	cout => \rtx_timer|Add0~42\);

-- Location: FF_X46_Y18_N40
\rtx_timer|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~41_sumout\,
	asdata => \rtx_timer|period_l_register\(13),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(13));

-- Location: LABCELL_X46_Y18_N42
\rtx_timer|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~97_sumout\ = SUM(( !\rtx_timer|internal_counter\(14) ) + ( VCC ) + ( \rtx_timer|Add0~42\ ))
-- \rtx_timer|Add0~98\ = CARRY(( !\rtx_timer|internal_counter\(14) ) + ( VCC ) + ( \rtx_timer|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rtx_timer|ALT_INV_internal_counter\(14),
	cin => \rtx_timer|Add0~42\,
	sumout => \rtx_timer|Add0~97_sumout\,
	cout => \rtx_timer|Add0~98\);

-- Location: MLABCELL_X42_Y19_N0
\rtx_timer|internal_counter~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|internal_counter~4_combout\ = (!\rtx_timer|always0~0_combout\ & (!\rtx_timer|Add0~97_sumout\)) # (\rtx_timer|always0~0_combout\ & ((\rtx_timer|period_l_register\(14))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110101101000001111010110100000111101011010000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_always0~0_combout\,
	datac => \rtx_timer|ALT_INV_Add0~97_sumout\,
	datad => \rtx_timer|ALT_INV_period_l_register\(14),
	combout => \rtx_timer|internal_counter~4_combout\);

-- Location: FF_X42_Y19_N1
\rtx_timer|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(14));

-- Location: LABCELL_X46_Y18_N45
\rtx_timer|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~45_sumout\ = SUM(( \rtx_timer|internal_counter\(15) ) + ( VCC ) + ( \rtx_timer|Add0~98\ ))
-- \rtx_timer|Add0~46\ = CARRY(( \rtx_timer|internal_counter\(15) ) + ( VCC ) + ( \rtx_timer|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter\(15),
	cin => \rtx_timer|Add0~98\,
	sumout => \rtx_timer|Add0~45_sumout\,
	cout => \rtx_timer|Add0~46\);

-- Location: FF_X46_Y18_N47
\rtx_timer|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~45_sumout\,
	asdata => \rtx_timer|period_l_register\(15),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(15));

-- Location: LABCELL_X46_Y18_N48
\rtx_timer|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~93_sumout\ = SUM(( !\rtx_timer|internal_counter\(16) ) + ( VCC ) + ( \rtx_timer|Add0~46\ ))
-- \rtx_timer|Add0~94\ = CARRY(( !\rtx_timer|internal_counter\(16) ) + ( VCC ) + ( \rtx_timer|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rtx_timer|ALT_INV_internal_counter\(16),
	cin => \rtx_timer|Add0~46\,
	sumout => \rtx_timer|Add0~93_sumout\,
	cout => \rtx_timer|Add0~94\);

-- Location: MLABCELL_X42_Y17_N3
\rtx_timer|period_h_register[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_h_register[0]~3_combout\ = !\cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata\(0),
	combout => \rtx_timer|period_h_register[0]~3_combout\);

-- Location: FF_X42_Y17_N4
\rtx_timer|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_h_register[0]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(0));

-- Location: LABCELL_X41_Y18_N51
\rtx_timer|internal_counter~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|internal_counter~3_combout\ = ( \rtx_timer|period_h_register\(0) & ( (!\rtx_timer|Add0~93_sumout\) # (\rtx_timer|always0~0_combout\) ) ) # ( !\rtx_timer|period_h_register\(0) & ( (!\rtx_timer|always0~0_combout\ & !\rtx_timer|Add0~93_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_always0~0_combout\,
	datac => \rtx_timer|ALT_INV_Add0~93_sumout\,
	dataf => \rtx_timer|ALT_INV_period_h_register\(0),
	combout => \rtx_timer|internal_counter~3_combout\);

-- Location: FF_X41_Y18_N52
\rtx_timer|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(16));

-- Location: LABCELL_X46_Y18_N51
\rtx_timer|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~89_sumout\ = SUM(( !\rtx_timer|internal_counter\(17) ) + ( VCC ) + ( \rtx_timer|Add0~94\ ))
-- \rtx_timer|Add0~90\ = CARRY(( !\rtx_timer|internal_counter\(17) ) + ( VCC ) + ( \rtx_timer|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_internal_counter\(17),
	cin => \rtx_timer|Add0~94\,
	sumout => \rtx_timer|Add0~89_sumout\,
	cout => \rtx_timer|Add0~90\);

-- Location: LABCELL_X41_Y18_N48
\rtx_timer|internal_counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|internal_counter~2_combout\ = ( \rtx_timer|Add0~89_sumout\ & ( (\rtx_timer|always0~0_combout\ & \rtx_timer|period_h_register\(1)) ) ) # ( !\rtx_timer|Add0~89_sumout\ & ( (!\rtx_timer|always0~0_combout\) # (\rtx_timer|period_h_register\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_always0~0_combout\,
	datac => \rtx_timer|ALT_INV_period_h_register\(1),
	dataf => \rtx_timer|ALT_INV_Add0~89_sumout\,
	combout => \rtx_timer|internal_counter~2_combout\);

-- Location: FF_X41_Y18_N49
\rtx_timer|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(17));

-- Location: LABCELL_X46_Y18_N54
\rtx_timer|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~85_sumout\ = SUM(( !\rtx_timer|internal_counter\(18) ) + ( VCC ) + ( \rtx_timer|Add0~90\ ))
-- \rtx_timer|Add0~86\ = CARRY(( !\rtx_timer|internal_counter\(18) ) + ( VCC ) + ( \rtx_timer|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rtx_timer|ALT_INV_internal_counter\(18),
	cin => \rtx_timer|Add0~90\,
	sumout => \rtx_timer|Add0~85_sumout\,
	cout => \rtx_timer|Add0~86\);

-- Location: LABCELL_X41_Y18_N30
\rtx_timer|internal_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|internal_counter~1_combout\ = ( \rtx_timer|Add0~85_sumout\ & ( (\rtx_timer|always0~0_combout\ & \rtx_timer|period_h_register\(2)) ) ) # ( !\rtx_timer|Add0~85_sumout\ & ( (!\rtx_timer|always0~0_combout\) # (\rtx_timer|period_h_register\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_always0~0_combout\,
	datac => \rtx_timer|ALT_INV_period_h_register\(2),
	dataf => \rtx_timer|ALT_INV_Add0~85_sumout\,
	combout => \rtx_timer|internal_counter~1_combout\);

-- Location: FF_X41_Y18_N31
\rtx_timer|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(18));

-- Location: LABCELL_X46_Y18_N57
\rtx_timer|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~81_sumout\ = SUM(( !\rtx_timer|internal_counter\(19) ) + ( VCC ) + ( \rtx_timer|Add0~86\ ))
-- \rtx_timer|Add0~82\ = CARRY(( !\rtx_timer|internal_counter\(19) ) + ( VCC ) + ( \rtx_timer|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rtx_timer|ALT_INV_internal_counter\(19),
	cin => \rtx_timer|Add0~86\,
	sumout => \rtx_timer|Add0~81_sumout\,
	cout => \rtx_timer|Add0~82\);

-- Location: LABCELL_X41_Y18_N33
\rtx_timer|internal_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|internal_counter~0_combout\ = ( \rtx_timer|Add0~81_sumout\ & ( (\rtx_timer|always0~0_combout\ & \rtx_timer|period_h_register\(3)) ) ) # ( !\rtx_timer|Add0~81_sumout\ & ( (!\rtx_timer|always0~0_combout\) # (\rtx_timer|period_h_register\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_always0~0_combout\,
	datad => \rtx_timer|ALT_INV_period_h_register\(3),
	dataf => \rtx_timer|ALT_INV_Add0~81_sumout\,
	combout => \rtx_timer|internal_counter~0_combout\);

-- Location: FF_X41_Y18_N35
\rtx_timer|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(19));

-- Location: FF_X43_Y17_N47
\rtx_timer|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_h_register\(4));

-- Location: FF_X46_Y17_N2
\rtx_timer|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~77_sumout\,
	asdata => \rtx_timer|period_h_register\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(20));

-- Location: LABCELL_X46_Y17_N54
\rtx_timer|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Equal0~3_combout\ = ( !\rtx_timer|internal_counter\(10) & ( !\rtx_timer|internal_counter\(6) & ( (!\rtx_timer|internal_counter\(20) & (!\rtx_timer|internal_counter\(25) & (!\rtx_timer|internal_counter\(7) & !\rtx_timer|internal_counter\(8)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_internal_counter\(20),
	datab => \rtx_timer|ALT_INV_internal_counter\(25),
	datac => \rtx_timer|ALT_INV_internal_counter\(7),
	datad => \rtx_timer|ALT_INV_internal_counter\(8),
	datae => \rtx_timer|ALT_INV_internal_counter\(10),
	dataf => \rtx_timer|ALT_INV_internal_counter\(6),
	combout => \rtx_timer|Equal0~3_combout\);

-- Location: FF_X46_Y17_N32
\rtx_timer|internal_counter[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~29_sumout\,
	asdata => \rtx_timer|period_h_register\(14),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter[30]~DUPLICATE_q\);

-- Location: FF_X46_Y17_N23
\rtx_timer|internal_counter[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~17_sumout\,
	asdata => \rtx_timer|period_h_register\(11),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter[27]~DUPLICATE_q\);

-- Location: FF_X46_Y17_N14
\rtx_timer|internal_counter[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~9_sumout\,
	asdata => \rtx_timer|period_h_register\(8),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter[24]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y17_N42
\rtx_timer|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Equal0~1_combout\ = ( !\rtx_timer|internal_counter[27]~DUPLICATE_q\ & ( !\rtx_timer|internal_counter[24]~DUPLICATE_q\ & ( (!\rtx_timer|internal_counter\(29) & (!\rtx_timer|internal_counter[30]~DUPLICATE_q\ & (!\rtx_timer|internal_counter\(28) & 
-- !\rtx_timer|internal_counter\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_internal_counter\(29),
	datab => \rtx_timer|ALT_INV_internal_counter[30]~DUPLICATE_q\,
	datac => \rtx_timer|ALT_INV_internal_counter\(28),
	datad => \rtx_timer|ALT_INV_internal_counter\(26),
	datae => \rtx_timer|ALT_INV_internal_counter[27]~DUPLICATE_q\,
	dataf => \rtx_timer|ALT_INV_internal_counter[24]~DUPLICATE_q\,
	combout => \rtx_timer|Equal0~1_combout\);

-- Location: FF_X46_Y17_N8
\rtx_timer|internal_counter[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~5_sumout\,
	asdata => \rtx_timer|period_h_register\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter[22]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y17_N36
\rtx_timer|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Equal0~0_combout\ = ( !\rtx_timer|internal_counter\(31) & ( !\rtx_timer|internal_counter[22]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rtx_timer|ALT_INV_internal_counter[22]~DUPLICATE_q\,
	dataf => \rtx_timer|ALT_INV_internal_counter\(31),
	combout => \rtx_timer|Equal0~0_combout\);

-- Location: LABCELL_X46_Y17_N48
\rtx_timer|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Equal0~2_combout\ = ( !\rtx_timer|internal_counter\(15) & ( !\rtx_timer|internal_counter\(12) & ( (!\rtx_timer|internal_counter\(21) & (!\rtx_timer|internal_counter\(11) & (!\rtx_timer|internal_counter\(23) & 
-- !\rtx_timer|internal_counter\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_internal_counter\(21),
	datab => \rtx_timer|ALT_INV_internal_counter\(11),
	datac => \rtx_timer|ALT_INV_internal_counter\(23),
	datad => \rtx_timer|ALT_INV_internal_counter\(13),
	datae => \rtx_timer|ALT_INV_internal_counter\(15),
	dataf => \rtx_timer|ALT_INV_internal_counter\(12),
	combout => \rtx_timer|Equal0~2_combout\);

-- Location: FF_X41_Y18_N53
\rtx_timer|internal_counter[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter[16]~DUPLICATE_q\);

-- Location: FF_X41_Y18_N32
\rtx_timer|internal_counter[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter[18]~DUPLICATE_q\);

-- Location: LABCELL_X41_Y18_N42
\rtx_timer|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Equal0~4_combout\ = ( \rtx_timer|internal_counter\(17) & ( \rtx_timer|internal_counter\(19) & ( (\rtx_timer|internal_counter[16]~DUPLICATE_q\ & (\rtx_timer|internal_counter\(9) & (\rtx_timer|internal_counter\(14) & 
-- \rtx_timer|internal_counter[18]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_internal_counter[16]~DUPLICATE_q\,
	datab => \rtx_timer|ALT_INV_internal_counter\(9),
	datac => \rtx_timer|ALT_INV_internal_counter\(14),
	datad => \rtx_timer|ALT_INV_internal_counter[18]~DUPLICATE_q\,
	datae => \rtx_timer|ALT_INV_internal_counter\(17),
	dataf => \rtx_timer|ALT_INV_internal_counter\(19),
	combout => \rtx_timer|Equal0~4_combout\);

-- Location: LABCELL_X45_Y17_N15
\rtx_timer|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Equal0~6_combout\ = ( \rtx_timer|Equal0~2_combout\ & ( \rtx_timer|Equal0~4_combout\ & ( (\rtx_timer|Equal0~5_combout\ & (\rtx_timer|Equal0~3_combout\ & (\rtx_timer|Equal0~1_combout\ & \rtx_timer|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_Equal0~5_combout\,
	datab => \rtx_timer|ALT_INV_Equal0~3_combout\,
	datac => \rtx_timer|ALT_INV_Equal0~1_combout\,
	datad => \rtx_timer|ALT_INV_Equal0~0_combout\,
	datae => \rtx_timer|ALT_INV_Equal0~2_combout\,
	dataf => \rtx_timer|ALT_INV_Equal0~4_combout\,
	combout => \rtx_timer|Equal0~6_combout\);

-- Location: LABCELL_X43_Y17_N12
\rtx_timer|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|always0~0_combout\ = ( \rtx_timer|Equal0~6_combout\ ) # ( !\rtx_timer|Equal0~6_combout\ & ( \rtx_timer|force_reload~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rtx_timer|ALT_INV_force_reload~q\,
	datae => \rtx_timer|ALT_INV_Equal0~6_combout\,
	combout => \rtx_timer|always0~0_combout\);

-- Location: LABCELL_X46_Y18_N15
\rtx_timer|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|Add0~105_sumout\ = SUM(( !\rtx_timer|internal_counter[5]~DUPLICATE_q\ ) + ( VCC ) + ( \rtx_timer|Add0~110\ ))
-- \rtx_timer|Add0~106\ = CARRY(( !\rtx_timer|internal_counter[5]~DUPLICATE_q\ ) + ( VCC ) + ( \rtx_timer|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rtx_timer|ALT_INV_internal_counter[5]~DUPLICATE_q\,
	cin => \rtx_timer|Add0~110\,
	sumout => \rtx_timer|Add0~105_sumout\,
	cout => \rtx_timer|Add0~106\);

-- Location: LABCELL_X43_Y18_N57
\rtx_timer|period_l_register[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|period_l_register[5]~2_combout\ = !\cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_writedata\(5),
	combout => \rtx_timer|period_l_register[5]~2_combout\);

-- Location: FF_X43_Y18_N58
\rtx_timer|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|period_l_register[5]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(5));

-- Location: MLABCELL_X42_Y18_N3
\rtx_timer|internal_counter~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|internal_counter~6_combout\ = (!\rtx_timer|always0~0_combout\ & (!\rtx_timer|Add0~105_sumout\)) # (\rtx_timer|always0~0_combout\ & ((\rtx_timer|period_l_register\(5))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110101101000001111010110100000111101011010000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_always0~0_combout\,
	datac => \rtx_timer|ALT_INV_Add0~105_sumout\,
	datad => \rtx_timer|ALT_INV_period_l_register\(5),
	combout => \rtx_timer|internal_counter~6_combout\);

-- Location: FF_X42_Y18_N4
\rtx_timer|internal_counter[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|internal_counter~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter[5]~DUPLICATE_q\);

-- Location: FF_X43_Y18_N10
\rtx_timer|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata[6]~DUPLICATE_q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|period_l_register\(6));

-- Location: FF_X46_Y18_N20
\rtx_timer|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|Add0~61_sumout\,
	asdata => \rtx_timer|period_l_register\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \rtx_timer|always0~0_combout\,
	ena => \rtx_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|internal_counter\(6));

-- Location: LABCELL_X45_Y19_N24
\rtx_timer|counter_snapshot[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[6]~feeder_combout\ = ( \rtx_timer|internal_counter\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rtx_timer|ALT_INV_internal_counter\(6),
	combout => \rtx_timer|counter_snapshot[6]~feeder_combout\);

-- Location: FF_X45_Y19_N26
\rtx_timer|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[6]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(6));

-- Location: FF_X41_Y18_N46
\rtx_timer|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|internal_counter\(22),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(22));

-- Location: LABCELL_X43_Y17_N48
\rtx_timer|read_mux_out[6]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[6]~40_combout\ = ( !\cpu|W_alu_result\(4) & ( (\cpu|W_alu_result\(3) & ((!\cpu|W_alu_result\(2) & (((\rtx_timer|period_l_register\(6))))) # (\cpu|W_alu_result\(2) & (\rtx_timer|period_h_register\(6))))) ) ) # ( 
-- \cpu|W_alu_result\(4) & ( ((!\cpu|W_alu_result\(3) & ((!\cpu|W_alu_result\(2) & (\rtx_timer|counter_snapshot\(6))) # (\cpu|W_alu_result\(2) & ((\rtx_timer|counter_snapshot\(22))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000011101000011000000000000000000000111010011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_period_h_register\(6),
	datab => \cpu|ALT_INV_W_alu_result\(2),
	datac => \rtx_timer|ALT_INV_counter_snapshot\(6),
	datad => \cpu|ALT_INV_W_alu_result\(3),
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \rtx_timer|ALT_INV_counter_snapshot\(22),
	datag => \rtx_timer|ALT_INV_period_l_register\(6),
	combout => \rtx_timer|read_mux_out[6]~40_combout\);

-- Location: FF_X43_Y17_N49
\rtx_timer|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out[6]~40_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(6));

-- Location: FF_X38_Y18_N29
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(6));

-- Location: IOIBUF_X68_Y40_N61
\LCD_DQ[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DQ(6),
	o => \LCD_DQ[6]~input_o\);

-- Location: MLABCELL_X50_Y25_N27
\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[6]~feeder_combout\ = ( \LCD_DQ[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_LCD_DQ[6]~input_o\,
	combout => \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[6]~feeder_combout\);

-- Location: FF_X50_Y25_N28
\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[6]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(6));

-- Location: IOIBUF_X17_Y0_N75
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: FF_X38_Y19_N23
\pio_sw|d1_data_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SW[6]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d1_data_in\(6));

-- Location: FF_X40_Y19_N52
\pio_sw|d2_data_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|d1_data_in\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d2_data_in\(6));

-- Location: LABCELL_X40_Y17_N39
\pio_sw|edge_capture~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|edge_capture~1_combout\ = ( \pio_sw|d2_data_in\(6) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & ((!\pio_sw|d1_data_in\(6)) # (\pio_sw|edge_capture\(6)))) ) ) # ( !\pio_sw|d2_data_in\(6) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & 
-- ((\pio_sw|edge_capture\(6)) # (\pio_sw|d1_data_in\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_edge_capture_wr_strobe~0_combout\,
	datac => \pio_sw|ALT_INV_d1_data_in\(6),
	datad => \pio_sw|ALT_INV_edge_capture\(6),
	dataf => \pio_sw|ALT_INV_d2_data_in\(6),
	combout => \pio_sw|edge_capture~1_combout\);

-- Location: FF_X40_Y17_N41
\pio_sw|edge_capture[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|edge_capture~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|edge_capture\(6));

-- Location: FF_X40_Y17_N5
\cpu|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(6));

-- Location: FF_X40_Y17_N56
\pio_sw|irq_mask[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \pio_sw|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|irq_mask\(6));

-- Location: LABCELL_X40_Y17_N0
\pio_sw|read_mux_out[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|read_mux_out\(6) = ( \pio_sw|irq_mask\(6) & ( !\cpu|W_alu_result\(4) & ( (!\cpu|W_alu_result\(2) & (((\SW[6]~input_o\) # (\cpu|W_alu_result[3]~DUPLICATE_q\)))) # (\cpu|W_alu_result\(2) & (\pio_sw|edge_capture\(6) & 
-- (\cpu|W_alu_result[3]~DUPLICATE_q\))) ) ) ) # ( !\pio_sw|irq_mask\(6) & ( !\cpu|W_alu_result\(4) & ( (!\cpu|W_alu_result\(2) & (((!\cpu|W_alu_result[3]~DUPLICATE_q\ & \SW[6]~input_o\)))) # (\cpu|W_alu_result\(2) & (\pio_sw|edge_capture\(6) & 
-- (\cpu|W_alu_result[3]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \pio_sw|ALT_INV_edge_capture\(6),
	datac => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datad => \ALT_INV_SW[6]~input_o\,
	datae => \pio_sw|ALT_INV_irq_mask\(6),
	dataf => \cpu|ALT_INV_W_alu_result\(4),
	combout => \pio_sw|read_mux_out\(6));

-- Location: FF_X38_Y17_N43
\pio_sw|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|read_mux_out\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|readdata\(6));

-- Location: FF_X38_Y18_N26
\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|readdata\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(6));

-- Location: LABCELL_X38_Y18_N24
\mm_interconnect_0|rsp_mux_001|src_payload~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~28_combout\ = ( \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(6) & ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(6) & (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(6)) # 
-- (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0))))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(6) & ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(6) & ((!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(6)) # (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)))) ) ) ) # ( 
-- \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(6) & ( !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(6)) # (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(6) & ( 
-- !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(6)) # (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000110011001100000010101010101000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(6),
	datab => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(6),
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(6),
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~28_combout\);

-- Location: MLABCELL_X25_Y18_N48
\mm_interconnect_0|rsp_mux_001|src_payload~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~29_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6) & ( \mm_interconnect_0|rsp_mux_001|src_payload~28_combout\ & ( (!\mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6)))) ) ) ) # ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6) & ( \mm_interconnect_0|rsp_mux_001|src_payload~28_combout\ & ( (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111110101111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(6),
	datad => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datae => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(6),
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~28_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~29_combout\);

-- Location: LABCELL_X35_Y22_N0
\mm_interconnect_0|rsp_mux_001|src_payload~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~30_combout\ = ( \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & ( \mm_interconnect_0|rsp_mux_001|src_payload~29_combout\ & ( (!\mm_interconnect_0|rsp_mux_001|src_payload~27_combout\) # 
-- (((\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(6) & \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0))) # (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) ) ) ) # ( 
-- !\mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & ( \mm_interconnect_0|rsp_mux_001|src_payload~29_combout\ & ( (!\mm_interconnect_0|rsp_mux_001|src_payload~27_combout\) # ((\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(6) & 
-- \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0))) ) ) ) # ( \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & ( !\mm_interconnect_0|rsp_mux_001|src_payload~29_combout\ ) ) # ( 
-- !\mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & ( !\mm_interconnect_0|rsp_mux_001|src_payload~29_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010101011111011101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~27_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\(6),
	datad => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~5_combout\,
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~29_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~30_combout\);

-- Location: FF_X35_Y22_N1
\cpu|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~30_combout\,
	asdata => \cpu|av_ld_byte1_data\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_rshift8~0_combout\,
	ena => \cpu|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte0_data\(6));

-- Location: MLABCELL_X32_Y20_N39
\cpu|W_rf_wr_data[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[6]~5_combout\ = ( \cpu|av_ld_byte0_data\(6) & ( \cpu|R_ctrl_ld~DUPLICATE_q\ ) ) # ( \cpu|av_ld_byte0_data\(6) & ( !\cpu|R_ctrl_ld~DUPLICATE_q\ & ( (\cpu|W_alu_result\(6) & (!\cpu|R_ctrl_br_cmp~q\ & !\cpu|R_ctrl_rdctl_inst~q\)) ) ) ) # ( 
-- !\cpu|av_ld_byte0_data\(6) & ( !\cpu|R_ctrl_ld~DUPLICATE_q\ & ( (\cpu|W_alu_result\(6) & (!\cpu|R_ctrl_br_cmp~q\ & !\cpu|R_ctrl_rdctl_inst~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(6),
	datac => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datad => \cpu|ALT_INV_R_ctrl_rdctl_inst~q\,
	datae => \cpu|ALT_INV_av_ld_byte0_data\(6),
	dataf => \cpu|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	combout => \cpu|W_rf_wr_data[6]~5_combout\);

-- Location: FF_X28_Y18_N46
\cpu|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(0));

-- Location: LABCELL_X2_Y2_N12
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(7),
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X2_Y2_N14
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(9));

-- Location: LABCELL_X2_Y5_N27
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001000000000001100110011000000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LABCELL_X2_Y5_N9
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\,
	datad => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LABCELL_X2_Y2_N27
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\,
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(5),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X2_Y2_N28
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(4));

-- Location: LABCELL_X2_Y2_N24
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\,
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(4),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: FF_X2_Y2_N25
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(3));

-- Location: LABCELL_X2_Y2_N57
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101000100010001000111010001000111011101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datad => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\,
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(0),
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(3),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X2_Y2_N58
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(2));

-- Location: LABCELL_X2_Y2_N54
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101000100010001000100011101000111010001110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\,
	datad => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(2),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: FF_X2_Y2_N56
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(1));

-- Location: MLABCELL_X19_Y19_N51
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout\);

-- Location: FF_X19_Y19_N52
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|rvalid~q\);

-- Location: LABCELL_X1_Y5_N39
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100001101110011011100110111000101000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~2_combout\,
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~0_combout\,
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~1_combout\,
	datad => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(1),
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X1_Y5_N41
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(0));

-- Location: LABCELL_X2_Y5_N30
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000011111111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~0_combout\,
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(0),
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(0),
	datad => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LABCELL_X1_Y5_N30
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~0_combout\,
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~feeder_combout\);

-- Location: FF_X1_Y5_N31
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: LABCELL_X2_Y5_N6
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[1]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001000000011000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datad => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[1]~5_combout\);

-- Location: LABCELL_X2_Y2_N30
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000010111000101110000011000010111000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datad => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datae => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(6),
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(3),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: FF_X2_Y2_N32
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(5));

-- Location: FF_X6_Y3_N43
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|wdata\(1));

-- Location: FF_X38_Y18_N59
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LABCELL_X45_Y19_N21
\rtx_timer|counter_snapshot[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[5]~5_combout\ = !\rtx_timer|internal_counter[5]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rtx_timer|ALT_INV_internal_counter[5]~DUPLICATE_q\,
	combout => \rtx_timer|counter_snapshot[5]~5_combout\);

-- Location: FF_X45_Y19_N23
\rtx_timer|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[5]~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(5));

-- Location: FF_X46_Y17_N52
\rtx_timer|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|internal_counter\(21),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(21));

-- Location: LABCELL_X45_Y19_N3
\rtx_timer|read_mux_out[5]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[5]~44_combout\ = ( !\cpu|W_alu_result\(4) & ( (\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (!\rtx_timer|period_l_register\(5))) # (\cpu|W_alu_result\(2) & (((\rtx_timer|period_h_register\(5))))))) ) ) # ( 
-- \cpu|W_alu_result\(4) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (\rtx_timer|counter_snapshot\(5))) # (\cpu|W_alu_result\(2) & (((\rtx_timer|counter_snapshot\(21))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010000000110001000010000000100000100000001100010100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datac => \rtx_timer|ALT_INV_counter_snapshot\(5),
	datad => \rtx_timer|ALT_INV_period_h_register\(5),
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \rtx_timer|ALT_INV_counter_snapshot\(21),
	datag => \rtx_timer|ALT_INV_period_l_register\(5),
	combout => \rtx_timer|read_mux_out[5]~44_combout\);

-- Location: FF_X45_Y19_N4
\rtx_timer|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out[5]~44_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(5));

-- Location: MLABCELL_X37_Y16_N30
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[5]~feeder_combout\ = ( \rtx_timer|readdata\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rtx_timer|ALT_INV_readdata\(5),
	combout => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[5]~feeder_combout\);

-- Location: FF_X37_Y16_N31
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[5]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(5));

-- Location: IOIBUF_X68_Y37_N21
\LCD_DQ[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DQ(5),
	o => \LCD_DQ[5]~input_o\);

-- Location: FF_X38_Y18_N23
\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \LCD_DQ[5]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(5));

-- Location: IOIBUF_X12_Y0_N35
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: FF_X41_Y17_N50
\pio_sw|irq_mask[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \pio_sw|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|irq_mask\(5));

-- Location: FF_X40_Y17_N53
\pio_sw|d1_data_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SW[5]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d1_data_in\(5));

-- Location: LABCELL_X40_Y18_N6
\pio_sw|d2_data_in[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|d2_data_in[5]~feeder_combout\ = ( \pio_sw|d1_data_in\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \pio_sw|ALT_INV_d1_data_in\(5),
	combout => \pio_sw|d2_data_in[5]~feeder_combout\);

-- Location: FF_X40_Y18_N7
\pio_sw|d2_data_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|d2_data_in[5]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d2_data_in\(5));

-- Location: LABCELL_X40_Y17_N45
\pio_sw|edge_capture~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|edge_capture~4_combout\ = ( !\pio_sw|edge_capture_wr_strobe~0_combout\ & ( (!\pio_sw|d1_data_in\(5) $ (!\pio_sw|d2_data_in\(5))) # (\pio_sw|edge_capture\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101011111111010110101111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_d1_data_in\(5),
	datac => \pio_sw|ALT_INV_d2_data_in\(5),
	datad => \pio_sw|ALT_INV_edge_capture\(5),
	dataf => \pio_sw|ALT_INV_edge_capture_wr_strobe~0_combout\,
	combout => \pio_sw|edge_capture~4_combout\);

-- Location: FF_X40_Y17_N46
\pio_sw|edge_capture[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|edge_capture~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|edge_capture\(5));

-- Location: LABCELL_X40_Y17_N6
\pio_sw|read_mux_out[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|read_mux_out\(5) = ( \pio_sw|edge_capture\(5) & ( \cpu|W_alu_result[3]~DUPLICATE_q\ & ( (!\cpu|W_alu_result\(4) & ((\cpu|W_alu_result\(2)) # (\pio_sw|irq_mask\(5)))) ) ) ) # ( !\pio_sw|edge_capture\(5) & ( \cpu|W_alu_result[3]~DUPLICATE_q\ & ( 
-- (\pio_sw|irq_mask\(5) & (!\cpu|W_alu_result\(2) & !\cpu|W_alu_result\(4))) ) ) ) # ( \pio_sw|edge_capture\(5) & ( !\cpu|W_alu_result[3]~DUPLICATE_q\ & ( (\SW[5]~input_o\ & (!\cpu|W_alu_result\(2) & !\cpu|W_alu_result\(4))) ) ) ) # ( 
-- !\pio_sw|edge_capture\(5) & ( !\cpu|W_alu_result[3]~DUPLICATE_q\ & ( (\SW[5]~input_o\ & (!\cpu|W_alu_result\(2) & !\cpu|W_alu_result\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000110000000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[5]~input_o\,
	datab => \pio_sw|ALT_INV_irq_mask\(5),
	datac => \cpu|ALT_INV_W_alu_result\(2),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	datae => \pio_sw|ALT_INV_edge_capture\(5),
	dataf => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	combout => \pio_sw|read_mux_out\(5));

-- Location: FF_X40_Y17_N7
\pio_sw|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|read_mux_out\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|readdata\(5));

-- Location: FF_X38_Y18_N20
\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|readdata\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(5));

-- Location: LABCELL_X38_Y18_N18
\mm_interconnect_0|rsp_mux_001|src_payload~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~24_combout\ = ( \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(5) & ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(5) & (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(5)) # 
-- (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0))))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(5) & ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(5) & ((!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(5)) # (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)))) ) ) ) # ( 
-- \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(5) & ( !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(5)) # (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(5) & ( 
-- !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(5)) # (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000110011001100000010101010101000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(5),
	datab => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(5),
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(5),
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~24_combout\);

-- Location: LABCELL_X38_Y18_N54
\mm_interconnect_0|rsp_mux_001|src_payload~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~25_combout\ = ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5) & 
-- (\mm_interconnect_0|rsp_mux_001|src_payload~24_combout\ & ((!\mm_interconnect_0|rsp_demux|src1_valid~combout\) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5))))) ) ) # ( 
-- !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (\mm_interconnect_0|rsp_mux_001|src_payload~24_combout\ & ((!\mm_interconnect_0|rsp_demux|src1_valid~combout\) # 
-- (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101000001100000010000000110000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(5),
	datac => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~24_combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(5),
	dataf => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~25_combout\);

-- Location: LABCELL_X41_Y16_N39
\pio_hex1|data_out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|data_out~7_combout\ = ( \pio_hex3|Equal2~1_combout\ & ( (!\cpu|d_writedata\(5) & ((\pio_hex1|data_out\(5)))) # (\cpu|d_writedata\(5) & (!\pio_hex3|Equal2~0_combout\)) ) ) # ( !\pio_hex3|Equal2~1_combout\ & ( (!\pio_hex3|Equal2~0_combout\ & 
-- (\cpu|d_writedata\(5))) # (\pio_hex3|Equal2~0_combout\ & (!\cpu|d_writedata\(5) & \pio_hex1|data_out\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011010000010100101101000001010111110100000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datac => \cpu|ALT_INV_d_writedata\(5),
	datad => \pio_hex1|ALT_INV_data_out\(5),
	dataf => \pio_hex3|ALT_INV_Equal2~1_combout\,
	combout => \pio_hex1|data_out~7_combout\);

-- Location: FF_X41_Y16_N40
\pio_hex1|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|data_out~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex1|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex1|data_out\(5));

-- Location: LABCELL_X41_Y16_N18
\pio_hex1|readdata[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|readdata\(5) = ( !\cpu|W_alu_result\(2) & ( (!\cpu|W_alu_result\(4) & (!\cpu|W_alu_result[3]~DUPLICATE_q\ & \pio_hex1|data_out\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datad => \pio_hex1|ALT_INV_data_out\(5),
	dataf => \cpu|ALT_INV_W_alu_result\(2),
	combout => \pio_hex1|readdata\(5));

-- Location: FF_X41_Y16_N19
\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|readdata\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(5));

-- Location: MLABCELL_X42_Y16_N27
\pio_hex0|data_out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|data_out~7_combout\ = ( \pio_hex3|Equal2~1_combout\ & ( (!\cpu|d_writedata\(5) & ((\pio_hex0|data_out\(5)))) # (\cpu|d_writedata\(5) & (!\pio_hex3|Equal2~0_combout\)) ) ) # ( !\pio_hex3|Equal2~1_combout\ & ( (!\pio_hex3|Equal2~0_combout\ & 
-- (\cpu|d_writedata\(5))) # (\pio_hex3|Equal2~0_combout\ & (!\cpu|d_writedata\(5) & \pio_hex0|data_out\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111100000011000011110000001100111111000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datac => \cpu|ALT_INV_d_writedata\(5),
	datad => \pio_hex0|ALT_INV_data_out\(5),
	dataf => \pio_hex3|ALT_INV_Equal2~1_combout\,
	combout => \pio_hex0|data_out~7_combout\);

-- Location: FF_X42_Y16_N28
\pio_hex0|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|data_out~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex0|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex0|data_out\(5));

-- Location: LABCELL_X43_Y16_N24
\pio_hex0|readdata[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|readdata\(5) = ( !\cpu|W_alu_result\(2) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & (!\cpu|W_alu_result\(4) & \pio_hex0|data_out\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000000000000000000001000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \pio_hex0|ALT_INV_data_out\(5),
	datae => \cpu|ALT_INV_W_alu_result\(2),
	combout => \pio_hex0|readdata\(5));

-- Location: FF_X43_Y16_N26
\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|readdata\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(5));

-- Location: LABCELL_X41_Y16_N27
\pio_hex2|data_out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|data_out~8_combout\ = ( \pio_hex3|Equal2~1_combout\ & ( (!\cpu|d_writedata\(5) & ((\pio_hex2|data_out\(5)))) # (\cpu|d_writedata\(5) & (!\pio_hex3|Equal2~0_combout\)) ) ) # ( !\pio_hex3|Equal2~1_combout\ & ( (!\pio_hex3|Equal2~0_combout\ & 
-- (\cpu|d_writedata\(5))) # (\pio_hex3|Equal2~0_combout\ & (!\cpu|d_writedata\(5) & \pio_hex2|data_out\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011010000010100101101000001010111110100000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datac => \cpu|ALT_INV_d_writedata\(5),
	datad => \pio_hex2|ALT_INV_data_out\(5),
	dataf => \pio_hex3|ALT_INV_Equal2~1_combout\,
	combout => \pio_hex2|data_out~8_combout\);

-- Location: FF_X41_Y16_N28
\pio_hex2|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|data_out~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex2|data_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex2|data_out\(5));

-- Location: LABCELL_X41_Y16_N21
\pio_hex2|readdata[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|readdata\(5) = ( \pio_hex2|data_out\(5) & ( (!\cpu|W_alu_result\(2) & (!\cpu|W_alu_result\(4) & !\cpu|W_alu_result[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datac => \cpu|ALT_INV_W_alu_result\(4),
	datad => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	dataf => \pio_hex2|ALT_INV_data_out\(5),
	combout => \pio_hex2|readdata\(5));

-- Location: FF_X41_Y16_N23
\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|readdata\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(5));

-- Location: LABCELL_X23_Y17_N30
\mm_interconnect_0|rsp_mux_001|src_payload~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~23_combout\ = ( \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(5) & ( \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(5) & ( 
-- (!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(5)) # 
-- (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( !\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(5) & ( \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(5) & ( 
-- (!\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(5)) # (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( 
-- \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(5) & ( !\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(5) & ( (!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(5)) # (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( !\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(5) & ( 
-- !\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(5) & ( (!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(5)) # (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010110011001000100011110000101000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\(5),
	datab => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\(5),
	dataf => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\(5),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~23_combout\);

-- Location: LABCELL_X31_Y22_N15
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~7_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(5)) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(5),
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~7_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~7_combout\);

-- Location: FF_X31_Y22_N17
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(5));

-- Location: LABCELL_X31_Y22_N0
\mm_interconnect_0|rsp_mux_001|src_payload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(5) & ( 
-- ((!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ((\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\))) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7_combout\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(5) & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7_combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(5) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ((\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010101111101000110011001100110011101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~7_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(5),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~4_combout\);

-- Location: LABCELL_X38_Y17_N36
\mm_interconnect_0|rsp_mux_001|src_payload~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~26_combout\ = ( \mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ & ( \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0) & ( ((!\mm_interconnect_0|rsp_mux_001|src_payload~25_combout\) # 
-- ((!\mm_interconnect_0|rsp_mux_001|src_payload~23_combout\) # (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) # (\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(5)) ) ) ) # ( !\mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ & ( 
-- \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0) & ( ((!\mm_interconnect_0|rsp_mux_001|src_payload~25_combout\) # (!\mm_interconnect_0|rsp_mux_001|src_payload~23_combout\)) # 
-- (\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(5)) ) ) ) # ( \mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ & ( !\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|rsp_mux_001|src_payload~25_combout\) # ((!\mm_interconnect_0|rsp_mux_001|src_payload~23_combout\) # (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) ) ) ) # ( !\mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ & ( 
-- !\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|rsp_mux_001|src_payload~25_combout\) # (!\mm_interconnect_0|rsp_mux_001|src_payload~23_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111111111111101111111011111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\(5),
	datab => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~25_combout\,
	datac => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~23_combout\,
	datad => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datae => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~4_combout\,
	dataf => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~26_combout\);

-- Location: FF_X38_Y17_N37
\cpu|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~26_combout\,
	asdata => \cpu|av_ld_byte1_data\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_rshift8~0_combout\,
	ena => \cpu|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte0_data\(5));

-- Location: MLABCELL_X32_Y20_N54
\cpu|W_rf_wr_data[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[5]~4_combout\ = ( \cpu|av_ld_byte0_data\(5) & ( ((!\cpu|R_ctrl_br_cmp~q\ & (\cpu|W_alu_result\(5) & !\cpu|R_ctrl_rdctl_inst~q\))) # (\cpu|R_ctrl_ld~DUPLICATE_q\) ) ) # ( !\cpu|av_ld_byte0_data\(5) & ( (!\cpu|R_ctrl_ld~DUPLICATE_q\ & 
-- (!\cpu|R_ctrl_br_cmp~q\ & (\cpu|W_alu_result\(5) & !\cpu|R_ctrl_rdctl_inst~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000001011101010101010101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_W_alu_result\(5),
	datad => \cpu|ALT_INV_R_ctrl_rdctl_inst~q\,
	dataf => \cpu|ALT_INV_av_ld_byte0_data\(5),
	combout => \cpu|W_rf_wr_data[5]~4_combout\);

-- Location: LABCELL_X27_Y18_N24
\cpu|E_st_data[27]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[27]~3_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(11) & ( (!\cpu|D_iw\(4) & (((\cpu|D_iw[3]~DUPLICATE_q\)) # 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))) # (\cpu|D_iw\(4) & (((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))) ) ) # ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(11) & ( (!\cpu|D_iw\(4) & (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3) & (!\cpu|D_iw[3]~DUPLICATE_q\))) # (\cpu|D_iw\(4) & 
-- (((\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110101001000000111010100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(4),
	datab => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datac => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(27),
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(11),
	combout => \cpu|E_st_data[27]~3_combout\);

-- Location: FF_X27_Y18_N25
\cpu|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_st_data[27]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(27));

-- Location: MLABCELL_X25_Y14_N54
\mm_interconnect_0|cmd_mux|src_payload~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~27_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_writedata\(27),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~27_combout\);

-- Location: FF_X25_Y14_N56
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(27));

-- Location: MLABCELL_X3_Y4_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(30),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X3_Y4_N29
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(30));

-- Location: MLABCELL_X14_Y12_N54
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[27]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(30),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[27]~feeder_combout\);

-- Location: FF_X14_Y12_N55
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[27]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(27));

-- Location: MLABCELL_X25_Y14_N57
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[27]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[27]~25_combout\ = (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(27))) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(27))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(27),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(27),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[27]~25_combout\);

-- Location: FF_X17_Y12_N16
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[29]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(29));

-- Location: LABCELL_X21_Y14_N36
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_readdata\(29),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\);

-- Location: FF_X21_Y14_N37
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LABCELL_X28_Y19_N24
\cpu|F_iw[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[29]~29_combout\ = ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( !\cpu|intr_req~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~0_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29)))) # (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~0_combout\ & (((\mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29))) # (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\))) ) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( !\cpu|intr_req~0_combout\ 
-- & ( (\mm_interconnect_0|rsp_demux|src0_valid~combout\ & \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110101011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(29),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datae => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	dataf => \cpu|ALT_INV_intr_req~0_combout\,
	combout => \cpu|F_iw[29]~29_combout\);

-- Location: FF_X28_Y19_N25
\cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[29]~29_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(29));

-- Location: LABCELL_X33_Y21_N48
\cpu|F_pc_no_crst_nxt[18]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[18]~4_combout\ = ( \cpu|Add2~25_sumout\ & ( ((\cpu|Add0~25_sumout\) # (\cpu|F_pc_sel_nxt.10~0_combout\)) # (\cpu|F_pc_sel_nxt.01~0_combout\) ) ) # ( !\cpu|Add2~25_sumout\ & ( ((!\cpu|F_pc_sel_nxt.10~0_combout\ & 
-- \cpu|Add0~25_sumout\)) # (\cpu|F_pc_sel_nxt.01~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101010111010101110101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \cpu|ALT_INV_Add0~25_sumout\,
	dataf => \cpu|ALT_INV_Add2~25_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[18]~4_combout\);

-- Location: FF_X33_Y21_N50
\cpu|F_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[18]~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(18));

-- Location: MLABCELL_X32_Y21_N54
\cpu|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~25_sumout\ = SUM(( \cpu|F_pc\(18) ) + ( GND ) + ( \cpu|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_F_pc\(18),
	cin => \cpu|Add0~14\,
	sumout => \cpu|Add0~25_sumout\);

-- Location: LABCELL_X35_Y19_N9
\cpu|R_src1[20]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[20]~8_combout\ = ( \cpu|R_src1~0_combout\ & ( \cpu|Add0~25_sumout\ ) ) # ( !\cpu|R_src1~0_combout\ & ( (!\cpu|R_src1~1_combout\ & ((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(20)))) # 
-- (\cpu|R_src1~1_combout\ & (\cpu|D_iw\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(24),
	datab => \cpu|ALT_INV_R_src1~1_combout\,
	datac => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(20),
	datad => \cpu|ALT_INV_Add0~25_sumout\,
	dataf => \cpu|ALT_INV_R_src1~0_combout\,
	combout => \cpu|R_src1[20]~8_combout\);

-- Location: FF_X35_Y19_N10
\cpu|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[20]~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(20));

-- Location: FF_X33_Y17_N1
\cpu|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[20]~6_combout\,
	asdata => \cpu|E_src1\(20),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(20));

-- Location: LABCELL_X33_Y17_N6
\cpu|E_shift_rot_result_nxt[21]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[21]~20_combout\ = (!\cpu|R_ctrl_shift_rot_right~q\ & (\cpu|E_shift_rot_result\(20))) # (\cpu|R_ctrl_shift_rot_right~q\ & ((\cpu|E_shift_rot_result\(22))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result\(20),
	datac => \cpu|ALT_INV_E_shift_rot_result\(22),
	combout => \cpu|E_shift_rot_result_nxt[21]~20_combout\);

-- Location: FF_X33_Y17_N7
\cpu|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[21]~20_combout\,
	asdata => \cpu|E_src1\(21),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(21));

-- Location: LABCELL_X33_Y17_N24
\cpu|E_shift_rot_result_nxt[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[22]~22_combout\ = (!\cpu|R_ctrl_shift_rot_right~q\ & ((\cpu|E_shift_rot_result\(21)))) # (\cpu|R_ctrl_shift_rot_right~q\ & (\cpu|E_shift_rot_result\(23)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result\(23),
	datac => \cpu|ALT_INV_E_shift_rot_result\(21),
	combout => \cpu|E_shift_rot_result_nxt[22]~22_combout\);

-- Location: FF_X33_Y17_N25
\cpu|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[22]~22_combout\,
	asdata => \cpu|E_src1\(22),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(22));

-- Location: LABCELL_X33_Y17_N27
\cpu|E_shift_rot_result_nxt[23]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[23]~24_combout\ = (!\cpu|R_ctrl_shift_rot_right~q\ & ((\cpu|E_shift_rot_result\(22)))) # (\cpu|R_ctrl_shift_rot_right~q\ & (\cpu|E_shift_rot_result[24]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result[24]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_E_shift_rot_result\(22),
	combout => \cpu|E_shift_rot_result_nxt[23]~24_combout\);

-- Location: FF_X33_Y17_N28
\cpu|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[23]~24_combout\,
	asdata => \cpu|E_src1\(23),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(23));

-- Location: LABCELL_X33_Y17_N9
\cpu|E_shift_rot_result_nxt[24]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[24]~26_combout\ = ( \cpu|E_shift_rot_result\(25) & ( (\cpu|E_shift_rot_result\(23)) # (\cpu|R_ctrl_shift_rot_right~q\) ) ) # ( !\cpu|E_shift_rot_result\(25) & ( (!\cpu|R_ctrl_shift_rot_right~q\ & \cpu|E_shift_rot_result\(23)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(23),
	dataf => \cpu|ALT_INV_E_shift_rot_result\(25),
	combout => \cpu|E_shift_rot_result_nxt[24]~26_combout\);

-- Location: FF_X33_Y17_N11
\cpu|E_shift_rot_result[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[24]~26_combout\,
	asdata => \cpu|E_src1\(24),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result[24]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y17_N42
\cpu|E_shift_rot_result_nxt[25]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[25]~29_combout\ = (!\cpu|R_ctrl_shift_rot_right~q\ & (\cpu|E_shift_rot_result[24]~DUPLICATE_q\)) # (\cpu|R_ctrl_shift_rot_right~q\ & ((\cpu|E_shift_rot_result\(26))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result[24]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(26),
	combout => \cpu|E_shift_rot_result_nxt[25]~29_combout\);

-- Location: FF_X33_Y17_N44
\cpu|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[25]~29_combout\,
	asdata => \cpu|E_src1\(25),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(25));

-- Location: LABCELL_X33_Y17_N45
\cpu|E_shift_rot_result_nxt[26]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[26]~28_combout\ = ( \cpu|E_shift_rot_result\(27) & ( (\cpu|E_shift_rot_result\(25)) # (\cpu|R_ctrl_shift_rot_right~q\) ) ) # ( !\cpu|E_shift_rot_result\(27) & ( (!\cpu|R_ctrl_shift_rot_right~q\ & \cpu|E_shift_rot_result\(25)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(25),
	dataf => \cpu|ALT_INV_E_shift_rot_result\(27),
	combout => \cpu|E_shift_rot_result_nxt[26]~28_combout\);

-- Location: FF_X33_Y17_N46
\cpu|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[26]~28_combout\,
	asdata => \cpu|E_src1\(26),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(26));

-- Location: LABCELL_X30_Y17_N42
\cpu|E_shift_rot_result_nxt[27]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[27]~31_combout\ = ( \cpu|E_shift_rot_result\(26) & ( (!\cpu|R_ctrl_shift_rot_right~q\) # (\cpu|E_shift_rot_result\(28)) ) ) # ( !\cpu|E_shift_rot_result\(26) & ( (\cpu|E_shift_rot_result\(28) & \cpu|R_ctrl_shift_rot_right~q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_shift_rot_result\(28),
	datac => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	dataf => \cpu|ALT_INV_E_shift_rot_result\(26),
	combout => \cpu|E_shift_rot_result_nxt[27]~31_combout\);

-- Location: FF_X30_Y17_N44
\cpu|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[27]~31_combout\,
	asdata => \cpu|E_src1\(27),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(27));

-- Location: LABCELL_X30_Y17_N27
\cpu|E_shift_rot_result_nxt[28]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[28]~30_combout\ = ( \cpu|E_shift_rot_result\(27) & ( (!\cpu|R_ctrl_shift_rot_right~q\) # (\cpu|E_shift_rot_result\(29)) ) ) # ( !\cpu|E_shift_rot_result\(27) & ( (\cpu|R_ctrl_shift_rot_right~q\ & \cpu|E_shift_rot_result\(29)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(29),
	dataf => \cpu|ALT_INV_E_shift_rot_result\(27),
	combout => \cpu|E_shift_rot_result_nxt[28]~30_combout\);

-- Location: FF_X30_Y17_N29
\cpu|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[28]~30_combout\,
	asdata => \cpu|E_src1\(28),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(28));

-- Location: LABCELL_X30_Y17_N24
\cpu|E_shift_rot_result_nxt[29]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[29]~27_combout\ = (!\cpu|R_ctrl_shift_rot_right~q\ & ((\cpu|E_shift_rot_result\(28)))) # (\cpu|R_ctrl_shift_rot_right~q\ & (\cpu|E_shift_rot_result\(30)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result\(30),
	datac => \cpu|ALT_INV_E_shift_rot_result\(28),
	combout => \cpu|E_shift_rot_result_nxt[29]~27_combout\);

-- Location: FF_X30_Y17_N25
\cpu|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[29]~27_combout\,
	asdata => \cpu|E_src1\(29),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(29));

-- Location: LABCELL_X30_Y17_N9
\cpu|E_shift_rot_result_nxt[30]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[30]~25_combout\ = ( \cpu|R_ctrl_shift_rot_right~q\ & ( \cpu|E_shift_rot_result\(31) ) ) # ( !\cpu|R_ctrl_shift_rot_right~q\ & ( \cpu|E_shift_rot_result\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_shift_rot_result\(29),
	datac => \cpu|ALT_INV_E_shift_rot_result\(31),
	datae => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	combout => \cpu|E_shift_rot_result_nxt[30]~25_combout\);

-- Location: FF_X30_Y17_N11
\cpu|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[30]~25_combout\,
	asdata => \cpu|E_src1\(30),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(30));

-- Location: LABCELL_X30_Y17_N15
\cpu|E_shift_rot_result_nxt[31]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[31]~23_combout\ = ( \cpu|E_shift_rot_fill_bit~0_combout\ & ( (\cpu|E_shift_rot_result\(30)) # (\cpu|R_ctrl_shift_rot_right~q\) ) ) # ( !\cpu|E_shift_rot_fill_bit~0_combout\ & ( (!\cpu|R_ctrl_shift_rot_right~q\ & 
-- \cpu|E_shift_rot_result\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(30),
	dataf => \cpu|ALT_INV_E_shift_rot_fill_bit~0_combout\,
	combout => \cpu|E_shift_rot_result_nxt[31]~23_combout\);

-- Location: FF_X30_Y17_N16
\cpu|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[31]~23_combout\,
	asdata => \cpu|E_src1\(31),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(31));

-- Location: LABCELL_X30_Y17_N57
\cpu|D_ctrl_shift_logical~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_shift_logical~1_combout\ = ( !\cpu|D_iw\(16) & ( (\cpu|D_iw\(15) & \cpu|D_ctrl_shift_logical~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_D_iw\(15),
	datad => \cpu|ALT_INV_D_ctrl_shift_logical~0_combout\,
	dataf => \cpu|ALT_INV_D_iw\(16),
	combout => \cpu|D_ctrl_shift_logical~1_combout\);

-- Location: FF_X30_Y17_N59
\cpu|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_shift_logical~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_shift_logical~q\);

-- Location: LABCELL_X30_Y17_N3
\cpu|E_shift_rot_fill_bit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_fill_bit~0_combout\ = ( \cpu|E_shift_rot_result\(0) & ( (!\cpu|R_ctrl_shift_logical~q\ & ((\cpu|E_shift_rot_result\(31)) # (\cpu|R_ctrl_rot_right~q\))) ) ) # ( !\cpu|E_shift_rot_result\(0) & ( (!\cpu|R_ctrl_rot_right~q\ & 
-- (\cpu|E_shift_rot_result\(31) & !\cpu|R_ctrl_shift_logical~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rot_right~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(31),
	datad => \cpu|ALT_INV_R_ctrl_shift_logical~q\,
	dataf => \cpu|ALT_INV_E_shift_rot_result\(0),
	combout => \cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: LABCELL_X30_Y17_N12
\cpu|E_shift_rot_result_nxt[0]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[0]~21_combout\ = ( \cpu|E_shift_rot_fill_bit~0_combout\ & ( (!\cpu|R_ctrl_shift_rot_right~q\) # (\cpu|E_shift_rot_result\(1)) ) ) # ( !\cpu|E_shift_rot_fill_bit~0_combout\ & ( (\cpu|R_ctrl_shift_rot_right~q\ & 
-- \cpu|E_shift_rot_result\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(1),
	dataf => \cpu|ALT_INV_E_shift_rot_fill_bit~0_combout\,
	combout => \cpu|E_shift_rot_result_nxt[0]~21_combout\);

-- Location: FF_X30_Y17_N14
\cpu|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[0]~21_combout\,
	asdata => \cpu|E_src1\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(0));

-- Location: LABCELL_X31_Y17_N6
\cpu|E_shift_rot_result_nxt[1]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[1]~19_combout\ = ( \cpu|E_shift_rot_result\(0) & ( (!\cpu|R_ctrl_shift_rot_right~q\) # (\cpu|E_shift_rot_result[2]~DUPLICATE_q\) ) ) # ( !\cpu|E_shift_rot_result\(0) & ( (\cpu|E_shift_rot_result[2]~DUPLICATE_q\ & 
-- \cpu|R_ctrl_shift_rot_right~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_shift_rot_result[2]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	dataf => \cpu|ALT_INV_E_shift_rot_result\(0),
	combout => \cpu|E_shift_rot_result_nxt[1]~19_combout\);

-- Location: FF_X31_Y17_N8
\cpu|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[1]~19_combout\,
	asdata => \cpu|E_src1\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(1));

-- Location: LABCELL_X31_Y17_N42
\cpu|E_shift_rot_result_nxt[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[2]~1_combout\ = ( \cpu|E_shift_rot_result\(1) & ( (!\cpu|R_ctrl_shift_rot_right~q\) # (\cpu|E_shift_rot_result\(3)) ) ) # ( !\cpu|E_shift_rot_result\(1) & ( (\cpu|R_ctrl_shift_rot_right~q\ & \cpu|E_shift_rot_result\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datad => \cpu|ALT_INV_E_shift_rot_result\(3),
	dataf => \cpu|ALT_INV_E_shift_rot_result\(1),
	combout => \cpu|E_shift_rot_result_nxt[2]~1_combout\);

-- Location: FF_X31_Y17_N44
\cpu|E_shift_rot_result[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[2]~1_combout\,
	asdata => \cpu|E_src1\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result[2]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y17_N24
\cpu|E_shift_rot_result_nxt[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[3]~0_combout\ = ( \cpu|R_ctrl_shift_rot_right~q\ & ( \cpu|E_shift_rot_result\(4) ) ) # ( !\cpu|R_ctrl_shift_rot_right~q\ & ( \cpu|E_shift_rot_result[2]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_shift_rot_result[2]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(4),
	dataf => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	combout => \cpu|E_shift_rot_result_nxt[3]~0_combout\);

-- Location: FF_X31_Y17_N25
\cpu|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[3]~0_combout\,
	asdata => \cpu|E_src1\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(3));

-- Location: LABCELL_X31_Y17_N12
\cpu|E_shift_rot_result_nxt[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[4]~2_combout\ = (!\cpu|R_ctrl_shift_rot_right~q\ & ((\cpu|E_shift_rot_result\(3)))) # (\cpu|R_ctrl_shift_rot_right~q\ & (\cpu|E_shift_rot_result\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result\(5),
	datac => \cpu|ALT_INV_E_shift_rot_result\(3),
	combout => \cpu|E_shift_rot_result_nxt[4]~2_combout\);

-- Location: FF_X31_Y17_N13
\cpu|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[4]~2_combout\,
	asdata => \cpu|E_src1\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(4));

-- Location: LABCELL_X31_Y17_N15
\cpu|E_shift_rot_result_nxt[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[5]~4_combout\ = ( \cpu|E_shift_rot_result\(6) & ( (\cpu|E_shift_rot_result\(4)) # (\cpu|R_ctrl_shift_rot_right~q\) ) ) # ( !\cpu|E_shift_rot_result\(6) & ( (!\cpu|R_ctrl_shift_rot_right~q\ & \cpu|E_shift_rot_result\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datad => \cpu|ALT_INV_E_shift_rot_result\(4),
	dataf => \cpu|ALT_INV_E_shift_rot_result\(6),
	combout => \cpu|E_shift_rot_result_nxt[5]~4_combout\);

-- Location: FF_X31_Y17_N16
\cpu|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[5]~4_combout\,
	asdata => \cpu|E_src1\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(5));

-- Location: LABCELL_X31_Y17_N33
\cpu|E_shift_rot_result_nxt[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[6]~5_combout\ = (!\cpu|R_ctrl_shift_rot_right~q\ & ((\cpu|E_shift_rot_result\(5)))) # (\cpu|R_ctrl_shift_rot_right~q\ & (\cpu|E_shift_rot_result\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result\(7),
	datac => \cpu|ALT_INV_E_shift_rot_result\(5),
	combout => \cpu|E_shift_rot_result_nxt[6]~5_combout\);

-- Location: FF_X31_Y17_N35
\cpu|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[6]~5_combout\,
	asdata => \cpu|E_src1\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(6));

-- Location: LABCELL_X35_Y18_N15
\cpu|E_alu_result[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[6]~6_combout\ = ( \cpu|Add2~21_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\) # ((\cpu|E_logic_result[6]~5_combout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(6))))) ) ) # ( !\cpu|Add2~21_sumout\ & ( 
-- (!\cpu|R_ctrl_shift_rot~q\ & (\cpu|R_ctrl_logic~q\ & ((\cpu|E_logic_result[6]~5_combout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(6),
	datad => \cpu|ALT_INV_E_logic_result[6]~5_combout\,
	dataf => \cpu|ALT_INV_Add2~21_sumout\,
	combout => \cpu|E_alu_result[6]~6_combout\);

-- Location: FF_X35_Y18_N16
\cpu|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[6]~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(6));

-- Location: LABCELL_X40_Y19_N24
\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~2_combout\ = ( \cpu|W_alu_result\(5) & ( \cpu|W_alu_result\(7) & ( (!\cpu|W_alu_result\(6) & (!\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter\(0) $ (((!\cpu|d_write~q\) # 
-- (\mm_interconnect_0|cpu_data_master_translator|write_accepted~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(6),
	datab => \cpu|ALT_INV_d_write~q\,
	datac => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~q\,
	datae => \cpu|ALT_INV_W_alu_result\(5),
	dataf => \cpu|ALT_INV_W_alu_result\(7),
	combout => \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LABCELL_X40_Y19_N42
\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~0_combout\ = ( \mm_interconnect_0|router_001|Equal1~1_combout\ & ( \mm_interconnect_0|router_001|Equal2~0_combout\ & ( (\mm_interconnect_0|router_001|Equal1~0_combout\ & 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & (\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~2_combout\ & !\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datab => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\,
	datac => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\,
	datad => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	combout => \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LABCELL_X38_Y21_N15
\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~1_combout\ = ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~0_combout\ & ( \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X38_Y21_N29
\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0));

-- Location: IOIBUF_X68_Y32_N61
\LCD_DQ[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DQ(4),
	o => \LCD_DQ[4]~input_o\);

-- Location: FF_X38_Y18_N14
\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \LCD_DQ[4]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(4));

-- Location: FF_X46_Y17_N46
\rtx_timer|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|internal_counter\(20),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(20));

-- Location: LABCELL_X43_Y19_N54
\rtx_timer|counter_snapshot[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[4]~4_combout\ = !\rtx_timer|internal_counter[4]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rtx_timer|ALT_INV_internal_counter[4]~DUPLICATE_q\,
	combout => \rtx_timer|counter_snapshot[4]~4_combout\);

-- Location: FF_X43_Y19_N55
\rtx_timer|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[4]~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(4));

-- Location: LABCELL_X43_Y17_N36
\rtx_timer|read_mux_out[4]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[4]~52_combout\ = ( !\cpu|W_alu_result\(4) & ( ((\cpu|W_alu_result\(3) & ((!\cpu|W_alu_result\(2) & ((!\rtx_timer|period_l_register\(4)))) # (\cpu|W_alu_result\(2) & (\rtx_timer|period_h_register\(4)))))) ) ) # ( 
-- \cpu|W_alu_result\(4) & ( ((!\cpu|W_alu_result\(3) & ((!\cpu|W_alu_result\(2) & ((\rtx_timer|counter_snapshot\(4)))) # (\cpu|W_alu_result\(2) & (\rtx_timer|counter_snapshot\(20)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011110000000011110000000000000000001100110101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_counter_snapshot\(20),
	datab => \rtx_timer|ALT_INV_period_h_register\(4),
	datac => \rtx_timer|ALT_INV_counter_snapshot\(4),
	datad => \cpu|ALT_INV_W_alu_result\(3),
	datae => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_W_alu_result\(2),
	datag => \rtx_timer|ALT_INV_period_l_register\(4),
	combout => \rtx_timer|read_mux_out[4]~52_combout\);

-- Location: FF_X41_Y19_N55
\rtx_timer|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|read_mux_out[4]~52_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(4));

-- Location: FF_X41_Y19_N47
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(4));

-- Location: LABCELL_X38_Y18_N12
\mm_interconnect_0|rsp_mux_001|src_payload~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~17_combout\ = ( \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(4) & ( \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(4) & ( 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30))))) ) ) ) # ( !\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(4) & ( \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(4) & ( 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)))) ) ) ) # 
-- ( \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(4) & ( !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(4) & ( (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)))) ) ) ) # ( !\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(4) & ( 
-- !\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(4) & ( (!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000110011001100000010101010101000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_av_readdata_pre\(30),
	datae => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(4),
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(4),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~17_combout\);

-- Location: LABCELL_X38_Y18_N33
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_~GND~combout\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\);

-- Location: FF_X38_Y18_N35
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LABCELL_X38_Y18_N30
\mm_interconnect_0|rsp_mux_001|src_payload~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~18_combout\ = ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & ( (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_mux_001|src_payload~17_combout\ & ((!\mm_interconnect_0|rsp_demux|src1_valid~combout\) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4))))) ) ) # ( 
-- !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & ( (\mm_interconnect_0|rsp_mux_001|src_payload~17_combout\ & ((!\mm_interconnect_0|rsp_demux|src1_valid~combout\) # 
-- (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000000100010001000000010001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~17_combout\,
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(4),
	dataf => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(4),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~18_combout\);

-- Location: MLABCELL_X42_Y16_N24
\pio_hex0|data_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|data_out~6_combout\ = ( \cpu|d_writedata\(4) & ( !\pio_hex3|Equal2~0_combout\ ) ) # ( !\cpu|d_writedata\(4) & ( (\pio_hex0|data_out\(4) & ((\pio_hex3|Equal2~0_combout\) # (\pio_hex3|Equal2~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datab => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datad => \pio_hex0|ALT_INV_data_out\(4),
	dataf => \cpu|ALT_INV_d_writedata\(4),
	combout => \pio_hex0|data_out~6_combout\);

-- Location: FF_X42_Y16_N25
\pio_hex0|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|data_out~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex0|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex0|data_out\(4));

-- Location: MLABCELL_X42_Y16_N21
\pio_hex0|readdata[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|readdata\(4) = ( \pio_hex0|data_out\(4) & ( (!\cpu|W_alu_result\(2) & (!\cpu|W_alu_result[3]~DUPLICATE_q\ & !\cpu|W_alu_result\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datac => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \pio_hex0|ALT_INV_data_out\(4),
	combout => \pio_hex0|readdata\(4));

-- Location: FF_X42_Y16_N22
\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|readdata\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(4));

-- Location: MLABCELL_X42_Y16_N9
\pio_hex1|data_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|data_out~6_combout\ = ( \cpu|d_writedata\(4) & ( !\pio_hex3|Equal2~0_combout\ ) ) # ( !\cpu|d_writedata\(4) & ( (\pio_hex1|data_out\(4) & ((\pio_hex3|Equal2~0_combout\) # (\pio_hex3|Equal2~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datab => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datad => \pio_hex1|ALT_INV_data_out\(4),
	dataf => \cpu|ALT_INV_d_writedata\(4),
	combout => \pio_hex1|data_out~6_combout\);

-- Location: FF_X42_Y16_N11
\pio_hex1|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|data_out~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex1|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex1|data_out\(4));

-- Location: MLABCELL_X42_Y16_N3
\pio_hex1|readdata[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|readdata\(4) = ( !\cpu|W_alu_result[3]~DUPLICATE_q\ & ( (!\cpu|W_alu_result\(2) & (\pio_hex1|data_out\(4) & !\cpu|W_alu_result\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datac => \pio_hex1|ALT_INV_data_out\(4),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	combout => \pio_hex1|readdata\(4));

-- Location: FF_X42_Y16_N5
\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|readdata\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(4));

-- Location: FF_X41_Y17_N53
\pio_sw|irq_mask[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \pio_sw|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|irq_mask\(4));

-- Location: IOIBUF_X10_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: FF_X41_Y17_N35
\pio_sw|d1_data_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SW[4]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d1_data_in\(4));

-- Location: FF_X41_Y17_N17
\pio_sw|d2_data_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|d1_data_in\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d2_data_in\(4));

-- Location: LABCELL_X41_Y17_N9
\pio_sw|edge_capture~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|edge_capture~8_combout\ = ( \pio_sw|d1_data_in\(4) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & ((!\pio_sw|d2_data_in\(4)) # (\pio_sw|edge_capture\(4)))) ) ) # ( !\pio_sw|d1_data_in\(4) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & 
-- ((\pio_sw|edge_capture\(4)) # (\pio_sw|d2_data_in\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_edge_capture_wr_strobe~0_combout\,
	datac => \pio_sw|ALT_INV_d2_data_in\(4),
	datad => \pio_sw|ALT_INV_edge_capture\(4),
	dataf => \pio_sw|ALT_INV_d1_data_in\(4),
	combout => \pio_sw|edge_capture~8_combout\);

-- Location: FF_X41_Y17_N11
\pio_sw|edge_capture[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|edge_capture~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|edge_capture\(4));

-- Location: LABCELL_X41_Y17_N12
\pio_sw|read_mux_out[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|read_mux_out\(4) = ( \SW[4]~input_o\ & ( \cpu|W_alu_result\(3) & ( (!\cpu|W_alu_result\(4) & ((!\cpu|W_alu_result\(2) & (\pio_sw|irq_mask\(4))) # (\cpu|W_alu_result\(2) & ((\pio_sw|edge_capture\(4)))))) ) ) ) # ( !\SW[4]~input_o\ & ( 
-- \cpu|W_alu_result\(3) & ( (!\cpu|W_alu_result\(4) & ((!\cpu|W_alu_result\(2) & (\pio_sw|irq_mask\(4))) # (\cpu|W_alu_result\(2) & ((\pio_sw|edge_capture\(4)))))) ) ) ) # ( \SW[4]~input_o\ & ( !\cpu|W_alu_result\(3) & ( (!\cpu|W_alu_result\(2) & 
-- !\cpu|W_alu_result\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000001010011000000000101001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_irq_mask\(4),
	datab => \pio_sw|ALT_INV_edge_capture\(4),
	datac => \cpu|ALT_INV_W_alu_result\(2),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	datae => \ALT_INV_SW[4]~input_o\,
	dataf => \cpu|ALT_INV_W_alu_result\(3),
	combout => \pio_sw|read_mux_out\(4));

-- Location: FF_X41_Y17_N14
\pio_sw|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|read_mux_out\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|readdata\(4));

-- Location: FF_X38_Y22_N44
\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|readdata\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(4));

-- Location: LABCELL_X38_Y22_N42
\mm_interconnect_0|rsp_mux_001|src_payload~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~15_combout\ = ( \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(4) & ( \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(4) & (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(4))))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(4) & ( \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(4) & ((!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(4)))) ) ) ) # ( 
-- \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(4) & ( !\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(4)))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(4) & ( 
-- !\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011100000000011100000111000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\(4),
	datac => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\(4),
	datad => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(4),
	dataf => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~15_combout\);

-- Location: LABCELL_X38_Y20_N39
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~6_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(4) & ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(4) & ( !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(4) & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~6_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(4),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~6_combout\);

-- Location: FF_X38_Y20_N41
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(4));

-- Location: LABCELL_X38_Y20_N15
\mm_interconnect_0|rsp_mux_001|src_payload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~6_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(4) & ( 
-- ((!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\)) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & 
-- ((!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\)))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~6_combout\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(4) & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~6_combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(4) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110000110001010101010101010111111101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~q\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~6_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(4),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~3_combout\);

-- Location: LABCELL_X40_Y16_N24
\pio_hex2|data_out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|data_out~7_combout\ = ( \pio_hex2|data_out\(4) & ( \pio_hex3|Equal2~1_combout\ & ( (!\cpu|d_writedata\(4)) # (!\pio_hex3|Equal2~0_combout\) ) ) ) # ( !\pio_hex2|data_out\(4) & ( \pio_hex3|Equal2~1_combout\ & ( (\cpu|d_writedata\(4) & 
-- !\pio_hex3|Equal2~0_combout\) ) ) ) # ( \pio_hex2|data_out\(4) & ( !\pio_hex3|Equal2~1_combout\ & ( !\cpu|d_writedata\(4) $ (!\pio_hex3|Equal2~0_combout\) ) ) ) # ( !\pio_hex2|data_out\(4) & ( !\pio_hex3|Equal2~1_combout\ & ( (\cpu|d_writedata\(4) & 
-- !\pio_hex3|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010110100101101001010000010100001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata\(4),
	datac => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datae => \pio_hex2|ALT_INV_data_out\(4),
	dataf => \pio_hex3|ALT_INV_Equal2~1_combout\,
	combout => \pio_hex2|data_out~7_combout\);

-- Location: FF_X40_Y16_N25
\pio_hex2|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|data_out~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex2|data_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex2|data_out\(4));

-- Location: LABCELL_X43_Y16_N33
\pio_hex2|readdata[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|readdata\(4) = ( !\cpu|W_alu_result\(2) & ( \pio_hex2|data_out\(4) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & !\cpu|W_alu_result\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_W_alu_result\(4),
	datae => \cpu|ALT_INV_W_alu_result\(2),
	dataf => \pio_hex2|ALT_INV_data_out\(4),
	combout => \pio_hex2|readdata\(4));

-- Location: FF_X43_Y16_N34
\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|readdata\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(4));

-- Location: MLABCELL_X42_Y21_N42
\pio_hex3|data_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|data_out~6_combout\ = ( \pio_hex3|Equal2~1_combout\ & ( (!\cpu|d_writedata\(4) & ((\pio_hex3|data_out\(4)))) # (\cpu|d_writedata\(4) & (!\pio_hex3|Equal2~0_combout\)) ) ) # ( !\pio_hex3|Equal2~1_combout\ & ( (!\pio_hex3|Equal2~0_combout\ & 
-- (\cpu|d_writedata\(4))) # (\pio_hex3|Equal2~0_combout\ & (!\cpu|d_writedata\(4) & \pio_hex3|data_out\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011010000010100101101000001010111110100000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datac => \cpu|ALT_INV_d_writedata\(4),
	datad => \pio_hex3|ALT_INV_data_out\(4),
	dataf => \pio_hex3|ALT_INV_Equal2~1_combout\,
	combout => \pio_hex3|data_out~6_combout\);

-- Location: FF_X42_Y21_N43
\pio_hex3|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex3|data_out~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex3|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex3|data_out\(4));

-- Location: MLABCELL_X42_Y21_N48
\pio_hex3|readdata[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|readdata\(4) = ( \pio_hex3|data_out\(4) & ( (!\cpu|W_alu_result\(2) & (!\cpu|W_alu_result\(4) & !\cpu|W_alu_result[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(2),
	datac => \cpu|ALT_INV_W_alu_result\(4),
	datad => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	dataf => \pio_hex3|ALT_INV_data_out\(4),
	combout => \pio_hex3|readdata\(4));

-- Location: FF_X42_Y21_N50
\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex3|readdata\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(4));

-- Location: MLABCELL_X42_Y21_N51
\mm_interconnect_0|rsp_mux_001|src_payload~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~16_combout\ = ( \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(4) & ( ((\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(4) & 
-- \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0))) # (\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0)) ) ) # ( !\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(4) & ( 
-- (\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(4) & \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\(4),
	datac => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\(4),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~16_combout\);

-- Location: LABCELL_X38_Y22_N0
\mm_interconnect_0|rsp_mux_001|src_payload~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~19_combout\ = ( \mm_interconnect_0|rsp_mux_001|src_payload~16_combout\ & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ ) ) # ( !\mm_interconnect_0|rsp_mux_001|src_payload~16_combout\ & ( 
-- \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\mm_interconnect_0|rsp_mux_001|src_payload~18_combout\) # ((!\mm_interconnect_0|rsp_mux_001|src_payload~15_combout\) # (\mm_interconnect_0|rsp_mux_001|src_payload~3_combout\)) ) ) ) # ( 
-- \mm_interconnect_0|rsp_mux_001|src_payload~16_combout\ & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ ) ) # ( !\mm_interconnect_0|rsp_mux_001|src_payload~16_combout\ & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( 
-- (!\mm_interconnect_0|rsp_mux_001|src_payload~18_combout\) # (!\mm_interconnect_0|rsp_mux_001|src_payload~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111111111111111111101111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~18_combout\,
	datab => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~15_combout\,
	datac => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~3_combout\,
	datae => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~16_combout\,
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~19_combout\);

-- Location: FF_X38_Y22_N1
\cpu|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~19_combout\,
	asdata => \cpu|av_ld_byte1_data\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_rshift8~0_combout\,
	ena => \cpu|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte0_data\(4));

-- Location: LABCELL_X27_Y19_N21
\cpu|W_rf_wr_data[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[4]~2_combout\ = ( \cpu|R_ctrl_ld~q\ & ( \cpu|W_alu_result\(4) & ( \cpu|av_ld_byte0_data\(4) ) ) ) # ( !\cpu|R_ctrl_ld~q\ & ( \cpu|W_alu_result\(4) & ( (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & !\cpu|R_ctrl_br_cmp~q\) ) ) ) # ( 
-- \cpu|R_ctrl_ld~q\ & ( !\cpu|W_alu_result\(4) & ( \cpu|av_ld_byte0_data\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001110101010000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datab => \cpu|ALT_INV_av_ld_byte0_data\(4),
	datad => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datae => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_W_alu_result\(4),
	combout => \cpu|W_rf_wr_data[4]~2_combout\);

-- Location: MLABCELL_X25_Y14_N18
\cpu|E_st_data[26]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[26]~2_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2) & ( (!\cpu|D_iw\(4) & (((!\cpu|D_iw[3]~DUPLICATE_q\) # 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))) # (\cpu|D_iw\(4) & (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(26))) ) ) # ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2) & ( (!\cpu|D_iw\(4) & (((\cpu|D_iw[3]~DUPLICATE_q\ & \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))) # (\cpu|D_iw\(4) & 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(26))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110110001101110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(4),
	datab => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(26),
	datac => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(10),
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \cpu|E_st_data[26]~2_combout\);

-- Location: FF_X25_Y14_N19
\cpu|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_st_data[26]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(26));

-- Location: MLABCELL_X25_Y14_N30
\mm_interconnect_0|cmd_mux|src_payload~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~32_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_d_writedata\(26),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~32_combout\);

-- Location: FF_X25_Y14_N32
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(26));

-- Location: MLABCELL_X25_Y14_N21
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[26]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[26]~31_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(26) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(26)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(26) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(26) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(26),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(26),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[26]~31_combout\);

-- Location: FF_X17_Y12_N28
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[28]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(28));

-- Location: FF_X27_Y18_N52
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(28),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LABCELL_X30_Y21_N57
\cpu|F_iw[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[28]~28_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28) & ( (!\cpu|intr_req~0_combout\ & (((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~18_combout\)) # (\mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28) & ( (!\cpu|intr_req~0_combout\ & 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~18_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000100010001010100010001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_intr_req~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~18_combout\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(28),
	combout => \cpu|F_iw[28]~28_combout\);

-- Location: FF_X30_Y21_N59
\cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[28]~28_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(28));

-- Location: LABCELL_X31_Y16_N33
\cpu|R_src1[9]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[9]~17_combout\ = ( \cpu|R_src1~0_combout\ & ( \cpu|Add0~69_sumout\ ) ) # ( !\cpu|R_src1~0_combout\ & ( \cpu|Add0~69_sumout\ & ( (!\cpu|R_src1~1_combout\ & ((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) 
-- # (\cpu|R_src1~1_combout\ & (\cpu|D_iw\(13))) ) ) ) # ( !\cpu|R_src1~0_combout\ & ( !\cpu|Add0~69_sumout\ & ( (!\cpu|R_src1~1_combout\ & ((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (\cpu|R_src1~1_combout\ & 
-- (\cpu|D_iw\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000000000110011010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(13),
	datab => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(9),
	datad => \cpu|ALT_INV_R_src1~1_combout\,
	datae => \cpu|ALT_INV_R_src1~0_combout\,
	dataf => \cpu|ALT_INV_Add0~69_sumout\,
	combout => \cpu|R_src1[9]~17_combout\);

-- Location: FF_X31_Y16_N35
\cpu|E_src1[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[9]~17_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1[9]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y16_N24
\cpu|E_logic_result[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[9]~15_combout\ = ( \cpu|E_src2\(9) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src1[9]~DUPLICATE_q\))) ) ) # ( !\cpu|E_src2\(9) & ( (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src1[9]~DUPLICATE_q\)) # 
-- (\cpu|R_logic_op\(1) & ((\cpu|E_src1[9]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000101100001011000010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(1),
	datab => \cpu|ALT_INV_R_logic_op\(0),
	datac => \cpu|ALT_INV_E_src1[9]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_E_src2\(9),
	combout => \cpu|E_logic_result[9]~15_combout\);

-- Location: LABCELL_X35_Y17_N3
\cpu|E_alu_result[9]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[9]~16_combout\ = ( \cpu|E_shift_rot_result\(9) & ( \cpu|Add2~61_sumout\ & ( ((!\cpu|R_ctrl_logic~q\) # (\cpu|E_logic_result[9]~15_combout\)) # (\cpu|R_ctrl_shift_rot~q\) ) ) ) # ( !\cpu|E_shift_rot_result\(9) & ( \cpu|Add2~61_sumout\ & ( 
-- (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\) # (\cpu|E_logic_result[9]~15_combout\))) ) ) ) # ( \cpu|E_shift_rot_result\(9) & ( !\cpu|Add2~61_sumout\ & ( ((\cpu|E_logic_result[9]~15_combout\ & \cpu|R_ctrl_logic~q\)) # (\cpu|R_ctrl_shift_rot~q\) ) 
-- ) ) # ( !\cpu|E_shift_rot_result\(9) & ( !\cpu|Add2~61_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (\cpu|E_logic_result[9]~15_combout\ & \cpu|R_ctrl_logic~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010010101110101011110100010101000101111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \cpu|ALT_INV_E_logic_result[9]~15_combout\,
	datac => \cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \cpu|ALT_INV_E_shift_rot_result\(9),
	dataf => \cpu|ALT_INV_Add2~61_sumout\,
	combout => \cpu|E_alu_result[9]~16_combout\);

-- Location: FF_X35_Y19_N49
\cpu|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|E_alu_result[9]~16_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(9));

-- Location: LABCELL_X36_Y19_N39
\mm_interconnect_0|router_001|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal2~0_combout\ = ( !\cpu|W_alu_result\(11) & ( (!\cpu|W_alu_result\(10) & (!\cpu|W_alu_result\(8) & (!\cpu|W_alu_result\(9) & \cpu|W_alu_result\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(10),
	datab => \cpu|ALT_INV_W_alu_result\(8),
	datac => \cpu|ALT_INV_W_alu_result\(9),
	datad => \cpu|ALT_INV_W_alu_result\(12),
	dataf => \cpu|ALT_INV_W_alu_result\(11),
	combout => \mm_interconnect_0|router_001|Equal2~0_combout\);

-- Location: LABCELL_X38_Y21_N6
\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~2_combout\ = ( \cpu|d_write~q\ & ( !\cpu|W_alu_result\(6) & ( (!\cpu|W_alu_result\(7) & (!\cpu|W_alu_result\(5) & (!\mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ $ 
-- (\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter\(0))))) ) ) ) # ( !\cpu|d_write~q\ & ( !\cpu|W_alu_result\(6) & ( (!\cpu|W_alu_result\(7) & (!\cpu|W_alu_result\(5) & \mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter\(0))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000100000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~q\,
	datab => \cpu|ALT_INV_W_alu_result\(7),
	datac => \cpu|ALT_INV_W_alu_result\(5),
	datad => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_wait_latency_counter\(0),
	datae => \cpu|ALT_INV_d_write~q\,
	dataf => \cpu|ALT_INV_W_alu_result\(6),
	combout => \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: MLABCELL_X37_Y21_N12
\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~0_combout\ = ( !\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & ( \mm_interconnect_0|router_001|Equal1~0_combout\ & ( 
-- (\mm_interconnect_0|router_001|Equal2~0_combout\ & (\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~2_combout\ & (!\mm_interconnect_0|pio_hex3_s1_translator|wait_latency_counter\(1) & \mm_interconnect_0|router_001|Equal1~1_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	datab => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg~2_combout\,
	datac => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datae => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	combout => \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: MLABCELL_X37_Y17_N18
\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~1_combout\ = ( \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & ( \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	combout => \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X37_Y17_N29
\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0));

-- Location: MLABCELL_X42_Y21_N54
\pio_hex3|data_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|data_out~5_combout\ = ( \pio_hex3|Equal2~1_combout\ & ( (!\cpu|d_writedata\(3) & ((\pio_hex3|data_out\(3)))) # (\cpu|d_writedata\(3) & (!\pio_hex3|Equal2~0_combout\)) ) ) # ( !\pio_hex3|Equal2~1_combout\ & ( (!\pio_hex3|Equal2~0_combout\ & 
-- (\cpu|d_writedata\(3))) # (\pio_hex3|Equal2~0_combout\ & (!\cpu|d_writedata\(3) & \pio_hex3|data_out\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011010000010100101101000001010111110100000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datac => \cpu|ALT_INV_d_writedata\(3),
	datad => \pio_hex3|ALT_INV_data_out\(3),
	dataf => \pio_hex3|ALT_INV_Equal2~1_combout\,
	combout => \pio_hex3|data_out~5_combout\);

-- Location: FF_X42_Y21_N55
\pio_hex3|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex3|data_out~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex3|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex3|data_out\(3));

-- Location: MLABCELL_X32_Y20_N21
\pio_hex3|readdata[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|readdata\(3) = ( !\cpu|W_alu_result\(2) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & (\pio_hex3|data_out\(3) & !\cpu|W_alu_result\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datac => \pio_hex3|ALT_INV_data_out\(3),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_W_alu_result\(2),
	combout => \pio_hex3|readdata\(3));

-- Location: FF_X32_Y20_N22
\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex3|readdata\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(3));

-- Location: LABCELL_X41_Y16_N36
\pio_hex1|data_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|data_out~5_combout\ = (!\cpu|d_writedata\(3) & (\pio_hex1|data_out\(3) & ((\pio_hex3|Equal2~1_combout\) # (\pio_hex3|Equal2~0_combout\)))) # (\cpu|d_writedata\(3) & (!\pio_hex3|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001111010000010100111101000001010011110100000101001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datab => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datac => \cpu|ALT_INV_d_writedata\(3),
	datad => \pio_hex1|ALT_INV_data_out\(3),
	combout => \pio_hex1|data_out~5_combout\);

-- Location: FF_X41_Y16_N38
\pio_hex1|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|data_out~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex1|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex1|data_out\(3));

-- Location: LABCELL_X41_Y16_N6
\pio_hex1|readdata[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|readdata\(3) = ( !\cpu|W_alu_result\(2) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & (!\cpu|W_alu_result\(4) & \pio_hex1|data_out\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \pio_hex1|ALT_INV_data_out\(3),
	dataf => \cpu|ALT_INV_W_alu_result\(2),
	combout => \pio_hex1|readdata\(3));

-- Location: FF_X41_Y16_N7
\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|readdata\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(3));

-- Location: MLABCELL_X42_Y16_N57
\pio_hex0|data_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|data_out~5_combout\ = ( \pio_hex3|Equal2~1_combout\ & ( (!\cpu|d_writedata\(3) & ((\pio_hex0|data_out\(3)))) # (\cpu|d_writedata\(3) & (!\pio_hex3|Equal2~0_combout\)) ) ) # ( !\pio_hex3|Equal2~1_combout\ & ( (!\pio_hex3|Equal2~0_combout\ & 
-- (\cpu|d_writedata\(3))) # (\pio_hex3|Equal2~0_combout\ & (!\cpu|d_writedata\(3) & \pio_hex0|data_out\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111100000011000011110000001100111111000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datac => \cpu|ALT_INV_d_writedata\(3),
	datad => \pio_hex0|ALT_INV_data_out\(3),
	dataf => \pio_hex3|ALT_INV_Equal2~1_combout\,
	combout => \pio_hex0|data_out~5_combout\);

-- Location: FF_X42_Y16_N58
\pio_hex0|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|data_out~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex0|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex0|data_out\(3));

-- Location: LABCELL_X43_Y16_N39
\pio_hex0|readdata[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|readdata\(3) = ( !\cpu|W_alu_result\(2) & ( \pio_hex0|data_out\(3) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & !\cpu|W_alu_result\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datae => \cpu|ALT_INV_W_alu_result\(2),
	dataf => \pio_hex0|ALT_INV_data_out\(3),
	combout => \pio_hex0|readdata\(3));

-- Location: FF_X43_Y16_N41
\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|readdata\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(3));

-- Location: LABCELL_X41_Y16_N24
\pio_hex2|data_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|data_out~6_combout\ = (!\cpu|d_writedata\(3) & (\pio_hex2|data_out\(3) & ((\pio_hex3|Equal2~1_combout\) # (\pio_hex3|Equal2~0_combout\)))) # (\cpu|d_writedata\(3) & (!\pio_hex3|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001111010000010100111101000001010011110100000101001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datab => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datac => \cpu|ALT_INV_d_writedata\(3),
	datad => \pio_hex2|ALT_INV_data_out\(3),
	combout => \pio_hex2|data_out~6_combout\);

-- Location: FF_X41_Y16_N25
\pio_hex2|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|data_out~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex2|data_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex2|data_out\(3));

-- Location: LABCELL_X41_Y16_N9
\pio_hex2|readdata[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|readdata\(3) = ( !\cpu|W_alu_result\(2) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & (!\cpu|W_alu_result\(4) & \pio_hex2|data_out\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \pio_hex2|ALT_INV_data_out\(3),
	dataf => \cpu|ALT_INV_W_alu_result\(2),
	combout => \pio_hex2|readdata\(3));

-- Location: FF_X41_Y16_N11
\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|readdata\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(3));

-- Location: LABCELL_X28_Y20_N30
\mm_interconnect_0|rsp_mux_001|src_payload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ = ( \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(3) & ( \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(3) & ((!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(3))))) ) ) ) # ( !\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(3) & ( \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(3) & ((!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(3)))) ) ) ) # ( 
-- \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(3) & ( !\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(3)))) ) ) ) # ( !\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(3) & ( 
-- !\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100101010101000100011110000110000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\(3),
	datad => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\(3),
	datae => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\(3),
	dataf => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~6_combout\);

-- Location: LABCELL_X28_Y15_N12
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: FF_X28_Y15_N13
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LABCELL_X18_Y12_N9
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_ocireg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\ = ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|debugaccess~q\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_debugaccess~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~q\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(0),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LABCELL_X28_Y14_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(3) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(3) ) ) ) # ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode~q\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(3),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X28_Y14_N13
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LABCELL_X21_Y12_N6
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[30]~feeder_combout\);

-- Location: FF_X21_Y12_N8
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[30]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(30));

-- Location: LABCELL_X21_Y12_N21
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata[3]~1_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(30)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(30),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata[3]~1_combout\);

-- Location: FF_X21_Y12_N22
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata[3]~1_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(3));

-- Location: FF_X28_Y20_N59
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: IOIBUF_X68_Y22_N61
\LCD_DQ[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DQ(3),
	o => \LCD_DQ[3]~input_o\);

-- Location: FF_X41_Y20_N52
\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \LCD_DQ[3]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(3));

-- Location: MLABCELL_X42_Y18_N57
\rtx_timer|counter_snapshot[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[3]~0_combout\ = ( !\rtx_timer|internal_counter\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \rtx_timer|ALT_INV_internal_counter\(3),
	combout => \rtx_timer|counter_snapshot[3]~0_combout\);

-- Location: FF_X41_Y18_N26
\rtx_timer|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|counter_snapshot[3]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(3));

-- Location: LABCELL_X41_Y18_N24
\rtx_timer|read_mux_out[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[3]~0_combout\ = ( \pio_hex3|Equal2~1_combout\ & ( ((\pio_hex3|Equal2~2_combout\ & !\rtx_timer|period_l_register\(3))) # (\rtx_timer|counter_snapshot\(3)) ) ) # ( !\pio_hex3|Equal2~1_combout\ & ( (\pio_hex3|Equal2~2_combout\ & 
-- !\rtx_timer|period_l_register\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000111111110011000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pio_hex3|ALT_INV_Equal2~2_combout\,
	datac => \rtx_timer|ALT_INV_period_l_register\(3),
	datad => \rtx_timer|ALT_INV_counter_snapshot\(3),
	dataf => \pio_hex3|ALT_INV_Equal2~1_combout\,
	combout => \rtx_timer|read_mux_out[3]~0_combout\);

-- Location: LABCELL_X43_Y19_N18
\rtx_timer|counter_snapshot[19]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[19]~1_combout\ = ( !\rtx_timer|internal_counter\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rtx_timer|ALT_INV_internal_counter\(19),
	combout => \rtx_timer|counter_snapshot[19]~1_combout\);

-- Location: FF_X43_Y19_N19
\rtx_timer|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[19]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(19));

-- Location: FF_X45_Y19_N14
\rtx_timer|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|control_register\(3));

-- Location: LABCELL_X45_Y19_N12
\rtx_timer|read_mux_out[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[3]~1_combout\ = ( \rtx_timer|control_register\(3) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & (\cpu|W_alu_result\(2) & ((!\cpu|W_alu_result\(4)) # (\rtx_timer|counter_snapshot\(19))))) ) ) # ( !\rtx_timer|control_register\(3) & ( 
-- (\rtx_timer|counter_snapshot\(19) & (!\cpu|W_alu_result[3]~DUPLICATE_q\ & (\cpu|W_alu_result\(2) & \cpu|W_alu_result\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000011000000010000000000000001000000110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_counter_snapshot\(19),
	datab => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_W_alu_result\(2),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	datae => \rtx_timer|ALT_INV_control_register\(3),
	combout => \rtx_timer|read_mux_out[3]~1_combout\);

-- Location: LABCELL_X45_Y19_N42
\rtx_timer|read_mux_out[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out\(3) = ( \pio_hex3|Equal2~3_combout\ & ( ((!\rtx_timer|period_h_register\(3)) # (\rtx_timer|read_mux_out[3]~1_combout\)) # (\rtx_timer|read_mux_out[3]~0_combout\) ) ) # ( !\pio_hex3|Equal2~3_combout\ & ( 
-- (\rtx_timer|read_mux_out[3]~1_combout\) # (\rtx_timer|read_mux_out[3]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011111110111111101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_read_mux_out[3]~0_combout\,
	datab => \rtx_timer|ALT_INV_read_mux_out[3]~1_combout\,
	datac => \rtx_timer|ALT_INV_period_h_register\(3),
	dataf => \pio_hex3|ALT_INV_Equal2~3_combout\,
	combout => \rtx_timer|read_mux_out\(3));

-- Location: FF_X45_Y19_N43
\rtx_timer|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(3));

-- Location: FF_X30_Y19_N29
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(3));

-- Location: FF_X41_Y17_N4
\pio_sw|irq_mask[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \pio_sw|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|irq_mask\(3));

-- Location: IOIBUF_X14_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: FF_X30_Y19_N47
\pio_sw|d1_data_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SW[3]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d1_data_in\(3));

-- Location: FF_X40_Y17_N25
\pio_sw|d2_data_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|d1_data_in\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d2_data_in\(3));

-- Location: LABCELL_X40_Y17_N15
\pio_sw|edge_capture~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|edge_capture~7_combout\ = ( \pio_sw|d1_data_in\(3) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & ((!\pio_sw|d2_data_in\(3)) # (\pio_sw|edge_capture\(3)))) ) ) # ( !\pio_sw|d1_data_in\(3) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & 
-- ((\pio_sw|edge_capture\(3)) # (\pio_sw|d2_data_in\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_edge_capture_wr_strobe~0_combout\,
	datac => \pio_sw|ALT_INV_d2_data_in\(3),
	datad => \pio_sw|ALT_INV_edge_capture\(3),
	dataf => \pio_sw|ALT_INV_d1_data_in\(3),
	combout => \pio_sw|edge_capture~7_combout\);

-- Location: FF_X40_Y17_N17
\pio_sw|edge_capture[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|edge_capture~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|edge_capture\(3));

-- Location: LABCELL_X30_Y19_N0
\pio_sw|read_mux_out[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|read_mux_out\(3) = ( \cpu|W_alu_result\(2) & ( \pio_sw|edge_capture\(3) & ( (\cpu|W_alu_result[3]~DUPLICATE_q\ & !\cpu|W_alu_result\(4)) ) ) ) # ( !\cpu|W_alu_result\(2) & ( \pio_sw|edge_capture\(3) & ( (!\cpu|W_alu_result\(4) & 
-- ((!\cpu|W_alu_result[3]~DUPLICATE_q\ & ((\SW[3]~input_o\))) # (\cpu|W_alu_result[3]~DUPLICATE_q\ & (\pio_sw|irq_mask\(3))))) ) ) ) # ( !\cpu|W_alu_result\(2) & ( !\pio_sw|edge_capture\(3) & ( (!\cpu|W_alu_result\(4) & ((!\cpu|W_alu_result[3]~DUPLICATE_q\ 
-- & ((\SW[3]~input_o\))) # (\cpu|W_alu_result[3]~DUPLICATE_q\ & (\pio_sw|irq_mask\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000000000000000000010000101100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datab => \pio_sw|ALT_INV_irq_mask\(3),
	datac => \cpu|ALT_INV_W_alu_result\(4),
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \cpu|ALT_INV_W_alu_result\(2),
	dataf => \pio_sw|ALT_INV_edge_capture\(3),
	combout => \pio_sw|read_mux_out\(3));

-- Location: FF_X30_Y19_N2
\pio_sw|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|read_mux_out\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|readdata\(3));

-- Location: FF_X30_Y19_N26
\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|readdata\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(3));

-- Location: LABCELL_X30_Y19_N24
\mm_interconnect_0|rsp_mux_001|src_payload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~7_combout\ = ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(3) & ( \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & (((!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(3)) # (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0))))) # 
-- (\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(3) & ((!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(3)) # 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(3) & ( !\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & (((!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(3)) # (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0))))) # 
-- (\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(3) & ((!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(3)) # 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(3) & ( !\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & (((!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(3)) # (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0))))) # 
-- (\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(3) & ((!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(3)) # 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(3),
	datac => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(3),
	datad => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(3),
	dataf => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~7_combout\);

-- Location: LABCELL_X28_Y20_N57
\mm_interconnect_0|rsp_mux_001|src_payload~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~8_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & ( \mm_interconnect_0|rsp_mux_001|src_payload~7_combout\ & ( (!\mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3)))) ) ) ) # ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & ( \mm_interconnect_0|rsp_mux_001|src_payload~7_combout\ & ( (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(3),
	datae => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(3),
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~7_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~8_combout\);

-- Location: MLABCELL_X32_Y20_N48
\mm_interconnect_0|rsp_mux_001|src_payload~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~9_combout\ = ( \mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ & ( \mm_interconnect_0|rsp_mux_001|src_payload~8_combout\ & ( (!\mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ & 
-- (\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(3))))) # (\mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ & 
-- (((\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(3))) # (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) ) ) ) # ( 
-- !\mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ & ( \mm_interconnect_0|rsp_mux_001|src_payload~8_combout\ ) ) # ( \mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ & ( !\mm_interconnect_0|rsp_mux_001|src_payload~8_combout\ ) ) # ( 
-- !\mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ & ( !\mm_interconnect_0|rsp_mux_001|src_payload~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~2_combout\,
	datab => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datad => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\(3),
	datae => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~6_combout\,
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~8_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~9_combout\);

-- Location: FF_X32_Y20_N49
\cpu|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~9_combout\,
	asdata => \cpu|av_ld_byte1_data\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_rshift8~0_combout\,
	ena => \cpu|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte0_data\(3));

-- Location: MLABCELL_X32_Y20_N18
\cpu|W_rf_wr_data[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[3]~0_combout\ = ( \cpu|R_ctrl_ld~DUPLICATE_q\ & ( \cpu|av_ld_byte0_data\(3) ) ) # ( !\cpu|R_ctrl_ld~DUPLICATE_q\ & ( (\cpu|W_alu_result[3]~DUPLICATE_q\ & (!\cpu|R_ctrl_rdctl_inst~q\ & !\cpu|R_ctrl_br_cmp~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_av_ld_byte0_data\(3),
	datac => \cpu|ALT_INV_R_ctrl_rdctl_inst~q\,
	datad => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	dataf => \cpu|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	combout => \cpu|W_rf_wr_data[3]~0_combout\);

-- Location: MLABCELL_X25_Y14_N48
\cpu|E_st_data[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[25]~1_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1) & ( (!\cpu|D_iw\(4) & (((!\cpu|D_iw[3]~DUPLICATE_q\) # 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))) # (\cpu|D_iw\(4) & (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(25))) ) ) # ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1) & ( (!\cpu|D_iw\(4) & (((\cpu|D_iw[3]~DUPLICATE_q\ & \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))) # (\cpu|D_iw\(4) & 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110110001101110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(4),
	datab => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(25),
	datac => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(9),
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	combout => \cpu|E_st_data[25]~1_combout\);

-- Location: FF_X25_Y14_N50
\cpu|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_st_data[25]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(25));

-- Location: MLABCELL_X25_Y14_N24
\mm_interconnect_0|cmd_mux|src_payload~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~31_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata\(25),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~31_combout\);

-- Location: FF_X25_Y14_N25
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(25));

-- Location: MLABCELL_X25_Y14_N51
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[25]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[25]~30_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(25) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(25)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(25) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(25) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(25),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(25),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[25]~30_combout\);

-- Location: FF_X17_Y12_N25
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[27]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(27));

-- Location: FF_X38_Y16_N46
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(27),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LABCELL_X30_Y21_N48
\cpu|F_iw[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[27]~27_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & ( (!\cpu|intr_req~0_combout\ & 
-- (((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) # (\mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & ( (!\cpu|intr_req~0_combout\ & \mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~8_combout\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & ( (!\cpu|intr_req~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001000000000101010100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_intr_req~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~8_combout\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(27),
	combout => \cpu|F_iw[27]~27_combout\);

-- Location: FF_X30_Y21_N49
\cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[27]~27_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(27));

-- Location: LABCELL_X33_Y18_N24
\cpu|R_src1[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[14]~10_combout\ = ( \cpu|Add0~41_sumout\ & ( ((!\cpu|R_src1~1_combout\ & ((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(14)))) # (\cpu|R_src1~1_combout\ & (\cpu|D_iw\(18)))) # (\cpu|R_src1~0_combout\) ) ) # ( 
-- !\cpu|Add0~41_sumout\ & ( (!\cpu|R_src1~0_combout\ & ((!\cpu|R_src1~1_combout\ & ((\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(14)))) # (\cpu|R_src1~1_combout\ & (\cpu|D_iw\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000011111110111110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(18),
	datab => \cpu|ALT_INV_R_src1~1_combout\,
	datac => \cpu|ALT_INV_R_src1~0_combout\,
	datad => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(14),
	dataf => \cpu|ALT_INV_Add0~41_sumout\,
	combout => \cpu|R_src1[14]~10_combout\);

-- Location: FF_X33_Y18_N26
\cpu|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[14]~10_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(14));

-- Location: FF_X33_Y17_N16
\cpu|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[14]~8_combout\,
	asdata => \cpu|E_src1\(14),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(14));

-- Location: LABCELL_X35_Y19_N27
\cpu|E_alu_result[14]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[14]~9_combout\ = ( \cpu|Add2~33_sumout\ & ( \cpu|R_ctrl_shift_rot~q\ & ( \cpu|E_shift_rot_result\(14) ) ) ) # ( !\cpu|Add2~33_sumout\ & ( \cpu|R_ctrl_shift_rot~q\ & ( \cpu|E_shift_rot_result\(14) ) ) ) # ( \cpu|Add2~33_sumout\ & ( 
-- !\cpu|R_ctrl_shift_rot~q\ & ( (!\cpu|R_ctrl_logic~q\) # (\cpu|E_logic_result[14]~8_combout\) ) ) ) # ( !\cpu|Add2~33_sumout\ & ( !\cpu|R_ctrl_shift_rot~q\ & ( (\cpu|R_ctrl_logic~q\ & \cpu|E_logic_result[14]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result\(14),
	datac => \cpu|ALT_INV_E_logic_result[14]~8_combout\,
	datae => \cpu|ALT_INV_Add2~33_sumout\,
	dataf => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	combout => \cpu|E_alu_result[14]~9_combout\);

-- Location: FF_X35_Y19_N29
\cpu|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[14]~9_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(14));

-- Location: LABCELL_X35_Y19_N42
\mm_interconnect_0|router_001|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal1~0_combout\ = ( !\cpu|W_alu_result\(13) & ( !\cpu|W_alu_result\(17) & ( (!\cpu|W_alu_result\(14) & (!\cpu|W_alu_result\(16) & (!\cpu|W_alu_result[15]~DUPLICATE_q\ & \cpu|W_alu_result\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(14),
	datab => \cpu|ALT_INV_W_alu_result\(16),
	datac => \cpu|ALT_INV_W_alu_result[15]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_W_alu_result\(20),
	datae => \cpu|ALT_INV_W_alu_result\(13),
	dataf => \cpu|ALT_INV_W_alu_result\(17),
	combout => \mm_interconnect_0|router_001|Equal1~0_combout\);

-- Location: LABCELL_X36_Y19_N3
\mm_interconnect_0|router_001|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal10~0_combout\ = ( \cpu|W_alu_result\(5) & ( \cpu|W_alu_result\(6) & ( (\mm_interconnect_0|router_001|Equal1~1_combout\ & (\mm_interconnect_0|router_001|Equal1~0_combout\ & (\mm_interconnect_0|router_001|Equal2~0_combout\ 
-- & \cpu|W_alu_result\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datac => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	datad => \cpu|ALT_INV_W_alu_result\(7),
	datae => \cpu|ALT_INV_W_alu_result\(5),
	dataf => \cpu|ALT_INV_W_alu_result\(6),
	combout => \mm_interconnect_0|router_001|Equal10~0_combout\);

-- Location: MLABCELL_X32_Y19_N57
\jtag_uart|av_waitrequest~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|av_waitrequest~0_combout\ = ( !\jtag_uart|av_waitrequest~q\ & ( (\mm_interconnect_0|router_001|Equal12~0_combout\ & (\mm_interconnect_0|router_001|Equal10~0_combout\ & 
-- !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal12~0_combout\,
	datac => \mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \jtag_uart|ALT_INV_av_waitrequest~q\,
	combout => \jtag_uart|av_waitrequest~0_combout\);

-- Location: MLABCELL_X32_Y19_N18
\jtag_uart|av_waitrequest~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|av_waitrequest~1_combout\ = ( \jtag_uart|av_waitrequest~0_combout\ & ( \mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	dataf => \jtag_uart|ALT_INV_av_waitrequest~0_combout\,
	combout => \jtag_uart|av_waitrequest~1_combout\);

-- Location: FF_X32_Y19_N20
\jtag_uart|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|av_waitrequest~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|av_waitrequest~q\);

-- Location: LABCELL_X31_Y19_N18
\mm_interconnect_0|router_001|Equal12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal12~1_combout\ = ( \mm_interconnect_0|router_001|Equal10~0_combout\ & ( \mm_interconnect_0|router_001|Equal12~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|router_001|ALT_INV_Equal12~0_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	combout => \mm_interconnect_0|router_001|Equal12~1_combout\);

-- Location: MLABCELL_X32_Y19_N48
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( \mm_interconnect_0|router_001|Equal12~1_combout\ & ( 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & 
-- ( \mm_interconnect_0|router_001|Equal12~1_combout\ & ( (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\jtag_uart|av_waitrequest~q\ & 
-- \mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\))) ) ) ) # ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( !\mm_interconnect_0|router_001|Equal12~1_combout\ & ( 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000001001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \jtag_uart|ALT_INV_av_waitrequest~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	datae => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal12~1_combout\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X32_Y19_N50
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\);

-- Location: MLABCELL_X32_Y19_N6
\jtag_uart|fifo_rd~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|fifo_rd~1_combout\ = ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( \mm_interconnect_0|router_001|Equal10~0_combout\ & ( 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & (\mm_interconnect_0|router_001|Equal12~0_combout\ & (!\jtag_uart|av_waitrequest~q\ & \jtag_uart|fifo_rd~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal12~0_combout\,
	datac => \jtag_uart|ALT_INV_av_waitrequest~q\,
	datad => \jtag_uart|ALT_INV_fifo_rd~0_combout\,
	datae => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	combout => \jtag_uart|fifo_rd~1_combout\);

-- Location: LABCELL_X23_Y18_N21
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = ( \jtag_uart|fifo_rd~1_combout\ & ( !\jtag_uart|wr_rfifo~combout\ ) ) # ( !\jtag_uart|fifo_rd~1_combout\ & ( \jtag_uart|wr_rfifo~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|ALT_INV_wr_rfifo~combout\,
	dataf => \jtag_uart|ALT_INV_fifo_rd~1_combout\,
	combout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: FF_X23_Y18_N1
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LABCELL_X23_Y19_N36
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ( 
-- (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	datab => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	dataf => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	combout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LABCELL_X23_Y19_N30
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = ( \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( !\jtag_uart|fifo_rd~1_combout\ ) 
-- ) # ( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( !\jtag_uart|fifo_rd~1_combout\ & ( 
-- (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & 
-- (\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	datab => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\,
	datad => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datae => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	dataf => \jtag_uart|ALT_INV_fifo_rd~1_combout\,
	combout => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: FF_X23_Y19_N31
\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LABCELL_X23_Y18_N57
\jtag_uart|wr_rfifo\ : cyclonev_lcell_comb
-- Equation(s):
-- \jtag_uart|wr_rfifo~combout\ = ( \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & ( !\jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	combout => \jtag_uart|wr_rfifo~combout\);

-- Location: FF_X38_Y18_N53
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: IOIBUF_X68_Y14_N61
\LCD_DQ[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DQ(2),
	o => \LCD_DQ[2]~input_o\);

-- Location: LABCELL_X41_Y20_N15
\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[2]~feeder_combout\ = ( \LCD_DQ[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_LCD_DQ[2]~input_o\,
	combout => \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[2]~feeder_combout\);

-- Location: FF_X41_Y20_N16
\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[2]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(2));

-- Location: LABCELL_X43_Y19_N12
\rtx_timer|counter_snapshot[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[2]~2_combout\ = !\rtx_timer|internal_counter[2]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rtx_timer|ALT_INV_internal_counter[2]~DUPLICATE_q\,
	combout => \rtx_timer|counter_snapshot[2]~2_combout\);

-- Location: FF_X43_Y19_N14
\rtx_timer|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[2]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(2));

-- Location: LABCELL_X43_Y19_N15
\rtx_timer|read_mux_out[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[2]~2_combout\ = ( \rtx_timer|counter_snapshot\(2) & ( ((!\rtx_timer|period_l_register\(2) & \pio_hex3|Equal2~2_combout\)) # (\pio_hex3|Equal2~1_combout\) ) ) # ( !\rtx_timer|counter_snapshot\(2) & ( 
-- (!\rtx_timer|period_l_register\(2) & \pio_hex3|Equal2~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100111111110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rtx_timer|ALT_INV_period_l_register\(2),
	datac => \pio_hex3|ALT_INV_Equal2~2_combout\,
	datad => \pio_hex3|ALT_INV_Equal2~1_combout\,
	dataf => \rtx_timer|ALT_INV_counter_snapshot\(2),
	combout => \rtx_timer|read_mux_out[2]~2_combout\);

-- Location: LABCELL_X41_Y18_N27
\rtx_timer|counter_snapshot[18]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[18]~3_combout\ = !\rtx_timer|internal_counter\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_internal_counter\(18),
	combout => \rtx_timer|counter_snapshot[18]~3_combout\);

-- Location: FF_X41_Y18_N28
\rtx_timer|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[18]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(18));

-- Location: FF_X42_Y17_N41
\rtx_timer|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \rtx_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|control_register\(2));

-- Location: MLABCELL_X42_Y17_N39
\rtx_timer|read_mux_out[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[2]~3_combout\ = ( !\cpu|W_alu_result\(3) & ( (\cpu|W_alu_result\(2) & ((!\cpu|W_alu_result\(4) & ((\rtx_timer|control_register\(2)))) # (\cpu|W_alu_result\(4) & (\rtx_timer|counter_snapshot\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \rtx_timer|ALT_INV_counter_snapshot\(18),
	datad => \rtx_timer|ALT_INV_control_register\(2),
	dataf => \cpu|ALT_INV_W_alu_result\(3),
	combout => \rtx_timer|read_mux_out[2]~3_combout\);

-- Location: LABCELL_X43_Y19_N6
\rtx_timer|read_mux_out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out\(2) = ( \pio_hex3|Equal2~3_combout\ & ( \rtx_timer|read_mux_out[2]~3_combout\ ) ) # ( !\pio_hex3|Equal2~3_combout\ & ( \rtx_timer|read_mux_out[2]~3_combout\ ) ) # ( \pio_hex3|Equal2~3_combout\ & ( 
-- !\rtx_timer|read_mux_out[2]~3_combout\ & ( (!\rtx_timer|period_h_register\(2)) # (\rtx_timer|read_mux_out[2]~2_combout\) ) ) ) # ( !\pio_hex3|Equal2~3_combout\ & ( !\rtx_timer|read_mux_out[2]~3_combout\ & ( \rtx_timer|read_mux_out[2]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111101010101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_period_h_register\(2),
	datad => \rtx_timer|ALT_INV_read_mux_out[2]~2_combout\,
	datae => \pio_hex3|ALT_INV_Equal2~3_combout\,
	dataf => \rtx_timer|ALT_INV_read_mux_out[2]~3_combout\,
	combout => \rtx_timer|read_mux_out\(2));

-- Location: FF_X43_Y19_N7
\rtx_timer|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(2));

-- Location: FF_X43_Y19_N10
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(2));

-- Location: IOIBUF_X34_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LABCELL_X40_Y15_N3
\pio_sw|d1_data_in[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|d1_data_in[2]~feeder_combout\ = ( \SW[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \pio_sw|d1_data_in[2]~feeder_combout\);

-- Location: FF_X40_Y15_N5
\pio_sw|d1_data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|d1_data_in[2]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d1_data_in\(2));

-- Location: LABCELL_X40_Y15_N0
\pio_sw|d2_data_in[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|d2_data_in[2]~feeder_combout\ = \pio_sw|d1_data_in\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pio_sw|ALT_INV_d1_data_in\(2),
	combout => \pio_sw|d2_data_in[2]~feeder_combout\);

-- Location: FF_X40_Y15_N1
\pio_sw|d2_data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|d2_data_in[2]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d2_data_in\(2));

-- Location: LABCELL_X41_Y17_N42
\pio_sw|edge_capture~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|edge_capture~3_combout\ = ( \pio_sw|d1_data_in\(2) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & ((!\pio_sw|d2_data_in\(2)) # (\pio_sw|edge_capture\(2)))) ) ) # ( !\pio_sw|d1_data_in\(2) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & 
-- ((\pio_sw|edge_capture\(2)) # (\pio_sw|d2_data_in\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010101010001000101010101010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_edge_capture_wr_strobe~0_combout\,
	datab => \pio_sw|ALT_INV_d2_data_in\(2),
	datad => \pio_sw|ALT_INV_edge_capture\(2),
	dataf => \pio_sw|ALT_INV_d1_data_in\(2),
	combout => \pio_sw|edge_capture~3_combout\);

-- Location: FF_X41_Y17_N44
\pio_sw|edge_capture[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|edge_capture~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|edge_capture\(2));

-- Location: FF_X41_Y19_N34
\pio_sw|irq_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \pio_sw|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|irq_mask\(2));

-- Location: LABCELL_X41_Y17_N18
\pio_sw|read_mux_out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|read_mux_out\(2) = ( \pio_sw|irq_mask\(2) & ( \cpu|W_alu_result\(3) & ( (!\cpu|W_alu_result\(4) & ((!\cpu|W_alu_result\(2)) # (\pio_sw|edge_capture\(2)))) ) ) ) # ( !\pio_sw|irq_mask\(2) & ( \cpu|W_alu_result\(3) & ( (\cpu|W_alu_result\(2) & 
-- (!\cpu|W_alu_result\(4) & \pio_sw|edge_capture\(2))) ) ) ) # ( \pio_sw|irq_mask\(2) & ( !\cpu|W_alu_result\(3) & ( (!\cpu|W_alu_result\(2) & (!\cpu|W_alu_result\(4) & \SW[2]~input_o\)) ) ) ) # ( !\pio_sw|irq_mask\(2) & ( !\cpu|W_alu_result\(3) & ( 
-- (!\cpu|W_alu_result\(2) & (!\cpu|W_alu_result\(4) & \SW[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000010001001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \pio_sw|ALT_INV_edge_capture\(2),
	datae => \pio_sw|ALT_INV_irq_mask\(2),
	dataf => \cpu|ALT_INV_W_alu_result\(3),
	combout => \pio_sw|read_mux_out\(2));

-- Location: FF_X41_Y17_N19
\pio_sw|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|read_mux_out\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|readdata\(2));

-- Location: FF_X38_Y18_N8
\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|readdata\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(2));

-- Location: LABCELL_X38_Y18_N6
\mm_interconnect_0|rsp_mux_001|src_payload~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~12_combout\ = ( \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(2) & ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(2) & (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(2)) # 
-- (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0))))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(2) & ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(2) & ((!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(2)) # (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)))) ) ) ) # ( 
-- \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(2) & ( !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(2)) # (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(2) & ( 
-- !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(2)) # (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011100000000011100000111000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(2),
	datab => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(2),
	datad => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(2),
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~12_combout\);

-- Location: LABCELL_X38_Y18_N48
\mm_interconnect_0|rsp_mux_001|src_payload~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~13_combout\ = ( \mm_interconnect_0|rsp_mux_001|src_payload~12_combout\ & ( (!\mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2))))) # (\mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2) & ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100101010001111110010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(2),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(2),
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~12_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~13_combout\);

-- Location: LABCELL_X41_Y16_N57
\pio_hex2|data_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|data_out~5_combout\ = ( \cpu|d_writedata\(2) & ( !\pio_hex3|Equal2~0_combout\ ) ) # ( !\cpu|d_writedata\(2) & ( (\pio_hex2|data_out\(2) & ((\pio_hex3|Equal2~1_combout\) # (\pio_hex3|Equal2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datac => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datad => \pio_hex2|ALT_INV_data_out\(2),
	dataf => \cpu|ALT_INV_d_writedata\(2),
	combout => \pio_hex2|data_out~5_combout\);

-- Location: FF_X41_Y16_N59
\pio_hex2|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|data_out~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex2|data_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex2|data_out\(2));

-- Location: LABCELL_X41_Y16_N15
\pio_hex2|readdata[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|readdata\(2) = ( !\cpu|W_alu_result\(2) & ( (!\cpu|W_alu_result\(4) & (\pio_hex2|data_out\(2) & !\cpu|W_alu_result[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \pio_hex2|ALT_INV_data_out\(2),
	datad => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_W_alu_result\(2),
	combout => \pio_hex2|readdata\(2));

-- Location: FF_X41_Y16_N16
\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|readdata\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(2));

-- Location: MLABCELL_X42_Y21_N39
\pio_hex3|data_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|data_out~4_combout\ = ( \pio_hex3|Equal2~1_combout\ & ( (!\cpu|d_writedata\(2) & ((\pio_hex3|data_out\(2)))) # (\cpu|d_writedata\(2) & (!\pio_hex3|Equal2~0_combout\)) ) ) # ( !\pio_hex3|Equal2~1_combout\ & ( (!\pio_hex3|Equal2~0_combout\ & 
-- (\cpu|d_writedata\(2))) # (\pio_hex3|Equal2~0_combout\ & (!\cpu|d_writedata\(2) & \pio_hex3|data_out\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011010000010100101101000001010111110100000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datac => \cpu|ALT_INV_d_writedata\(2),
	datad => \pio_hex3|ALT_INV_data_out\(2),
	dataf => \pio_hex3|ALT_INV_Equal2~1_combout\,
	combout => \pio_hex3|data_out~4_combout\);

-- Location: FF_X42_Y21_N40
\pio_hex3|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex3|data_out~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex3|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex3|data_out\(2));

-- Location: MLABCELL_X42_Y21_N30
\pio_hex3|readdata[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|readdata\(2) = ( !\cpu|W_alu_result\(2) & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & (!\cpu|W_alu_result\(4) & \pio_hex3|data_out\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_W_alu_result\(4),
	datad => \pio_hex3|ALT_INV_data_out\(2),
	dataf => \cpu|ALT_INV_W_alu_result\(2),
	combout => \pio_hex3|readdata\(2));

-- Location: FF_X42_Y21_N32
\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex3|readdata\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(2));

-- Location: MLABCELL_X42_Y21_N33
\mm_interconnect_0|rsp_mux_001|src_payload~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~11_combout\ = ( \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ( ((\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(2) & 
-- \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0))) # (\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(2)) ) ) # ( !\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ( 
-- (\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(2) & \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\(2),
	datac => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\(2),
	datad => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~11_combout\);

-- Location: LABCELL_X38_Y20_N6
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~4_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(2) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(2)) # (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~4_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(2),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~4_combout\);

-- Location: FF_X38_Y20_N8
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(2));

-- Location: LABCELL_X38_Y20_N21
\mm_interconnect_0|rsp_mux_001|src_payload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~4_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\) # ((!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\) # ((\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(2) & 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\))) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~4_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(2) & \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~4_combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\ & (((\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(2) & 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\)) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\ & 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(2) & ((\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\)))) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~4_combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(2) & \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000010100011101100000000001100111111101011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(2),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~4_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\);

-- Location: FF_X38_Y17_N13
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X42_Y20_N56
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used\(0));

-- Location: MLABCELL_X42_Y20_N54
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = ( \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0) & ( ((\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used\(0))) # (\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~1_combout\) ) ) # ( !\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0) & ( 
-- (\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used\(0)) # (\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\,
	datac => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X42_Y20_N55
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y19_N48
\mm_interconnect_0|router_001|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal8~0_combout\ = ( !\cpu|W_alu_result\(5) & ( \cpu|W_alu_result\(6) & ( (\cpu|W_alu_result\(7) & (\mm_interconnect_0|router_001|Equal1~0_combout\ & (\mm_interconnect_0|router_001|Equal1~1_combout\ & 
-- \mm_interconnect_0|router_001|Equal2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(7),
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datac => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	datae => \cpu|ALT_INV_W_alu_result\(5),
	dataf => \cpu|ALT_INV_W_alu_result\(6),
	combout => \mm_interconnect_0|router_001|Equal8~0_combout\);

-- Location: LABCELL_X38_Y17_N3
\mm_interconnect_0|pio_key_s1_agent|m0_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_key_s1_agent|m0_write~0_combout\ = ( \mm_interconnect_0|router_001|Equal8~0_combout\ & ( (!\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & !\cpu|W_alu_result\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal8~0_combout\,
	combout => \mm_interconnect_0|pio_key_s1_agent|m0_write~0_combout\);

-- Location: LABCELL_X38_Y17_N30
\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_key_s1_translator|wait_latency_counter~0_combout\ = ( \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & ( (\mm_interconnect_0|pio_key_s1_agent|m0_write~0_combout\ & 
-- (!\mm_interconnect_0|pio_key_s1_translator|av_waitrequest_generated~0_combout\ & !\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_key_s1_agent|ALT_INV_m0_write~0_combout\,
	datac => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datad => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	combout => \mm_interconnect_0|pio_key_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X38_Y17_N32
\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_key_s1_translator|wait_latency_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(0));

-- Location: LABCELL_X38_Y17_N45
\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_key_s1_translator|wait_latency_counter~1_combout\ = ( \mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(1) & ( (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(0) & \mm_interconnect_0|pio_key_s1_agent|m0_write~0_combout\)) ) ) # ( !\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(1) & ( 
-- (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & (\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(0) & (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & 
-- \mm_interconnect_0|pio_key_s1_agent|m0_write~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000100010000000000000000010000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datab => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \mm_interconnect_0|pio_key_s1_agent|ALT_INV_m0_write~0_combout\,
	datae => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \mm_interconnect_0|pio_key_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X38_Y17_N47
\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_key_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X38_Y17_N33
\mm_interconnect_0|pio_key_s1_translator|av_waitrequest_generated~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_key_s1_translator|av_waitrequest_generated~0_combout\ = ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (!\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(1) & 
-- (!\mm_interconnect_0|pio_key_s1_agent|m0_write~0_combout\ $ (!\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(0)))) ) ) # ( !\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( 
-- (\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(0) & !\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000001011010000000000101101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_key_s1_agent|ALT_INV_m0_write~0_combout\,
	datac => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \mm_interconnect_0|pio_key_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LABCELL_X38_Y17_N15
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \mm_interconnect_0|router_001|Equal8~0_combout\ & ( (\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\ & 
-- (!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & !\cpu|W_alu_result\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\,
	datab => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal8~0_combout\,
	combout => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LABCELL_X38_Y17_N12
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = ( \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~0_combout\ & ( ((\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used\(1) & 
-- ((!\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\) # (!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0))))) # (\mm_interconnect_0|pio_key_s1_translator|av_waitrequest_generated~0_combout\) ) ) # ( 
-- !\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~0_combout\ & ( (\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used\(1) & ((!\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\) # 
-- (!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000001111111011110000111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\,
	datab => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datad => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	combout => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X38_Y17_N14
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\);

-- Location: LABCELL_X38_Y17_N24
\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~0_combout\ = ( !\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(1) & ( \mm_interconnect_0|router_001|Equal8~0_combout\ & ( (!\cpu|W_alu_result\(4) & 
-- (!\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & (!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ $ (!\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(4),
	datab => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_wait_latency_counter\(0),
	datae => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal8~0_combout\,
	combout => \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: MLABCELL_X42_Y20_N39
\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~1_combout\ = ( \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & ( \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	combout => \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X42_Y20_N41
\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0));

-- Location: MLABCELL_X42_Y16_N54
\pio_hex0|data_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|data_out~4_combout\ = ( \cpu|d_writedata\(2) & ( !\pio_hex3|Equal2~0_combout\ ) ) # ( !\cpu|d_writedata\(2) & ( (\pio_hex0|data_out\(2) & ((\pio_hex3|Equal2~1_combout\) # (\pio_hex3|Equal2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datac => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datad => \pio_hex0|ALT_INV_data_out\(2),
	dataf => \cpu|ALT_INV_d_writedata\(2),
	combout => \pio_hex0|data_out~4_combout\);

-- Location: FF_X42_Y16_N55
\pio_hex0|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|data_out~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex0|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex0|data_out\(2));

-- Location: MLABCELL_X42_Y16_N0
\pio_hex0|readdata[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|readdata\(2) = ( \pio_hex0|data_out\(2) & ( (!\cpu|W_alu_result\(2) & (!\cpu|W_alu_result[3]~DUPLICATE_q\ & !\cpu|W_alu_result\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \pio_hex0|ALT_INV_data_out\(2),
	combout => \pio_hex0|readdata\(2));

-- Location: FF_X42_Y16_N1
\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|readdata\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(2));

-- Location: MLABCELL_X42_Y16_N6
\pio_hex1|data_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|data_out~4_combout\ = ( \cpu|d_writedata\(2) & ( !\pio_hex3|Equal2~0_combout\ ) ) # ( !\cpu|d_writedata\(2) & ( (\pio_hex1|data_out\(2) & ((\pio_hex3|Equal2~0_combout\) # (\pio_hex3|Equal2~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datab => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datad => \pio_hex1|ALT_INV_data_out\(2),
	dataf => \cpu|ALT_INV_d_writedata\(2),
	combout => \pio_hex1|data_out~4_combout\);

-- Location: FF_X42_Y16_N7
\pio_hex1|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|data_out~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex1|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex1|data_out\(2));

-- Location: MLABCELL_X42_Y16_N18
\pio_hex1|readdata[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|readdata\(2) = ( \pio_hex1|data_out\(2) & ( (!\cpu|W_alu_result\(2) & (!\cpu|W_alu_result[3]~DUPLICATE_q\ & !\cpu|W_alu_result\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \pio_hex1|ALT_INV_data_out\(2),
	combout => \pio_hex1|readdata\(2));

-- Location: FF_X42_Y16_N19
\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|readdata\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(2));

-- Location: IOIBUF_X46_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: FF_X30_Y17_N8
\pio_key|d1_data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \KEY[2]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|d1_data_in\(2));

-- Location: FF_X30_Y17_N23
\pio_key|d2_data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_key|d1_data_in\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|d2_data_in\(2));

-- Location: LABCELL_X38_Y17_N6
\pio_key|edge_capture_wr_strobe~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_key|edge_capture_wr_strobe~0_combout\ = ( !\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(1) & ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (\cpu|W_alu_result\(2) & 
-- (!\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(0) & (\mm_interconnect_0|pio_key_s1_agent|m0_write~0_combout\ & \cpu|W_alu_result[3]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \mm_interconnect_0|pio_key_s1_agent|ALT_INV_m0_write~0_combout\,
	datad => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datae => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \pio_key|edge_capture_wr_strobe~0_combout\);

-- Location: LABCELL_X30_Y17_N48
\pio_key|edge_capture~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_key|edge_capture~0_combout\ = ( !\pio_key|edge_capture_wr_strobe~0_combout\ & ( ((\pio_key|d2_data_in\(2) & !\pio_key|d1_data_in\(2))) # (\pio_key|edge_capture\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_key|ALT_INV_edge_capture\(2),
	datac => \pio_key|ALT_INV_d2_data_in\(2),
	datad => \pio_key|ALT_INV_d1_data_in\(2),
	dataf => \pio_key|ALT_INV_edge_capture_wr_strobe~0_combout\,
	combout => \pio_key|edge_capture~0_combout\);

-- Location: FF_X30_Y17_N50
\pio_key|edge_capture[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_key|edge_capture~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|edge_capture\(2));

-- Location: LABCELL_X33_Y19_N9
\pio_key|irq_mask[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_key|irq_mask[2]~feeder_combout\ = ( \cpu|d_writedata\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_d_writedata\(2),
	combout => \pio_key|irq_mask[2]~feeder_combout\);

-- Location: LABCELL_X38_Y17_N18
\pio_key|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_key|always1~0_combout\ = ( !\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(1) & ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (!\cpu|W_alu_result\(2) & 
-- (!\mm_interconnect_0|pio_key_s1_translator|wait_latency_counter\(0) & (\mm_interconnect_0|pio_key_s1_agent|m0_write~0_combout\ & \cpu|W_alu_result[3]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \mm_interconnect_0|pio_key_s1_agent|ALT_INV_m0_write~0_combout\,
	datad => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datae => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \pio_key|always1~0_combout\);

-- Location: FF_X33_Y19_N10
\pio_key|irq_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_key|irq_mask[2]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_key|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|irq_mask\(2));

-- Location: LABCELL_X30_Y17_N54
\pio_key|read_mux_out[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_key|read_mux_out[2]~0_combout\ = ( \cpu|W_alu_result[3]~DUPLICATE_q\ & ( (!\cpu|W_alu_result\(2) & ((\pio_key|irq_mask\(2)))) # (\cpu|W_alu_result\(2) & (\pio_key|edge_capture\(2))) ) ) # ( !\cpu|W_alu_result[3]~DUPLICATE_q\ & ( (\KEY[2]~input_o\ & 
-- !\cpu|W_alu_result\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[2]~input_o\,
	datab => \cpu|ALT_INV_W_alu_result\(2),
	datac => \pio_key|ALT_INV_edge_capture\(2),
	datad => \pio_key|ALT_INV_irq_mask\(2),
	dataf => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	combout => \pio_key|read_mux_out[2]~0_combout\);

-- Location: FF_X30_Y17_N55
\pio_key|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_key|read_mux_out[2]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|readdata\(2));

-- Location: FF_X37_Y17_N43
\mm_interconnect_0|pio_key_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_key|readdata\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(2));

-- Location: MLABCELL_X37_Y17_N30
\mm_interconnect_0|rsp_mux_001|src_payload~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~10_combout\ = ( \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(2) & (!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(2) & ((!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(2))))) ) ) ) # ( !\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(2) & ((!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(2)))) ) ) ) # ( 
-- \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( !\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(2) & 
-- ((!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(2)))) ) ) ) # ( !\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( 
-- !\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111100001010000011001100100010001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\(2),
	datac => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\(2),
	datad => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_av_readdata_pre\(2),
	datae => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~10_combout\);

-- Location: MLABCELL_X42_Y21_N24
\mm_interconnect_0|rsp_mux_001|src_payload~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~14_combout\ = ( \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & ( \mm_interconnect_0|rsp_mux_001|src_payload~10_combout\ & ( (!\mm_interconnect_0|rsp_mux_001|src_payload~13_combout\) # 
-- ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # (\mm_interconnect_0|rsp_mux_001|src_payload~11_combout\)) ) ) ) # ( !\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & ( \mm_interconnect_0|rsp_mux_001|src_payload~10_combout\ & ( 
-- (!\mm_interconnect_0|rsp_mux_001|src_payload~13_combout\) # (\mm_interconnect_0|rsp_mux_001|src_payload~11_combout\) ) ) ) # ( \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & ( !\mm_interconnect_0|rsp_mux_001|src_payload~10_combout\ ) ) # ( 
-- !\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & ( !\mm_interconnect_0|rsp_mux_001|src_payload~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101111101011111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~13_combout\,
	datac => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~11_combout\,
	datad => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datae => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~1_combout\,
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~10_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~14_combout\);

-- Location: FF_X42_Y21_N25
\cpu|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~14_combout\,
	asdata => \cpu|av_ld_byte1_data\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_rshift8~0_combout\,
	ena => \cpu|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte0_data\(2));

-- Location: FF_X25_Y18_N20
\cpu|W_ienable_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|E_src1[2]~DUPLICATE_q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_ienable_reg\(2));

-- Location: FF_X25_Y18_N32
\cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[8]~15_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(8));

-- Location: MLABCELL_X19_Y12_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[2]~1_combout\ = !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(2),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[2]~1_combout\);

-- Location: FF_X19_Y12_N46
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[2]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(2));

-- Location: MLABCELL_X25_Y18_N39
\cpu|W_ipending_reg_nxt[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_ipending_reg_nxt[2]~0_combout\ = ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(2) & ( (\cpu|W_ienable_reg\(2) & ((\jtag_uart|av_readdata[8]~0_combout\) # (\jtag_uart|av_readdata\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_ienable_reg\(2),
	datac => \jtag_uart|ALT_INV_av_readdata\(9),
	datad => \jtag_uart|ALT_INV_av_readdata[8]~0_combout\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(2),
	combout => \cpu|W_ipending_reg_nxt[2]~0_combout\);

-- Location: FF_X25_Y18_N40
\cpu|W_ipending_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|W_ipending_reg_nxt[2]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_ipending_reg\(2));

-- Location: MLABCELL_X25_Y18_N36
\cpu|E_control_rd_data[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_control_rd_data[2]~0_combout\ = ( \cpu|D_iw\(6) & ( (\cpu|W_ienable_reg\(2) & (!\cpu|D_iw\(8) & \cpu|D_iw\(7))) ) ) # ( !\cpu|D_iw\(6) & ( (\cpu|D_iw\(8) & (\cpu|W_ipending_reg\(2) & !\cpu|D_iw\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_ienable_reg\(2),
	datab => \cpu|ALT_INV_D_iw\(8),
	datac => \cpu|ALT_INV_W_ipending_reg\(2),
	datad => \cpu|ALT_INV_D_iw\(7),
	dataf => \cpu|ALT_INV_D_iw\(6),
	combout => \cpu|E_control_rd_data[2]~0_combout\);

-- Location: FF_X25_Y18_N37
\cpu|W_control_rd_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_control_rd_data[2]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_control_rd_data\(2));

-- Location: LABCELL_X30_Y17_N18
\cpu|W_rf_wr_data[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[2]~1_combout\ = ( \cpu|R_ctrl_ld~q\ & ( \cpu|W_control_rd_data\(2) & ( \cpu|av_ld_byte0_data\(2) ) ) ) # ( !\cpu|R_ctrl_ld~q\ & ( \cpu|W_control_rd_data\(2) & ( (!\cpu|R_ctrl_br_cmp~q\ & ((\cpu|W_alu_result\(2)) # 
-- (\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\))) ) ) ) # ( \cpu|R_ctrl_ld~q\ & ( !\cpu|W_control_rd_data\(2) & ( \cpu|av_ld_byte0_data\(2) ) ) ) # ( !\cpu|R_ctrl_ld~q\ & ( !\cpu|W_control_rd_data\(2) & ( (!\cpu|R_ctrl_br_cmp~q\ & 
-- (!\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & \cpu|W_alu_result\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000010101010101010100001100110011000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte0_data\(2),
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	datad => \cpu|ALT_INV_W_alu_result\(2),
	datae => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_W_control_rd_data\(2),
	combout => \cpu|W_rf_wr_data[2]~1_combout\);

-- Location: FF_X37_Y20_N52
\cpu|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(3));

-- Location: LABCELL_X30_Y18_N21
\mm_interconnect_0|cmd_mux|src_payload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~5_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata\(3),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~5_combout\);

-- Location: FF_X30_Y18_N22
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(3));

-- Location: MLABCELL_X14_Y12_N18
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[3]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(6),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[3]~feeder_combout\);

-- Location: FF_X14_Y12_N19
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[3]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(3));

-- Location: MLABCELL_X25_Y14_N3
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[3]~5_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(3) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(3)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(3) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(3) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(3),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(3),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[3]~5_combout\);

-- Location: FF_X22_Y12_N37
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[5]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(5));

-- Location: FF_X38_Y18_N55
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(5),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: MLABCELL_X25_Y18_N6
\cpu|F_iw[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[5]~7_combout\ = ( \cpu|D_iw[3]~0_combout\ & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5) & \mm_interconnect_0|rsp_demux|src0_valid~combout\)) # 
-- (\mm_interconnect_0|rsp_mux_001|src_payload~4_combout\) ) ) ) # ( !\cpu|D_iw[3]~0_combout\ & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ ) ) # ( \cpu|D_iw[3]~0_combout\ & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5) & \mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( !\cpu|D_iw[3]~0_combout\ & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000100010001000111111111111111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(5),
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~4_combout\,
	datae => \cpu|ALT_INV_D_iw[3]~0_combout\,
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	combout => \cpu|F_iw[5]~7_combout\);

-- Location: FF_X25_Y18_N7
\cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[5]~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(5));

-- Location: LABCELL_X31_Y18_N18
\cpu|Equal2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~7_combout\ = ( \cpu|D_iw[3]~DUPLICATE_q\ & ( !\cpu|D_iw\(4) & ( (!\cpu|D_iw\(0) & (!\cpu|D_iw\(2) & (!\cpu|D_iw\(5) & !\cpu|D_iw[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(0),
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw\(5),
	datad => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datae => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_D_iw\(4),
	combout => \cpu|Equal2~7_combout\);

-- Location: LABCELL_X27_Y18_N15
\cpu|Equal2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~6_combout\ = ( \cpu|D_iw\(5) & ( !\cpu|D_iw\(0) & ( (!\cpu|D_iw[1]~DUPLICATE_q\ & (!\cpu|D_iw\(2) & (!\cpu|D_iw\(4) & !\cpu|D_iw[3]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw\(4),
	datad => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datae => \cpu|ALT_INV_D_iw\(5),
	dataf => \cpu|ALT_INV_D_iw\(0),
	combout => \cpu|Equal2~6_combout\);

-- Location: LABCELL_X27_Y18_N9
\cpu|Equal2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~5_combout\ = ( !\cpu|D_iw\(5) & ( \cpu|D_iw\(4) & ( (!\cpu|D_iw[1]~DUPLICATE_q\ & (!\cpu|D_iw\(2) & (!\cpu|D_iw\(0) & \cpu|D_iw[3]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw\(0),
	datad => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datae => \cpu|ALT_INV_D_iw\(5),
	dataf => \cpu|ALT_INV_D_iw\(4),
	combout => \cpu|Equal2~5_combout\);

-- Location: LABCELL_X27_Y18_N45
\cpu|D_ctrl_br_cmp~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_br_cmp~0_combout\ = ( !\cpu|Equal2~5_combout\ & ( (!\cpu|Equal2~11_combout\ & (!\cpu|Equal2~9_combout\ & (!\cpu|Equal2~6_combout\ & !\cpu|R_ctrl_br_nxt~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Equal2~11_combout\,
	datab => \cpu|ALT_INV_Equal2~9_combout\,
	datac => \cpu|ALT_INV_Equal2~6_combout\,
	datad => \cpu|ALT_INV_R_ctrl_br_nxt~0_combout\,
	dataf => \cpu|ALT_INV_Equal2~5_combout\,
	combout => \cpu|D_ctrl_br_cmp~0_combout\);

-- Location: LABCELL_X31_Y18_N45
\cpu|D_ctrl_br_cmp~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_br_cmp~1_combout\ = ( \cpu|D_ctrl_br_cmp~0_combout\ & ( ((\cpu|D_ctrl_alu_force_xor~0_combout\) # (\cpu|Equal2~10_combout\)) # (\cpu|Equal2~7_combout\) ) ) # ( !\cpu|D_ctrl_br_cmp~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Equal2~7_combout\,
	datab => \cpu|ALT_INV_Equal2~10_combout\,
	datac => \cpu|ALT_INV_D_ctrl_alu_force_xor~0_combout\,
	dataf => \cpu|ALT_INV_D_ctrl_br_cmp~0_combout\,
	combout => \cpu|D_ctrl_br_cmp~1_combout\);

-- Location: FF_X31_Y18_N46
\cpu|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_br_cmp~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_br_cmp~q\);

-- Location: LABCELL_X36_Y17_N15
\cpu|E_alu_result~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result~1_combout\ = ( \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ ) # ( !\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( \cpu|R_ctrl_br_cmp~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	dataf => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	combout => \cpu|E_alu_result~1_combout\);

-- Location: FF_X31_Y17_N43
\cpu|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[2]~1_combout\,
	asdata => \cpu|E_src1\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(2));

-- Location: LABCELL_X35_Y17_N15
\cpu|E_alu_result[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[2]~2_combout\ = ( \cpu|Add2~5_sumout\ & ( \cpu|E_logic_result[2]~1_combout\ & ( (!\cpu|E_alu_result~1_combout\ & ((!\cpu|R_ctrl_shift_rot~q\) # (\cpu|E_shift_rot_result\(2)))) ) ) ) # ( !\cpu|Add2~5_sumout\ & ( 
-- \cpu|E_logic_result[2]~1_combout\ & ( (!\cpu|E_alu_result~1_combout\ & ((!\cpu|R_ctrl_shift_rot~q\ & (\cpu|R_ctrl_logic~q\)) # (\cpu|R_ctrl_shift_rot~q\ & ((\cpu|E_shift_rot_result\(2)))))) ) ) ) # ( \cpu|Add2~5_sumout\ & ( 
-- !\cpu|E_logic_result[2]~1_combout\ & ( (!\cpu|E_alu_result~1_combout\ & ((!\cpu|R_ctrl_shift_rot~q\ & (!\cpu|R_ctrl_logic~q\)) # (\cpu|R_ctrl_shift_rot~q\ & ((\cpu|E_shift_rot_result\(2)))))) ) ) ) # ( !\cpu|Add2~5_sumout\ & ( 
-- !\cpu|E_logic_result[2]~1_combout\ & ( (\cpu|R_ctrl_shift_rot~q\ & (!\cpu|E_alu_result~1_combout\ & \cpu|E_shift_rot_result\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100100000001100010000001000010011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \cpu|ALT_INV_E_alu_result~1_combout\,
	datac => \cpu|ALT_INV_R_ctrl_logic~q\,
	datad => \cpu|ALT_INV_E_shift_rot_result\(2),
	datae => \cpu|ALT_INV_Add2~5_sumout\,
	dataf => \cpu|ALT_INV_E_logic_result[2]~1_combout\,
	combout => \cpu|E_alu_result[2]~2_combout\);

-- Location: FF_X35_Y17_N16
\cpu|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[2]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(2));

-- Location: MLABCELL_X42_Y21_N36
\pio_hex3|data_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|data_out~3_combout\ = ( \cpu|d_writedata\(1) & ( !\pio_hex3|Equal2~0_combout\ ) ) # ( !\cpu|d_writedata\(1) & ( (\pio_hex3|data_out\(1) & ((\pio_hex3|Equal2~1_combout\) # (\pio_hex3|Equal2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datac => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datad => \pio_hex3|ALT_INV_data_out\(1),
	dataf => \cpu|ALT_INV_d_writedata\(1),
	combout => \pio_hex3|data_out~3_combout\);

-- Location: FF_X42_Y21_N37
\pio_hex3|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex3|data_out~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex3|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex3|data_out\(1));

-- Location: MLABCELL_X42_Y21_N9
\pio_hex3|readdata[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|readdata\(1) = ( \pio_hex3|data_out\(1) & ( (!\cpu|W_alu_result\(2) & (!\cpu|W_alu_result[3]~DUPLICATE_q\ & !\cpu|W_alu_result\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(2),
	datac => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \pio_hex3|ALT_INV_data_out\(1),
	combout => \pio_hex3|readdata\(1));

-- Location: FF_X42_Y21_N10
\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex3|readdata\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(1));

-- Location: LABCELL_X41_Y16_N54
\pio_hex2|data_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|data_out~4_combout\ = (!\cpu|d_writedata\(1) & (\pio_hex2|data_out\(1) & ((\pio_hex3|Equal2~1_combout\) # (\pio_hex3|Equal2~0_combout\)))) # (\cpu|d_writedata\(1) & (!\pio_hex3|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001111010000010100111101000001010011110100000101001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datab => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datac => \cpu|ALT_INV_d_writedata\(1),
	datad => \pio_hex2|ALT_INV_data_out\(1),
	combout => \pio_hex2|data_out~4_combout\);

-- Location: FF_X41_Y16_N55
\pio_hex2|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|data_out~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex2|data_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex2|data_out\(1));

-- Location: LABCELL_X43_Y16_N12
\pio_hex2|readdata[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|readdata\(1) = ( !\cpu|W_alu_result\(2) & ( \pio_hex2|data_out\(1) & ( (!\cpu|W_alu_result\(4) & !\cpu|W_alu_result[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datae => \cpu|ALT_INV_W_alu_result\(2),
	dataf => \pio_hex2|ALT_INV_data_out\(1),
	combout => \pio_hex2|readdata\(1));

-- Location: FF_X43_Y16_N13
\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|readdata\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(1));

-- Location: LABCELL_X35_Y22_N27
\mm_interconnect_0|rsp_mux_001|src_payload~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~33_combout\ = ( \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(1) & ( ((\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(1) & 
-- \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0))) # (\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0)) ) ) # ( !\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(1) & ( 
-- (\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(1) & \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\(1),
	datac => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\(1),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~33_combout\);

-- Location: LABCELL_X31_Y22_N9
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~3_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~3_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(1)) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~3_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(1),
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~3_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~3_combout\);

-- Location: FF_X31_Y22_N11
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(1));

-- Location: LABCELL_X31_Y22_N3
\mm_interconnect_0|rsp_mux_001|src_payload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~3_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(1) & ( 
-- ((!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ((\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\))) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~3_combout\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(1) & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~3_combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(1) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ((\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111010101000110011001100110011111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~3_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(1),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\);

-- Location: MLABCELL_X42_Y16_N51
\pio_hex0|data_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|data_out~3_combout\ = ( \cpu|d_writedata\(1) & ( !\pio_hex3|Equal2~0_combout\ ) ) # ( !\cpu|d_writedata\(1) & ( (\pio_hex0|data_out\(1) & ((\pio_hex3|Equal2~0_combout\) # (\pio_hex3|Equal2~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datab => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datad => \pio_hex0|ALT_INV_data_out\(1),
	dataf => \cpu|ALT_INV_d_writedata\(1),
	combout => \pio_hex0|data_out~3_combout\);

-- Location: FF_X42_Y16_N53
\pio_hex0|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|data_out~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex0|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex0|data_out\(1));

-- Location: MLABCELL_X42_Y16_N42
\pio_hex0|readdata[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|readdata\(1) = ( !\cpu|W_alu_result[3]~DUPLICATE_q\ & ( (!\cpu|W_alu_result\(2) & (\pio_hex0|data_out\(1) & !\cpu|W_alu_result\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datac => \pio_hex0|ALT_INV_data_out\(1),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	combout => \pio_hex0|readdata\(1));

-- Location: FF_X42_Y16_N44
\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|readdata\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(1));

-- Location: FF_X30_Y17_N38
\pio_key|irq_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \pio_key|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|irq_mask\(1));

-- Location: IOIBUF_X21_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: FF_X30_Y17_N35
\pio_key|d1_data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \KEY[1]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|d1_data_in\(1));

-- Location: FF_X37_Y20_N58
\pio_key|d2_data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_key|d1_data_in\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|d2_data_in\(1));

-- Location: LABCELL_X38_Y17_N51
\pio_key|edge_capture~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_key|edge_capture~2_combout\ = ( \pio_key|d1_data_in\(1) & ( (!\pio_key|edge_capture_wr_strobe~0_combout\ & \pio_key|edge_capture\(1)) ) ) # ( !\pio_key|d1_data_in\(1) & ( (!\pio_key|edge_capture_wr_strobe~0_combout\ & ((\pio_key|edge_capture\(1)) # 
-- (\pio_key|d2_data_in\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001100000011001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pio_key|ALT_INV_edge_capture_wr_strobe~0_combout\,
	datac => \pio_key|ALT_INV_d2_data_in\(1),
	datad => \pio_key|ALT_INV_edge_capture\(1),
	dataf => \pio_key|ALT_INV_d1_data_in\(1),
	combout => \pio_key|edge_capture~2_combout\);

-- Location: FF_X38_Y17_N52
\pio_key|edge_capture[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_key|edge_capture~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|edge_capture\(1));

-- Location: LABCELL_X30_Y17_N30
\pio_key|read_mux_out[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_key|read_mux_out[1]~2_combout\ = ( \KEY[1]~input_o\ & ( (!\cpu|W_alu_result\(2) & (((!\cpu|W_alu_result[3]~DUPLICATE_q\)) # (\pio_key|irq_mask\(1)))) # (\cpu|W_alu_result\(2) & (((\pio_key|edge_capture\(1) & \cpu|W_alu_result[3]~DUPLICATE_q\)))) ) ) 
-- # ( !\KEY[1]~input_o\ & ( (\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(2) & (\pio_key|irq_mask\(1))) # (\cpu|W_alu_result\(2) & ((\pio_key|edge_capture\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111000000000100011111001100010001111100110001000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_key|ALT_INV_irq_mask\(1),
	datab => \cpu|ALT_INV_W_alu_result\(2),
	datac => \pio_key|ALT_INV_edge_capture\(1),
	datad => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	dataf => \ALT_INV_KEY[1]~input_o\,
	combout => \pio_key|read_mux_out[1]~2_combout\);

-- Location: FF_X30_Y17_N31
\pio_key|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_key|read_mux_out[1]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|readdata\(1));

-- Location: FF_X42_Y20_N11
\mm_interconnect_0|pio_key_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_key|readdata\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(1));

-- Location: MLABCELL_X42_Y16_N39
\pio_hex1|data_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|data_out~3_combout\ = ( \cpu|d_writedata\(1) & ( !\pio_hex3|Equal2~0_combout\ ) ) # ( !\cpu|d_writedata\(1) & ( (\pio_hex1|data_out\(1) & ((\pio_hex3|Equal2~0_combout\) # (\pio_hex3|Equal2~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datab => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datad => \pio_hex1|ALT_INV_data_out\(1),
	dataf => \cpu|ALT_INV_d_writedata\(1),
	combout => \pio_hex1|data_out~3_combout\);

-- Location: FF_X42_Y16_N41
\pio_hex1|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|data_out~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex1|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex1|data_out\(1));

-- Location: MLABCELL_X42_Y16_N45
\pio_hex1|readdata[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|readdata\(1) = ( !\cpu|W_alu_result[3]~DUPLICATE_q\ & ( (!\cpu|W_alu_result\(2) & (\pio_hex1|data_out\(1) & !\cpu|W_alu_result\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datac => \pio_hex1|ALT_INV_data_out\(1),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	combout => \pio_hex1|readdata\(1));

-- Location: FF_X42_Y16_N46
\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|readdata\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(1));

-- Location: MLABCELL_X42_Y20_N9
\mm_interconnect_0|rsp_mux_001|src_payload~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~32_combout\ = ( \mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(1) & ( \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(1) & ( 
-- (!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(1))))) ) ) ) # ( !\mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(1) & ( \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(1) & ( 
-- (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(1)))) ) ) ) # ( 
-- \mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(1) & ( !\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(1) & ( (!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(1)))) ) ) ) # ( !\mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(1) & ( 
-- !\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(1) & ( (!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100101010001010100011111100000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\(1),
	datad => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_av_readdata_pre\(1),
	dataf => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\(1),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~32_combout\);

-- Location: IOIBUF_X68_Y13_N4
\LCD_DQ[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DQ(1),
	o => \LCD_DQ[1]~input_o\);

-- Location: FF_X28_Y20_N13
\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \LCD_DQ[1]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(1));

-- Location: LABCELL_X41_Y18_N18
\rtx_timer|counter_snapshot[17]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[17]~11_combout\ = !\rtx_timer|internal_counter\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rtx_timer|ALT_INV_internal_counter\(17),
	combout => \rtx_timer|counter_snapshot[17]~11_combout\);

-- Location: FF_X41_Y18_N19
\rtx_timer|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[17]~11_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(17));

-- Location: MLABCELL_X42_Y17_N6
\rtx_timer|read_mux_out[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[1]~7_combout\ = ( \rtx_timer|control_register\(1) & ( \rtx_timer|counter_is_running~q\ & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(4)) # ((\rtx_timer|counter_snapshot\(17) & \cpu|W_alu_result\(2))))) ) ) ) # ( 
-- !\rtx_timer|control_register\(1) & ( \rtx_timer|counter_is_running~q\ & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & ((!\cpu|W_alu_result\(4) & ((!\cpu|W_alu_result\(2)))) # (\cpu|W_alu_result\(4) & (\rtx_timer|counter_snapshot\(17) & \cpu|W_alu_result\(2))))) 
-- ) ) ) # ( \rtx_timer|control_register\(1) & ( !\rtx_timer|counter_is_running~q\ & ( (!\cpu|W_alu_result[3]~DUPLICATE_q\ & (\cpu|W_alu_result\(2) & ((!\cpu|W_alu_result\(4)) # (\rtx_timer|counter_snapshot\(17))))) ) ) ) # ( !\rtx_timer|control_register\(1) 
-- & ( !\rtx_timer|counter_is_running~q\ & ( (\rtx_timer|counter_snapshot\(17) & (\cpu|W_alu_result\(4) & (!\cpu|W_alu_result[3]~DUPLICATE_q\ & \cpu|W_alu_result\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000001101000011000000000100001100000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_counter_snapshot\(17),
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_W_alu_result\(2),
	datae => \rtx_timer|ALT_INV_control_register\(1),
	dataf => \rtx_timer|ALT_INV_counter_is_running~q\,
	combout => \rtx_timer|read_mux_out[1]~7_combout\);

-- Location: LABCELL_X43_Y19_N0
\rtx_timer|counter_snapshot[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[1]~10_combout\ = ( !\rtx_timer|internal_counter[1]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rtx_timer|ALT_INV_internal_counter[1]~DUPLICATE_q\,
	combout => \rtx_timer|counter_snapshot[1]~10_combout\);

-- Location: FF_X43_Y19_N1
\rtx_timer|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[1]~10_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(1));

-- Location: MLABCELL_X42_Y18_N12
\rtx_timer|read_mux_out[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[1]~6_combout\ = ( \pio_hex3|Equal2~1_combout\ & ( ((!\rtx_timer|period_l_register\(1) & \pio_hex3|Equal2~2_combout\)) # (\rtx_timer|counter_snapshot\(1)) ) ) # ( !\pio_hex3|Equal2~1_combout\ & ( (!\rtx_timer|period_l_register\(1) & 
-- \pio_hex3|Equal2~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110001010101110111010101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_counter_snapshot\(1),
	datab => \rtx_timer|ALT_INV_period_l_register\(1),
	datad => \pio_hex3|ALT_INV_Equal2~2_combout\,
	dataf => \pio_hex3|ALT_INV_Equal2~1_combout\,
	combout => \rtx_timer|read_mux_out[1]~6_combout\);

-- Location: MLABCELL_X42_Y18_N27
\rtx_timer|read_mux_out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out\(1) = ( \rtx_timer|period_h_register\(1) & ( (\rtx_timer|read_mux_out[1]~6_combout\) # (\rtx_timer|read_mux_out[1]~7_combout\) ) ) # ( !\rtx_timer|period_h_register\(1) & ( ((\pio_hex3|Equal2~3_combout\) # 
-- (\rtx_timer|read_mux_out[1]~6_combout\)) # (\rtx_timer|read_mux_out[1]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_read_mux_out[1]~7_combout\,
	datac => \rtx_timer|ALT_INV_read_mux_out[1]~6_combout\,
	datad => \pio_hex3|ALT_INV_Equal2~3_combout\,
	dataf => \rtx_timer|ALT_INV_period_h_register\(1),
	combout => \rtx_timer|read_mux_out\(1));

-- Location: FF_X42_Y18_N28
\rtx_timer|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(1));

-- Location: FF_X43_Y18_N49
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(1));

-- Location: IOIBUF_X36_Y0_N52
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: FF_X40_Y17_N50
\pio_sw|d1_data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SW[1]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d1_data_in\(1));

-- Location: FF_X40_Y17_N10
\pio_sw|d2_data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|d1_data_in\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d2_data_in\(1));

-- Location: LABCELL_X40_Y17_N12
\pio_sw|edge_capture~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|edge_capture~6_combout\ = ( \pio_sw|d2_data_in\(1) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & ((!\pio_sw|d1_data_in\(1)) # (\pio_sw|edge_capture\(1)))) ) ) # ( !\pio_sw|d2_data_in\(1) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & 
-- ((\pio_sw|edge_capture\(1)) # (\pio_sw|d1_data_in\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_edge_capture_wr_strobe~0_combout\,
	datac => \pio_sw|ALT_INV_d1_data_in\(1),
	datad => \pio_sw|ALT_INV_edge_capture\(1),
	dataf => \pio_sw|ALT_INV_d2_data_in\(1),
	combout => \pio_sw|edge_capture~6_combout\);

-- Location: FF_X40_Y17_N13
\pio_sw|edge_capture[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|edge_capture~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|edge_capture\(1));

-- Location: FF_X41_Y17_N1
\pio_sw|irq_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \pio_sw|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|irq_mask\(1));

-- Location: LABCELL_X41_Y17_N24
\pio_sw|read_mux_out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|read_mux_out\(1) = ( \pio_sw|irq_mask\(1) & ( \cpu|W_alu_result\(3) & ( (!\cpu|W_alu_result\(4) & ((!\cpu|W_alu_result\(2)) # (\pio_sw|edge_capture\(1)))) ) ) ) # ( !\pio_sw|irq_mask\(1) & ( \cpu|W_alu_result\(3) & ( (\cpu|W_alu_result\(2) & 
-- (\pio_sw|edge_capture\(1) & !\cpu|W_alu_result\(4))) ) ) ) # ( \pio_sw|irq_mask\(1) & ( !\cpu|W_alu_result\(3) & ( (!\cpu|W_alu_result\(2) & (\SW[1]~input_o\ & !\cpu|W_alu_result\(4))) ) ) ) # ( !\pio_sw|irq_mask\(1) & ( !\cpu|W_alu_result\(3) & ( 
-- (!\cpu|W_alu_result\(2) & (\SW[1]~input_o\ & !\cpu|W_alu_result\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000000101000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \pio_sw|ALT_INV_edge_capture\(1),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	datae => \pio_sw|ALT_INV_irq_mask\(1),
	dataf => \cpu|ALT_INV_W_alu_result\(3),
	combout => \pio_sw|read_mux_out\(1));

-- Location: FF_X41_Y17_N26
\pio_sw|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|read_mux_out\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|readdata\(1));

-- Location: FF_X30_Y20_N11
\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|readdata\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(1));

-- Location: LABCELL_X30_Y20_N9
\mm_interconnect_0|rsp_mux_001|src_payload~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~34_combout\ = ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(1) & ( \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0)) # ((!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(1))))) # 
-- (\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(1) & ((!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(1))))) ) ) ) # ( \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(1) & ( !\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0)) # ((!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(1))))) # 
-- (\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(1) & ((!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(1))))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(1) & ( !\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0)) # ((!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(1))))) # 
-- (\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(1) & ((!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000111110101100100011111010110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(1),
	datad => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(1),
	datae => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(1),
	dataf => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~34_combout\);

-- Location: LABCELL_X27_Y20_N24
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\ = \jtag_uart|ien_AE~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|ALT_INV_ien_AE~q\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: FF_X27_Y20_N25
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LABCELL_X27_Y20_N27
\mm_interconnect_0|rsp_mux_001|src_payload~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~35_combout\ = ( \mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( (\mm_interconnect_0|rsp_mux_001|src_payload~34_combout\ & (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & 
-- ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1))))) ) ) # ( !\mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( 
-- (\mm_interconnect_0|rsp_mux_001|src_payload~34_combout\ & ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110010001100100011001000110010000000000011001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~34_combout\,
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(1),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(1),
	dataf => \mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~35_combout\);

-- Location: LABCELL_X38_Y22_N54
\mm_interconnect_0|rsp_mux_001|src_payload~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~36_combout\ = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (((!\mm_interconnect_0|rsp_mux_001|src_payload~32_combout\) # (!\mm_interconnect_0|rsp_mux_001|src_payload~35_combout\)) # 
-- (\mm_interconnect_0|rsp_mux_001|src_payload~0_combout\)) # (\mm_interconnect_0|rsp_mux_001|src_payload~33_combout\) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( ((!\mm_interconnect_0|rsp_mux_001|src_payload~32_combout\) # 
-- (!\mm_interconnect_0|rsp_mux_001|src_payload~35_combout\)) # (\mm_interconnect_0|rsp_mux_001|src_payload~33_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110101111111111111010111111111111101111111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~33_combout\,
	datab => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~0_combout\,
	datac => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~32_combout\,
	datad => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~35_combout\,
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~36_combout\);

-- Location: FF_X38_Y22_N55
\cpu|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_payload~36_combout\,
	asdata => \cpu|av_ld_byte1_data\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_rshift8~0_combout\,
	ena => \cpu|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte0_data\(1));

-- Location: LABCELL_X41_Y17_N3
\pio_sw|WideOr0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|WideOr0~2_combout\ = ( \pio_sw|edge_capture\(4) & ( ((\pio_sw|edge_capture\(3) & \pio_sw|irq_mask\(3))) # (\pio_sw|irq_mask\(4)) ) ) # ( !\pio_sw|edge_capture\(4) & ( (\pio_sw|edge_capture\(3) & \pio_sw|irq_mask\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_irq_mask\(4),
	datac => \pio_sw|ALT_INV_edge_capture\(3),
	datad => \pio_sw|ALT_INV_irq_mask\(3),
	dataf => \pio_sw|ALT_INV_edge_capture\(4),
	combout => \pio_sw|WideOr0~2_combout\);

-- Location: IOIBUF_X14_Y0_N35
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: FF_X41_Y17_N29
\pio_sw|d1_data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SW[0]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d1_data_in\(0));

-- Location: FF_X41_Y17_N22
\pio_sw|d2_data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|d1_data_in\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|d2_data_in\(0));

-- Location: LABCELL_X41_Y17_N6
\pio_sw|edge_capture~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|edge_capture~5_combout\ = ( \pio_sw|d2_data_in\(0) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & ((!\pio_sw|d1_data_in\(0)) # (\pio_sw|edge_capture\(0)))) ) ) # ( !\pio_sw|d2_data_in\(0) & ( (!\pio_sw|edge_capture_wr_strobe~0_combout\ & 
-- ((\pio_sw|edge_capture\(0)) # (\pio_sw|d1_data_in\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_edge_capture_wr_strobe~0_combout\,
	datac => \pio_sw|ALT_INV_d1_data_in\(0),
	datad => \pio_sw|ALT_INV_edge_capture\(0),
	dataf => \pio_sw|ALT_INV_d2_data_in\(0),
	combout => \pio_sw|edge_capture~5_combout\);

-- Location: FF_X41_Y17_N8
\pio_sw|edge_capture[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|edge_capture~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|edge_capture\(0));

-- Location: FF_X38_Y19_N46
\pio_sw|irq_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \pio_sw|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|irq_mask\(0));

-- Location: LABCELL_X41_Y17_N0
\pio_sw|WideOr0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|WideOr0~1_combout\ = ( \pio_sw|irq_mask\(0) & ( ((\pio_sw|edge_capture\(1) & \pio_sw|irq_mask\(1))) # (\pio_sw|edge_capture\(0)) ) ) # ( !\pio_sw|irq_mask\(0) & ( (\pio_sw|edge_capture\(1) & \pio_sw|irq_mask\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pio_sw|ALT_INV_edge_capture\(0),
	datac => \pio_sw|ALT_INV_edge_capture\(1),
	datad => \pio_sw|ALT_INV_irq_mask\(1),
	dataf => \pio_sw|ALT_INV_irq_mask\(0),
	combout => \pio_sw|WideOr0~1_combout\);

-- Location: LABCELL_X41_Y17_N48
\pio_sw|WideOr0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|WideOr0~3_combout\ = ( !\pio_sw|irq_mask\(5) & ( \pio_sw|edge_capture\(5) & ( (!\pio_sw|WideOr0~2_combout\ & (!\pio_sw|WideOr0~1_combout\ & ((!\pio_sw|edge_capture\(2)) # (!\pio_sw|irq_mask\(2))))) ) ) ) # ( \pio_sw|irq_mask\(5) & ( 
-- !\pio_sw|edge_capture\(5) & ( (!\pio_sw|WideOr0~2_combout\ & (!\pio_sw|WideOr0~1_combout\ & ((!\pio_sw|edge_capture\(2)) # (!\pio_sw|irq_mask\(2))))) ) ) ) # ( !\pio_sw|irq_mask\(5) & ( !\pio_sw|edge_capture\(5) & ( (!\pio_sw|WideOr0~2_combout\ & 
-- (!\pio_sw|WideOr0~1_combout\ & ((!\pio_sw|edge_capture\(2)) # (!\pio_sw|irq_mask\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000101000001000000010100000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_WideOr0~2_combout\,
	datab => \pio_sw|ALT_INV_edge_capture\(2),
	datac => \pio_sw|ALT_INV_WideOr0~1_combout\,
	datad => \pio_sw|ALT_INV_irq_mask\(2),
	datae => \pio_sw|ALT_INV_irq_mask\(5),
	dataf => \pio_sw|ALT_INV_edge_capture\(5),
	combout => \pio_sw|WideOr0~3_combout\);

-- Location: FF_X32_Y18_N50
\cpu|W_ienable_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|E_src1\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_ienable_reg\(1));

-- Location: LABCELL_X40_Y17_N57
\pio_sw|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|WideOr0~0_combout\ = ( \pio_sw|irq_mask\(7) & ( \pio_sw|edge_capture\(6) & ( (\pio_sw|edge_capture\(7)) # (\pio_sw|irq_mask\(6)) ) ) ) # ( !\pio_sw|irq_mask\(7) & ( \pio_sw|edge_capture\(6) & ( \pio_sw|irq_mask\(6) ) ) ) # ( \pio_sw|irq_mask\(7) & 
-- ( !\pio_sw|edge_capture\(6) & ( \pio_sw|edge_capture\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111101010101010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_irq_mask\(6),
	datad => \pio_sw|ALT_INV_edge_capture\(7),
	datae => \pio_sw|ALT_INV_irq_mask\(7),
	dataf => \pio_sw|ALT_INV_edge_capture\(6),
	combout => \pio_sw|WideOr0~0_combout\);

-- Location: LABCELL_X21_Y12_N0
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[1]~2_combout\ = ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(1),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[1]~2_combout\);

-- Location: FF_X21_Y12_N2
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[1]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(1));

-- Location: LABCELL_X41_Y17_N36
\cpu|W_ipending_reg_nxt[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_ipending_reg_nxt\(1) = ( \pio_sw|edge_capture\(8) & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(1) & ( (\cpu|W_ienable_reg\(1) & ((!\pio_sw|WideOr0~3_combout\) # 
-- ((\pio_sw|WideOr0~0_combout\) # (\pio_sw|irq_mask\(8))))) ) ) ) # ( !\pio_sw|edge_capture\(8) & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(1) & ( (\cpu|W_ienable_reg\(1) & 
-- ((!\pio_sw|WideOr0~3_combout\) # (\pio_sw|WideOr0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001111000010110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_WideOr0~3_combout\,
	datab => \pio_sw|ALT_INV_irq_mask\(8),
	datac => \cpu|ALT_INV_W_ienable_reg\(1),
	datad => \pio_sw|ALT_INV_WideOr0~0_combout\,
	datae => \pio_sw|ALT_INV_edge_capture\(8),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(1),
	combout => \cpu|W_ipending_reg_nxt\(1));

-- Location: FF_X41_Y17_N37
\cpu|W_ipending_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|W_ipending_reg_nxt\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_ipending_reg\(1));

-- Location: LABCELL_X36_Y16_N12
\cpu|E_control_rd_data[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_control_rd_data[1]~3_combout\ = ( \cpu|W_ienable_reg\(1) & ( (!\cpu|D_iw[8]~DUPLICATE_q\ & (\cpu|D_iw\(7) & ((\cpu|D_iw\(6))))) # (\cpu|D_iw[8]~DUPLICATE_q\ & (!\cpu|D_iw\(7) & (\cpu|W_ipending_reg\(1) & !\cpu|D_iw\(6)))) ) ) # ( 
-- !\cpu|W_ienable_reg\(1) & ( (\cpu|D_iw[8]~DUPLICATE_q\ & (!\cpu|D_iw\(7) & (\cpu|W_ipending_reg\(1) & !\cpu|D_iw\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000100001000100000010000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(7),
	datac => \cpu|ALT_INV_W_ipending_reg\(1),
	datad => \cpu|ALT_INV_D_iw\(6),
	dataf => \cpu|ALT_INV_W_ienable_reg\(1),
	combout => \cpu|E_control_rd_data[1]~3_combout\);

-- Location: FF_X36_Y16_N13
\cpu|W_control_rd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_control_rd_data[1]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_control_rd_data\(1));

-- Location: LABCELL_X31_Y19_N54
\cpu|W_rf_wr_data[1]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[1]~19_combout\ = ( \cpu|R_ctrl_ld~q\ & ( \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( \cpu|av_ld_byte0_data\(1) ) ) ) # ( !\cpu|R_ctrl_ld~q\ & ( \cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (!\cpu|R_ctrl_br_cmp~q\ & \cpu|W_control_rd_data\(1)) ) ) 
-- ) # ( \cpu|R_ctrl_ld~q\ & ( !\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( \cpu|av_ld_byte0_data\(1) ) ) ) # ( !\cpu|R_ctrl_ld~q\ & ( !\cpu|R_ctrl_rdctl_inst~DUPLICATE_q\ & ( (!\cpu|R_ctrl_br_cmp~q\ & \cpu|W_alu_result\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010101010101010100000000110011000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte0_data\(1),
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_W_alu_result\(1),
	datad => \cpu|ALT_INV_W_control_rd_data\(1),
	datae => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_R_ctrl_rdctl_inst~DUPLICATE_q\,
	combout => \cpu|W_rf_wr_data[1]~19_combout\);

-- Location: MLABCELL_X25_Y14_N42
\cpu|E_st_data[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[24]~0_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0) & ( (!\cpu|D_iw\(4) & (((!\cpu|D_iw[3]~DUPLICATE_q\) # 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))) # (\cpu|D_iw\(4) & (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(24))) ) ) # ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0) & ( (!\cpu|D_iw\(4) & (((\cpu|D_iw[3]~DUPLICATE_q\ & \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))) # (\cpu|D_iw\(4) & 
-- (\cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110110001101110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(4),
	datab => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(24),
	datac => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(8),
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	combout => \cpu|E_st_data[24]~0_combout\);

-- Location: FF_X25_Y14_N43
\cpu|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_st_data[24]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(24));

-- Location: MLABCELL_X25_Y14_N9
\mm_interconnect_0|cmd_mux|src_payload~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~19_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_writedata\(24),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~19_combout\);

-- Location: FF_X25_Y14_N11
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(24));

-- Location: LABCELL_X15_Y12_N57
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[24]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(27) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(27),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[24]~feeder_combout\);

-- Location: FF_X15_Y12_N58
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[24]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(24));

-- Location: MLABCELL_X25_Y14_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[24]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[24]~17_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(24) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(24)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(24) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(24) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(24),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(24),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[24]~17_combout\);

-- Location: FF_X21_Y12_N19
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[26]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(26));

-- Location: FF_X30_Y21_N46
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(26),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LABCELL_X30_Y21_N6
\cpu|F_iw[26]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[26]~33_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26) & ( (!\cpu|intr_req~0_combout\ & 
-- (((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) # (\mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26) & ( (!\cpu|intr_req~0_combout\ & \mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~16_combout\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26) & ( (!\cpu|intr_req~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001000000000101010100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_intr_req~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~16_combout\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(26),
	combout => \cpu|F_iw[26]~33_combout\);

-- Location: FF_X30_Y21_N8
\cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[26]~33_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(26));

-- Location: LABCELL_X30_Y16_N36
\cpu|d_writedata[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[23]~feeder_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	combout => \cpu|d_writedata[23]~feeder_combout\);

-- Location: FF_X30_Y16_N37
\cpu|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[23]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(23));

-- Location: MLABCELL_X25_Y14_N15
\mm_interconnect_0|cmd_mux|src_payload~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~26_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata\(23),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~26_combout\);

-- Location: FF_X25_Y14_N17
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(23));

-- Location: MLABCELL_X25_Y14_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[23]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[23]~24_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(23) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(23)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(23) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(23) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(23),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(23),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[23]~24_combout\);

-- Location: FF_X17_Y12_N11
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[25]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(25));

-- Location: FF_X25_Y16_N28
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(25),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: MLABCELL_X25_Y18_N3
\cpu|F_iw[25]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[25]~32_combout\ = ( \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( (!\cpu|intr_req~0_combout\ & (((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~11_combout\)) # (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25)))) ) ) ) # ( !\mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( (!\cpu|intr_req~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~11_combout\)) ) ) ) # ( 
-- \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( (!\cpu|intr_req~0_combout\ & \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000010000000100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_intr_req~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~11_combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(25),
	datae => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	combout => \cpu|F_iw[25]~32_combout\);

-- Location: FF_X25_Y18_N4
\cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[25]~32_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(25));

-- Location: LABCELL_X30_Y16_N18
\cpu|d_writedata[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[22]~feeder_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	combout => \cpu|d_writedata[22]~feeder_combout\);

-- Location: FF_X30_Y16_N19
\cpu|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[22]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(22));

-- Location: LABCELL_X30_Y16_N24
\mm_interconnect_0|cmd_mux|src_payload~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~25_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_d_writedata\(22),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~25_combout\);

-- Location: FF_X30_Y16_N26
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(22));

-- Location: LABCELL_X30_Y16_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[22]~23_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(22) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(22)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(22) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(22) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(22),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(22),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[22]~23_combout\);

-- Location: FF_X17_Y12_N37
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[24]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(24));

-- Location: FF_X40_Y19_N19
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(24),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LABCELL_X30_Y21_N9
\cpu|F_iw[24]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[24]~18_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24) & ( (!\cpu|intr_req~0_combout\ & 
-- (((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) # (\mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24) & ( (!\cpu|intr_req~0_combout\ & \mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~14_combout\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24) & ( (!\cpu|intr_req~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010001000001010000010100000101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_intr_req~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~14_combout\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(24),
	combout => \cpu|F_iw[24]~18_combout\);

-- Location: FF_X30_Y21_N10
\cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[24]~18_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(24));

-- Location: LABCELL_X21_Y18_N24
\cpu|d_writedata[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[21]~feeder_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	combout => \cpu|d_writedata[21]~feeder_combout\);

-- Location: FF_X21_Y18_N26
\cpu|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[21]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(21));

-- Location: LABCELL_X21_Y18_N0
\mm_interconnect_0|cmd_mux|src_payload~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~20_combout\ = (\cpu|d_writedata\(21) & \mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata\(21),
	datad => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~20_combout\);

-- Location: FF_X21_Y18_N2
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(21));

-- Location: LABCELL_X21_Y18_N3
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[21]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[21]~18_combout\ = (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(21)))) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(21)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(21),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(21),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[21]~18_combout\);

-- Location: FF_X17_Y12_N34
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[23]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(23));

-- Location: FF_X27_Y17_N43
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(23),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LABCELL_X30_Y21_N33
\cpu|F_iw[23]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[23]~26_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~9_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23) & ( (!\cpu|intr_req~0_combout\ & 
-- (((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) # (\mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~9_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23) & ( (!\cpu|intr_req~0_combout\ & \mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~9_combout\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23) & ( (!\cpu|intr_req~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010001000001010000010100000101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_intr_req~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~9_combout\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(23),
	combout => \cpu|F_iw[23]~26_combout\);

-- Location: FF_X30_Y21_N34
\cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[23]~26_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(23));

-- Location: LABCELL_X30_Y16_N51
\cpu|d_writedata[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[20]~feeder_combout\ = \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	combout => \cpu|d_writedata[20]~feeder_combout\);

-- Location: FF_X30_Y16_N52
\cpu|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[20]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(20));

-- Location: LABCELL_X30_Y16_N3
\mm_interconnect_0|cmd_mux|src_payload~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~23_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_writedata\(20),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~23_combout\);

-- Location: FF_X30_Y16_N4
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(20));

-- Location: MLABCELL_X14_Y12_N42
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(23),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~feeder_combout\);

-- Location: FF_X14_Y12_N43
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(20));

-- Location: MLABCELL_X19_Y12_N30
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[20]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[20]~21_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(20) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(20) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(20) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(20) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(20),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(20),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[20]~21_combout\);

-- Location: LABCELL_X22_Y12_N6
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~5_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(3) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(22)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\)) ) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(3) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(22))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~14_combout\)) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\))) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(3) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(22)) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(3) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(22))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\ & (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000000001010101000010101101111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg[19]~14_combout\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(22),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(3),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(19),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~5_combout\);

-- Location: FF_X22_Y12_N8
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~5_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[19]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(19));

-- Location: LABCELL_X30_Y16_N33
\cpu|d_writedata[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[19]~feeder_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	combout => \cpu|d_writedata[19]~feeder_combout\);

-- Location: FF_X30_Y16_N35
\cpu|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[19]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(19));

-- Location: LABCELL_X30_Y16_N42
\mm_interconnect_0|cmd_mux|src_payload~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~21_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata\(19),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~21_combout\);

-- Location: FF_X30_Y16_N43
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(19));

-- Location: MLABCELL_X19_Y12_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[19]~19_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(19) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(19) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(19) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(19) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(19),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(19),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[19]~19_combout\);

-- Location: FF_X17_Y12_N31
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[22]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(22));

-- Location: FF_X30_Y22_N29
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(22),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LABCELL_X30_Y21_N30
\cpu|F_iw[22]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[22]~25_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & ( (!\cpu|intr_req~0_combout\ & 
-- (((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) # (\mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & ( (!\cpu|intr_req~0_combout\ & \mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~15_combout\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & ( (!\cpu|intr_req~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001000000000101010100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_intr_req~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~15_combout\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(22),
	combout => \cpu|F_iw[22]~25_combout\);

-- Location: FF_X30_Y21_N32
\cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[22]~25_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(22));

-- Location: FF_X30_Y16_N13
\cpu|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[18]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(18));

-- Location: LABCELL_X30_Y16_N54
\mm_interconnect_0|cmd_mux|src_payload~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~24_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_d_writedata\(18),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~24_combout\);

-- Location: FF_X30_Y16_N56
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(18));

-- Location: LABCELL_X13_Y10_N57
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~16_combout\ = (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(2) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(2),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(3),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~16_combout\);

-- Location: LABCELL_X21_Y10_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~12_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(21))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\))) ) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(21))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~16_combout\)))) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(21) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(21))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~16_combout\ & !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010000010100000101000001010011010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(21),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~16_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(4),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(18),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~12_combout\);

-- Location: LABCELL_X22_Y12_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[18]~feeder_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~12_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[18]~feeder_combout\);

-- Location: FF_X22_Y12_N49
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[18]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(18));

-- Location: LABCELL_X30_Y16_N57
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[18]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[18]~22_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(18) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(18)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(18) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(18) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(18),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(18),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[18]~22_combout\);

-- Location: FF_X17_Y12_N40
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[21]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(21));

-- Location: FF_X28_Y19_N34
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(21),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LABCELL_X28_Y19_N48
\cpu|F_iw[21]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[21]~19_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & ( ((!\cpu|D_iw[3]~0_combout\) # 
-- ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\))) # (\mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & ( (!\cpu|D_iw[3]~0_combout\) # (\mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7_combout\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & ( (!\cpu|D_iw[3]~0_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~7_combout\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & ( 
-- !\cpu|D_iw[3]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111010111110011111100111111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \cpu|ALT_INV_D_iw[3]~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~7_combout\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(21),
	combout => \cpu|F_iw[21]~19_combout\);

-- Location: FF_X28_Y19_N49
\cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[21]~19_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(21));

-- Location: LABCELL_X28_Y18_N12
\cpu|D_dst_regnum[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[4]~5_combout\ = (!\cpu|D_dst_regnum[0]~1_combout\) # ((!\cpu|D_ctrl_b_is_dst~0_combout\ & ((\cpu|D_iw\(26)))) # (\cpu|D_ctrl_b_is_dst~0_combout\ & (\cpu|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101111101111101010111110111110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_dst_regnum[0]~1_combout\,
	datab => \cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	datac => \cpu|ALT_INV_D_iw\(21),
	datad => \cpu|ALT_INV_D_iw\(26),
	combout => \cpu|D_dst_regnum[4]~5_combout\);

-- Location: FF_X28_Y18_N14
\cpu|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_dst_regnum[4]~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_dst_regnum\(4));

-- Location: FF_X37_Y21_N58
\cpu|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(2));

-- Location: MLABCELL_X19_Y12_N12
\mm_interconnect_0|cmd_mux|src_payload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~3_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_writedata\(2),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~3_combout\);

-- Location: FF_X19_Y12_N14
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(2));

-- Location: MLABCELL_X19_Y12_N42
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[2]~4_combout\ = (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(2))) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(2),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(2),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[2]~4_combout\);

-- Location: LABCELL_X21_Y12_N57
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~4_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~0_combout\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(2),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(5),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~4_combout\);

-- Location: FF_X21_Y12_N58
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~4_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(2));

-- Location: LABCELL_X4_Y2_N57
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~5_combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(0) & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)) # 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\))) ) ) # ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010001010100010101010101010101010100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~5_combout\);

-- Location: MLABCELL_X3_Y2_N33
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~6_combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0) & ( (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|ALT_INV_dreg\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~6_combout\);

-- Location: MLABCELL_X3_Y4_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.000~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: FF_X3_Y4_N13
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_uir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LABCELL_X2_Y2_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~7_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(1) & ( (\altera_internal_jtag~TDIUTAP\) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.000~q\) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(1) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~6_combout\) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~5_combout\) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(1) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.000~q\ & \altera_internal_jtag~TDIUTAP\) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(1) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~6_combout\) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111000000001111000001110111011101110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~5_combout\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~6_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_DRsize.000~q\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(1),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~7_combout\);

-- Location: FF_X2_Y2_N50
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(0));

-- Location: LABCELL_X7_Y3_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X7_Y3_N16
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(0));

-- Location: FF_X4_Y2_N4
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(0),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(0));

-- Location: MLABCELL_X3_Y2_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~8_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(0) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(0))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(2))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(0) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(0))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(2),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(0),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~8_combout\);

-- Location: FF_X3_Y2_N14
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~8_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(1));

-- Location: LABCELL_X4_Y4_N6
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(1),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X4_Y4_N7
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(1));

-- Location: FF_X8_Y4_N4
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(1),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(1));

-- Location: MLABCELL_X3_Y2_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~11_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(1) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(1))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(3))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(1) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(1))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(3),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(1),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(1),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~11_combout\);

-- Location: FF_X3_Y2_N17
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~11_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(2));

-- Location: FF_X9_Y4_N56
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(2),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(2));

-- Location: LABCELL_X9_Y4_N39
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[2]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(2),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[2]~feeder_combout\);

-- Location: FF_X9_Y4_N40
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[2]~feeder_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(2));

-- Location: MLABCELL_X3_Y2_N42
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~12_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(4) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(2))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(2))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(4) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(2))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(2),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(2),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(4),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X3_Y2_N44
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~12_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(3));

-- Location: MLABCELL_X3_Y4_N0
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(3),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X3_Y4_N2
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(3));

-- Location: FF_X9_Y4_N50
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(3),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(3));

-- Location: MLABCELL_X3_Y2_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~18_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(5) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(3)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(3)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(5) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(3)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(3),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(3),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(5),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~18_combout\);

-- Location: FF_X3_Y2_N47
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~18_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(4));

-- Location: MLABCELL_X3_Y4_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(4),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X3_Y4_N50
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(4));

-- Location: MLABCELL_X14_Y12_N3
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[1]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(4),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[1]~feeder_combout\);

-- Location: FF_X14_Y12_N4
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[1]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(1));

-- Location: LABCELL_X17_Y14_N3
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[1]~1_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(1) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ ) ) # ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(1) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(1) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(1) & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(1),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(1),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: FF_X17_Y12_N55
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[11]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(11));

-- Location: MLABCELL_X25_Y16_N9
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[11]~feeder_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_readdata\(11),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[11]~feeder_combout\);

-- Location: FF_X25_Y16_N10
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[11]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LABCELL_X27_Y20_N39
\cpu|F_iw[11]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[11]~9_combout\ = ( \cpu|av_ld_byte1_data_nxt[3]~2_combout\ & ( (!\cpu|D_iw[3]~0_combout\) # (((\mm_interconnect_0|rsp_demux|src0_valid~combout\ & \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11))) # 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)) ) ) # ( !\cpu|av_ld_byte1_data_nxt[3]~2_combout\ & ( (!\cpu|D_iw[3]~0_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101111101010101010111110111011101111111011101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[3]~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(11),
	dataf => \cpu|ALT_INV_av_ld_byte1_data_nxt[3]~2_combout\,
	combout => \cpu|F_iw[11]~9_combout\);

-- Location: FF_X27_Y20_N40
\cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[11]~9_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(11));

-- Location: LABCELL_X28_Y17_N6
\cpu|Equal101~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal101~2_combout\ = (\cpu|D_iw\(11) & !\cpu|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_D_iw\(11),
	datad => \cpu|ALT_INV_D_iw\(16),
	combout => \cpu|Equal101~2_combout\);

-- Location: LABCELL_X28_Y18_N42
\cpu|Equal101~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal101~4_combout\ = ( \cpu|Equal2~0_combout\ & ( \cpu|Equal101~2_combout\ & ( (\cpu|D_iw\(12) & (\cpu|D_iw\(13) & (!\cpu|D_iw\(14) & \cpu|D_iw\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(12),
	datab => \cpu|ALT_INV_D_iw\(13),
	datac => \cpu|ALT_INV_D_iw\(14),
	datad => \cpu|ALT_INV_D_iw\(15),
	datae => \cpu|ALT_INV_Equal2~0_combout\,
	dataf => \cpu|ALT_INV_Equal101~2_combout\,
	combout => \cpu|Equal101~4_combout\);

-- Location: LABCELL_X40_Y20_N39
\cpu|D_ctrl_implicit_dst_eretaddr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ = ( !\cpu|D_iw\(14) & ( (\cpu|D_iw\(13) & ((!\cpu|D_iw\(12)) # (\cpu|D_iw\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110001001100010011000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(11),
	datab => \cpu|ALT_INV_D_iw\(13),
	datac => \cpu|ALT_INV_D_iw\(12),
	dataf => \cpu|ALT_INV_D_iw\(14),
	combout => \cpu|D_ctrl_implicit_dst_eretaddr~2_combout\);

-- Location: LABCELL_X28_Y18_N57
\cpu|D_ctrl_implicit_dst_eretaddr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ = ( \cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & ( (\cpu|D_iw\(16) & (!\cpu|D_iw\(15) & \cpu|Equal2~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_D_iw\(16),
	datac => \cpu|ALT_INV_D_iw\(15),
	datad => \cpu|ALT_INV_Equal2~0_combout\,
	dataf => \cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~2_combout\,
	combout => \cpu|D_ctrl_implicit_dst_eretaddr~3_combout\);

-- Location: LABCELL_X27_Y18_N30
\cpu|Equal2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~12_combout\ = ( !\cpu|D_iw[3]~DUPLICATE_q\ & ( \cpu|D_iw\(5) & ( (!\cpu|D_iw\(0) & (\cpu|D_iw\(2) & (!\cpu|D_iw[1]~DUPLICATE_q\ & !\cpu|D_iw\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(0),
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_D_iw\(4),
	datae => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_D_iw\(5),
	combout => \cpu|Equal2~12_combout\);

-- Location: LABCELL_X28_Y18_N48
\cpu|D_ctrl_implicit_dst_eretaddr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ = ( !\cpu|Equal2~12_combout\ & ( (!\cpu|D_iw\(12)) # ((!\cpu|D_iw\(13)) # ((!\cpu|Equal101~5_combout\) # (!\cpu|Equal2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(12),
	datab => \cpu|ALT_INV_D_iw\(13),
	datac => \cpu|ALT_INV_Equal101~5_combout\,
	datad => \cpu|ALT_INV_Equal2~0_combout\,
	dataf => \cpu|ALT_INV_Equal2~12_combout\,
	combout => \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LABCELL_X28_Y18_N18
\cpu|D_dst_regnum[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[0]~1_combout\ = ( !\cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ & ( \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & ( (!\cpu|Equal101~4_combout\ & (!\cpu|D_ctrl_implicit_dst_retaddr~0_combout\ & ((!\cpu|Equal101~2_combout\) # 
-- (!\cpu|Equal101~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Equal101~2_combout\,
	datab => \cpu|ALT_INV_Equal101~4_combout\,
	datac => \cpu|ALT_INV_Equal101~3_combout\,
	datad => \cpu|ALT_INV_D_ctrl_implicit_dst_retaddr~0_combout\,
	datae => \cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~3_combout\,
	dataf => \cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\,
	combout => \cpu|D_dst_regnum[0]~1_combout\);

-- Location: LABCELL_X28_Y18_N15
\cpu|D_dst_regnum[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[2]~3_combout\ = (!\cpu|D_dst_regnum[0]~1_combout\) # ((!\cpu|D_ctrl_b_is_dst~0_combout\ & (\cpu|D_iw\(24))) # (\cpu|D_ctrl_b_is_dst~0_combout\ & ((\cpu|D_iw\(19)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111010111111101011101011111110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_dst_regnum[0]~1_combout\,
	datab => \cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	datac => \cpu|ALT_INV_D_iw\(24),
	datad => \cpu|ALT_INV_D_iw\(19),
	combout => \cpu|D_dst_regnum[2]~3_combout\);

-- Location: FF_X28_Y18_N17
\cpu|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_dst_regnum[2]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_dst_regnum\(2));

-- Location: FF_X21_Y18_N34
\cpu|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[17]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(17));

-- Location: LABCELL_X21_Y18_N21
\mm_interconnect_0|cmd_mux|src_payload~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~22_combout\ = ( \cpu|d_writedata\(17) & ( \mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(17),
	combout => \mm_interconnect_0|cmd_mux|src_payload~22_combout\);

-- Location: FF_X21_Y18_N23
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(17));

-- Location: MLABCELL_X14_Y12_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[17]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(20),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[17]~feeder_combout\);

-- Location: FF_X14_Y12_N17
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[17]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(17));

-- Location: LABCELL_X21_Y18_N18
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[17]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[17]~20_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(17) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(17)) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(17) & ( (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(17),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(17),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[17]~20_combout\);

-- Location: FF_X17_Y12_N13
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[18]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(18));

-- Location: FF_X28_Y20_N49
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(18),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LABCELL_X30_Y21_N15
\cpu|F_iw[18]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[18]~23_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~4_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	combout => \cpu|F_iw[18]~23_combout\);

-- Location: LABCELL_X30_Y21_N12
\cpu|F_iw[18]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[18]~24_combout\ = ( \cpu|F_iw[18]~23_combout\ & ( (!\cpu|intr_req~0_combout\) # (\cpu|hbreak_req~0_combout\) ) ) # ( !\cpu|F_iw[18]~23_combout\ & ( ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & 
-- (\mm_interconnect_0|rsp_demux|src0_valid~combout\ & !\cpu|intr_req~0_combout\))) # (\cpu|hbreak_req~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011111111000100001111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(18),
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \cpu|ALT_INV_intr_req~0_combout\,
	datad => \cpu|ALT_INV_hbreak_req~0_combout\,
	dataf => \cpu|ALT_INV_F_iw[18]~23_combout\,
	combout => \cpu|F_iw[18]~24_combout\);

-- Location: FF_X30_Y21_N13
\cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[18]~24_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(18));

-- Location: LABCELL_X28_Y18_N54
\cpu|D_ctrl_implicit_dst_eretaddr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ = ( !\cpu|Equal101~4_combout\ & ( (\cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & ((!\cpu|Equal101~2_combout\) # (!\cpu|Equal101~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000010101010101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \cpu|ALT_INV_Equal101~2_combout\,
	datad => \cpu|ALT_INV_Equal101~3_combout\,
	dataf => \cpu|ALT_INV_Equal101~4_combout\,
	combout => \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LABCELL_X28_Y18_N6
\cpu|D_dst_regnum[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[1]~0_combout\ = ( \cpu|D_iw\(23) & ( \cpu|D_ctrl_implicit_dst_retaddr~0_combout\ ) ) # ( !\cpu|D_iw\(23) & ( \cpu|D_ctrl_implicit_dst_retaddr~0_combout\ ) ) # ( \cpu|D_iw\(23) & ( !\cpu|D_ctrl_implicit_dst_retaddr~0_combout\ & ( 
-- (\cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ & (!\cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ & ((!\cpu|D_ctrl_b_is_dst~0_combout\) # (\cpu|D_iw\(18))))) ) ) ) # ( !\cpu|D_iw\(23) & ( !\cpu|D_ctrl_implicit_dst_retaddr~0_combout\ & ( (\cpu|D_iw\(18) & 
-- (\cpu|D_ctrl_b_is_dst~0_combout\ & (\cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ & !\cpu|D_ctrl_implicit_dst_eretaddr~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000011010000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(18),
	datab => \cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	datac => \cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\,
	datad => \cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~3_combout\,
	datae => \cpu|ALT_INV_D_iw\(23),
	dataf => \cpu|ALT_INV_D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \cpu|D_dst_regnum[1]~0_combout\);

-- Location: FF_X28_Y18_N8
\cpu|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_dst_regnum[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_dst_regnum\(1));

-- Location: FF_X32_Y18_N8
\cpu|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_src1[23]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(1));

-- Location: MLABCELL_X37_Y19_N18
\cpu|E_mem_byte_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_mem_byte_en~0_combout\ = ( \cpu|Add2~81_sumout\ & ( ((\cpu|D_iw[3]~DUPLICATE_q\ & !\cpu|Add2~77_sumout\)) # (\cpu|D_iw\(4)) ) ) # ( !\cpu|Add2~81_sumout\ & ( (!\cpu|Add2~77_sumout\) # (\cpu|D_iw\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010101110101011101010111010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(4),
	datab => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_Add2~77_sumout\,
	dataf => \cpu|ALT_INV_Add2~81_sumout\,
	combout => \cpu|E_mem_byte_en~0_combout\);

-- Location: FF_X37_Y19_N19
\cpu|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_mem_byte_en~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_byteenable\(0));

-- Location: LABCELL_X28_Y21_N33
\mm_interconnect_0|cmd_mux|src_data[32]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(32) = ( \mm_interconnect_0|cmd_mux|saved_grant\(0) ) # ( !\mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (\mm_interconnect_0|cmd_mux|saved_grant\(1) & \cpu|d_byteenable\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \cpu|ALT_INV_d_byteenable\(0),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_data\(32));

-- Location: FF_X28_Y21_N35
\cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\(0));

-- Location: LABCELL_X27_Y19_N54
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[0]~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\(0) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|byteenable\(0) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_byteenable\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: FF_X17_Y12_N1
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[13]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(13));

-- Location: FF_X35_Y20_N47
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(13),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LABCELL_X28_Y19_N18
\cpu|F_iw[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[13]~0_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & ( ((!\cpu|D_iw[3]~0_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \cpu|av_ld_byte1_data_nxt[5]~0_combout\))) # 
-- (\mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & ( (!\cpu|D_iw[3]~0_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \cpu|av_ld_byte1_data_nxt[5]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110101111100001111010111110011111101111111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \cpu|ALT_INV_D_iw[3]~0_combout\,
	datad => \cpu|ALT_INV_av_ld_byte1_data_nxt[5]~0_combout\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(13),
	combout => \cpu|F_iw[13]~0_combout\);

-- Location: FF_X28_Y19_N19
\cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[13]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(13));

-- Location: LABCELL_X28_Y18_N51
\cpu|Equal101~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal101~3_combout\ = ( \cpu|D_iw\(14) & ( (\cpu|D_iw\(12) & (\cpu|D_iw\(13) & (\cpu|D_iw\(15) & \cpu|Equal2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(12),
	datab => \cpu|ALT_INV_D_iw\(13),
	datac => \cpu|ALT_INV_D_iw\(15),
	datad => \cpu|ALT_INV_Equal2~0_combout\,
	dataf => \cpu|ALT_INV_D_iw\(14),
	combout => \cpu|Equal101~3_combout\);

-- Location: LABCELL_X30_Y18_N33
\cpu|D_ctrl_crst~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_crst~0_combout\ = ( \cpu|Equal101~3_combout\ & ( \cpu|D_iw\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_D_iw\(16),
	dataf => \cpu|ALT_INV_Equal101~3_combout\,
	combout => \cpu|D_ctrl_crst~0_combout\);

-- Location: FF_X30_Y18_N34
\cpu|R_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_crst~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_crst~q\);

-- Location: LABCELL_X31_Y21_N51
\cpu|Equal127~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal127~1_combout\ = ( !\cpu|D_iw\(6) & ( (\cpu|D_iw\(7) & (\cpu|R_ctrl_wrctl_inst~q\ & !\cpu|D_iw[8]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(7),
	datab => \cpu|ALT_INV_R_ctrl_wrctl_inst~q\,
	datac => \cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_D_iw\(6),
	combout => \cpu|Equal127~1_combout\);

-- Location: LABCELL_X31_Y21_N33
\cpu|W_bstatus_reg_inst_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_bstatus_reg_inst_nxt~0_combout\ = ( \cpu|W_bstatus_reg~q\ & ( \cpu|E_src1\(0) & ( (!\cpu|R_ctrl_break~DUPLICATE_q\) # (\cpu|W_status_reg_pie~q\) ) ) ) # ( !\cpu|W_bstatus_reg~q\ & ( \cpu|E_src1\(0) & ( (!\cpu|R_ctrl_break~DUPLICATE_q\ & 
-- (\cpu|Equal127~1_combout\)) # (\cpu|R_ctrl_break~DUPLICATE_q\ & ((\cpu|W_status_reg_pie~q\))) ) ) ) # ( \cpu|W_bstatus_reg~q\ & ( !\cpu|E_src1\(0) & ( (!\cpu|R_ctrl_break~DUPLICATE_q\ & (!\cpu|Equal127~1_combout\)) # (\cpu|R_ctrl_break~DUPLICATE_q\ & 
-- ((\cpu|W_status_reg_pie~q\))) ) ) ) # ( !\cpu|W_bstatus_reg~q\ & ( !\cpu|E_src1\(0) & ( (\cpu|R_ctrl_break~DUPLICATE_q\ & \cpu|W_status_reg_pie~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111101000001010111101010000010111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Equal127~1_combout\,
	datac => \cpu|ALT_INV_R_ctrl_break~DUPLICATE_q\,
	datad => \cpu|ALT_INV_W_status_reg_pie~q\,
	datae => \cpu|ALT_INV_W_bstatus_reg~q\,
	dataf => \cpu|ALT_INV_E_src1\(0),
	combout => \cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: FF_X31_Y21_N35
\cpu|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|W_bstatus_reg_inst_nxt~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_bstatus_reg~q\);

-- Location: LABCELL_X31_Y21_N36
\cpu|W_status_reg_pie_inst_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_status_reg_pie_inst_nxt~0_combout\ = ( \cpu|R_ctrl_wrctl_inst~q\ & ( \cpu|E_src1\(0) & ( ((!\cpu|D_iw\(6) & (!\cpu|D_iw\(7) & !\cpu|D_iw[8]~DUPLICATE_q\))) # (\cpu|W_status_reg_pie~q\) ) ) ) # ( !\cpu|R_ctrl_wrctl_inst~q\ & ( \cpu|E_src1\(0) & ( 
-- \cpu|W_status_reg_pie~q\ ) ) ) # ( \cpu|R_ctrl_wrctl_inst~q\ & ( !\cpu|E_src1\(0) & ( (\cpu|W_status_reg_pie~q\ & (((\cpu|D_iw[8]~DUPLICATE_q\) # (\cpu|D_iw\(7))) # (\cpu|D_iw\(6)))) ) ) ) # ( !\cpu|R_ctrl_wrctl_inst~q\ & ( !\cpu|E_src1\(0) & ( 
-- \cpu|W_status_reg_pie~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000101010101010101010101010101011101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_status_reg_pie~q\,
	datab => \cpu|ALT_INV_D_iw\(6),
	datac => \cpu|ALT_INV_D_iw\(7),
	datad => \cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	datae => \cpu|ALT_INV_R_ctrl_wrctl_inst~q\,
	dataf => \cpu|ALT_INV_E_src1\(0),
	combout => \cpu|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LABCELL_X36_Y22_N45
\cpu|Equal127~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal127~0_combout\ = ( \cpu|D_iw\(6) & ( (\cpu|R_ctrl_wrctl_inst~q\ & (!\cpu|D_iw[8]~DUPLICATE_q\ & !\cpu|D_iw\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_wrctl_inst~q\,
	datac => \cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_D_iw\(7),
	dataf => \cpu|ALT_INV_D_iw\(6),
	combout => \cpu|Equal127~0_combout\);

-- Location: LABCELL_X31_Y21_N12
\cpu|W_estatus_reg_inst_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_estatus_reg_inst_nxt~0_combout\ = ( \cpu|W_estatus_reg~q\ & ( \cpu|R_ctrl_exception~q\ & ( (\cpu|W_status_reg_pie~q\ & !\cpu|R_ctrl_crst~q\) ) ) ) # ( !\cpu|W_estatus_reg~q\ & ( \cpu|R_ctrl_exception~q\ & ( (\cpu|W_status_reg_pie~q\ & 
-- !\cpu|R_ctrl_crst~q\) ) ) ) # ( \cpu|W_estatus_reg~q\ & ( !\cpu|R_ctrl_exception~q\ & ( (!\cpu|R_ctrl_crst~q\ & ((!\cpu|Equal127~0_combout\) # (\cpu|E_src1\(0)))) ) ) ) # ( !\cpu|W_estatus_reg~q\ & ( !\cpu|R_ctrl_exception~q\ & ( (\cpu|E_src1\(0) & 
-- (\cpu|Equal127~0_combout\ & !\cpu|R_ctrl_crst~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000110111010000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_src1\(0),
	datab => \cpu|ALT_INV_Equal127~0_combout\,
	datac => \cpu|ALT_INV_W_status_reg_pie~q\,
	datad => \cpu|ALT_INV_R_ctrl_crst~q\,
	datae => \cpu|ALT_INV_W_estatus_reg~q\,
	dataf => \cpu|ALT_INV_R_ctrl_exception~q\,
	combout => \cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: FF_X31_Y21_N14
\cpu|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|W_estatus_reg_inst_nxt~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_estatus_reg~q\);

-- Location: LABCELL_X31_Y21_N18
\cpu|W_status_reg_pie_inst_nxt~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_status_reg_pie_inst_nxt~1_combout\ = ( \cpu|Equal101~7_combout\ & ( \cpu|W_estatus_reg~q\ ) ) # ( !\cpu|Equal101~7_combout\ & ( \cpu|W_estatus_reg~q\ & ( (!\cpu|Equal101~8_combout\ & ((\cpu|W_status_reg_pie_inst_nxt~0_combout\))) # 
-- (\cpu|Equal101~8_combout\ & (\cpu|W_bstatus_reg~q\)) ) ) ) # ( !\cpu|Equal101~7_combout\ & ( !\cpu|W_estatus_reg~q\ & ( (!\cpu|Equal101~8_combout\ & ((\cpu|W_status_reg_pie_inst_nxt~0_combout\))) # (\cpu|Equal101~8_combout\ & (\cpu|W_bstatus_reg~q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000000000000011101000111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_bstatus_reg~q\,
	datab => \cpu|ALT_INV_Equal101~8_combout\,
	datac => \cpu|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	datae => \cpu|ALT_INV_Equal101~7_combout\,
	dataf => \cpu|ALT_INV_W_estatus_reg~q\,
	combout => \cpu|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LABCELL_X31_Y21_N0
\cpu|W_status_reg_pie_inst_nxt~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_status_reg_pie_inst_nxt~2_combout\ = ( !\cpu|R_ctrl_break~DUPLICATE_q\ & ( (!\cpu|R_ctrl_crst~q\ & (!\cpu|R_ctrl_exception~q\ & \cpu|W_status_reg_pie_inst_nxt~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000000000000000000001000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_crst~q\,
	datab => \cpu|ALT_INV_R_ctrl_exception~q\,
	datac => \cpu|ALT_INV_W_status_reg_pie_inst_nxt~1_combout\,
	datae => \cpu|ALT_INV_R_ctrl_break~DUPLICATE_q\,
	combout => \cpu|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: FF_X31_Y21_N1
\cpu|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|W_status_reg_pie_inst_nxt~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_status_reg_pie~q\);

-- Location: LABCELL_X21_Y12_N36
\mm_interconnect_0|cmd_mux|src_payload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~0_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(1) & \cpu|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \cpu|ALT_INV_d_writedata\(0),
	combout => \mm_interconnect_0|cmd_mux|src_payload~0_combout\);

-- Location: FF_X21_Y12_N37
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(0));

-- Location: LABCELL_X21_Y12_N9
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[0]~3_combout\ = !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[0]~3_combout\);

-- Location: FF_X21_Y12_N10
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable[0]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(0));

-- Location: FF_X38_Y17_N20
\pio_key|irq_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|d_writedata\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \pio_key|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|irq_mask\(0));

-- Location: IOIBUF_X21_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X38_Y17_N29
\pio_key|d1_data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \KEY[0]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|d1_data_in\(0));

-- Location: FF_X38_Y17_N10
\pio_key|d2_data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_key|d1_data_in\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|d2_data_in\(0));

-- Location: LABCELL_X38_Y17_N48
\pio_key|edge_capture~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_key|edge_capture~1_combout\ = ( \pio_key|d2_data_in\(0) & ( (!\pio_key|edge_capture_wr_strobe~0_combout\ & ((!\pio_key|d1_data_in\(0)) # (\pio_key|edge_capture\(0)))) ) ) # ( !\pio_key|d2_data_in\(0) & ( (!\pio_key|edge_capture_wr_strobe~0_combout\ & 
-- \pio_key|edge_capture\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pio_key|ALT_INV_edge_capture_wr_strobe~0_combout\,
	datac => \pio_key|ALT_INV_d1_data_in\(0),
	datad => \pio_key|ALT_INV_edge_capture\(0),
	dataf => \pio_key|ALT_INV_d2_data_in\(0),
	combout => \pio_key|edge_capture~1_combout\);

-- Location: FF_X38_Y17_N49
\pio_key|edge_capture[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_key|edge_capture~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|edge_capture\(0));

-- Location: LABCELL_X30_Y17_N36
\cpu|W_ipending_reg_nxt[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_ipending_reg_nxt[0]~1_combout\ = ( \pio_key|irq_mask\(1) & ( \pio_key|edge_capture\(0) & ( (\pio_key|irq_mask\(0)) # (\pio_key|edge_capture\(1)) ) ) ) # ( !\pio_key|irq_mask\(1) & ( \pio_key|edge_capture\(0) & ( \pio_key|irq_mask\(0) ) ) ) # ( 
-- \pio_key|irq_mask\(1) & ( !\pio_key|edge_capture\(0) & ( \pio_key|edge_capture\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100001111000011110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pio_key|ALT_INV_edge_capture\(1),
	datac => \pio_key|ALT_INV_irq_mask\(0),
	datae => \pio_key|ALT_INV_irq_mask\(1),
	dataf => \pio_key|ALT_INV_edge_capture\(0),
	combout => \cpu|W_ipending_reg_nxt[0]~1_combout\);

-- Location: FF_X31_Y21_N25
\cpu|W_ienable_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|E_src1\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_ienable_reg\(0));

-- Location: LABCELL_X30_Y17_N51
\cpu|W_ipending_reg_nxt[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_ipending_reg_nxt[0]~2_combout\ = ( \cpu|W_ienable_reg\(0) & ( (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(0) & (((\pio_key|edge_capture\(2) & \pio_key|irq_mask\(2))) # 
-- (\cpu|W_ipending_reg_nxt[0]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100010011000000110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_key|ALT_INV_edge_capture\(2),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(0),
	datac => \cpu|ALT_INV_W_ipending_reg_nxt[0]~1_combout\,
	datad => \pio_key|ALT_INV_irq_mask\(2),
	dataf => \cpu|ALT_INV_W_ienable_reg\(0),
	combout => \cpu|W_ipending_reg_nxt[0]~2_combout\);

-- Location: FF_X30_Y17_N53
\cpu|W_ipending_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|W_ipending_reg_nxt[0]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_ipending_reg\(0));

-- Location: LABCELL_X33_Y18_N51
\cpu|intr_req~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|intr_req~0_combout\ = ( \cpu|W_ipending_reg\(31) & ( \cpu|W_status_reg_pie~q\ ) ) # ( !\cpu|W_ipending_reg\(31) & ( (\cpu|W_status_reg_pie~q\ & (((\cpu|W_ipending_reg\(2)) # (\cpu|W_ipending_reg\(1))) # (\cpu|W_ipending_reg\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010101000101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_status_reg_pie~q\,
	datab => \cpu|ALT_INV_W_ipending_reg\(0),
	datac => \cpu|ALT_INV_W_ipending_reg\(1),
	datad => \cpu|ALT_INV_W_ipending_reg\(2),
	dataf => \cpu|ALT_INV_W_ipending_reg\(31),
	combout => \cpu|intr_req~0_combout\);

-- Location: LABCELL_X30_Y21_N0
\cpu|F_iw[17]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[17]~21_combout\ = ( \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( (((\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~3_combout\ & 
-- \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)) # (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17))) # (\cpu|intr_req~0_combout\) ) ) ) # ( !\mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( ((\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~3_combout\ & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)) # (\cpu|intr_req~0_combout\) ) ) ) # ( 
-- \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17)) # (\cpu|intr_req~0_combout\) ) ) ) # ( 
-- !\mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( \cpu|intr_req~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101011101110111011101010101010111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_intr_req~0_combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(17),
	datac => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~3_combout\,
	datad => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datae => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	combout => \cpu|F_iw[17]~21_combout\);

-- Location: FF_X30_Y21_N1
\cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[17]~21_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(17));

-- Location: LABCELL_X28_Y18_N3
\cpu|D_dst_regnum[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[0]~2_combout\ = ( \cpu|D_dst_regnum[0]~1_combout\ & ( (!\cpu|D_ctrl_b_is_dst~0_combout\ & ((\cpu|D_iw\(22)))) # (\cpu|D_ctrl_b_is_dst~0_combout\ & (\cpu|D_iw\(17))) ) ) # ( !\cpu|D_dst_regnum[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(17),
	datac => \cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	datad => \cpu|ALT_INV_D_iw\(22),
	dataf => \cpu|ALT_INV_D_dst_regnum[0]~1_combout\,
	combout => \cpu|D_dst_regnum[0]~2_combout\);

-- Location: FF_X28_Y18_N5
\cpu|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_dst_regnum[0]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_dst_regnum\(0));

-- Location: FF_X28_Y21_N5
\cpu|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[9]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(9));

-- Location: LABCELL_X33_Y21_N15
\cpu|F_pc_no_crst_nxt[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[7]~17_combout\ = ( \cpu|Add0~69_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & ((!\cpu|F_pc_sel_nxt.10~0_combout\) # (\cpu|Add2~61_sumout\))) ) ) # ( !\cpu|Add0~69_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & 
-- (\cpu|Add2~61_sumout\ & \cpu|F_pc_sel_nxt.10~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010101000101010001000000010000000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \cpu|ALT_INV_Add2~61_sumout\,
	datac => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datae => \cpu|ALT_INV_Add0~69_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[7]~17_combout\);

-- Location: FF_X33_Y21_N17
\cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[7]~17_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(7));

-- Location: LABCELL_X22_Y19_N48
\mm_interconnect_0|cmd_mux|src_data[45]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(45) = ( \cpu|W_alu_result\(9) & ( ((\cpu|F_pc\(7) & \mm_interconnect_0|cmd_mux|saved_grant\(0))) # (\mm_interconnect_0|cmd_mux|saved_grant\(1)) ) ) # ( !\cpu|W_alu_result\(9) & ( (\cpu|F_pc\(7) & 
-- \mm_interconnect_0|cmd_mux|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_F_pc\(7),
	datac => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \cpu|ALT_INV_W_alu_result\(9),
	combout => \mm_interconnect_0|cmd_mux|src_data\(45));

-- Location: FF_X22_Y19_N49
\cpu|the_StepperMotorControl_CPU_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(7));

-- Location: LABCELL_X15_Y12_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[7]~7_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(7) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(9)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(7) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(9) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(9),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(7),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: FF_X17_Y12_N58
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[7]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(7));

-- Location: FF_X38_Y18_N40
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(7),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LABCELL_X30_Y21_N36
\cpu|F_iw[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[7]~11_combout\ = ( \cpu|F_iw[7]~10_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10_combout\ & ( (!\cpu|intr_req~0_combout\ & (((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & 
-- \mm_interconnect_0|rsp_demux|src0_valid~combout\)) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))) ) ) ) # ( !\cpu|F_iw[7]~10_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10_combout\ & ( 
-- (!\cpu|intr_req~0_combout\ & (((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & \mm_interconnect_0|rsp_demux|src0_valid~combout\)) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))) ) ) ) # ( \cpu|F_iw[7]~10_combout\ & 
-- ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10_combout\ & ( (!\cpu|intr_req~0_combout\ & (((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & \mm_interconnect_0|rsp_demux|src0_valid~combout\)) # 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))) ) ) ) # ( !\cpu|F_iw[7]~10_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~10_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & 
-- (\mm_interconnect_0|rsp_demux|src0_valid~combout\ & !\cpu|intr_req~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100001111000000010000111100000001000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(7),
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \cpu|ALT_INV_intr_req~0_combout\,
	datad => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datae => \cpu|ALT_INV_F_iw[7]~10_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~10_combout\,
	combout => \cpu|F_iw[7]~11_combout\);

-- Location: FF_X30_Y21_N37
\cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[7]~11_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(7));

-- Location: LABCELL_X40_Y20_N48
\cpu|E_src2[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[1]~feeder_combout\ = ( \cpu|D_iw\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_D_iw\(7),
	combout => \cpu|E_src2[1]~feeder_combout\);

-- Location: FF_X40_Y20_N49
\cpu|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[1]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(1));

-- Location: FF_X37_Y20_N14
\cpu|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|Add3~3_combout\,
	asdata => \cpu|E_src2\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_cnt\(1));

-- Location: MLABCELL_X37_Y20_N21
\cpu|Add3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add3~2_combout\ = !\cpu|E_shift_rot_cnt\(2) $ (((\cpu|E_shift_rot_cnt\(1)) # (\cpu|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001110111100010000111011110001000011101111000100001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_shift_rot_cnt\(0),
	datab => \cpu|ALT_INV_E_shift_rot_cnt\(1),
	datad => \cpu|ALT_INV_E_shift_rot_cnt\(2),
	combout => \cpu|Add3~2_combout\);

-- Location: FF_X37_Y20_N22
\cpu|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|Add3~2_combout\,
	asdata => \cpu|E_src2\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_cnt\(2));

-- Location: MLABCELL_X37_Y20_N18
\cpu|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add3~1_combout\ = !\cpu|E_shift_rot_cnt\(3) $ ((((\cpu|E_shift_rot_cnt\(2)) # (\cpu|E_shift_rot_cnt\(1))) # (\cpu|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001111111100000000111111110000000011111111000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_shift_rot_cnt\(0),
	datab => \cpu|ALT_INV_E_shift_rot_cnt\(1),
	datac => \cpu|ALT_INV_E_shift_rot_cnt\(2),
	datad => \cpu|ALT_INV_E_shift_rot_cnt\(3),
	combout => \cpu|Add3~1_combout\);

-- Location: FF_X33_Y18_N4
\cpu|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[3]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(3));

-- Location: FF_X37_Y20_N20
\cpu|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|Add3~1_combout\,
	asdata => \cpu|E_src2\(3),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_cnt\(3));

-- Location: MLABCELL_X37_Y20_N24
\cpu|E_stall~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_stall~1_combout\ = ( !\cpu|E_shift_rot_cnt\(2) & ( (!\cpu|E_shift_rot_cnt\(0) & (!\cpu|E_shift_rot_cnt\(1) & !\cpu|E_shift_rot_cnt\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_shift_rot_cnt\(0),
	datab => \cpu|ALT_INV_E_shift_rot_cnt\(1),
	datac => \cpu|ALT_INV_E_shift_rot_cnt\(3),
	dataf => \cpu|ALT_INV_E_shift_rot_cnt\(2),
	combout => \cpu|E_stall~1_combout\);

-- Location: MLABCELL_X37_Y20_N0
\cpu|Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add3~0_combout\ = ( \cpu|E_stall~1_combout\ & ( !\cpu|E_shift_rot_cnt\(4) ) ) # ( !\cpu|E_stall~1_combout\ & ( \cpu|E_shift_rot_cnt\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ALT_INV_E_shift_rot_cnt\(4),
	dataf => \cpu|ALT_INV_E_stall~1_combout\,
	combout => \cpu|Add3~0_combout\);

-- Location: FF_X37_Y20_N2
\cpu|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|Add3~0_combout\,
	asdata => \cpu|E_src2\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_cnt\(4));

-- Location: MLABCELL_X37_Y20_N9
\cpu|E_stall~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_stall~2_combout\ = ( \cpu|E_stall~1_combout\ & ( (\cpu|E_valid~q\ & (\cpu|R_ctrl_shift_rot~q\ & ((\cpu|E_shift_rot_cnt\(4)) # (\cpu|E_new_inst~q\)))) ) ) # ( !\cpu|E_stall~1_combout\ & ( (\cpu|E_valid~q\ & \cpu|R_ctrl_shift_rot~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000001000001010000000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_valid~q\,
	datab => \cpu|ALT_INV_E_new_inst~q\,
	datac => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datad => \cpu|ALT_INV_E_shift_rot_cnt\(4),
	dataf => \cpu|ALT_INV_E_stall~1_combout\,
	combout => \cpu|E_stall~2_combout\);

-- Location: LABCELL_X38_Y19_N3
\cpu|W_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_valid~0_combout\ = ( \cpu|E_stall~0_combout\ & ( (!\cpu|E_st_stall~2_combout\ & (!\cpu|E_stall~2_combout\ & \cpu|E_valid~q\)) ) ) # ( !\cpu|E_stall~0_combout\ & ( (!\cpu|E_st_stall~2_combout\ & (!\cpu|E_stall~2_combout\ & (\cpu|E_valid~q\ & 
-- !\cpu|R_ctrl_ld~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_st_stall~2_combout\,
	datab => \cpu|ALT_INV_E_stall~2_combout\,
	datac => \cpu|ALT_INV_E_valid~q\,
	datad => \cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \cpu|ALT_INV_E_stall~0_combout\,
	combout => \cpu|W_valid~0_combout\);

-- Location: FF_X38_Y19_N5
\cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|W_valid~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_valid~q\);

-- Location: FF_X33_Y21_N32
\cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[6]~16_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(6));

-- Location: LABCELL_X31_Y16_N45
\cpu|R_src1[8]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[8]~18_combout\ = ( \cpu|R_src1~0_combout\ & ( \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(8) & ( \cpu|Add0~73_sumout\ ) ) ) # ( !\cpu|R_src1~0_combout\ & ( 
-- \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(8) & ( (!\cpu|R_src1~1_combout\) # (\cpu|D_iw\(12)) ) ) ) # ( \cpu|R_src1~0_combout\ & ( !\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(8) & 
-- ( \cpu|Add0~73_sumout\ ) ) ) # ( !\cpu|R_src1~0_combout\ & ( !\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(8) & ( (\cpu|R_src1~1_combout\ & \cpu|D_iw\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110011001110101010111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_src1~1_combout\,
	datab => \cpu|ALT_INV_Add0~73_sumout\,
	datad => \cpu|ALT_INV_D_iw\(12),
	datae => \cpu|ALT_INV_R_src1~0_combout\,
	dataf => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(8),
	combout => \cpu|R_src1[8]~18_combout\);

-- Location: FF_X31_Y16_N46
\cpu|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[8]~18_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(8));

-- Location: LABCELL_X33_Y19_N39
\cpu|E_alu_result[8]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[8]~17_combout\ = ( \cpu|E_shift_rot_result\(8) & ( \cpu|R_ctrl_shift_rot~q\ ) ) # ( \cpu|E_shift_rot_result\(8) & ( !\cpu|R_ctrl_shift_rot~q\ & ( (!\cpu|R_ctrl_logic~q\ & (\cpu|Add2~65_sumout\)) # (\cpu|R_ctrl_logic~q\ & 
-- ((\cpu|E_logic_result[8]~16_combout\))) ) ) ) # ( !\cpu|E_shift_rot_result\(8) & ( !\cpu|R_ctrl_shift_rot~q\ & ( (!\cpu|R_ctrl_logic~q\ & (\cpu|Add2~65_sumout\)) # (\cpu|R_ctrl_logic~q\ & ((\cpu|E_logic_result[8]~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_Add2~65_sumout\,
	datac => \cpu|ALT_INV_E_logic_result[8]~16_combout\,
	datae => \cpu|ALT_INV_E_shift_rot_result\(8),
	dataf => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	combout => \cpu|E_alu_result[8]~17_combout\);

-- Location: FF_X33_Y19_N40
\cpu|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[8]~17_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(8));

-- Location: LABCELL_X21_Y18_N9
\mm_interconnect_0|cmd_mux|src_data[44]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(44) = ( \cpu|F_pc\(6) & ( ((\cpu|W_alu_result\(8) & \mm_interconnect_0|cmd_mux|saved_grant\(1))) # (\mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) # ( !\cpu|F_pc\(6) & ( (\cpu|W_alu_result\(8) & 
-- \mm_interconnect_0|cmd_mux|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(8),
	datac => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \cpu|ALT_INV_F_pc\(6),
	combout => \mm_interconnect_0|cmd_mux|src_data\(44));

-- Location: FF_X21_Y18_N11
\cpu|the_StepperMotorControl_CPU_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(6));

-- Location: LABCELL_X21_Y18_N6
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[6]~6_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(8) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(6)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(8) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(6) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(6),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(8),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LABCELL_X21_Y12_N30
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~1_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & ( (!\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1))) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & 
-- (((!\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0)) # (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(1))))) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & (((\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0) & !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(1))))) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) & !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8)) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) & !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101001100000101010111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(1),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(0),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(1),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_monitor_ready~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~1_combout\);

-- Location: FF_X21_Y12_N32
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(1));

-- Location: FF_X27_Y20_N29
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LABCELL_X27_Y20_N0
\cpu|F_iw[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[1]~3_combout\ = ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ ) ) # ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( 
-- \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ & ( (!\cpu|D_iw[3]~0_combout\) # ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & \mm_interconnect_0|rsp_demux|src0_valid~combout\)) ) ) ) # ( 
-- \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( !\mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ & ( (!\cpu|D_iw[3]~0_combout\) # ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & 
-- \mm_interconnect_0|rsp_demux|src0_valid~combout\)) ) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( !\mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ & ( (!\cpu|D_iw[3]~0_combout\) # 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & \mm_interconnect_0|rsp_demux|src0_valid~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110001111100011111000111110001111100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(1),
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \cpu|ALT_INV_D_iw[3]~0_combout\,
	datae => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~0_combout\,
	combout => \cpu|F_iw[1]~3_combout\);

-- Location: FF_X27_Y20_N1
\cpu|D_iw[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[1]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw[1]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y18_N54
\cpu|D_ctrl_jmp_direct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_jmp_direct~0_combout\ = ( !\cpu|Equal0~0_combout\ & ( (!\cpu|D_iw\(2) & (!\cpu|D_iw[1]~DUPLICATE_q\ & !\cpu|D_iw\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_D_iw\(5),
	dataf => \cpu|ALT_INV_Equal0~0_combout\,
	combout => \cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: FF_X27_Y18_N56
\cpu|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_jmp_direct~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_jmp_direct~q\);

-- Location: LABCELL_X30_Y20_N48
\cpu|R_src1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1~1_combout\ = ( \cpu|E_valid~q\ & ( \cpu|R_ctrl_jmp_direct~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_R_ctrl_jmp_direct~q\,
	dataf => \cpu|ALT_INV_E_valid~q\,
	combout => \cpu|R_src1~1_combout\);

-- Location: LABCELL_X31_Y17_N51
\cpu|R_src1[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[7]~5_combout\ = ( \cpu|Add0~53_sumout\ & ( ((!\cpu|R_src1~1_combout\ & (\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(7))) # (\cpu|R_src1~1_combout\ & ((\cpu|D_iw\(11))))) # (\cpu|R_src1~0_combout\) ) ) # ( 
-- !\cpu|Add0~53_sumout\ & ( (!\cpu|R_src1~0_combout\ & ((!\cpu|R_src1~1_combout\ & (\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(7))) # (\cpu|R_src1~1_combout\ & ((\cpu|D_iw\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_src1~0_combout\,
	datab => \cpu|ALT_INV_R_src1~1_combout\,
	datac => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	datad => \cpu|ALT_INV_D_iw\(11),
	dataf => \cpu|ALT_INV_Add0~53_sumout\,
	combout => \cpu|R_src1[7]~5_combout\);

-- Location: FF_X31_Y17_N53
\cpu|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[7]~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(7));

-- Location: LABCELL_X33_Y21_N18
\cpu|F_pc_no_crst_nxt[5]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[5]~15_combout\ = ( \cpu|Add2~13_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & ((\cpu|Add0~53_sumout\) # (\cpu|F_pc_sel_nxt.10~0_combout\))) ) ) # ( !\cpu|Add2~13_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & 
-- (!\cpu|F_pc_sel_nxt.10~0_combout\ & \cpu|Add0~53_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \cpu|ALT_INV_Add0~53_sumout\,
	dataf => \cpu|ALT_INV_Add2~13_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[5]~15_combout\);

-- Location: FF_X33_Y21_N20
\cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[5]~15_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(5));

-- Location: LABCELL_X21_Y18_N51
\mm_interconnect_0|cmd_mux|src_data[43]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(43) = (!\cpu|W_alu_result\(7) & (\mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\cpu|F_pc\(5))))) # (\cpu|W_alu_result\(7) & (((\mm_interconnect_0|cmd_mux|saved_grant\(0) & \cpu|F_pc\(5))) # 
-- (\mm_interconnect_0|cmd_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(7),
	datab => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \cpu|ALT_INV_F_pc\(5),
	combout => \mm_interconnect_0|cmd_mux|src_data\(43));

-- Location: FF_X21_Y18_N53
\cpu|the_StepperMotorControl_CPU_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(5));

-- Location: LABCELL_X21_Y18_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[5]~5_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(7) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(5)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(7) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(5) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(5),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(7),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: FF_X22_Y12_N46
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[8]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(8));

-- Location: MLABCELL_X25_Y19_N57
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_readdata\(8),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder_combout\);

-- Location: FF_X25_Y19_N58
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: MLABCELL_X25_Y18_N30
\cpu|F_iw[8]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[8]~15_combout\ = ( \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( !\cpu|intr_req~0_combout\ & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \cpu|av_ld_byte1_data_nxt[0]~6_combout\)) # 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8)) ) ) ) # ( !\mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( !\cpu|intr_req~0_combout\ & ( (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \cpu|av_ld_byte1_data_nxt[0]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \cpu|ALT_INV_av_ld_byte1_data_nxt[0]~6_combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(8),
	datae => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \cpu|ALT_INV_intr_req~0_combout\,
	combout => \cpu|F_iw[8]~15_combout\);

-- Location: FF_X25_Y18_N31
\cpu|D_iw[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[8]~15_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw[8]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y18_N57
\cpu|E_src2[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[2]~feeder_combout\ = \cpu|D_iw[8]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	combout => \cpu|E_src2[2]~feeder_combout\);

-- Location: FF_X33_Y18_N58
\cpu|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[2]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(2));

-- Location: LABCELL_X33_Y21_N42
\cpu|F_pc_no_crst_nxt[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[0]~10_combout\ = ( \cpu|F_pc_sel_nxt.10~0_combout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & \cpu|Add2~5_sumout\) ) ) # ( !\cpu|F_pc_sel_nxt.10~0_combout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & \cpu|Add0~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datac => \cpu|ALT_INV_Add0~5_sumout\,
	datad => \cpu|ALT_INV_Add2~5_sumout\,
	dataf => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	combout => \cpu|F_pc_no_crst_nxt[0]~10_combout\);

-- Location: FF_X33_Y21_N44
\cpu|F_pc[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[0]~10_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc[0]~DUPLICATE_q\);

-- Location: MLABCELL_X32_Y21_N3
\cpu|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~1_sumout\ = SUM(( \cpu|F_pc\(1) ) + ( GND ) + ( \cpu|Add0~6\ ))
-- \cpu|Add0~2\ = CARRY(( \cpu|F_pc\(1) ) + ( GND ) + ( \cpu|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_F_pc\(1),
	cin => \cpu|Add0~6\,
	sumout => \cpu|Add0~1_sumout\,
	cout => \cpu|Add0~2\);

-- Location: LABCELL_X33_Y21_N27
\cpu|F_pc_no_crst_nxt[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[1]~11_combout\ = ( \cpu|Add2~1_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & ((\cpu|Add0~1_sumout\) # (\cpu|F_pc_sel_nxt.10~0_combout\))) ) ) # ( !\cpu|Add2~1_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & 
-- (!\cpu|F_pc_sel_nxt.10~0_combout\ & \cpu|Add0~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \cpu|ALT_INV_Add0~1_sumout\,
	dataf => \cpu|ALT_INV_Add2~1_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[1]~11_combout\);

-- Location: FF_X33_Y21_N28
\cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[1]~11_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(1));

-- Location: MLABCELL_X32_Y21_N6
\cpu|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~49_sumout\ = SUM(( \cpu|F_pc[2]~DUPLICATE_q\ ) + ( GND ) + ( \cpu|Add0~2\ ))
-- \cpu|Add0~50\ = CARRY(( \cpu|F_pc[2]~DUPLICATE_q\ ) + ( GND ) + ( \cpu|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_F_pc[2]~DUPLICATE_q\,
	cin => \cpu|Add0~2\,
	sumout => \cpu|Add0~49_sumout\,
	cout => \cpu|Add0~50\);

-- Location: LABCELL_X33_Y21_N0
\cpu|F_pc_no_crst_nxt[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[2]~12_combout\ = ( \cpu|Add2~9_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & ((\cpu|Add0~49_sumout\) # (\cpu|F_pc_sel_nxt.10~0_combout\))) ) ) # ( !\cpu|Add2~9_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & 
-- (!\cpu|F_pc_sel_nxt.10~0_combout\ & \cpu|Add0~49_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \cpu|ALT_INV_Add0~49_sumout\,
	dataf => \cpu|ALT_INV_Add2~9_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[2]~12_combout\);

-- Location: FF_X33_Y21_N2
\cpu|F_pc[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[2]~12_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc[2]~DUPLICATE_q\);

-- Location: MLABCELL_X32_Y21_N9
\cpu|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Add0~57_sumout\ = SUM(( \cpu|F_pc\(3) ) + ( GND ) + ( \cpu|Add0~50\ ))
-- \cpu|Add0~58\ = CARRY(( \cpu|F_pc\(3) ) + ( GND ) + ( \cpu|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ALT_INV_F_pc\(3),
	cin => \cpu|Add0~50\,
	sumout => \cpu|Add0~57_sumout\,
	cout => \cpu|Add0~58\);

-- Location: LABCELL_X30_Y18_N12
\cpu|F_pc_no_crst_nxt[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[4]~14_combout\ = ( \cpu|F_pc_sel_nxt.10~0_combout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & \cpu|Add2~21_sumout\) ) ) # ( !\cpu|F_pc_sel_nxt.10~0_combout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & \cpu|Add0~61_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datac => \cpu|ALT_INV_Add0~61_sumout\,
	datad => \cpu|ALT_INV_Add2~21_sumout\,
	dataf => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	combout => \cpu|F_pc_no_crst_nxt[4]~14_combout\);

-- Location: FF_X30_Y18_N13
\cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[4]~14_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(4));

-- Location: LABCELL_X30_Y18_N15
\mm_interconnect_0|cmd_mux|src_data[42]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(42) = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( ((\mm_interconnect_0|cmd_mux|saved_grant\(0) & \cpu|F_pc\(4))) # (\cpu|W_alu_result\(6)) ) ) # ( !\mm_interconnect_0|cmd_mux|saved_grant\(1) & ( 
-- (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \cpu|F_pc\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \cpu|ALT_INV_F_pc\(4),
	datad => \cpu|ALT_INV_W_alu_result\(6),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_data\(42));

-- Location: FF_X25_Y14_N1
\cpu|the_StepperMotorControl_CPU_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|cmd_mux|src_data\(42),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(4));

-- Location: MLABCELL_X19_Y12_N6
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[4]~4_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(6) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(6),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(4),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: FF_X21_Y12_N25
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[4]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(4));

-- Location: FF_X38_Y18_N32
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(4),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LABCELL_X27_Y20_N36
\cpu|F_iw[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[4]~6_combout\ = ( \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( (!\cpu|D_iw[3]~0_combout\) # (((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|rsp_mux_001|src_payload~3_combout\)) # 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4))) ) ) # ( !\mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( (!\cpu|D_iw[3]~0_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|rsp_mux_001|src_payload~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010111011101010101011101110101111101111111010111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[3]~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(4),
	datad => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~3_combout\,
	dataf => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	combout => \cpu|F_iw[4]~6_combout\);

-- Location: FF_X27_Y20_N38
\cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[4]~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(4));

-- Location: MLABCELL_X32_Y16_N42
\cpu|D_logic_op_raw[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_logic_op_raw[1]~0_combout\ = ( \cpu|D_iw\(4) & ( (!\cpu|Equal2~0_combout\) # (\cpu|D_iw\(15)) ) ) # ( !\cpu|D_iw\(4) & ( (\cpu|Equal2~0_combout\ & \cpu|D_iw\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Equal2~0_combout\,
	datac => \cpu|ALT_INV_D_iw\(15),
	dataf => \cpu|ALT_INV_D_iw\(4),
	combout => \cpu|D_logic_op_raw[1]~0_combout\);

-- Location: MLABCELL_X32_Y16_N51
\cpu|D_logic_op[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_logic_op[1]~0_combout\ = ( \cpu|D_logic_op_raw[1]~0_combout\ ) # ( !\cpu|D_logic_op_raw[1]~0_combout\ & ( !\cpu|D_ctrl_alu_force_xor~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_ctrl_alu_force_xor~3_combout\,
	dataf => \cpu|ALT_INV_D_logic_op_raw[1]~0_combout\,
	combout => \cpu|D_logic_op[1]~0_combout\);

-- Location: FF_X32_Y16_N52
\cpu|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_logic_op[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_logic_op\(1));

-- Location: LABCELL_X35_Y18_N30
\cpu|E_logic_result[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[4]~2_combout\ = ( \cpu|E_src2\(4) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src1\(4)))) ) ) # ( !\cpu|E_src2\(4) & ( (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & !\cpu|E_src1\(4))) # (\cpu|R_logic_op\(1) & 
-- ((\cpu|E_src1\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001110000011100000111000001100110110001101100011011000110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(0),
	datab => \cpu|ALT_INV_R_logic_op\(1),
	datac => \cpu|ALT_INV_E_src1\(4),
	dataf => \cpu|ALT_INV_E_src2\(4),
	combout => \cpu|E_logic_result[4]~2_combout\);

-- Location: LABCELL_X35_Y18_N51
\cpu|E_alu_result[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[4]~3_combout\ = ( \cpu|E_shift_rot_result\(4) & ( \cpu|Add2~9_sumout\ & ( (!\cpu|R_ctrl_logic~q\) # ((\cpu|R_ctrl_shift_rot~q\) # (\cpu|E_logic_result[4]~2_combout\)) ) ) ) # ( !\cpu|E_shift_rot_result\(4) & ( \cpu|Add2~9_sumout\ & ( 
-- (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\) # (\cpu|E_logic_result[4]~2_combout\))) ) ) ) # ( \cpu|E_shift_rot_result\(4) & ( !\cpu|Add2~9_sumout\ & ( ((\cpu|R_ctrl_logic~q\ & \cpu|E_logic_result[4]~2_combout\)) # (\cpu|R_ctrl_shift_rot~q\) ) ) 
-- ) # ( !\cpu|E_shift_rot_result\(4) & ( !\cpu|Add2~9_sumout\ & ( (\cpu|R_ctrl_logic~q\ & (\cpu|E_logic_result[4]~2_combout\ & !\cpu|R_ctrl_shift_rot~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000111110001111110110000101100001011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_E_logic_result[4]~2_combout\,
	datac => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datae => \cpu|ALT_INV_E_shift_rot_result\(4),
	dataf => \cpu|ALT_INV_Add2~9_sumout\,
	combout => \cpu|E_alu_result[4]~3_combout\);

-- Location: FF_X35_Y18_N52
\cpu|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[4]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(4));

-- Location: FF_X33_Y21_N1
\cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[2]~12_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(2));

-- Location: LABCELL_X36_Y22_N51
\mm_interconnect_0|cmd_mux|src_data[40]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(40) = ( \cpu|F_pc\(2) & ( ((\mm_interconnect_0|cmd_mux|saved_grant\(1) & \cpu|W_alu_result\(4))) # (\mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) # ( !\cpu|F_pc\(2) & ( (\mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- \cpu|W_alu_result\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_F_pc\(2),
	combout => \mm_interconnect_0|cmd_mux|src_data\(40));

-- Location: FF_X36_Y22_N52
\cpu|the_StepperMotorControl_CPU_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(2));

-- Location: MLABCELL_X19_Y12_N18
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[2]~2_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(2) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(2) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(2) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(4),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(2),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: FF_X17_Y12_N49
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[9]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(9));

-- Location: FF_X25_Y18_N44
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(9),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: MLABCELL_X25_Y18_N27
\cpu|F_iw[9]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[9]~12_combout\ = ( \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (!\cpu|intr_req~0_combout\ & ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9)) # 
-- (\cpu|av_ld_byte1_data_nxt[1]~3_combout\))) ) ) ) # ( !\mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (\cpu|av_ld_byte1_data_nxt[1]~3_combout\ & !\cpu|intr_req~0_combout\) ) ) ) # ( 
-- \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9) & !\cpu|intr_req~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000001010101000000000111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte1_data_nxt[1]~3_combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(9),
	datad => \cpu|ALT_INV_intr_req~0_combout\,
	datae => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	combout => \cpu|F_iw[9]~12_combout\);

-- Location: FF_X25_Y18_N29
\cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[9]~12_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(9));

-- Location: LABCELL_X33_Y16_N18
\cpu|R_src1[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[5]~6_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(5) & ( (!\cpu|R_src1~0_combout\ & (((!\cpu|R_src1~1_combout\)) # (\cpu|D_iw\(9)))) # (\cpu|R_src1~0_combout\ & (((\cpu|Add0~57_sumout\)))) ) ) # 
-- ( !\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(5) & ( (!\cpu|R_src1~0_combout\ & (\cpu|D_iw\(9) & ((\cpu|R_src1~1_combout\)))) # (\cpu|R_src1~0_combout\ & (((\cpu|Add0~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110011000001010011001111110101001100111111010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(9),
	datab => \cpu|ALT_INV_Add0~57_sumout\,
	datac => \cpu|ALT_INV_R_src1~1_combout\,
	datad => \cpu|ALT_INV_R_src1~0_combout\,
	dataf => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	combout => \cpu|R_src1[5]~6_combout\);

-- Location: FF_X33_Y16_N19
\cpu|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[5]~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(5));

-- Location: LABCELL_X33_Y16_N36
\cpu|F_pc_no_crst_nxt~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt~13_combout\ = ( \cpu|F_pc_sel_nxt.10~0_combout\ & ( \cpu|Add0~57_sumout\ & ( (\cpu|F_pc_sel_nxt.01~0_combout\) # (\cpu|Add2~17_sumout\) ) ) ) # ( !\cpu|F_pc_sel_nxt.10~0_combout\ & ( \cpu|Add0~57_sumout\ ) ) # ( 
-- \cpu|F_pc_sel_nxt.10~0_combout\ & ( !\cpu|Add0~57_sumout\ & ( (\cpu|F_pc_sel_nxt.01~0_combout\) # (\cpu|Add2~17_sumout\) ) ) ) # ( !\cpu|F_pc_sel_nxt.10~0_combout\ & ( !\cpu|Add0~57_sumout\ & ( \cpu|F_pc_sel_nxt.01~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001111110011111111111111111111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_Add2~17_sumout\,
	datac => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datae => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	dataf => \cpu|ALT_INV_Add0~57_sumout\,
	combout => \cpu|F_pc_no_crst_nxt~13_combout\);

-- Location: FF_X33_Y16_N37
\cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt~13_combout\,
	asdata => VCC,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(3));

-- Location: LABCELL_X23_Y17_N3
\mm_interconnect_0|cmd_mux|src_data[41]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(41) = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|W_alu_result\(5) ) ) # ( !\mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|W_alu_result\(5) & ( (\mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- \cpu|F_pc\(3)) ) ) ) # ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( !\cpu|W_alu_result\(5) & ( (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \cpu|F_pc\(3)) ) ) ) # ( !\mm_interconnect_0|cmd_mux|saved_grant\(1) & ( !\cpu|W_alu_result\(5) & ( 
-- (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \cpu|F_pc\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \cpu|ALT_INV_F_pc\(3),
	datae => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_W_alu_result\(5),
	combout => \mm_interconnect_0|cmd_mux|src_data\(41));

-- Location: FF_X23_Y17_N4
\cpu|the_StepperMotorControl_CPU_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(3));

-- Location: FF_X21_Y18_N52
\cpu|the_StepperMotorControl_CPU_nios2_oci|address[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|address[5]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y19_N51
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & ( (!\cpu|the_StepperMotorControl_CPU_nios2_oci|address[5]~DUPLICATE_q\ & 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(6) & !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address[5]~DUPLICATE_q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(6),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(7),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LABCELL_X21_Y13_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ = ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(2) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~0_combout\ & ( (!\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(3) & (!\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(1) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(3),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(1),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(4),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(2),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_Equal0~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LABCELL_X21_Y12_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(0) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & (!\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~q\)) ) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(0) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0)))) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(0) & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(0) & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010101000101010000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(0),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_monitor_error~q\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(0),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(0),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~0_combout\);

-- Location: FF_X21_Y12_N49
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(0));

-- Location: FF_X37_Y17_N56
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LABCELL_X30_Y21_N24
\cpu|F_iw[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[0]~2_combout\ = ( \mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout\ & ( (!\cpu|intr_req~0_combout\ & (((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0) & \mm_interconnect_0|rsp_demux|src0_valid~combout\)) # 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))) ) ) # ( !\mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0) & (\mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- !\cpu|intr_req~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000111100000001000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(0),
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \cpu|ALT_INV_intr_req~0_combout\,
	datad => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~0_combout\,
	combout => \cpu|F_iw[0]~2_combout\);

-- Location: FF_X30_Y21_N26
\cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[0]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(0));

-- Location: LABCELL_X31_Y18_N30
\cpu|R_ctrl_br_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_ctrl_br_nxt~0_combout\ = ( \cpu|D_iw\(2) & ( (!\cpu|D_iw\(0) & \cpu|D_iw[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(0),
	datab => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_D_iw\(2),
	combout => \cpu|R_ctrl_br_nxt~0_combout\);

-- Location: FF_X31_Y18_N10
\cpu|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|R_ctrl_br_nxt~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_br~q\);

-- Location: LABCELL_X40_Y20_N9
\cpu|D_ctrl_retaddr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_retaddr~0_combout\ = ( \cpu|D_iw\(11) & ( (!\cpu|D_iw\(14) & ((!\cpu|D_iw\(15)) # (!\cpu|D_iw\(12)))) ) ) # ( !\cpu|D_iw\(11) & ( (!\cpu|D_iw\(14) & !\cpu|D_iw\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010101000101010001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(14),
	datab => \cpu|ALT_INV_D_iw\(15),
	datac => \cpu|ALT_INV_D_iw\(12),
	dataf => \cpu|ALT_INV_D_iw\(11),
	combout => \cpu|D_ctrl_retaddr~0_combout\);

-- Location: LABCELL_X30_Y18_N9
\cpu|D_ctrl_retaddr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_retaddr~3_combout\ = ( \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ & ( (!\cpu|D_ctrl_retaddr~2_combout\) # ((\cpu|D_ctrl_break~0_combout\ & \cpu|D_ctrl_retaddr~0_combout\)) ) ) # ( !\cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010101011111010101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_ctrl_retaddr~2_combout\,
	datac => \cpu|ALT_INV_D_ctrl_break~0_combout\,
	datad => \cpu|ALT_INV_D_ctrl_retaddr~0_combout\,
	dataf => \cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \cpu|D_ctrl_retaddr~3_combout\);

-- Location: FF_X30_Y18_N10
\cpu|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_retaddr~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_retaddr~q\);

-- Location: MLABCELL_X32_Y20_N12
\cpu|R_src1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1~0_combout\ = ( \cpu|R_ctrl_retaddr~q\ & ( \cpu|E_valid~q\ & ( (\cpu|R_valid~q\) # (\cpu|R_ctrl_br~q\) ) ) ) # ( !\cpu|R_ctrl_retaddr~q\ & ( \cpu|E_valid~q\ & ( \cpu|R_ctrl_br~q\ ) ) ) # ( \cpu|R_ctrl_retaddr~q\ & ( !\cpu|E_valid~q\ & ( 
-- \cpu|R_valid~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001101010101010101010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_br~q\,
	datab => \cpu|ALT_INV_R_valid~q\,
	datae => \cpu|ALT_INV_R_ctrl_retaddr~q\,
	dataf => \cpu|ALT_INV_E_valid~q\,
	combout => \cpu|R_src1~0_combout\);

-- Location: LABCELL_X31_Y16_N21
\cpu|R_src1[13]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[13]~9_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(13) & ( \cpu|Add0~37_sumout\ & ( ((!\cpu|R_src1~1_combout\) # (\cpu|D_iw\(17))) # (\cpu|R_src1~0_combout\) ) ) ) # ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(13) & ( \cpu|Add0~37_sumout\ & ( ((\cpu|D_iw\(17) & \cpu|R_src1~1_combout\)) # (\cpu|R_src1~0_combout\) ) ) ) # ( 
-- \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(13) & ( !\cpu|Add0~37_sumout\ & ( (!\cpu|R_src1~0_combout\ & ((!\cpu|R_src1~1_combout\) # (\cpu|D_iw\(17)))) ) ) ) # ( 
-- !\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(13) & ( !\cpu|Add0~37_sumout\ & ( (!\cpu|R_src1~0_combout\ & (\cpu|D_iw\(17) & \cpu|R_src1~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101010100000101001010101010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_src1~0_combout\,
	datac => \cpu|ALT_INV_D_iw\(17),
	datad => \cpu|ALT_INV_R_src1~1_combout\,
	datae => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(13),
	dataf => \cpu|ALT_INV_Add0~37_sumout\,
	combout => \cpu|R_src1[13]~9_combout\);

-- Location: FF_X31_Y16_N22
\cpu|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[13]~9_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1\(13));

-- Location: FF_X33_Y17_N55
\cpu|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[13]~7_combout\,
	asdata => \cpu|E_src1\(13),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(13));

-- Location: LABCELL_X33_Y17_N15
\cpu|E_shift_rot_result_nxt[14]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[14]~8_combout\ = ( \cpu|E_shift_rot_result\(15) & ( (\cpu|E_shift_rot_result\(13)) # (\cpu|R_ctrl_shift_rot_right~q\) ) ) # ( !\cpu|E_shift_rot_result\(15) & ( (!\cpu|R_ctrl_shift_rot_right~q\ & \cpu|E_shift_rot_result\(13)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(13),
	dataf => \cpu|ALT_INV_E_shift_rot_result\(15),
	combout => \cpu|E_shift_rot_result_nxt[14]~8_combout\);

-- Location: FF_X33_Y17_N17
\cpu|E_shift_rot_result[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[14]~8_combout\,
	asdata => \cpu|E_src1\(14),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result[14]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y17_N12
\cpu|E_shift_rot_result_nxt[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[15]~9_combout\ = ( \cpu|E_shift_rot_result\(16) & ( (\cpu|E_shift_rot_result[14]~DUPLICATE_q\) # (\cpu|R_ctrl_shift_rot_right~q\) ) ) # ( !\cpu|E_shift_rot_result\(16) & ( (!\cpu|R_ctrl_shift_rot_right~q\ & 
-- \cpu|E_shift_rot_result[14]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result[14]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_E_shift_rot_result\(16),
	combout => \cpu|E_shift_rot_result_nxt[15]~9_combout\);

-- Location: FF_X33_Y17_N14
\cpu|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[15]~9_combout\,
	asdata => \cpu|E_src1[15]~DUPLICATE_q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(15));

-- Location: LABCELL_X33_Y17_N33
\cpu|E_shift_rot_result_nxt[16]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[16]~10_combout\ = ( \cpu|E_shift_rot_result\(15) & ( (!\cpu|R_ctrl_shift_rot_right~q\) # (\cpu|E_shift_rot_result\(17)) ) ) # ( !\cpu|E_shift_rot_result\(15) & ( (\cpu|E_shift_rot_result\(17) & \cpu|R_ctrl_shift_rot_right~q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_shift_rot_result\(17),
	datac => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	dataf => \cpu|ALT_INV_E_shift_rot_result\(15),
	combout => \cpu|E_shift_rot_result_nxt[16]~10_combout\);

-- Location: FF_X33_Y17_N35
\cpu|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[16]~10_combout\,
	asdata => \cpu|E_src1\(16),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(16));

-- Location: LABCELL_X33_Y17_N51
\cpu|E_shift_rot_result_nxt[17]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[17]~11_combout\ = ( \cpu|E_shift_rot_result\(16) & ( (!\cpu|R_ctrl_shift_rot_right~q\) # (\cpu|E_shift_rot_result\(18)) ) ) # ( !\cpu|E_shift_rot_result\(16) & ( (\cpu|R_ctrl_shift_rot_right~q\ & \cpu|E_shift_rot_result\(18)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result\(18),
	dataf => \cpu|ALT_INV_E_shift_rot_result\(16),
	combout => \cpu|E_shift_rot_result_nxt[17]~11_combout\);

-- Location: FF_X33_Y17_N53
\cpu|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[17]~11_combout\,
	asdata => \cpu|E_src1\(17),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(17));

-- Location: LABCELL_X33_Y17_N30
\cpu|E_shift_rot_result_nxt[18]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[18]~12_combout\ = ( \cpu|E_shift_rot_result\(17) & ( (!\cpu|R_ctrl_shift_rot_right~q\) # (\cpu|E_shift_rot_result\(19)) ) ) # ( !\cpu|E_shift_rot_result\(17) & ( (\cpu|E_shift_rot_result\(19) & \cpu|R_ctrl_shift_rot_right~q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_shift_rot_result\(19),
	datac => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	dataf => \cpu|ALT_INV_E_shift_rot_result\(17),
	combout => \cpu|E_shift_rot_result_nxt[18]~12_combout\);

-- Location: FF_X33_Y17_N32
\cpu|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[18]~12_combout\,
	asdata => \cpu|E_src1\(18),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(18));

-- Location: LABCELL_X33_Y17_N48
\cpu|E_shift_rot_result_nxt[19]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[19]~13_combout\ = ( \cpu|E_shift_rot_result\(20) & ( (\cpu|E_shift_rot_result\(18)) # (\cpu|R_ctrl_shift_rot_right~q\) ) ) # ( !\cpu|E_shift_rot_result\(20) & ( (!\cpu|R_ctrl_shift_rot_right~q\ & \cpu|E_shift_rot_result\(18)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result\(18),
	dataf => \cpu|ALT_INV_E_shift_rot_result\(20),
	combout => \cpu|E_shift_rot_result_nxt[19]~13_combout\);

-- Location: FF_X33_Y17_N49
\cpu|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[19]~13_combout\,
	asdata => \cpu|E_src1\(19),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(19));

-- Location: LABCELL_X36_Y17_N45
\cpu|E_alu_result[19]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[19]~14_combout\ = ( \cpu|E_logic_result[19]~13_combout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (((\cpu|Add2~53_sumout\)) # (\cpu|R_ctrl_logic~q\))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(19))))) ) ) # ( 
-- !\cpu|E_logic_result[19]~13_combout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (!\cpu|R_ctrl_logic~q\ & ((\cpu|Add2~53_sumout\)))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110100011000000111010001101010011111100110101001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \cpu|ALT_INV_E_shift_rot_result\(19),
	datac => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datad => \cpu|ALT_INV_Add2~53_sumout\,
	dataf => \cpu|ALT_INV_E_logic_result[19]~13_combout\,
	combout => \cpu|E_alu_result[19]~14_combout\);

-- Location: FF_X36_Y17_N47
\cpu|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[19]~14_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(19));

-- Location: LABCELL_X36_Y17_N6
\mm_interconnect_0|router_001|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal1~1_combout\ = ( !\cpu|W_alu_result\(18) & ( !\cpu|W_alu_result\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(19),
	dataf => \cpu|ALT_INV_W_alu_result\(18),
	combout => \mm_interconnect_0|router_001|Equal1~1_combout\);

-- Location: MLABCELL_X32_Y19_N21
\mm_interconnect_0|cmd_demux_001|sink_ready~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|sink_ready~6_combout\ = ( \jtag_uart|av_waitrequest~q\ & ( (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & (\cpu|W_alu_result\(6) & \cpu|W_alu_result\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_W_alu_result\(6),
	datad => \cpu|ALT_INV_W_alu_result\(5),
	dataf => \jtag_uart|ALT_INV_av_waitrequest~q\,
	combout => \mm_interconnect_0|cmd_demux_001|sink_ready~6_combout\);

-- Location: LABCELL_X36_Y19_N0
\mm_interconnect_0|cmd_demux_001|sink_ready~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|sink_ready~2_combout\ = ( \mm_interconnect_0|cmd_demux_001|sink_ready~6_combout\ & ( \mm_interconnect_0|router_001|Equal12~0_combout\ & ( (\mm_interconnect_0|router_001|Equal1~1_combout\ & 
-- (\mm_interconnect_0|router_001|Equal1~0_combout\ & (\cpu|W_alu_result\(7) & \mm_interconnect_0|router_001|Equal2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datac => \cpu|ALT_INV_W_alu_result\(7),
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	datae => \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~6_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal12~0_combout\,
	combout => \mm_interconnect_0|cmd_demux_001|sink_ready~2_combout\);

-- Location: MLABCELL_X37_Y17_N0
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = ( \mm_interconnect_0|cmd_demux_001|sink_ready~2_combout\ & ( \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	dataf => \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~2_combout\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X37_Y17_N1
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X38_Y21_N24
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = ( \mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\(0) & ( ((\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(0))) # (\mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg~0_combout\) ) ) # ( !\mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\(0) & ( 
-- (\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(0)) # (\mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datad => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X38_Y21_N25
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X38_Y21_N39
\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter~2_combout\ = ( \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(1) & ( (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (\mm_interconnect_0|pio_led9_s1_agent|m0_write~0_combout\ & !\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(0))) ) ) # ( !\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(1) & ( 
-- (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & (\mm_interconnect_0|pio_led9_s1_agent|m0_write~0_combout\ & (!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & 
-- !\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datab => \mm_interconnect_0|pio_led9_s1_agent|ALT_INV_m0_write~0_combout\,
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X38_Y21_N41
\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(0));

-- Location: LABCELL_X38_Y17_N0
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & ( (\mm_interconnect_0|router_001|Equal8~0_combout\ & 
-- (\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(0) & (!\mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\(0) & \cpu|W_alu_result\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal8~0_combout\,
	datab => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	combout => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LABCELL_X38_Y21_N57
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = ( \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~0_combout\ & ( (!\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(1) & 
-- (!\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(0) $ (((!\mm_interconnect_0|pio_led9_s1_agent|m0_write~0_combout\) # (!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001010000010001000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter\(1),
	datab => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \mm_interconnect_0|pio_led9_s1_agent|ALT_INV_m0_write~0_combout\,
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	dataf => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	combout => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LABCELL_X38_Y21_N45
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = ( \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~1_combout\ ) # ( !\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~1_combout\ & ( 
-- (\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(1) & ((!\mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\,
	combout => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X38_Y21_N47
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(1));

-- Location: MLABCELL_X37_Y21_N39
\mm_interconnect_0|pio_led9_s1_agent|m0_write~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_led9_s1_agent|m0_write~1_combout\ = ( \cpu|W_alu_result\(4) & ( (!\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(1) & \cpu|W_alu_result\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \cpu|ALT_INV_W_alu_result\(6),
	dataf => \cpu|ALT_INV_W_alu_result\(4),
	combout => \mm_interconnect_0|pio_led9_s1_agent|m0_write~1_combout\);

-- Location: MLABCELL_X37_Y21_N18
\mm_interconnect_0|pio_led9_s1_agent|m0_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_led9_s1_agent|m0_write~0_combout\ = ( \cpu|W_alu_result\(7) & ( \mm_interconnect_0|router_001|Equal1~0_combout\ & ( (\mm_interconnect_0|router_001|Equal2~0_combout\ & (\mm_interconnect_0|router_001|Equal1~1_combout\ & 
-- (!\cpu|W_alu_result\(5) & \mm_interconnect_0|pio_led9_s1_agent|m0_write~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datac => \cpu|ALT_INV_W_alu_result\(5),
	datad => \mm_interconnect_0|pio_led9_s1_agent|ALT_INV_m0_write~1_combout\,
	datae => \cpu|ALT_INV_W_alu_result\(7),
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	combout => \mm_interconnect_0|pio_led9_s1_agent|m0_write~0_combout\);

-- Location: FF_X38_Y21_N40
\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X38_Y21_N36
\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter~1_combout\ = ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (\mm_interconnect_0|pio_led9_s1_agent|m0_write~0_combout\ & (!\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ $ (!\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(1))))) ) ) # ( 
-- !\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]~0_combout\ & (\mm_interconnect_0|pio_led9_s1_agent|m0_write~0_combout\ & 
-- (!\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000001000100000000000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datab => \mm_interconnect_0|pio_led9_s1_agent|ALT_INV_m0_write~0_combout\,
	datac => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	datad => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X38_Y21_N38
\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X38_Y21_N54
\mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg~0_combout\ = ( \mm_interconnect_0|pio_led9_s1_agent|m0_write~0_combout\ & ( (!\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(1) & 
-- (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & (!\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(0) $ (!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001010000000000000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter\(1),
	datab => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	dataf => \mm_interconnect_0|pio_led9_s1_agent|ALT_INV_m0_write~0_combout\,
	combout => \mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X38_Y21_N56
\mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\(0));

-- Location: MLABCELL_X37_Y17_N9
\mm_interconnect_0|rsp_mux_001|WideOr1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|WideOr1~1_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][78]~q\ & ( 
-- (!\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & 
-- !\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][78]~q\ & ( 
-- (!\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & 
-- !\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][78]~q\ & ( 
-- (!\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & 
-- !\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][78]~q\,
	combout => \mm_interconnect_0|rsp_mux_001|WideOr1~1_combout\);

-- Location: LABCELL_X38_Y18_N45
\mm_interconnect_0|rsp_mux_001|WideOr1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|WideOr1~2_combout\ = ( !\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- !\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|WideOr1~2_combout\);

-- Location: LABCELL_X38_Y18_N0
\mm_interconnect_0|rsp_mux_001|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\ = ( \mm_interconnect_0|rsp_mux_001|WideOr1~2_combout\ & ( !\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|rsp_mux_001|WideOr1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|rsp_mux_001|ALT_INV_WideOr1~1_combout\,
	datae => \mm_interconnect_0|rsp_mux_001|ALT_INV_WideOr1~2_combout\,
	dataf => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\);

-- Location: MLABCELL_X37_Y20_N45
\cpu|av_ld_getting_data~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_getting_data~5_combout\ = ( \mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\ & ( (\cpu|av_ld_getting_data~4_combout\ & (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~q\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) ) 
-- ) # ( !\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\ & ( (\cpu|av_ld_getting_data~4_combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~q\) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100010101000101010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_getting_data~4_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][41]~q\,
	datac => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_WideOr1~0_combout\,
	combout => \cpu|av_ld_getting_data~5_combout\);

-- Location: MLABCELL_X37_Y18_N39
\mm_interconnect_0|router_001|src_channel[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|src_channel[0]~2_combout\ = ( \cpu|W_alu_result\(4) & ( (\cpu|W_alu_result\(5) & (((!\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & \cpu|d_read~q\)) # (\cpu|W_alu_result\(3)))) ) ) # ( !\cpu|W_alu_result\(4) 
-- & ( \cpu|W_alu_result\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000100010101010000010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(5),
	datab => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\,
	datac => \cpu|ALT_INV_d_read~q\,
	datad => \cpu|ALT_INV_W_alu_result\(3),
	dataf => \cpu|ALT_INV_W_alu_result\(4),
	combout => \mm_interconnect_0|router_001|src_channel[0]~2_combout\);

-- Location: MLABCELL_X37_Y18_N24
\mm_interconnect_0|router_001|src_channel[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|src_channel[0]~1_combout\ = ( \mm_interconnect_0|router_001|Equal1~1_combout\ & ( \cpu|W_alu_result\(7) & ( (\mm_interconnect_0|router_001|Equal2~0_combout\ & (\mm_interconnect_0|router_001|Equal1~0_combout\ & 
-- ((!\cpu|W_alu_result\(6)) # (\mm_interconnect_0|router_001|src_channel[0]~2_combout\)))) ) ) ) # ( \mm_interconnect_0|router_001|Equal1~1_combout\ & ( !\cpu|W_alu_result\(7) & ( (\mm_interconnect_0|router_001|Equal2~0_combout\ & 
-- \mm_interconnect_0|router_001|Equal1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	datab => \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~2_combout\,
	datac => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datad => \cpu|ALT_INV_W_alu_result\(6),
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	dataf => \cpu|ALT_INV_W_alu_result\(7),
	combout => \mm_interconnect_0|router_001|src_channel[0]~1_combout\);

-- Location: LABCELL_X40_Y21_N15
\mm_interconnect_0|cmd_demux_001|sink_ready~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|sink_ready~3_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~q\ & 
-- !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_waitrequest~q\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_demux_001|sink_ready~3_combout\);

-- Location: LABCELL_X36_Y19_N33
\mm_interconnect_0|cmd_demux_001|WideOr0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|WideOr0~2_combout\ = ( \mm_interconnect_0|router_001|Equal8~0_combout\ & ( !\mm_interconnect_0|cmd_demux_001|sink_ready~2_combout\ ) ) # ( !\mm_interconnect_0|router_001|Equal8~0_combout\ & ( 
-- (!\mm_interconnect_0|cmd_demux_001|sink_ready~2_combout\ & ((!\mm_interconnect_0|router_001|Equal1~2_combout\) # ((!\mm_interconnect_0|cmd_demux_001|sink_ready~3_combout\) # (\mm_interconnect_0|router_001|src_channel[0]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000111110110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal1~2_combout\,
	datab => \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~1_combout\,
	datac => \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~3_combout\,
	datad => \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~2_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal8~0_combout\,
	combout => \mm_interconnect_0|cmd_demux_001|WideOr0~2_combout\);

-- Location: MLABCELL_X37_Y21_N27
\mm_interconnect_0|cmd_demux_001|WideOr0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\ = ( \mm_interconnect_0|pio_led9_s1_agent|m0_write~0_combout\ & ( (!\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~0_combout\ & 
-- ((!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ $ (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter[0]~DUPLICATE_q\)) # (\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(1)))) ) ) # ( 
-- !\mm_interconnect_0|pio_led9_s1_agent|m0_write~0_combout\ & ( !\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010110000011100001011000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datad => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	dataf => \mm_interconnect_0|pio_led9_s1_agent|ALT_INV_m0_write~0_combout\,
	combout => \mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\);

-- Location: LABCELL_X38_Y19_N6
\mm_interconnect_0|cmd_demux_001|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ = ( !\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg~0_combout\ & ( !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~0_combout\ & ( 
-- (!\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg~0_combout\ & (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg~0_combout\ & (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg~0_combout\ & 
-- !\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datab => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datac => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datad => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datae => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\);

-- Location: LABCELL_X38_Y19_N36
\mm_interconnect_0|cmd_demux_001|WideOr0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|WideOr0~3_combout\ = ( \mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\ & ( \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~0_combout\ ) ) # ( 
-- !\mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\ & ( \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~0_combout\ & ( (!\mm_interconnect_0|cmd_demux_001|WideOr0~2_combout\) # 
-- (\sram_cvgx|slave_translator|waitrequest_reset_override~q\) ) ) ) # ( \mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\ & ( !\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~0_combout\ ) ) # ( 
-- !\mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\ & ( !\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg~0_combout\ & ( (!\mm_interconnect_0|cmd_demux_001|WideOr0~2_combout\) # 
-- ((\sram_cvgx|slave_translator|waitrequest_reset_override~q\ & ((!\mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\) # (!\mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101110111111111111111110101111101011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~2_combout\,
	datab => \mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~1_combout\,
	datac => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datad => \mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\,
	datae => \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~1_combout\,
	dataf => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|cmd_demux_001|WideOr0~3_combout\);

-- Location: LABCELL_X40_Y19_N3
\mm_interconnect_0|cmd_demux_001|sink_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ = ( !\mm_interconnect_0|router_001|src_channel[0]~1_combout\ & ( (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (!\mm_interconnect_0|router_001|Equal1~2_combout\ & 
-- !\mm_interconnect_0|router_001|Equal8~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \mm_interconnect_0|router_001|ALT_INV_Equal1~2_combout\,
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal8~0_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~1_combout\,
	combout => \mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\);

-- Location: LABCELL_X38_Y19_N42
\mm_interconnect_0|cmd_demux_001|WideOr0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|WideOr0~4_combout\ = ( \mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & ( !\mm_interconnect_0|cmd_demux_001|WideOr0~3_combout\ ) ) ) # ( 
-- !\mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & ( !\mm_interconnect_0|cmd_demux_001|WideOr0~3_combout\ ) ) ) # ( \mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & ( (!\mm_interconnect_0|cmd_demux_001|WideOr0~3_combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0)) # ((!\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\)))) ) ) ) # ( !\mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & ( !\mm_interconnect_0|cmd_demux_001|WideOr0~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~3_combout\,
	datab => \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_count\(0),
	datae => \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~0_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	combout => \mm_interconnect_0|cmd_demux_001|WideOr0~4_combout\);

-- Location: LABCELL_X38_Y19_N33
\mm_interconnect_0|cpu_data_master_translator|read_accepted~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\ = ( \mm_interconnect_0|cmd_demux_001|WideOr0~4_combout\ & ( (!\cpu|av_ld_getting_data~5_combout\ & \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\) ) ) # ( 
-- !\mm_interconnect_0|cmd_demux_001|WideOr0~4_combout\ & ( (!\cpu|av_ld_getting_data~5_combout\ & (((\sram_cvgx|slave_translator|waitrequest_reset_override~q\ & \cpu|d_read~q\)) # (\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011001100000001001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datab => \cpu|ALT_INV_av_ld_getting_data~5_combout\,
	datac => \cpu|ALT_INV_d_read~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\,
	dataf => \mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~4_combout\,
	combout => \mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X38_Y19_N34
\mm_interconnect_0|cpu_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\);

-- Location: LABCELL_X36_Y19_N54
\mm_interconnect_0|cpu_data_master_translator|uav_read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ = ( \cpu|d_read~q\ & ( !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\,
	dataf => \cpu|ALT_INV_d_read~q\,
	combout => \mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\);

-- Location: LABCELL_X36_Y21_N18
\mm_interconnect_0|sram_cvgx_uas_agent|local_read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|local_read~0_combout\ = ( \cpu|i_read~DUPLICATE_q\ & ( \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & ( (\mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & 
-- \mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) ) ) # ( !\cpu|i_read~DUPLICATE_q\ & ( \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & ( (\mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & 
-- \mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) ) ) # ( \cpu|i_read~DUPLICATE_q\ & ( !\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & ( (\mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & 
-- \mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) ) ) # ( !\cpu|i_read~DUPLICATE_q\ & ( !\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & ( ((\mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & 
-- \mm_interconnect_0|cmd_mux_001|saved_grant\(1))) # (\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	datad => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datae => \cpu|ALT_INV_i_read~DUPLICATE_q\,
	dataf => \mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|local_read~0_combout\);

-- Location: MLABCELL_X37_Y18_N18
\mm_interconnect_0|cmd_mux_001|src_valid~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_valid~1_combout\ = ( !\mm_interconnect_0|router_001|Equal8~0_combout\ & ( (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & 
-- (!\mm_interconnect_0|router_001|src_channel[0]~1_combout\ & !\mm_interconnect_0|router_001|Equal1~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datab => \mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	datac => \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~1_combout\,
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal1~2_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal8~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|src_valid~1_combout\);

-- Location: LABCELL_X36_Y20_N15
\mm_interconnect_0|sram_cvgx_uas_agent|rf_source_data[81]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|rf_source_data[81]~0_combout\ = ( \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_agent|local_read~0_combout\ & 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[16]~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[17]~1_combout\)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|local_read~0_combout\ & (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[16]~0_combout\ & (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[17]~1_combout\ & 
-- \mm_interconnect_0|cmd_mux_001|src_valid~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~0_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[16]~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[17]~1_combout\,
	datad => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~1_combout\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|rf_source_data[81]~0_combout\);

-- Location: MLABCELL_X37_Y22_N6
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|rf_source_data[81]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_rf_source_data[81]~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~feeder_combout\);

-- Location: FF_X36_Y20_N20
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][81]~q\);

-- Location: LABCELL_X36_Y20_N18
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~1_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|rf_source_data[81]~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][81]~q\) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|rf_source_data[81]~0_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][81]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][81]~q\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_rf_source_data[81]~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~1_combout\);

-- Location: LABCELL_X33_Y20_N57
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][81]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][81]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~1_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][81]~feeder_combout\);

-- Location: FF_X33_Y20_N59
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][81]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][81]~q\);

-- Location: FF_X36_Y20_N16
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent|rf_source_data[81]~0_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][81]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][81]~q\);

-- Location: FF_X37_Y22_N7
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][81]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~q\);

-- Location: MLABCELL_X37_Y24_N15
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~q\ & ( \sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0) ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~q\ & ( !\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0)) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0)) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~q\ & ( 
-- !\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101110111011101100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datae => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][81]~q\,
	dataf => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\);

-- Location: LABCELL_X36_Y23_N54
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[1]~3_combout\ = ( \sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\ $ 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(3)) ) ) # ( !\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_read~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(3),
	dataf => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[1]~3_combout\);

-- Location: FF_X36_Y23_N26
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1));

-- Location: LABCELL_X36_Y23_N27
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used~4_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1) & ( (\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(3)) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1) & ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(3),
	datab => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(1),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used~4_combout\);

-- Location: FF_X36_Y23_N29
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2));

-- Location: LABCELL_X36_Y23_N33
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~1_combout\ = ( \sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\ & 
-- ((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(3)) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2)))) ) ) # ( !\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(2),
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_read~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(3),
	dataf => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~1_combout\);

-- Location: FF_X36_Y23_N34
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y24_N9
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[0]~0_combout\ = ( \sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & 
-- (((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0)) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\)))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & 
-- ((!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\ & 
-- ((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0)))))) ) ) # ( !\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\ & 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|read~0_combout\ & ((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100011010101111110001101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_read~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	dataf => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[0]~0_combout\);

-- Location: FF_X37_Y24_N10
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[0]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0));

-- Location: LABCELL_X38_Y20_N54
\mm_interconnect_0|sram_cvgx_uas_agent|comb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|comb~1_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~q\ ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~q\ & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0)) # (\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][81]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|comb~1_combout\);

-- Location: MLABCELL_X37_Y21_N33
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always0~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|comb~1_combout\ ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|comb~1_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~1_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X37_Y22_N4
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][41]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~q\);

-- Location: FF_X40_Y21_N23
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][59]~q\);

-- Location: LABCELL_X40_Y21_N21
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~1_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][59]~q\ & ( ((\mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\)) # (\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1)) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][59]~q\ & ( 
-- (\mm_interconnect_0|cmd_mux|saved_grant\(1) & (!\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100001101110011011100000100000001000011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datae => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[1][59]~q\,
	combout => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X37_Y17_N14
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]~q\);

-- Location: LABCELL_X36_Y21_N57
\mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0_combout\ = ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~q\ & 
-- ((!\mm_interconnect_0|rsp_demux|src0_valid~combout\) # (!\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]~q\))) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (\mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][41]~q\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	combout => \mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0_combout\);

-- Location: FF_X36_Y21_N32
\cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|i_read_nxt~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_read~q\);

-- Location: LABCELL_X36_Y21_N30
\cpu|i_read_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|i_read_nxt~0_combout\ = (!\cpu|W_valid~q\ & ((\cpu|i_read~q\) # (\mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011110000001100001111000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cpu_instruction_master_agent|ALT_INV_av_readdatavalid~0_combout\,
	datac => \cpu|ALT_INV_W_valid~q\,
	datad => \cpu|ALT_INV_i_read~q\,
	combout => \cpu|i_read_nxt~0_combout\);

-- Location: FF_X36_Y21_N31
\cpu|i_read~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|i_read_nxt~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_read~DUPLICATE_q\);

-- Location: LABCELL_X36_Y21_N51
\mm_interconnect_0|cmd_demux|src0_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|src0_valid~0_combout\ = ( !\cpu|i_read~DUPLICATE_q\ & ( \mm_interconnect_0|router|Equal1~2_combout\ & ( !\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~q\,
	datae => \cpu|ALT_INV_i_read~DUPLICATE_q\,
	dataf => \mm_interconnect_0|router|ALT_INV_Equal1~2_combout\,
	combout => \mm_interconnect_0|cmd_demux|src0_valid~0_combout\);

-- Location: LABCELL_X40_Y21_N30
\mm_interconnect_0|cmd_mux|update_grant~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|update_grant~0_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(0) & ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & 
-- ((!\mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & (!\mm_interconnect_0|cmd_mux|packet_in_progress~q\)) # (\mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0_combout\))))) # 
-- (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & (((\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0_combout\)))) ) ) ) # ( !\mm_interconnect_0|cmd_mux|saved_grant\(0) & ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( 
-- (!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & (!\mm_interconnect_0|cmd_mux|packet_in_progress~q\)) # (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0_combout\))) ) ) ) 
-- # ( \mm_interconnect_0|cmd_mux|saved_grant\(0) & ( !\mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (!\mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & (!\mm_interconnect_0|cmd_mux|packet_in_progress~q\)) # 
-- (\mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0_combout\))) ) ) ) # ( !\mm_interconnect_0|cmd_mux|saved_grant\(0) & ( !\mm_interconnect_0|cmd_mux|saved_grant\(1) & ( 
-- !\mm_interconnect_0|cmd_mux|packet_in_progress~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011000000111110001101100011011000110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_mux|ALT_INV_packet_in_progress~q\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datad => \mm_interconnect_0|cmd_demux|ALT_INV_src0_valid~0_combout\,
	datae => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|update_grant~0_combout\);

-- Location: FF_X40_Y21_N32
\mm_interconnect_0|cmd_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_mux|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux|saved_grant\(0));

-- Location: LABCELL_X36_Y22_N21
\mm_interconnect_0|cmd_mux|src_data[39]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(39) = ( \mm_interconnect_0|cmd_mux|saved_grant\(0) & ( \cpu|F_pc\(1) ) ) # ( !\mm_interconnect_0|cmd_mux|saved_grant\(0) & ( \cpu|F_pc\(1) & ( (\mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- \cpu|W_alu_result[3]~DUPLICATE_q\) ) ) ) # ( \mm_interconnect_0|cmd_mux|saved_grant\(0) & ( !\cpu|F_pc\(1) & ( (\mm_interconnect_0|cmd_mux|saved_grant\(1) & \cpu|W_alu_result[3]~DUPLICATE_q\) ) ) ) # ( !\mm_interconnect_0|cmd_mux|saved_grant\(0) & ( 
-- !\cpu|F_pc\(1) & ( (\mm_interconnect_0|cmd_mux|saved_grant\(1) & \cpu|W_alu_result[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datae => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \cpu|ALT_INV_F_pc\(1),
	combout => \mm_interconnect_0|cmd_mux|src_data\(39));

-- Location: FF_X36_Y22_N22
\cpu|the_StepperMotorControl_CPU_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(1));

-- Location: MLABCELL_X19_Y12_N39
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[1]~1_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(3) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(3) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(1) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(3) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(1),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(3),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: FF_X15_Y12_N40
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[16]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(16));

-- Location: LABCELL_X21_Y18_N12
\cpu|d_writedata[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[16]~feeder_combout\ = ( \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	combout => \cpu|d_writedata[16]~feeder_combout\);

-- Location: FF_X21_Y18_N14
\cpu|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[16]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(16));

-- Location: LABCELL_X21_Y18_N42
\mm_interconnect_0|cmd_mux|src_payload~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~10_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_d_writedata\(16),
	datae => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~10_combout\);

-- Location: FF_X21_Y18_N43
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(16));

-- Location: LABCELL_X28_Y21_N24
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[16]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[16]~8_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(16) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(16) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(16) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(16) ) ) ) # ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(16) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(16),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(16),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[16]~8_combout\);

-- Location: FF_X15_Y12_N46
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[31]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(31));

-- Location: FF_X8_Y4_N37
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(31),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(31));

-- Location: MLABCELL_X6_Y4_N18
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~40_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(33) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(31))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(31))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(33) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(31))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(31)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(31),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(31),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(33),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~40_combout\);

-- Location: FF_X6_Y4_N20
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~40_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(32));

-- Location: LABCELL_X4_Y2_N9
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~38_combout\ = ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & ( 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~38_combout\);

-- Location: LABCELL_X4_Y2_N6
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~36_combout\ = ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & ( 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010100000000000101010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~36_combout\);

-- Location: FF_X9_Y4_N8
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(30),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(30));

-- Location: LABCELL_X9_Y4_N6
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~37_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(30) & ( (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(30)) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(30) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(30) & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(30),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(30),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~37_combout\);

-- Location: LABCELL_X9_Y4_N57
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~39_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~36_combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~37_combout\ & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~38_combout\))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(32))) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~36_combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~37_combout\ & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(31)) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~38_combout\)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(32))) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~36_combout\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~37_combout\ & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(32)) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~36_combout\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~37_combout\ & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(31)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(32))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100010001000100011011101110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(32),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~38_combout\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(31),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr[30]~36_combout\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~37_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~39_combout\);

-- Location: LABCELL_X4_Y2_N42
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[31]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~39_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~39_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[31]~feeder_combout\);

-- Location: FF_X4_Y2_N44
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(31));

-- Location: MLABCELL_X8_Y4_N33
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[29]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(29),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[29]~feeder_combout\);

-- Location: FF_X8_Y4_N34
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[29]~feeder_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(29));

-- Location: MLABCELL_X6_Y4_N48
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~35_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(29) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(31) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(29) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(31) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(29) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(29)) ) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(29) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(31),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(29),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(29),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~35_combout\);

-- Location: FF_X6_Y4_N50
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~35_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(30));

-- Location: MLABCELL_X6_Y4_N57
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~34_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(28) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(28))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(30))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(28) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(28)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(28),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(30),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(28),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~34_combout\);

-- Location: FF_X6_Y4_N59
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~34_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(29));

-- Location: MLABCELL_X3_Y4_N3
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(29),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X3_Y4_N5
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(29));

-- Location: MLABCELL_X14_Y12_N6
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[26]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(29),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[26]~feeder_combout\);

-- Location: FF_X14_Y12_N7
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[26]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(26));

-- Location: MLABCELL_X6_Y4_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~29_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(26) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(26))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(28))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(26) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(26))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(28),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(26),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(26),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~29_combout\);

-- Location: FF_X6_Y4_N17
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~29_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(27));

-- Location: MLABCELL_X3_Y4_N51
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(27) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(27),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X3_Y4_N53
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(27));

-- Location: FF_X9_Y4_N10
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(27),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(27));

-- Location: MLABCELL_X6_Y4_N54
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~28_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(27) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(27))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(29))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(27) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(27)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(27),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(29),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(27),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~28_combout\);

-- Location: FF_X6_Y4_N56
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~28_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(28));

-- Location: FF_X4_Y4_N14
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(28),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(28));

-- Location: MLABCELL_X14_Y12_N51
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[25]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(28),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[25]~feeder_combout\);

-- Location: FF_X14_Y12_N52
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[25]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(25));

-- Location: MLABCELL_X6_Y4_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~30_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(27) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(25)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(25)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(27) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(25)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(25),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(25),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(27),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~30_combout\);

-- Location: FF_X6_Y4_N14
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~30_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(26));

-- Location: FF_X3_Y4_N59
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(26),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(26));

-- Location: FF_X13_Y10_N2
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~17_sumout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(26),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(2));

-- Location: LABCELL_X13_Y10_N3
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~13_sumout\ = SUM(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(3) ) + ( GND ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~18\ ))
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~14\ = CARRY(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(3) ) + ( GND ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(3),
	cin => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~18\,
	sumout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~13_sumout\,
	cout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~14\);

-- Location: FF_X13_Y10_N5
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~13_sumout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(27),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(3));

-- Location: LABCELL_X13_Y10_N6
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~9_sumout\ = SUM(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4) ) + ( GND ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~14\ ))
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~10\ = CARRY(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4) ) + ( GND ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(4),
	cin => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~14\,
	sumout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~9_sumout\,
	cout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~10\);

-- Location: FF_X13_Y10_N7
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~9_sumout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(28),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(4));

-- Location: LABCELL_X13_Y10_N9
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~25_sumout\ = SUM(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(5) ) + ( GND ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~10\ ))
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~26\ = CARRY(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(5) ) + ( GND ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(5),
	cin => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~10\,
	sumout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~25_sumout\,
	cout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~26\);

-- Location: FF_X13_Y10_N10
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~25_sumout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(29),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(5));

-- Location: LABCELL_X13_Y10_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~29_sumout\ = SUM(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(6) ) + ( GND ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~26\ ))
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~30\ = CARRY(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(6) ) + ( GND ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(6),
	cin => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~26\,
	sumout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~29_sumout\,
	cout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~30\);

-- Location: FF_X13_Y10_N13
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~29_sumout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(30),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(6));

-- Location: LABCELL_X13_Y10_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~33_sumout\ = SUM(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(7) ) + ( GND ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~30\ ))
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~34\ = CARRY(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(7) ) + ( GND ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(7),
	cin => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~30\,
	sumout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~33_sumout\,
	cout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~34\);

-- Location: FF_X13_Y10_N16
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~33_sumout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(31),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(7));

-- Location: LABCELL_X13_Y10_N18
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~21_sumout\ = SUM(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(8) ) + ( GND ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~34\ ))
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~22\ = CARRY(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(8) ) + ( GND ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(8),
	cin => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~34\,
	sumout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~21_sumout\,
	cout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~22\);

-- Location: FF_X13_Y10_N19
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~21_sumout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(32),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(8));

-- Location: LABCELL_X13_Y10_N21
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~5_sumout\ = SUM(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(9) ) + ( GND ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~22\ ))
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~6\ = CARRY(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(9) ) + ( GND ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(9),
	cin => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~22\,
	sumout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~5_sumout\,
	cout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~6\);

-- Location: FF_X13_Y10_N22
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~5_sumout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(33),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(9));

-- Location: LABCELL_X13_Y10_N24
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_sumout\ = SUM(( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonAReg\(10) ) + ( VCC ) + ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonAReg\(10),
	cin => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~6\,
	sumout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_sumout\);

-- Location: LABCELL_X13_Y10_N42
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd~0_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(34) & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_sumout\)) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(34) & 
-- ((!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111000010100101111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(34),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_Add0~1_sumout\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(17),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~1_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: FF_X13_Y10_N43
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd~0_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X13_Y10_N34
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LABCELL_X21_Y12_N54
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~1_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(3))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~0_combout\)) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_rd_d1~q\))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(3)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000111111101110000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(3),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~1_combout\);

-- Location: FF_X21_Y12_N56
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(0));

-- Location: LABCELL_X23_Y12_N51
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[0]~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(0) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(0) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(0) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(0) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(0),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: FF_X17_Y12_N46
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[6]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(6));

-- Location: FF_X25_Y18_N50
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(6),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: MLABCELL_X25_Y18_N15
\cpu|F_iw[6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[6]~16_combout\ = ( \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & ( (!\cpu|intr_req~0_combout\ & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6)))) ) ) ) # ( !\mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & ( (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- !\cpu|intr_req~0_combout\) ) ) ) # ( \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( !\mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6) & !\cpu|intr_req~0_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000110011000000000111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(6),
	datab => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datad => \cpu|ALT_INV_intr_req~0_combout\,
	datae => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~5_combout\,
	combout => \cpu|F_iw[6]~16_combout\);

-- Location: FF_X25_Y18_N16
\cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[6]~16_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(6));

-- Location: LABCELL_X33_Y18_N27
\cpu|E_src2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_src2[0]~feeder_combout\ = ( \cpu|D_iw\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_D_iw\(6),
	combout => \cpu|E_src2[0]~feeder_combout\);

-- Location: FF_X33_Y18_N29
\cpu|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_src2[0]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_src2_lo~0_combout\,
	sload => \cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2\(0));

-- Location: LABCELL_X27_Y19_N48
\cpu|E_mem_byte_en[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_mem_byte_en[1]~1_combout\ = ( \cpu|Add2~77_sumout\ & ( \cpu|D_iw\(4) ) ) # ( !\cpu|Add2~77_sumout\ & ( ((\cpu|D_iw\(4)) # (\cpu|D_iw[3]~DUPLICATE_q\)) # (\cpu|Add2~81_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_Add2~81_sumout\,
	datab => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datac => \cpu|ALT_INV_D_iw\(4),
	dataf => \cpu|ALT_INV_Add2~77_sumout\,
	combout => \cpu|E_mem_byte_en[1]~1_combout\);

-- Location: FF_X27_Y19_N49
\cpu|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_mem_byte_en[1]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_byteenable\(1));

-- Location: FF_X27_Y19_N13
\cpu|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_mem_byte_en[3]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_byteenable\(3));

-- Location: LABCELL_X36_Y19_N36
\mm_interconnect_0|cmd_mux_001|src_data[35]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(35) = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # (\cpu|d_byteenable\(3)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( 
-- \mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_byteenable\(3),
	datad => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(35));

-- Location: LABCELL_X36_Y19_N18
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\ = ( \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3)) # 
-- (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) ) ) # ( !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) # ((!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & 
-- \mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001010111111110000101011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	dataf => \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\);

-- Location: FF_X36_Y19_N37
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|byteen_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(35),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|byteen_reg\(1));

-- Location: MLABCELL_X37_Y19_N15
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[17]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[17]~1_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|byteen_reg\(1) & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((!\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # (!\cpu|d_byteenable\(1))))) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|byteen_reg\(1) & ( 
-- ((!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((!\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # (!\cpu|d_byteenable\(1))))) # (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100110011111110110011001111001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \cpu|ALT_INV_d_byteenable\(1),
	datad => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_byteen_reg\(1),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[17]~1_combout\);

-- Location: MLABCELL_X37_Y19_N42
\mm_interconnect_0|sram_cvgx_uas_agent|m0_write~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~1_combout\ = ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[16]~0_combout\) # 
-- (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[17]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[16]~0_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[17]~1_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~1_combout\);

-- Location: FF_X35_Y20_N58
\sram_cvgx|tdt|turnaround_counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_cvgx|tdt|turnaround_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_cvgx|tdt|turnaround_counter[1]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y20_N54
\sram_cvgx|tdt|turnaround_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|tdt|turnaround_counter~1_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & ( ((\sram_cvgx|tdt|turnaround_counter[1]~DUPLICATE_q\ & !\sram_cvgx|tdt|turnaround_counter\(0))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|m0_write~1_combout\) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & ( (\sram_cvgx|tdt|turnaround_counter[1]~DUPLICATE_q\ & !\sram_cvgx|tdt|turnaround_counter\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000001011111010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~1_combout\,
	datac => \sram_cvgx|tdt|ALT_INV_turnaround_counter[1]~DUPLICATE_q\,
	datad => \sram_cvgx|tdt|ALT_INV_turnaround_counter\(0),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~1_combout\,
	combout => \sram_cvgx|tdt|turnaround_counter~1_combout\);

-- Location: FF_X35_Y20_N56
\sram_cvgx|tdt|turnaround_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_cvgx|tdt|turnaround_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_cvgx|tdt|turnaround_counter\(0));

-- Location: LABCELL_X35_Y20_N57
\sram_cvgx|tdt|turnaround_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|tdt|turnaround_counter~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & ( ((\sram_cvgx|tdt|turnaround_counter\(0) & \sram_cvgx|tdt|turnaround_counter\(1))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|m0_write~1_combout\) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & ( (\sram_cvgx|tdt|turnaround_counter\(0) & \sram_cvgx|tdt|turnaround_counter\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~1_combout\,
	datac => \sram_cvgx|tdt|ALT_INV_turnaround_counter\(0),
	datad => \sram_cvgx|tdt|ALT_INV_turnaround_counter\(1),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~1_combout\,
	combout => \sram_cvgx|tdt|turnaround_counter~0_combout\);

-- Location: FF_X35_Y20_N59
\sram_cvgx|tdt|turnaround_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_cvgx|tdt|turnaround_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_cvgx|tdt|turnaround_counter\(1));

-- Location: LABCELL_X35_Y20_N51
\sram_cvgx|tdt|c0_uav_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|tdt|c0_uav_write~0_combout\ = ( !\sram_cvgx|tdt|turnaround_counter\(0) & ( !\sram_cvgx|tdt|turnaround_counter\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_cvgx|tdt|ALT_INV_turnaround_counter\(1),
	dataf => \sram_cvgx|tdt|ALT_INV_turnaround_counter\(0),
	combout => \sram_cvgx|tdt|c0_uav_write~0_combout\);

-- Location: LABCELL_X36_Y18_N21
\sram_cvgx|tdt|c0_request~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|tdt|c0_request~0_combout\ = ( !\mm_interconnect_0|sram_cvgx_uas_agent|m0_write~combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|m0_write~1_combout\) # (!\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~1_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~1_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~combout\,
	combout => \sram_cvgx|tdt|c0_request~0_combout\);

-- Location: LABCELL_X35_Y20_N48
\sram_conduit|grant_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_conduit|grant_reg~0_combout\ = ( \sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\ & ( (!\rst_controller|rst_controller|r_sync_rst~q\ & ((!\sram_cvgx|tdt|c0_uav_write~0_combout\) # 
-- ((!\sram_cvgx|slave_translator|waitrequest_reset_override~q\ & !\sram_cvgx|tdt|c0_request~0_combout\)))) ) ) # ( !\sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\ & ( (!\rst_controller|rst_controller|r_sync_rst~q\ & 
-- ((!\sram_cvgx|tdt|c0_uav_write~0_combout\) # (!\sram_cvgx|tdt|c0_request~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000011100000101000001110000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|tdt|ALT_INV_c0_uav_write~0_combout\,
	datab => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datac => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	datad => \sram_cvgx|tdt|ALT_INV_c0_request~0_combout\,
	dataf => \sram_cvgx|slave_translator|ALT_INV_av_waitrequest_generated~1_combout\,
	combout => \sram_conduit|grant_reg~0_combout\);

-- Location: FF_X35_Y20_N49
\sram_conduit|grant_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_conduit|grant_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|grant_reg~q\);

-- Location: LABCELL_X35_Y20_N18
\sram_pinsharer|pin_sharer|selected_grant[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_pinsharer|pin_sharer|selected_grant[0]~0_combout\ = ( \sram_pinsharer|pin_sharer|selected_grant\(0) & ( \sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\ & ( (!\sram_cvgx|tdt|c0_uav_write~0_combout\) # ((!\sram_conduit|grant_reg~q\) # 
-- ((!\sram_cvgx|slave_translator|waitrequest_reset_override~q\ & !\sram_cvgx|tdt|c0_request~0_combout\))) ) ) ) # ( !\sram_pinsharer|pin_sharer|selected_grant\(0) & ( \sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\ & ( 
-- (\sram_conduit|grant_reg~q\ & ((!\sram_cvgx|tdt|c0_uav_write~0_combout\) # ((!\sram_cvgx|slave_translator|waitrequest_reset_override~q\ & !\sram_cvgx|tdt|c0_request~0_combout\)))) ) ) ) # ( \sram_pinsharer|pin_sharer|selected_grant\(0) & ( 
-- !\sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\ & ( (!\sram_cvgx|tdt|c0_uav_write~0_combout\) # ((!\sram_cvgx|tdt|c0_request~0_combout\) # (!\sram_conduit|grant_reg~q\)) ) ) ) # ( !\sram_pinsharer|pin_sharer|selected_grant\(0) & ( 
-- !\sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\ & ( (\sram_conduit|grant_reg~q\ & ((!\sram_cvgx|tdt|c0_uav_write~0_combout\) # (!\sram_cvgx|tdt|c0_request~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010111111111111101000000000111010101111111111101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|tdt|ALT_INV_c0_uav_write~0_combout\,
	datab => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datac => \sram_cvgx|tdt|ALT_INV_c0_request~0_combout\,
	datad => \sram_conduit|ALT_INV_grant_reg~q\,
	datae => \sram_pinsharer|pin_sharer|ALT_INV_selected_grant\(0),
	dataf => \sram_cvgx|slave_translator|ALT_INV_av_waitrequest_generated~1_combout\,
	combout => \sram_pinsharer|pin_sharer|selected_grant[0]~0_combout\);

-- Location: FF_X35_Y20_N20
\sram_pinsharer|pin_sharer|selected_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_pinsharer|pin_sharer|selected_grant[0]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_pinsharer|pin_sharer|selected_grant\(0));

-- Location: LABCELL_X35_Y20_N36
\sram_cvgx|slave_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|slave_translator|read_latency_shift_reg~0_combout\ = ( \sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\ & ( (\sram_pinsharer|pin_sharer|selected_grant\(0) & (\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|m0_write~1_combout\ & \sram_cvgx|slave_translator|waitrequest_reset_override~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_pinsharer|pin_sharer|ALT_INV_selected_grant\(0),
	datab => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~1_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~1_combout\,
	datad => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	dataf => \sram_cvgx|slave_translator|ALT_INV_av_waitrequest_generated~1_combout\,
	combout => \sram_cvgx|slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X35_Y20_N37
\sram_cvgx|slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_cvgx|slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_cvgx|slave_translator|read_latency_shift_reg\(0));

-- Location: FF_X37_Y22_N40
\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \sram_cvgx|slave_translator|read_latency_shift_reg\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\);

-- Location: IOIBUF_X68_Y40_N78
\SRAM_D[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_D(0),
	o => \SRAM_D[0]~input_o\);

-- Location: FF_X36_Y24_N35
\sram_conduit|SRAM_D_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \SRAM_D[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_in_reg\(0));

-- Location: LABCELL_X36_Y24_N9
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][0]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_conduit|ALT_INV_SRAM_D_in_reg\(0),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][0]~feeder_combout\);

-- Location: LABCELL_X35_Y24_N39
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][0]~feeder_combout\ = \sram_conduit|SRAM_D_in_reg\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_conduit|ALT_INV_SRAM_D_in_reg\(0),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][0]~feeder_combout\);

-- Location: FF_X35_Y24_N44
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][0]~q\);

-- Location: LABCELL_X35_Y24_N42
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~2_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & (\sram_conduit|SRAM_D_in_reg\(0))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used[3]~DUPLICATE_q\ & ((\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[3][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used[3]~DUPLICATE_q\,
	datac => \sram_conduit|ALT_INV_SRAM_D_in_reg\(0),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[3][0]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~2_combout\);

-- Location: LABCELL_X35_Y24_N57
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][0]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem~2_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][0]~feeder_combout\);

-- Location: FF_X35_Y24_N58
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][0]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][0]~q\);

-- Location: FF_X35_Y24_N40
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][0]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[2][0]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][0]~q\);

-- Location: FF_X36_Y24_N11
\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][0]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[1][0]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][0]~q\);

-- Location: LABCELL_X36_Y24_N33
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~2_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][0]~q\ & ( (!\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\) # ((\sram_conduit|SRAM_D_in_reg\(0)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0))) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem[0][0]~q\ & ( (\sram_cvgx|slave_translator|read_latency_shift_reg[1]~DUPLICATE_q\ & 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0) & \sram_conduit|SRAM_D_in_reg\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010010111011111111111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg[1]~DUPLICATE_q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datad => \sram_conduit|ALT_INV_SRAM_D_in_reg\(0),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem[0][0]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~2_combout\);

-- Location: LABCELL_X31_Y22_N6
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~2_combout\ = ((!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~2_combout\)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011111111001000101111111100100010111111110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~2_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(0),
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~2_combout\);

-- Location: FF_X31_Y22_N8
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(0));

-- Location: LABCELL_X31_Y22_N57
\mm_interconnect_0|rsp_mux_001|src_data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~2_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(0) & ( 
-- ((!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ((\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\))) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~2_combout\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(0) & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~2_combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(0) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ((\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111010101000110011001100110011111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~2_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout\);

-- Location: LABCELL_X38_Y21_N30
\pio_led9|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_led9|always0~0_combout\ = ( !\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(1) & ( (!\mm_interconnect_0|pio_led9_s1_translator|wait_latency_counter\(0) & (!\cpu|W_alu_result[3]~DUPLICATE_q\ & !\cpu|W_alu_result\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_W_alu_result\(2),
	dataf => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \pio_led9|always0~0_combout\);

-- Location: LABCELL_X38_Y21_N12
\pio_led9|data_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_led9|data_out~0_combout\ = ( \pio_led9|always0~0_combout\ & ( (!\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (((\pio_led9|data_out~q\)))) # (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & 
-- ((!\mm_interconnect_0|pio_led9_s1_agent|m0_write~0_combout\ & ((\pio_led9|data_out~q\))) # (\mm_interconnect_0|pio_led9_s1_agent|m0_write~0_combout\ & (\cpu|d_writedata\(0))))) ) ) # ( !\pio_led9|always0~0_combout\ & ( \pio_led9|data_out~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111111010000000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata\(0),
	datab => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datac => \mm_interconnect_0|pio_led9_s1_agent|ALT_INV_m0_write~0_combout\,
	datad => \pio_led9|ALT_INV_data_out~q\,
	dataf => \pio_led9|ALT_INV_always0~0_combout\,
	combout => \pio_led9|data_out~0_combout\);

-- Location: FF_X38_Y21_N13
\pio_led9|data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_led9|data_out~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_led9|data_out~q\);

-- Location: LABCELL_X38_Y22_N15
\pio_led9|readdata[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_led9|readdata[0]~0_combout\ = ( \pio_led9|data_out~q\ & ( !\cpu|W_alu_result[3]~DUPLICATE_q\ & ( !\cpu|W_alu_result\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datae => \pio_led9|ALT_INV_data_out~q\,
	dataf => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	combout => \pio_led9|readdata[0]~0_combout\);

-- Location: FF_X38_Y22_N17
\mm_interconnect_0|pio_led9_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_led9|readdata[0]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_led9_s1_translator|av_readdata_pre\(0));

-- Location: LABCELL_X41_Y16_N51
\pio_hex2|data_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|data_out~1_combout\ = ( \cpu|d_writedata\(0) & ( !\pio_hex3|Equal2~0_combout\ ) ) # ( !\cpu|d_writedata\(0) & ( (\pio_hex2|data_out\(0) & ((\pio_hex3|Equal2~1_combout\) # (\pio_hex3|Equal2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datab => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datad => \pio_hex2|ALT_INV_data_out\(0),
	dataf => \cpu|ALT_INV_d_writedata\(0),
	combout => \pio_hex2|data_out~1_combout\);

-- Location: FF_X41_Y16_N53
\pio_hex2|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|data_out~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex2|data_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex2|data_out\(0));

-- Location: LABCELL_X41_Y16_N12
\pio_hex2|readdata[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex2|readdata\(0) = ( !\cpu|W_alu_result\(2) & ( (!\cpu|W_alu_result\(4) & (\pio_hex2|data_out\(0) & !\cpu|W_alu_result[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \pio_hex2|ALT_INV_data_out\(0),
	datad => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_W_alu_result\(2),
	combout => \pio_hex2|readdata\(0));

-- Location: FF_X41_Y16_N13
\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|readdata\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(0));

-- Location: MLABCELL_X42_Y16_N36
\pio_hex1|data_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|data_out~0_combout\ = ( \cpu|d_writedata\(0) & ( !\pio_hex3|Equal2~0_combout\ ) ) # ( !\cpu|d_writedata\(0) & ( (\pio_hex1|data_out\(0) & ((\pio_hex3|Equal2~0_combout\) # (\pio_hex3|Equal2~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datab => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datad => \pio_hex1|ALT_INV_data_out\(0),
	dataf => \cpu|ALT_INV_d_writedata\(0),
	combout => \pio_hex1|data_out~0_combout\);

-- Location: FF_X42_Y16_N37
\pio_hex1|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|data_out~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex1|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex1|data_out\(0));

-- Location: MLABCELL_X42_Y16_N15
\pio_hex1|readdata[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex1|readdata\(0) = ( \pio_hex1|data_out\(0) & ( (!\cpu|W_alu_result\(2) & (!\cpu|W_alu_result[3]~DUPLICATE_q\ & !\cpu|W_alu_result\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datac => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \pio_hex1|ALT_INV_data_out\(0),
	combout => \pio_hex1|readdata\(0));

-- Location: FF_X42_Y16_N16
\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|readdata\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(0));

-- Location: MLABCELL_X42_Y21_N45
\pio_hex3|data_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|data_out~0_combout\ = ( \pio_hex3|Equal2~1_combout\ & ( (!\cpu|d_writedata\(0) & ((\pio_hex3|data_out\(0)))) # (\cpu|d_writedata\(0) & (!\pio_hex3|Equal2~0_combout\)) ) ) # ( !\pio_hex3|Equal2~1_combout\ & ( (!\pio_hex3|Equal2~0_combout\ & 
-- (\cpu|d_writedata\(0))) # (\pio_hex3|Equal2~0_combout\ & (!\cpu|d_writedata\(0) & \pio_hex3|data_out\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011010000010100101101000001010111110100000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datac => \cpu|ALT_INV_d_writedata\(0),
	datad => \pio_hex3|ALT_INV_data_out\(0),
	dataf => \pio_hex3|ALT_INV_Equal2~1_combout\,
	combout => \pio_hex3|data_out~0_combout\);

-- Location: FF_X42_Y21_N46
\pio_hex3|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex3|data_out~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex3|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex3|data_out\(0));

-- Location: MLABCELL_X42_Y21_N6
\pio_hex3|readdata[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex3|readdata\(0) = ( !\cpu|W_alu_result[3]~DUPLICATE_q\ & ( (!\cpu|W_alu_result\(2) & (!\cpu|W_alu_result\(4) & \pio_hex3|data_out\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(2),
	datac => \cpu|ALT_INV_W_alu_result\(4),
	datad => \pio_hex3|ALT_INV_data_out\(0),
	dataf => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	combout => \pio_hex3|readdata\(0));

-- Location: FF_X42_Y21_N8
\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex3|readdata\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(0));

-- Location: LABCELL_X35_Y22_N42
\mm_interconnect_0|rsp_mux_001|src_data[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\ = ( !\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(0) & ( \mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(0) & ((!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(0)) # ((!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0))))) # 
-- (\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(0) & (!\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(0)) # 
-- (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( \mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(0) & ( !\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(0) & ((!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(0)) # ((!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0))))) # 
-- (\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(0) & (!\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(0)) # 
-- (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( !\mm_interconnect_0|pio_hex3_s1_translator|av_readdata_pre\(0) & ( !\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(0) & ((!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(0)) # ((!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0))))) # 
-- (\mm_interconnect_0|pio_hex2_s1_translator|av_readdata_pre\(0) & (!\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|pio_hex1_s1_translator|av_readdata_pre\(0)) # 
-- (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000111110101100100011111010110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_av_readdata_pre\(0),
	datab => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_av_readdata_pre\(0),
	datac => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_av_readdata_pre\(0),
	dataf => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\);

-- Location: LABCELL_X38_Y17_N54
\pio_key|read_mux_out[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_key|read_mux_out[0]~1_combout\ = ( \pio_key|edge_capture\(0) & ( (!\cpu|W_alu_result\(2) & ((!\cpu|W_alu_result[3]~DUPLICATE_q\ & ((\KEY[0]~input_o\))) # (\cpu|W_alu_result[3]~DUPLICATE_q\ & (\pio_key|irq_mask\(0))))) # (\cpu|W_alu_result\(2) & 
-- (\cpu|W_alu_result[3]~DUPLICATE_q\)) ) ) # ( !\pio_key|edge_capture\(0) & ( (!\cpu|W_alu_result\(2) & ((!\cpu|W_alu_result[3]~DUPLICATE_q\ & ((\KEY[0]~input_o\))) # (\cpu|W_alu_result[3]~DUPLICATE_q\ & (\pio_key|irq_mask\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000010011100110110001001110011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datab => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datac => \pio_key|ALT_INV_irq_mask\(0),
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \pio_key|ALT_INV_edge_capture\(0),
	combout => \pio_key|read_mux_out[0]~1_combout\);

-- Location: FF_X38_Y17_N55
\pio_key|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_key|read_mux_out[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_key|readdata\(0));

-- Location: LABCELL_X49_Y17_N12
\mm_interconnect_0|pio_key_s1_translator|av_readdata_pre[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_key_s1_translator|av_readdata_pre[0]~feeder_combout\ = ( \pio_key|readdata\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \pio_key|ALT_INV_readdata\(0),
	combout => \mm_interconnect_0|pio_key_s1_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: FF_X49_Y17_N13
\mm_interconnect_0|pio_key_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_key_s1_translator|av_readdata_pre[0]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(0));

-- Location: MLABCELL_X42_Y16_N48
\pio_hex0|data_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|data_out~0_combout\ = ( \cpu|d_writedata\(0) & ( !\pio_hex3|Equal2~0_combout\ ) ) # ( !\cpu|d_writedata\(0) & ( (\pio_hex0|data_out\(0) & ((\pio_hex3|Equal2~0_combout\) # (\pio_hex3|Equal2~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datab => \pio_hex3|ALT_INV_Equal2~0_combout\,
	datad => \pio_hex0|ALT_INV_data_out\(0),
	dataf => \cpu|ALT_INV_d_writedata\(0),
	combout => \pio_hex0|data_out~0_combout\);

-- Location: FF_X42_Y16_N50
\pio_hex0|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|data_out~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex0|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex0|data_out\(0));

-- Location: MLABCELL_X42_Y16_N12
\pio_hex0|readdata[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_hex0|readdata\(0) = ( !\cpu|W_alu_result[3]~DUPLICATE_q\ & ( (!\cpu|W_alu_result\(2) & (\pio_hex0|data_out\(0) & !\cpu|W_alu_result\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(2),
	datac => \pio_hex0|ALT_INV_data_out\(0),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	combout => \pio_hex0|readdata\(0));

-- Location: FF_X42_Y16_N13
\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|readdata\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(0));

-- Location: LABCELL_X41_Y17_N30
\pio_sw|read_mux_out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \pio_sw|read_mux_out\(0) = ( \cpu|W_alu_result\(2) & ( \cpu|W_alu_result\(3) & ( (\pio_sw|edge_capture\(0) & !\cpu|W_alu_result\(4)) ) ) ) # ( !\cpu|W_alu_result\(2) & ( \cpu|W_alu_result\(3) & ( (\pio_sw|irq_mask\(0) & !\cpu|W_alu_result\(4)) ) ) ) # ( 
-- !\cpu|W_alu_result\(2) & ( !\cpu|W_alu_result\(3) & ( (\SW[0]~input_o\ & !\cpu|W_alu_result\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000000000000000001010101000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pio_sw|ALT_INV_irq_mask\(0),
	datab => \pio_sw|ALT_INV_edge_capture\(0),
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \cpu|ALT_INV_W_alu_result\(4),
	datae => \cpu|ALT_INV_W_alu_result\(2),
	dataf => \cpu|ALT_INV_W_alu_result\(3),
	combout => \pio_sw|read_mux_out\(0));

-- Location: FF_X41_Y17_N31
\pio_sw|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_sw|read_mux_out\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_sw|readdata\(0));

-- Location: FF_X40_Y17_N20
\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \pio_sw|readdata\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(0));

-- Location: LABCELL_X40_Y17_N18
\mm_interconnect_0|rsp_mux_001|src_data[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_data[0]~4_combout\ = ( \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(0) & ( \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(0) & ((!\mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(0)) # 
-- (!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(0) & ( \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|pio_hex0_s1_translator|av_readdata_pre\(0) & ((!\mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(0)) # (!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( 
-- \mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(0) & ( !\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(0)) # (!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( !\mm_interconnect_0|pio_sw_s1_translator|av_readdata_pre\(0) & ( 
-- !\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_key_s1_translator|av_readdata_pre\(0)) # (!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010110011001000100011110000101000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_av_readdata_pre\(0),
	datab => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_av_readdata_pre\(0),
	datad => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_av_readdata_pre\(0),
	dataf => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_data[0]~4_combout\);

-- Location: LABCELL_X30_Y15_N45
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\ = ( \jtag_uart|ien_AF~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \jtag_uart|ALT_INV_ien_AF~q\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: FF_X30_Y15_N46
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\,
	asdata => \jtag_uart|the_StepperMotorControl_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: MLABCELL_X37_Y17_N12
\mm_interconnect_0|rsp_mux_001|src_data[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout\ = ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0) & ( ((\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & 
-- (!\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][78]~q\ & \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0)))) # (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) ) # ( 
-- !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0) & ( (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & (!\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][78]~q\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000001111010011110000111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][78]~q\,
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(0),
	dataf => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout\);

-- Location: IOIBUF_X68_Y10_N44
\LCD_DQ[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DQ(0),
	o => \LCD_DQ[0]~input_o\);

-- Location: FF_X42_Y17_N50
\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \LCD_DQ[0]~input_o\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(0));

-- Location: LABCELL_X41_Y18_N21
\rtx_timer|counter_snapshot[16]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[16]~9_combout\ = !\rtx_timer|internal_counter[16]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_internal_counter[16]~DUPLICATE_q\,
	combout => \rtx_timer|counter_snapshot[16]~9_combout\);

-- Location: FF_X41_Y18_N22
\rtx_timer|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[16]~9_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(16));

-- Location: MLABCELL_X42_Y17_N18
\rtx_timer|read_mux_out[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[0]~5_combout\ = ( \rtx_timer|control_register\(0) & ( \rtx_timer|timeout_occurred~q\ & ( (!\cpu|W_alu_result\(3) & ((!\cpu|W_alu_result\(4)) # ((\rtx_timer|counter_snapshot\(16) & \cpu|W_alu_result\(2))))) ) ) ) # ( 
-- !\rtx_timer|control_register\(0) & ( \rtx_timer|timeout_occurred~q\ & ( (!\cpu|W_alu_result\(3) & ((!\cpu|W_alu_result\(2) & ((!\cpu|W_alu_result\(4)))) # (\cpu|W_alu_result\(2) & (\rtx_timer|counter_snapshot\(16) & \cpu|W_alu_result\(4))))) ) ) ) # ( 
-- \rtx_timer|control_register\(0) & ( !\rtx_timer|timeout_occurred~q\ & ( (!\cpu|W_alu_result\(3) & (\cpu|W_alu_result\(2) & ((!\cpu|W_alu_result\(4)) # (\rtx_timer|counter_snapshot\(16))))) ) ) ) # ( !\rtx_timer|control_register\(0) & ( 
-- !\rtx_timer|timeout_occurred~q\ & ( (\rtx_timer|counter_snapshot\(16) & (!\cpu|W_alu_result\(3) & (\cpu|W_alu_result\(2) & \cpu|W_alu_result\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000011000000010011000000000001001100110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_counter_snapshot\(16),
	datab => \cpu|ALT_INV_W_alu_result\(3),
	datac => \cpu|ALT_INV_W_alu_result\(2),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	datae => \rtx_timer|ALT_INV_control_register\(0),
	dataf => \rtx_timer|ALT_INV_timeout_occurred~q\,
	combout => \rtx_timer|read_mux_out[0]~5_combout\);

-- Location: LABCELL_X43_Y19_N24
\rtx_timer|counter_snapshot[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|counter_snapshot[0]~8_combout\ = !\rtx_timer|internal_counter[0]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rtx_timer|ALT_INV_internal_counter[0]~DUPLICATE_q\,
	combout => \rtx_timer|counter_snapshot[0]~8_combout\);

-- Location: FF_X43_Y19_N25
\rtx_timer|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|counter_snapshot[0]~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \rtx_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|counter_snapshot\(0));

-- Location: MLABCELL_X42_Y18_N6
\rtx_timer|read_mux_out[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out[0]~4_combout\ = (!\rtx_timer|period_l_register\(0) & (((\rtx_timer|counter_snapshot\(0) & \pio_hex3|Equal2~1_combout\)) # (\pio_hex3|Equal2~2_combout\))) # (\rtx_timer|period_l_register\(0) & (\rtx_timer|counter_snapshot\(0) & 
-- (\pio_hex3|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110101011000000111010101100000011101010110000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rtx_timer|ALT_INV_period_l_register\(0),
	datab => \rtx_timer|ALT_INV_counter_snapshot\(0),
	datac => \pio_hex3|ALT_INV_Equal2~1_combout\,
	datad => \pio_hex3|ALT_INV_Equal2~2_combout\,
	combout => \rtx_timer|read_mux_out[0]~4_combout\);

-- Location: MLABCELL_X42_Y17_N30
\rtx_timer|read_mux_out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtx_timer|read_mux_out\(0) = ( \rtx_timer|read_mux_out[0]~4_combout\ ) # ( !\rtx_timer|read_mux_out[0]~4_combout\ & ( ((!\rtx_timer|period_h_register\(0) & \pio_hex3|Equal2~3_combout\)) # (\rtx_timer|read_mux_out[0]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111001111000011111100111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rtx_timer|ALT_INV_period_h_register\(0),
	datac => \rtx_timer|ALT_INV_read_mux_out[0]~5_combout\,
	datad => \pio_hex3|ALT_INV_Equal2~3_combout\,
	dataf => \rtx_timer|ALT_INV_read_mux_out[0]~4_combout\,
	combout => \rtx_timer|read_mux_out\(0));

-- Location: FF_X42_Y17_N31
\rtx_timer|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rtx_timer|read_mux_out\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rtx_timer|readdata\(0));

-- Location: FF_X42_Y17_N35
\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rtx_timer|readdata\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(0));

-- Location: MLABCELL_X42_Y17_N33
\mm_interconnect_0|rsp_mux_001|src_data[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_data[0]~3_combout\ = ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( ((\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30))) # (\mm_interconnect_0|rtx_timer_s1_translator|av_readdata_pre\(0)) ) ) # ( !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- (\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_av_readdata_pre\(30),
	datad => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_readdata_pre\(0),
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux_001|src_data[0]~3_combout\);

-- Location: MLABCELL_X42_Y17_N48
\mm_interconnect_0|rsp_mux_001|src_data[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_data[0]~5_combout\ = ( \mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(0) & ( !\mm_interconnect_0|rsp_mux_001|src_data[0]~3_combout\ & ( 
-- (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|rsp_mux_001|src_data[0]~4_combout\ & !\mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout\)) ) ) ) # ( 
-- !\mm_interconnect_0|lcd_control_slave_translator|av_readdata_pre\(0) & ( !\mm_interconnect_0|rsp_mux_001|src_data[0]~3_combout\ & ( (\mm_interconnect_0|rsp_mux_001|src_data[0]~4_combout\ & !\mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~4_combout\,
	datac => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~2_combout\,
	datae => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_av_readdata_pre\(0),
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~3_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_data[0]~5_combout\);

-- Location: LABCELL_X38_Y22_N36
\mm_interconnect_0|rsp_mux_001|src_data[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_data[0]~6_combout\ = ( \mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\(0) & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (((!\mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\) # 
-- (!\mm_interconnect_0|rsp_mux_001|src_data[0]~5_combout\)) # (\mm_interconnect_0|pio_led9_s1_translator|av_readdata_pre\(0))) # (\mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout\) ) ) ) # ( 
-- !\mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\(0) & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( ((!\mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\) # (!\mm_interconnect_0|rsp_mux_001|src_data[0]~5_combout\)) # 
-- (\mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout\) ) ) ) # ( \mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\(0) & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( 
-- ((!\mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\) # (!\mm_interconnect_0|rsp_mux_001|src_data[0]~5_combout\)) # (\mm_interconnect_0|pio_led9_s1_translator|av_readdata_pre\(0)) ) ) ) # ( 
-- !\mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\(0) & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\) # (!\mm_interconnect_0|rsp_mux_001|src_data[0]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111001111111111111101011111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~0_combout\,
	datab => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_av_readdata_pre\(0),
	datac => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~1_combout\,
	datad => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~5_combout\,
	datae => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_data[0]~6_combout\);

-- Location: FF_X38_Y22_N37
\cpu|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rsp_mux_001|src_data[0]~6_combout\,
	asdata => \cpu|av_ld_byte1_data\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|av_ld_rshift8~0_combout\,
	ena => \cpu|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_byte0_data\(0));

-- Location: LABCELL_X31_Y21_N24
\cpu|E_control_rd_data[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_control_rd_data[0]~1_combout\ = ( \cpu|W_ienable_reg\(0) & ( \cpu|D_iw\(7) & ( (\cpu|D_iw\(6)) # (\cpu|W_bstatus_reg~q\) ) ) ) # ( !\cpu|W_ienable_reg\(0) & ( \cpu|D_iw\(7) & ( (\cpu|W_bstatus_reg~q\ & !\cpu|D_iw\(6)) ) ) ) # ( 
-- \cpu|W_ienable_reg\(0) & ( !\cpu|D_iw\(7) & ( (!\cpu|D_iw\(6) & ((\cpu|W_status_reg_pie~q\))) # (\cpu|D_iw\(6) & (\cpu|W_estatus_reg~q\)) ) ) ) # ( !\cpu|W_ienable_reg\(0) & ( !\cpu|D_iw\(7) & ( (!\cpu|D_iw\(6) & ((\cpu|W_status_reg_pie~q\))) # 
-- (\cpu|D_iw\(6) & (\cpu|W_estatus_reg~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_bstatus_reg~q\,
	datab => \cpu|ALT_INV_W_estatus_reg~q\,
	datac => \cpu|ALT_INV_W_status_reg_pie~q\,
	datad => \cpu|ALT_INV_D_iw\(6),
	datae => \cpu|ALT_INV_W_ienable_reg\(0),
	dataf => \cpu|ALT_INV_D_iw\(7),
	combout => \cpu|E_control_rd_data[0]~1_combout\);

-- Location: LABCELL_X36_Y16_N15
\cpu|E_control_rd_data[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_control_rd_data[0]~2_combout\ = ( \cpu|E_control_rd_data[0]~1_combout\ & ( (!\cpu|D_iw[8]~DUPLICATE_q\) # ((!\cpu|D_iw\(7) & (\cpu|W_ipending_reg\(0) & !\cpu|D_iw\(6)))) ) ) # ( !\cpu|E_control_rd_data[0]~1_combout\ & ( (\cpu|D_iw[8]~DUPLICATE_q\ & 
-- (!\cpu|D_iw\(7) & (\cpu|W_ipending_reg\(0) & !\cpu|D_iw\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000010101110101010101010111010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(7),
	datac => \cpu|ALT_INV_W_ipending_reg\(0),
	datad => \cpu|ALT_INV_D_iw\(6),
	dataf => \cpu|ALT_INV_E_control_rd_data[0]~1_combout\,
	combout => \cpu|E_control_rd_data[0]~2_combout\);

-- Location: FF_X36_Y16_N17
\cpu|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_control_rd_data[0]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_control_rd_data\(0));

-- Location: MLABCELL_X32_Y20_N6
\cpu|W_rf_wr_data[0]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[0]~31_combout\ = ( !\cpu|R_ctrl_rdctl_inst~q\ & ( (!\cpu|R_ctrl_ld~DUPLICATE_q\ & (((!\cpu|R_ctrl_br_cmp~q\ & (\cpu|W_alu_result\(0))) # (\cpu|R_ctrl_br_cmp~q\ & ((\cpu|W_cmp_result~q\)))))) # (\cpu|R_ctrl_ld~DUPLICATE_q\ & 
-- (\cpu|av_ld_byte0_data\(0))) ) ) # ( \cpu|R_ctrl_rdctl_inst~q\ & ( (!\cpu|R_ctrl_ld~DUPLICATE_q\ & (((!\cpu|R_ctrl_br_cmp~q\ & (\cpu|W_control_rd_data\(0))) # (\cpu|R_ctrl_br_cmp~q\ & ((\cpu|W_cmp_result~q\)))))) # (\cpu|R_ctrl_ld~DUPLICATE_q\ & 
-- (\cpu|av_ld_byte0_data\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000011000011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte0_data\(0),
	datab => \cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \cpu|ALT_INV_W_control_rd_data\(0),
	datad => \cpu|ALT_INV_W_cmp_result~q\,
	datae => \cpu|ALT_INV_R_ctrl_rdctl_inst~q\,
	dataf => \cpu|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datag => \cpu|ALT_INV_W_alu_result\(0),
	combout => \cpu|W_rf_wr_data[0]~31_combout\);

-- Location: FF_X42_Y18_N43
\cpu|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata\(1));

-- Location: MLABCELL_X19_Y13_N0
\mm_interconnect_0|cmd_mux|src_payload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~4_combout\ = ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \cpu|d_writedata\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~4_combout\);

-- Location: FF_X19_Y13_N1
\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(1));

-- Location: LABCELL_X18_Y12_N18
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(25) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(1) & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(25))) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~q\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~q\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(1) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001111111111111111100010000000100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(1),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(25),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_monitor_error~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X18_Y12_N19
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~q\);

-- Location: MLABCELL_X3_Y4_N30
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~13_combout\ = 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|Mux37~0_combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_error~q\)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(35)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011100000101001001110000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_Mux37~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(35),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_monitor_error~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~13_combout\);

-- Location: FF_X3_Y4_N32
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~13_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(34));

-- Location: MLABCELL_X8_Y8_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[34]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[34]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(34) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(34),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[34]~feeder_combout\);

-- Location: FF_X8_Y8_N29
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[34]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(34));

-- Location: LABCELL_X13_Y10_N30
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_go~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_go~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35) & ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_go~q\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35) & ( (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1)) # 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(34) & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(23) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\))) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_go~q\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(34) & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(23) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101110011001100110100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(34),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(1),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(23),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_monitor_go~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(35),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X13_Y10_N31
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_go~q\);

-- Location: LABCELL_X23_Y14_N39
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~2_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(2) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & ( (!\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2))))) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0) & (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_go~q\))) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(2) & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_go~q\)) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0)))) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(2) & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) & !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8)) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(2) & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\ & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) & !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111011101110000111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(0),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_monitor_go~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(2),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(2),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~2_combout\);

-- Location: FF_X23_Y14_N40
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(2));

-- Location: FF_X38_Y18_N49
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(2),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LABCELL_X30_Y21_N21
\cpu|F_iw[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[2]~4_combout\ = ( \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & ( (!\cpu|intr_req~0_combout\ & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2)))) ) ) ) # ( !\mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & ( (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- !\cpu|intr_req~0_combout\) ) ) ) # ( \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( !\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2) & !\cpu|intr_req~0_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000110011000000000111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(2),
	datab => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datad => \cpu|ALT_INV_intr_req~0_combout\,
	datae => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~1_combout\,
	combout => \cpu|F_iw[2]~4_combout\);

-- Location: FF_X30_Y21_N22
\cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[2]~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(2));

-- Location: LABCELL_X27_Y18_N18
\cpu|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~0_combout\ = ( \cpu|D_iw[1]~DUPLICATE_q\ & ( !\cpu|D_iw\(0) & ( (\cpu|D_iw[3]~DUPLICATE_q\ & (!\cpu|D_iw\(2) & (\cpu|D_iw\(4) & \cpu|D_iw\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw\(4),
	datad => \cpu|ALT_INV_D_iw\(5),
	datae => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_D_iw\(0),
	combout => \cpu|Equal2~0_combout\);

-- Location: LABCELL_X28_Y19_N39
\cpu|Equal101~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal101~0_combout\ = ( \cpu|D_iw\(13) & ( (\cpu|D_iw\(12) & \cpu|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_D_iw\(12),
	datad => \cpu|ALT_INV_Equal2~0_combout\,
	dataf => \cpu|ALT_INV_D_iw\(13),
	combout => \cpu|Equal101~0_combout\);

-- Location: LABCELL_X27_Y18_N36
\cpu|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|Equal2~1_combout\ = ( !\cpu|D_iw\(4) & ( \cpu|D_iw\(5) & ( (\cpu|D_iw[3]~DUPLICATE_q\ & (\cpu|D_iw\(2) & (!\cpu|D_iw[1]~DUPLICATE_q\ & !\cpu|D_iw\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_D_iw\(0),
	datae => \cpu|ALT_INV_D_iw\(4),
	dataf => \cpu|ALT_INV_D_iw\(5),
	combout => \cpu|Equal2~1_combout\);

-- Location: LABCELL_X31_Y20_N48
\cpu|D_ctrl_logic~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_logic~0_combout\ = ( \cpu|D_iw[3]~DUPLICATE_q\ & ( \cpu|D_iw\(4) & ( (\cpu|D_iw\(2) & (!\cpu|D_iw\(0) & !\cpu|D_iw[1]~DUPLICATE_q\)) ) ) ) # ( !\cpu|D_iw[3]~DUPLICATE_q\ & ( \cpu|D_iw\(4) & ( (\cpu|D_iw\(2) & (!\cpu|D_iw\(0) & 
-- !\cpu|D_iw[1]~DUPLICATE_q\)) ) ) ) # ( \cpu|D_iw[3]~DUPLICATE_q\ & ( !\cpu|D_iw\(4) & ( (!\cpu|D_iw\(5) & (\cpu|D_iw\(2) & (!\cpu|D_iw\(0) & !\cpu|D_iw[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(5),
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw\(0),
	datad => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datae => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_D_iw\(4),
	combout => \cpu|D_ctrl_logic~0_combout\);

-- Location: LABCELL_X28_Y19_N36
\cpu|D_ctrl_logic\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_logic~combout\ = ( \cpu|D_ctrl_logic~0_combout\ ) # ( !\cpu|D_ctrl_logic~0_combout\ & ( ((!\cpu|D_iw\(16) & (\cpu|Equal101~0_combout\ & !\cpu|D_iw\(11)))) # (\cpu|Equal2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011111111001000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(16),
	datab => \cpu|ALT_INV_Equal101~0_combout\,
	datac => \cpu|ALT_INV_D_iw\(11),
	datad => \cpu|ALT_INV_Equal2~1_combout\,
	dataf => \cpu|ALT_INV_D_ctrl_logic~0_combout\,
	combout => \cpu|D_ctrl_logic~combout\);

-- Location: FF_X28_Y19_N37
\cpu|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_logic~combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_logic~q\);

-- Location: FF_X33_Y17_N4
\cpu|E_shift_rot_result[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[10]~14_combout\,
	asdata => \cpu|E_src1\(10),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result[10]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y17_N36
\cpu|E_alu_result[10]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[10]~15_combout\ = ( \cpu|E_logic_result[10]~14_combout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (((\cpu|Add2~57_sumout\)) # (\cpu|R_ctrl_logic~q\))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result[10]~DUPLICATE_q\)))) ) ) # ( 
-- !\cpu|E_logic_result[10]~14_combout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & (!\cpu|R_ctrl_logic~q\ & (\cpu|Add2~57_sumout\))) # (\cpu|R_ctrl_shift_rot~q\ & (((\cpu|E_shift_rot_result[10]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \cpu|ALT_INV_R_ctrl_logic~q\,
	datac => \cpu|ALT_INV_Add2~57_sumout\,
	datad => \cpu|ALT_INV_E_shift_rot_result[10]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_E_logic_result[10]~14_combout\,
	combout => \cpu|E_alu_result[10]~15_combout\);

-- Location: FF_X35_Y17_N37
\cpu|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[10]~15_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(10));

-- Location: LABCELL_X27_Y19_N30
\mm_interconnect_0|cmd_mux|src_data[46]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(46) = ( \mm_interconnect_0|cmd_mux|saved_grant\(0) & ( ((\cpu|W_alu_result\(10) & \mm_interconnect_0|cmd_mux|saved_grant\(1))) # (\cpu|F_pc\(8)) ) ) # ( !\mm_interconnect_0|cmd_mux|saved_grant\(0) & ( 
-- (\cpu|W_alu_result\(10) & \mm_interconnect_0|cmd_mux|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(10),
	datac => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \cpu|ALT_INV_F_pc\(8),
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_data\(46));

-- Location: FF_X27_Y19_N32
\cpu|the_StepperMotorControl_CPU_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8));

-- Location: LABCELL_X13_Y10_N39
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_wr~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_sumout\ & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_wr~q\) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35)))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|Add0~1_sumout\ & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(35) & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_wr~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(35),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_wr~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_Add0~1_sumout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X13_Y10_N40
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LABCELL_X18_Y12_N3
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_en~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|debugaccess~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_wr~q\ & ( ((!\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & \cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\)) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\) ) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|debugaccess~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_wr~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|debugaccess~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_wr~q\ & ( (!\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) & 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000100000110011001100110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~q\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_debugaccess~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_wr~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: FF_X14_Y12_N49
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[14]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[20]~3_combout\,
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(14));

-- Location: FF_X4_Y2_N2
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(14),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(14));

-- Location: LABCELL_X4_Y2_N0
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~46_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(14) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(15) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(14)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(14) & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(15) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(14)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(14) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(15) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(14)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)))) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(14) & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(15) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010001000100001010101110101010101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(14),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(14),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(15),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~46_combout\);

-- Location: LABCELL_X4_Y2_N51
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~47_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.010~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(16)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|DRsize.010~q\ & (\altera_internal_jtag~TDIUTAP\)) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~46_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_DRsize.010~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr~46_combout\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(16),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~47_combout\);

-- Location: FF_X4_Y2_N53
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(15));

-- Location: FF_X4_Y4_N2
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(15),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(15));

-- Location: LABCELL_X9_Y4_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[15]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(15),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[15]~feeder_combout\);

-- Location: FF_X9_Y4_N14
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[15]~feeder_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(15));

-- Location: MLABCELL_X6_Y4_N21
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~43_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(15) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(15))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(17))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(15) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(15)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(15),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(17),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(15),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~43_combout\);

-- Location: FF_X6_Y4_N23
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~43_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(16));

-- Location: LABCELL_X4_Y4_N24
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(16),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X4_Y4_N26
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(16));

-- Location: LABCELL_X9_Y4_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[16]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(16),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[16]~feeder_combout\);

-- Location: FF_X9_Y4_N46
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[16]~feeder_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(16));

-- Location: MLABCELL_X6_Y4_N3
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~16_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(16) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(16)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(18))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(16) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(16) & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011000000110101001111110011010100111111001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(16),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(18),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(16),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~16_combout\);

-- Location: FF_X6_Y4_N5
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~16_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(17));

-- Location: LABCELL_X4_Y4_N21
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(17),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[17]~feeder_combout\);

-- Location: FF_X4_Y4_N23
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[17]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(17));

-- Location: FF_X9_Y4_N52
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(17),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(17));

-- Location: MLABCELL_X6_Y4_N30
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~25_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(17) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(17))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(19))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(17) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(17))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(19),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(17),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(17),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~25_combout\);

-- Location: FF_X6_Y4_N32
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~25_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(18));

-- Location: LABCELL_X18_Y12_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(18),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X18_Y12_N17
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(18));

-- Location: LABCELL_X9_Y4_N33
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[18]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(18),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[18]~feeder_combout\);

-- Location: FF_X9_Y4_N34
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[18]~feeder_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(18));

-- Location: MLABCELL_X6_Y4_N33
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~32_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(20) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(18)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(18)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(20) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(18)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(18),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(18),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(20),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~32_combout\);

-- Location: FF_X6_Y4_N35
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~32_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(19));

-- Location: LABCELL_X7_Y4_N6
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(19),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X7_Y4_N8
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(19));

-- Location: FF_X9_Y4_N22
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(19),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(19));

-- Location: MLABCELL_X6_Y4_N24
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~24_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(21) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(19)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(19)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(21) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(19)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(19),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(19),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(21),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~24_combout\);

-- Location: FF_X6_Y4_N26
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~24_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(20));

-- Location: FF_X18_Y12_N50
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(20));

-- Location: LABCELL_X9_Y4_N18
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[20]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(20),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[20]~feeder_combout\);

-- Location: FF_X9_Y4_N20
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[20]~feeder_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(20));

-- Location: MLABCELL_X6_Y4_N27
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~23_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(22) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(20)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(20)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(22) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(20)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(20),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(20),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(22),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~23_combout\);

-- Location: FF_X6_Y4_N29
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~23_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(21));

-- Location: FF_X18_Y12_N53
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(21),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(21));

-- Location: LABCELL_X18_Y12_N30
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|break_on_reset~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|break_on_reset~0_combout\ = 
-- ((!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(18) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|break_on_reset~q\)) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(19))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111001111000011111100111100001111110011110000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(18),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(19),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_break_on_reset~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X18_Y12_N32
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|break_on_reset~q\);

-- Location: LABCELL_X18_Y12_N36
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|jtag_break~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|jtag_break~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|jtag_break~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|break_on_reset~q\)))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(20))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(21)))) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|jtag_break~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|break_on_reset~q\))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(21))) ) ) ) # ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|jtag_break~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & ( 
-- ((!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(20)) # 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\)) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(21)) ) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|jtag_break~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(21) & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111111111010100110011010101010011001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(21),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_break_on_reset~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(20),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_jtag_break~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\(0),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|jtag_break~0_combout\);

-- Location: FF_X18_Y12_N37
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|jtag_break~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|jtag_break~q\);

-- Location: LABCELL_X30_Y18_N45
\cpu|wait_for_one_post_bret_inst~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|wait_for_one_post_bret_inst~0_combout\ = ( \cpu|F_valid~0_combout\ & ( (\cpu|hbreak_enabled~q\ & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode~q\) ) ) # ( !\cpu|F_valid~0_combout\ & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_single_step_mode~q\ & ((\cpu|wait_for_one_post_bret_inst~q\) # (\cpu|hbreak_enabled~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_hbreak_enabled~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\,
	datad => \cpu|ALT_INV_wait_for_one_post_bret_inst~q\,
	dataf => \cpu|ALT_INV_F_valid~0_combout\,
	combout => \cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X30_Y18_N47
\cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|wait_for_one_post_bret_inst~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|wait_for_one_post_bret_inst~q\);

-- Location: LABCELL_X30_Y19_N6
\cpu|hbreak_pending_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|hbreak_pending_nxt~0_combout\ = ( \cpu|hbreak_pending~q\ & ( \cpu|hbreak_req~0_combout\ & ( !\cpu|hbreak_enabled~q\ ) ) ) # ( !\cpu|hbreak_pending~q\ & ( \cpu|hbreak_req~0_combout\ ) ) # ( \cpu|hbreak_pending~q\ & ( !\cpu|hbreak_req~0_combout\ & ( 
-- !\cpu|hbreak_enabled~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110011111111111111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_hbreak_enabled~q\,
	datae => \cpu|ALT_INV_hbreak_pending~q\,
	dataf => \cpu|ALT_INV_hbreak_req~0_combout\,
	combout => \cpu|hbreak_pending_nxt~0_combout\);

-- Location: FF_X30_Y19_N7
\cpu|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|hbreak_pending_nxt~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|hbreak_pending~q\);

-- Location: LABCELL_X30_Y18_N57
\cpu|hbreak_req~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|hbreak_req~0_combout\ = ( \cpu|hbreak_pending~q\ & ( (!\cpu|hbreak_enabled~q\ & ((!\cpu|wait_for_one_post_bret_inst~q\) # (\cpu|W_valid~q\))) ) ) # ( !\cpu|hbreak_pending~q\ & ( (!\cpu|hbreak_enabled~q\ & 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|jtag_break~q\ & ((!\cpu|wait_for_one_post_bret_inst~q\) # (\cpu|W_valid~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100010001000000010001010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_hbreak_enabled~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_jtag_break~q\,
	datac => \cpu|ALT_INV_wait_for_one_post_bret_inst~q\,
	datad => \cpu|ALT_INV_W_valid~q\,
	dataf => \cpu|ALT_INV_hbreak_pending~q\,
	combout => \cpu|hbreak_req~0_combout\);

-- Location: LABCELL_X28_Y19_N21
\cpu|D_iw[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_iw[3]~0_combout\ = ( !\cpu|intr_req~0_combout\ & ( !\cpu|hbreak_req~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ALT_INV_hbreak_req~0_combout\,
	dataf => \cpu|ALT_INV_intr_req~0_combout\,
	combout => \cpu|D_iw[3]~0_combout\);

-- Location: LABCELL_X27_Y20_N57
\cpu|F_iw[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[3]~5_combout\ = ( \mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & ( (!\cpu|D_iw[3]~0_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # 
-- (\mm_interconnect_0|rsp_demux|src0_valid~combout\)) ) ) ) # ( !\mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & ( (!\cpu|D_iw[3]~0_combout\) # 
-- (\mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( \mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & ( (!\cpu|D_iw[3]~0_combout\) # 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) ) ) ) # ( !\mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & ( !\cpu|D_iw[3]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101011111010111110111011101110111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[3]~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datae => \mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~2_combout\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(3),
	combout => \cpu|F_iw[3]~5_combout\);

-- Location: FF_X27_Y20_N58
\cpu|D_iw[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[3]~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw[3]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y19_N24
\cpu|D_ctrl_b_is_dst~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_b_is_dst~0_combout\ = ( \cpu|D_iw\(2) & ( \cpu|D_iw\(0) & ( !\cpu|D_iw[1]~DUPLICATE_q\ ) ) ) # ( \cpu|D_iw\(2) & ( !\cpu|D_iw\(0) & ( ((!\cpu|D_iw[3]~DUPLICATE_q\ & (!\cpu|D_iw\(4) & \cpu|D_iw\(5)))) # (\cpu|D_iw[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\cpu|D_iw\(2) & ( !\cpu|D_iw\(0) & ( \cpu|D_iw[1]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011111000111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(4),
	datac => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_D_iw\(5),
	datae => \cpu|ALT_INV_D_iw\(2),
	dataf => \cpu|ALT_INV_D_iw\(0),
	combout => \cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LABCELL_X28_Y18_N24
\cpu|D_dst_regnum[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[3]~4_combout\ = ( \cpu|D_dst_regnum[0]~1_combout\ & ( (!\cpu|D_ctrl_b_is_dst~0_combout\ & ((\cpu|D_iw\(25)))) # (\cpu|D_ctrl_b_is_dst~0_combout\ & (\cpu|D_iw\(20))) ) ) # ( !\cpu|D_dst_regnum[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	datac => \cpu|ALT_INV_D_iw\(20),
	datad => \cpu|ALT_INV_D_iw\(25),
	dataf => \cpu|ALT_INV_D_dst_regnum[0]~1_combout\,
	combout => \cpu|D_dst_regnum[3]~4_combout\);

-- Location: LABCELL_X27_Y19_N39
\cpu|D_wr_dst_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_wr_dst_reg~0_combout\ = ( \cpu|D_iw[1]~DUPLICATE_q\ & ( (!\cpu|D_iw\(0) & \cpu|D_iw\(2)) ) ) # ( !\cpu|D_iw[1]~DUPLICATE_q\ & ( \cpu|D_iw\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_D_iw\(0),
	datad => \cpu|ALT_INV_D_iw\(2),
	dataf => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	combout => \cpu|D_wr_dst_reg~0_combout\);

-- Location: LABCELL_X28_Y18_N36
\cpu|D_wr_dst_reg\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_wr_dst_reg~combout\ = ( \cpu|D_dst_regnum[0]~2_combout\ & ( \cpu|D_dst_regnum[4]~5_combout\ & ( !\cpu|D_wr_dst_reg~0_combout\ ) ) ) # ( !\cpu|D_dst_regnum[0]~2_combout\ & ( \cpu|D_dst_regnum[4]~5_combout\ & ( !\cpu|D_wr_dst_reg~0_combout\ ) ) ) # ( 
-- \cpu|D_dst_regnum[0]~2_combout\ & ( !\cpu|D_dst_regnum[4]~5_combout\ & ( !\cpu|D_wr_dst_reg~0_combout\ ) ) ) # ( !\cpu|D_dst_regnum[0]~2_combout\ & ( !\cpu|D_dst_regnum[4]~5_combout\ & ( (!\cpu|D_wr_dst_reg~0_combout\ & (((\cpu|D_dst_regnum[2]~3_combout\) 
-- # (\cpu|D_dst_regnum[1]~0_combout\)) # (\cpu|D_dst_regnum[3]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_dst_regnum[3]~4_combout\,
	datab => \cpu|ALT_INV_D_dst_regnum[1]~0_combout\,
	datac => \cpu|ALT_INV_D_wr_dst_reg~0_combout\,
	datad => \cpu|ALT_INV_D_dst_regnum[2]~3_combout\,
	datae => \cpu|ALT_INV_D_dst_regnum[0]~2_combout\,
	dataf => \cpu|ALT_INV_D_dst_regnum[4]~5_combout\,
	combout => \cpu|D_wr_dst_reg~combout\);

-- Location: FF_X28_Y18_N38
\cpu|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_wr_dst_reg~combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_wr_dst_reg~q\);

-- Location: LABCELL_X22_Y18_N27
\cpu|W_rf_wren\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wren~combout\ = ( \rst_controller|rst_controller|r_sync_rst~q\ & ( \cpu|W_valid~q\ ) ) # ( !\rst_controller|rst_controller|r_sync_rst~q\ & ( \cpu|W_valid~q\ & ( \cpu|R_wr_dst_reg~q\ ) ) ) # ( \rst_controller|rst_controller|r_sync_rst~q\ & ( 
-- !\cpu|W_valid~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_wr_dst_reg~q\,
	datae => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	dataf => \cpu|ALT_INV_W_valid~q\,
	combout => \cpu|W_rf_wren~combout\);

-- Location: LABCELL_X35_Y18_N6
\cpu|R_src1[11]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_src1[11]~20_combout\ = ( \cpu|R_src1~1_combout\ & ( \cpu|Add0~9_sumout\ & ( (\cpu|R_src1~0_combout\) # (\cpu|D_iw\(15)) ) ) ) # ( !\cpu|R_src1~1_combout\ & ( \cpu|Add0~9_sumout\ & ( (\cpu|R_src1~0_combout\) # 
-- (\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(11)) ) ) ) # ( \cpu|R_src1~1_combout\ & ( !\cpu|Add0~9_sumout\ & ( (\cpu|D_iw\(15) & !\cpu|R_src1~0_combout\) ) ) ) # ( !\cpu|R_src1~1_combout\ & ( !\cpu|Add0~9_sumout\ & ( 
-- (\cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(11) & !\cpu|R_src1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011000001011111010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|StepperMotorControl_CPU_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(11),
	datab => \cpu|ALT_INV_D_iw\(15),
	datac => \cpu|ALT_INV_R_src1~0_combout\,
	datae => \cpu|ALT_INV_R_src1~1_combout\,
	dataf => \cpu|ALT_INV_Add0~9_sumout\,
	combout => \cpu|R_src1[11]~20_combout\);

-- Location: FF_X35_Y18_N7
\cpu|E_src1[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_src1[11]~20_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1[11]~DUPLICATE_q\);

-- Location: FF_X33_Y17_N37
\cpu|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[11]~18_combout\,
	asdata => \cpu|E_src1[11]~DUPLICATE_q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(11));

-- Location: LABCELL_X33_Y17_N3
\cpu|E_shift_rot_result_nxt[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[10]~14_combout\ = (!\cpu|R_ctrl_shift_rot_right~q\ & ((\cpu|E_shift_rot_result\(9)))) # (\cpu|R_ctrl_shift_rot_right~q\ & (\cpu|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(11),
	datad => \cpu|ALT_INV_E_shift_rot_result\(9),
	combout => \cpu|E_shift_rot_result_nxt[10]~14_combout\);

-- Location: FF_X33_Y17_N5
\cpu|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[10]~14_combout\,
	asdata => \cpu|E_src1\(10),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(10));

-- Location: LABCELL_X33_Y17_N21
\cpu|E_shift_rot_result_nxt[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[9]~15_combout\ = ( \cpu|E_shift_rot_result\(8) & ( (!\cpu|R_ctrl_shift_rot_right~q\) # (\cpu|E_shift_rot_result\(10)) ) ) # ( !\cpu|E_shift_rot_result\(8) & ( (\cpu|E_shift_rot_result\(10) & \cpu|R_ctrl_shift_rot_right~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_shift_rot_result\(10),
	datad => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	dataf => \cpu|ALT_INV_E_shift_rot_result\(8),
	combout => \cpu|E_shift_rot_result_nxt[9]~15_combout\);

-- Location: FF_X33_Y17_N22
\cpu|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[9]~15_combout\,
	asdata => \cpu|E_src1\(9),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(9));

-- Location: LABCELL_X31_Y17_N39
\cpu|E_shift_rot_result_nxt[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[8]~16_combout\ = ( \cpu|R_ctrl_shift_rot_right~q\ & ( \cpu|E_shift_rot_result\(9) ) ) # ( !\cpu|R_ctrl_shift_rot_right~q\ & ( \cpu|E_shift_rot_result\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_E_shift_rot_result\(7),
	datac => \cpu|ALT_INV_E_shift_rot_result\(9),
	dataf => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	combout => \cpu|E_shift_rot_result_nxt[8]~16_combout\);

-- Location: FF_X31_Y17_N40
\cpu|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[8]~16_combout\,
	asdata => \cpu|E_src1\(8),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(8));

-- Location: LABCELL_X31_Y17_N30
\cpu|E_shift_rot_result_nxt[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[7]~3_combout\ = ( \cpu|E_shift_rot_result\(6) & ( (!\cpu|R_ctrl_shift_rot_right~q\) # (\cpu|E_shift_rot_result\(8)) ) ) # ( !\cpu|E_shift_rot_result\(6) & ( (\cpu|E_shift_rot_result\(8) & \cpu|R_ctrl_shift_rot_right~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_E_shift_rot_result\(8),
	datad => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	dataf => \cpu|ALT_INV_E_shift_rot_result\(6),
	combout => \cpu|E_shift_rot_result_nxt[7]~3_combout\);

-- Location: FF_X31_Y17_N32
\cpu|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[7]~3_combout\,
	asdata => \cpu|E_src1\(7),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(7));

-- Location: LABCELL_X35_Y18_N18
\cpu|E_alu_result[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[7]~4_combout\ = ( \cpu|E_logic_result[7]~3_combout\ & ( \cpu|Add2~13_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\) # (\cpu|E_shift_rot_result\(7)) ) ) ) # ( !\cpu|E_logic_result[7]~3_combout\ & ( \cpu|Add2~13_sumout\ & ( 
-- (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\))) # (\cpu|R_ctrl_shift_rot~q\ & (\cpu|E_shift_rot_result\(7))) ) ) ) # ( \cpu|E_logic_result[7]~3_combout\ & ( !\cpu|Add2~13_sumout\ & ( (!\cpu|R_ctrl_shift_rot~q\ & ((\cpu|R_ctrl_logic~q\))) # 
-- (\cpu|R_ctrl_shift_rot~q\ & (\cpu|E_shift_rot_result\(7))) ) ) ) # ( !\cpu|E_logic_result[7]~3_combout\ & ( !\cpu|Add2~13_sumout\ & ( (\cpu|E_shift_rot_result\(7) & \cpu|R_ctrl_shift_rot~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111010001110111010001110100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_shift_rot_result\(7),
	datab => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \cpu|ALT_INV_E_logic_result[7]~3_combout\,
	dataf => \cpu|ALT_INV_Add2~13_sumout\,
	combout => \cpu|E_alu_result[7]~4_combout\);

-- Location: FF_X35_Y18_N19
\cpu|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[7]~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(7));

-- Location: LABCELL_X36_Y19_N51
\mm_interconnect_0|router_001|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal7~0_combout\ = ( !\cpu|W_alu_result\(6) & ( \cpu|W_alu_result\(5) & ( (\cpu|W_alu_result\(7) & (\mm_interconnect_0|router_001|Equal1~0_combout\ & (\mm_interconnect_0|router_001|Equal2~0_combout\ & 
-- \mm_interconnect_0|router_001|Equal1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(7),
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datac => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	datae => \cpu|ALT_INV_W_alu_result\(6),
	dataf => \cpu|ALT_INV_W_alu_result\(5),
	combout => \mm_interconnect_0|router_001|Equal7~0_combout\);

-- Location: MLABCELL_X42_Y19_N36
\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(1) & ( \mm_interconnect_0|rtx_timer_s1_translator|av_waitrequest_generated~0_combout\ & ( 
-- (!\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- \mm_interconnect_0|rtx_timer_s1_translator|av_waitrequest_generated~0_combout\ & ( (\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|router_001|Equal7~0_combout\ & 
-- (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|write~0_combout\ & !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- !\mm_interconnect_0|rtx_timer_s1_translator|av_waitrequest_generated~0_combout\ & ( (!\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000001000000001111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal7~0_combout\,
	datac => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datad => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	combout => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X42_Y19_N37
\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X33_Y19_N54
\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(0) & ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~1_combout\ ) ) # ( 
-- !\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(0) & ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~1_combout\ ) ) # ( \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(0) & ( 
-- !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg~1_combout\ & ( (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0)) # (\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011111010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg~1_combout\,
	combout => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X33_Y19_N55
\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(0));

-- Location: FF_X30_Y19_N53
\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[1][59]~q\);

-- Location: LABCELL_X30_Y19_N51
\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem~0_combout\ = ( \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[1][59]~q\ & ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ ) ) # ( 
-- !\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[1][59]~q\ & ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( !\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(1) ) ) ) # ( 
-- \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[1][59]~q\ & ( !\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\,
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X38_Y21_N33
\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[0][59]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[0][59]~1_combout\ = ( \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem~0_combout\ & ( (!\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(0)) # 
-- ((\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[0][59]~q\) # (\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0))) ) ) # ( !\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem~0_combout\ & ( 
-- (\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem_used\(0) & (!\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[0][59]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000010101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	dataf => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	combout => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[0][59]~1_combout\);

-- Location: FF_X38_Y21_N35
\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[0][59]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[0][59]~q\);

-- Location: FF_X41_Y19_N5
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[1][59]~q\);

-- Location: LABCELL_X41_Y19_N3
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem~0_combout\ = (!\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\)) # 
-- (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[1][59]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem[1][59]~q\,
	combout => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: MLABCELL_X32_Y19_N54
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[0][59]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[0][59]~1_combout\ = ( \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem~0_combout\ & ( ((!\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(0)) # 
-- (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[0][59]~q\)) # (\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0)) ) ) # ( !\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem~0_combout\ & ( 
-- (!\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(0) & \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[0][59]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101011110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	dataf => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	combout => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[0][59]~1_combout\);

-- Location: FF_X32_Y19_N55
\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[0][59]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[0][59]~q\);

-- Location: FF_X38_Y21_N50
\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]~q\);

-- Location: LABCELL_X38_Y21_N48
\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout\ = ( \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(1) & ( \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]~q\ ) ) # ( 
-- !\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(1) & ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem[1][59]~q\,
	dataf => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X38_Y21_N51
\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]~1_combout\ = ( \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout\ & ( (!\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(0)) # 
-- ((\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]~q\) # (\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))) ) ) # ( !\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout\ & ( 
-- (\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used\(0) & (!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000010101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	dataf => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	combout => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]~1_combout\);

-- Location: FF_X38_Y21_N52
\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]~q\);

-- Location: LABCELL_X38_Y21_N18
\cpu|av_ld_getting_data~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_getting_data~3_combout\ = ( \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[0][59]~q\ 
-- & (!\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[0][59]~q\ & ((!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]~q\)))) ) ) ) # ( 
-- !\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & ( \mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|mem[0][59]~q\ & 
-- ((!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]~q\))) ) ) ) # ( \mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) 
-- & ( !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem[0][59]~q\ & ((!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]~q\))) ) ) ) # ( !\mm_interconnect_0|lcd_control_slave_translator|read_latency_shift_reg\(0) & ( !\mm_interconnect_0|rtx_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111100001100000010101010100010001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rtx_timer_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	datab => \mm_interconnect_0|sysid_qsys_0_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	datad => \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	datae => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \mm_interconnect_0|rtx_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \cpu|av_ld_getting_data~3_combout\);

-- Location: FF_X38_Y21_N16
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[1][59]~q\);

-- Location: LABCELL_X38_Y21_N27
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem~0_combout\ = ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (!\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[1][59]~q\) ) ) # ( !\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[1][59]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\,
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X38_Y21_N42
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[0][59]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[0][59]~1_combout\ = ( \mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\(0) & ( \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem~0_combout\ ) ) # ( 
-- !\mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem~0_combout\)) # 
-- (\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[0][59]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datad => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	dataf => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[0][59]~1_combout\);

-- Location: FF_X38_Y21_N44
\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[0][59]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[0][59]~q\);

-- Location: FF_X37_Y17_N53
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]~q\);

-- Location: MLABCELL_X37_Y17_N51
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ = ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]~q\) ) ) # ( !\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[1][59]~q\,
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: MLABCELL_X37_Y17_N24
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]~1_combout\ = ( \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]~q\ & ( ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) 
-- & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0))) # (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\) ) ) # ( !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]~q\ & ( 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ & ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0)) # (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000101010101011111010101010101000001010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datae => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]~1_combout\);

-- Location: FF_X37_Y17_N26
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]~q\);

-- Location: MLABCELL_X37_Y17_N54
\cpu|av_ld_getting_data~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_getting_data~2_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]~q\ & ( 
-- (!\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][78]~q\) # ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]~q\)) ) ) ) # ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]~q\ & ( (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) 
-- & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]~q\) ) ) ) # ( \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]~q\ 
-- & ( (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]~q\) ) ) ) # ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]~q\ & ( 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001011100110111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][78]~q\,
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	datae => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	combout => \cpu|av_ld_getting_data~2_combout\);

-- Location: FF_X42_Y20_N17
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[1][59]~q\);

-- Location: MLABCELL_X42_Y20_N15
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem~0_combout\ = ( \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used\(1) & ( \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[1][59]~q\ ) ) # ( !\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\,
	dataf => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: MLABCELL_X42_Y20_N36
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~1_combout\ = ( \mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0) & ( \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem~0_combout\ ) ) # ( 
-- !\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem~0_combout\)) # 
-- (\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datac => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	dataf => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~1_combout\);

-- Location: FF_X42_Y20_N37
\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~q\);

-- Location: FF_X42_Y20_N32
\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[1][59]~q\);

-- Location: MLABCELL_X42_Y20_N30
\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem~0_combout\ = ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (!\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(1)) # (\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[1][59]~q\) 
-- ) ) # ( !\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[1][59]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\,
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: MLABCELL_X42_Y20_N57
\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[0][59]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[0][59]~1_combout\ = ( \mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & ( \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem~0_combout\ ) ) # ( 
-- !\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem~0_combout\)) # (\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem_used\(0) 
-- & ((\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[0][59]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datac => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	dataf => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[0][59]~1_combout\);

-- Location: FF_X42_Y20_N59
\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[0][59]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[0][59]~q\);

-- Location: FF_X42_Y20_N5
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[1][59]~q\);

-- Location: MLABCELL_X42_Y20_N3
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem~0_combout\ = ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (!\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[1][59]~q\) ) ) # ( !\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[1][59]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\,
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X42_Y20_N50
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y20_N0
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[0][59]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[0][59]~1_combout\ = ( \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem~0_combout\ ) ) # ( 
-- !\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\ & (\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem~0_combout\)) # 
-- (\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\ & ((\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[0][59]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datac => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\,
	datad => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	dataf => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[0][59]~1_combout\);

-- Location: FF_X42_Y20_N1
\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[0][59]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[0][59]~q\);

-- Location: MLABCELL_X42_Y20_N18
\cpu|av_ld_getting_data~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_getting_data~1_combout\ = ( !\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[0][59]~q\ & ( \mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~q\) # ((!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0))))) # (\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & 
-- (!\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[0][59]~q\ & ((!\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~q\) # (!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( 
-- \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[0][59]~q\ & ( !\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~q\) # ((!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0))))) # (\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & 
-- (!\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[0][59]~q\ & ((!\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~q\) # (!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( 
-- !\mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|mem[0][59]~q\ & ( !\mm_interconnect_0|pio_hex0_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~q\) # ((!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0))))) # (\mm_interconnect_0|pio_sw_s1_translator|read_latency_shift_reg\(0) & 
-- (!\mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|mem[0][59]~q\ & ((!\mm_interconnect_0|pio_key_s1_agent_rsp_fifo|mem[0][59]~q\) # (!\mm_interconnect_0|pio_key_s1_translator|read_latency_shift_reg\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101000111111001010100011111100101010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_sw_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_key_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	datac => \mm_interconnect_0|pio_key_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_sw_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	datae => \mm_interconnect_0|pio_hex0_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	dataf => \mm_interconnect_0|pio_hex0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \cpu|av_ld_getting_data~1_combout\);

-- Location: FF_X38_Y16_N32
\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[1][59]~q\);

-- Location: LABCELL_X38_Y16_N30
\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem~0_combout\ = ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (!\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[1][59]~q\) ) ) # ( !\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( (\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[1][59]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\,
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X38_Y16_N33
\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[0][59]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[0][59]~1_combout\ = ( \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ( \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem~0_combout\ ) ) # ( 
-- !\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem~0_combout\)) # 
-- (\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[0][59]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datad => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	dataf => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[0][59]~1_combout\);

-- Location: FF_X38_Y16_N34
\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[0][59]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[0][59]~q\);

-- Location: FF_X33_Y22_N11
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[1][59]~q\);

-- Location: LABCELL_X33_Y22_N9
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem~0_combout\ = ( \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[1][59]~q\ & ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ ) ) # ( 
-- !\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[1][59]~q\ & ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( !\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(1) ) ) ) # ( 
-- \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[1][59]~q\ & ( !\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\,
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: MLABCELL_X37_Y21_N0
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]~1_combout\ = ( \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem~0_combout\ & ( (!\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(0)) # 
-- ((\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]~q\) # (\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0))) ) ) # ( !\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem~0_combout\ & ( 
-- (\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem_used\(0) & (!\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	dataf => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	combout => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]~1_combout\);

-- Location: FF_X37_Y21_N1
\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]~q\);

-- Location: FF_X42_Y19_N44
\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[1][59]~q\);

-- Location: MLABCELL_X42_Y19_N42
\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem~0_combout\ = (!\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\)) # 
-- (\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[1][59]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem[1][59]~q\,
	combout => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: MLABCELL_X42_Y19_N45
\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[0][59]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[0][59]~1_combout\ = ( \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem~0_combout\ & ( (!\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(0)) # 
-- ((\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[0][59]~q\) # (\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0))) ) ) # ( !\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem~0_combout\ & ( 
-- (\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem_used\(0) & (!\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[0][59]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000010101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	dataf => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	combout => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[0][59]~1_combout\);

-- Location: FF_X42_Y19_N46
\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[0][59]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[0][59]~q\);

-- Location: LABCELL_X38_Y20_N42
\cpu|av_ld_getting_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_getting_data~0_combout\ = ( \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[0][59]~q\ & 
-- (!\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[0][59]~q\ & ((!\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]~q\) # (!\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( 
-- !\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( \mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|mem[0][59]~q\ & 
-- ((!\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]~q\) # (!\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( \mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( 
-- !\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ( (!\mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|mem[0][59]~q\ & ((!\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]~q\) # 
-- (!\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( !\mm_interconnect_0|pio_hex1_s1_translator|read_latency_shift_reg\(0) & ( !\mm_interconnect_0|pio_hex2_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|mem[0][59]~q\) # (!\mm_interconnect_0|pio_hex3_s1_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111100001100000010101010100010001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_hex2_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	datab => \mm_interconnect_0|pio_hex3_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	datac => \mm_interconnect_0|pio_hex1_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	datad => \mm_interconnect_0|pio_hex3_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \mm_interconnect_0|pio_hex1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \mm_interconnect_0|pio_hex2_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \cpu|av_ld_getting_data~0_combout\);

-- Location: LABCELL_X38_Y20_N0
\cpu|av_ld_getting_data~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_getting_data~4_combout\ = ( \cpu|av_ld_getting_data~1_combout\ & ( \cpu|av_ld_getting_data~0_combout\ & ( (\cpu|av_ld_getting_data~3_combout\ & (!\cpu|av_ld_getting_data~2_combout\ & 
-- ((!\mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|mem[0][59]~q\) # (!\mm_interconnect_0|pio_led9_s1_translator|read_latency_shift_reg\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_getting_data~3_combout\,
	datab => \mm_interconnect_0|pio_led9_s1_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	datac => \mm_interconnect_0|pio_led9_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \cpu|ALT_INV_av_ld_getting_data~2_combout\,
	datae => \cpu|ALT_INV_av_ld_getting_data~1_combout\,
	dataf => \cpu|ALT_INV_av_ld_getting_data~0_combout\,
	combout => \cpu|av_ld_getting_data~4_combout\);

-- Location: LABCELL_X41_Y19_N36
\mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout\ = ( \mm_interconnect_0|cmd_demux_001|WideOr0~4_combout\ & ( (\mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\) # 
-- (\mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\) ) ) # ( !\mm_interconnect_0|cmd_demux_001|WideOr0~4_combout\ & ( (!\sram_cvgx|slave_translator|waitrequest_reset_override~q\ & 
-- ((\mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\) # (\mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001100000011001100110000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datac => \mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_end_begintransfer~q\,
	dataf => \mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~4_combout\,
	combout => \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X41_Y19_N38
\mm_interconnect_0|cpu_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\);

-- Location: LABCELL_X41_Y19_N18
\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\ = ( !\cpu|d_read~q\ & ( (!\cpu|d_write~q\) # ((!\mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & 
-- ((!\mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\) # (!\sram_cvgx|slave_translator|waitrequest_reset_override~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111000000000000000000011111100111110000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_end_begintransfer~q\,
	datab => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~q\,
	datac => \cpu|ALT_INV_d_write~q\,
	datad => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datae => \cpu|ALT_INV_d_read~q\,
	combout => \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\);

-- Location: LABCELL_X38_Y19_N15
\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\ = ( \mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\ & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( ((\cpu|d_read~q\ & ((!\cpu|av_ld_getting_data~4_combout\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~q\)))) # (\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\) ) ) ) # ( !\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\ & ( 
-- \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( ((\cpu|d_read~q\ & ((!\cpu|av_ld_getting_data~4_combout\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~q\)))) # 
-- (\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\) ) ) ) # ( \mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\ & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( 
-- (\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\) # (\cpu|d_read~q\) ) ) ) # ( !\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\ & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( ((!\cpu|av_ld_getting_data~4_combout\ 
-- & \cpu|d_read~q\)) # (\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100101111001111110011111100101111001111110010111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_getting_data~4_combout\,
	datab => \cpu|ALT_INV_d_read~q\,
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_av_waitrequest~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][41]~q\,
	datae => \mm_interconnect_0|rsp_mux_001|ALT_INV_WideOr1~0_combout\,
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\);

-- Location: LABCELL_X38_Y19_N24
\mm_interconnect_0|cpu_data_master_translator|write_accepted~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\ = ( \mm_interconnect_0|cmd_demux_001|WideOr0~4_combout\ & ( (\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\ & 
-- \mm_interconnect_0|cpu_data_master_translator|write_accepted~q\) ) ) # ( !\mm_interconnect_0|cmd_demux_001|WideOr0~4_combout\ & ( (\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\ & (((\cpu|d_write~DUPLICATE_q\ & 
-- \sram_cvgx|slave_translator|waitrequest_reset_override~q\)) # (\mm_interconnect_0|cpu_data_master_translator|write_accepted~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110011000000010011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_write~DUPLICATE_q\,
	datab => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_av_waitrequest~1_combout\,
	datac => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~q\,
	dataf => \mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~4_combout\,
	combout => \mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\);

-- Location: FF_X38_Y19_N26
\mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q\);

-- Location: LABCELL_X38_Y19_N30
\mm_interconnect_0|cpu_data_master_translator|uav_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ = (!\mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q\ & \cpu|d_write~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~DUPLICATE_q\,
	datad => \cpu|ALT_INV_d_write~DUPLICATE_q\,
	combout => \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\);

-- Location: LABCELL_X40_Y21_N9
\cpu|the_StepperMotorControl_CPU_nios2_oci|write~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|write~2_combout\ = ( \mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ( \mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (!\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~q\,
	datae => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_write~0_combout\,
	dataf => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|write~2_combout\);

-- Location: LABCELL_X27_Y19_N0
\cpu|the_StepperMotorControl_CPU_nios2_oci|write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|write~0_combout\ = ( \mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & ( \mm_interconnect_0|router_001|Equal1~2_combout\ & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|write~2_combout\ & 
-- (((\mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & !\mm_interconnect_0|router_001|src_channel[0]~0_combout\)) # (\mm_interconnect_0|cmd_mux|saved_grant\(0)))) ) ) ) # ( !\mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & ( 
-- \mm_interconnect_0|router_001|Equal1~2_combout\ & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|write~2_combout\ & (\mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & !\mm_interconnect_0|router_001|src_channel[0]~0_combout\)) ) ) ) # ( 
-- \mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & ( !\mm_interconnect_0|router_001|Equal1~2_combout\ & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|write~2_combout\ & \mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100010000000100000001000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~2_combout\,
	datab => \mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	datac => \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~0_combout\,
	datad => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datae => \mm_interconnect_0|cmd_demux|ALT_INV_src0_valid~0_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_Equal1~2_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|write~0_combout\);

-- Location: LABCELL_X27_Y21_N57
\cpu|the_StepperMotorControl_CPU_nios2_oci|write~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|write~1_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|write~0_combout\ ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|write~0_combout\ ) ) # ( \cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\ & ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|write~0_combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_waitrequest~q\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|write~1_combout\);

-- Location: FF_X27_Y21_N58
\cpu|the_StepperMotorControl_CPU_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\);

-- Location: LABCELL_X27_Y21_N30
\cpu|the_StepperMotorControl_CPU_nios2_oci|read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|read~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|read~q\ & ( \mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~1_combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~q\ ) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|read~q\ & ( \mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~1_combout\ & ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1) ) ) ) # ( \cpu|the_StepperMotorControl_CPU_nios2_oci|read~q\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~1_combout\ & ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111110000111100000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_waitrequest~q\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_read~q\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_agent|ALT_INV_local_read~1_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|read~0_combout\);

-- Location: FF_X27_Y21_N32
\cpu|the_StepperMotorControl_CPU_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|read~q\);

-- Location: LABCELL_X27_Y21_N51
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|jtag_ram_access~q\ & ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~0_combout\);

-- Location: LABCELL_X27_Y21_N39
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~0_combout\ & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\ & (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~q\ & 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|avalon_ociram_readdata_ready~q\)) ) ) # ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~0_combout\ & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~q\ & ((!\cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\ & (\cpu|the_StepperMotorControl_CPU_nios2_oci|read~q\)) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\ & ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|avalon_ociram_readdata_ready~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111000000100000011100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_read~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_waitrequest~q\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_waitrequest~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: FF_X27_Y21_N40
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LABCELL_X27_Y21_N36
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~1_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~0_combout\ & ( 
-- ((!\cpu|the_StepperMotorControl_CPU_nios2_oci|read~q\) # ((!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|avalon_ociram_readdata_ready~q\) # 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~q\))) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~0_combout\ & ( (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~q\) # 
-- ((!\cpu|the_StepperMotorControl_CPU_nios2_oci|write~q\ & ((!\cpu|the_StepperMotorControl_CPU_nios2_oci|read~q\) # (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|avalon_ociram_readdata_ready~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101000111111111010100011111111111111011111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_write~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_read~q\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\,
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_waitrequest~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_waitrequest~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X27_Y21_N37
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~q\);

-- Location: LABCELL_X40_Y21_N45
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~1_combout\ & ( (!\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1))))) # (\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(0) & (!\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- ((!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~q\) # (\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1))))) ) ) # ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~1_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & ((!\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000001000111110100000100011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_waitrequest~q\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_agent|ALT_INV_local_read~1_combout\,
	combout => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X40_Y21_N47
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X40_Y21_N51
\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0_combout\ = ( !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|waitrequest~q\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_waitrequest~q\,
	combout => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0_combout\);

-- Location: MLABCELL_X37_Y17_N3
\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_agent|local_read~1_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0_combout\ & 
-- \sram_cvgx|slave_translator|waitrequest_reset_override~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datad => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_agent|ALT_INV_local_read~1_combout\,
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X37_Y17_N5
\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y17_N48
\mm_interconnect_0|rsp_demux|src0_valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux|src0_valid~combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][78]~q\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][78]~q\,
	combout => \mm_interconnect_0|rsp_demux|src0_valid~combout\);

-- Location: LABCELL_X36_Y21_N9
\cpu|F_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_valid~0_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]~q\ & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (!\mm_interconnect_0|rsp_demux|src0_valid~combout\ & (!\cpu|i_read~DUPLICATE_q\ & 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~q\)) ) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]~q\ & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (!\cpu|i_read~DUPLICATE_q\ & 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][41]~q\) ) ) ) # ( !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]~q\ & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( 
-- (\mm_interconnect_0|rsp_demux|src0_valid~combout\ & !\cpu|i_read~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000000000000011000000110000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datab => \cpu|ALT_INV_i_read~DUPLICATE_q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][41]~q\,
	datae => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][59]~q\,
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	combout => \cpu|F_valid~0_combout\);

-- Location: FF_X36_Y21_N49
\cpu|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|F_valid~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_valid~q\);

-- Location: MLABCELL_X32_Y20_N42
\cpu|R_valid~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|R_valid~feeder_combout\ = ( \cpu|D_valid~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|ALT_INV_D_valid~q\,
	combout => \cpu|R_valid~feeder_combout\);

-- Location: FF_X32_Y20_N44
\cpu|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|R_valid~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_valid~q\);

-- Location: LABCELL_X31_Y18_N12
\cpu|D_ctrl_alu_subtract~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_subtract~1_combout\ = ( \cpu|D_iw[1]~DUPLICATE_q\ & ( (!\cpu|D_iw[3]~DUPLICATE_q\ & (\cpu|D_iw\(2) & (!\cpu|D_iw\(0) & \cpu|D_iw\(4)))) ) ) # ( !\cpu|D_iw[1]~DUPLICATE_q\ & ( (!\cpu|D_iw[3]~DUPLICATE_q\ & (!\cpu|D_iw\(2) & (!\cpu|D_iw\(0) 
-- & \cpu|D_iw\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw\(0),
	datad => \cpu|ALT_INV_D_iw\(4),
	dataf => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	combout => \cpu|D_ctrl_alu_subtract~1_combout\);

-- Location: LABCELL_X31_Y18_N15
\cpu|D_ctrl_alu_force_xor~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~4_combout\ = ( !\cpu|D_iw\(4) & ( (\cpu|D_iw[3]~DUPLICATE_q\ & (!\cpu|D_iw\(0) & ((!\cpu|D_iw\(2)) # (\cpu|D_iw[1]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010100000000010001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	datab => \cpu|ALT_INV_D_iw\(2),
	datac => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_D_iw\(0),
	dataf => \cpu|ALT_INV_D_iw\(4),
	combout => \cpu|D_ctrl_alu_force_xor~4_combout\);

-- Location: LABCELL_X31_Y18_N6
\cpu|D_ctrl_alu_subtract~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_subtract~0_combout\ = ( \cpu|D_iw\(11) & ( (\cpu|D_iw\(14) & (\cpu|D_iw\(15) & \cpu|Equal101~6_combout\)) ) ) # ( !\cpu|D_iw\(11) & ( (\cpu|Equal101~6_combout\ & (!\cpu|D_iw\(14) $ (!\cpu|D_iw\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000000010000000100000110000001100000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(14),
	datab => \cpu|ALT_INV_D_iw\(15),
	datac => \cpu|ALT_INV_Equal101~6_combout\,
	datae => \cpu|ALT_INV_D_iw\(11),
	combout => \cpu|D_ctrl_alu_subtract~0_combout\);

-- Location: LABCELL_X31_Y18_N39
\cpu|E_alu_sub~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_sub~0_combout\ = ( \cpu|D_ctrl_alu_subtract~0_combout\ & ( \cpu|R_valid~q\ ) ) # ( !\cpu|D_ctrl_alu_subtract~0_combout\ & ( (\cpu|R_valid~q\ & ((\cpu|D_ctrl_alu_force_xor~4_combout\) # (\cpu|D_ctrl_alu_subtract~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_valid~q\,
	datab => \cpu|ALT_INV_D_ctrl_alu_subtract~1_combout\,
	datac => \cpu|ALT_INV_D_ctrl_alu_force_xor~4_combout\,
	dataf => \cpu|ALT_INV_D_ctrl_alu_subtract~0_combout\,
	combout => \cpu|E_alu_sub~0_combout\);

-- Location: FF_X31_Y18_N40
\cpu|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_sub~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_alu_sub~q\);

-- Location: LABCELL_X33_Y21_N21
\cpu|F_pc_no_crst_nxt[13]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[13]~9_combout\ = ( \cpu|Add0~45_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & ((!\cpu|F_pc_sel_nxt.10~0_combout\) # (\cpu|Add2~37_sumout\))) ) ) # ( !\cpu|Add0~45_sumout\ & ( (!\cpu|F_pc_sel_nxt.01~0_combout\ & 
-- (\cpu|F_pc_sel_nxt.10~0_combout\ & \cpu|Add2~37_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \cpu|ALT_INV_Add2~37_sumout\,
	dataf => \cpu|ALT_INV_Add0~45_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[13]~9_combout\);

-- Location: FF_X33_Y21_N23
\cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[13]~9_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(13));

-- Location: LABCELL_X33_Y21_N54
\mm_interconnect_0|router|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal1~1_combout\ = ( !\cpu|F_pc\(10) & ( !\cpu|F_pc\(11) & ( (!\cpu|F_pc\(13) & !\cpu|F_pc\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc\(13),
	datac => \cpu|ALT_INV_F_pc\(12),
	datae => \cpu|ALT_INV_F_pc\(10),
	dataf => \cpu|ALT_INV_F_pc\(11),
	combout => \mm_interconnect_0|router|Equal1~1_combout\);

-- Location: FF_X33_Y21_N49
\cpu|F_pc[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[18]~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc[18]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y21_N45
\mm_interconnect_0|router|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal1~0_combout\ = ( \cpu|F_pc\(17) & ( (!\cpu|F_pc\(16) & (!\cpu|F_pc\(14) & (\cpu|F_pc[18]~DUPLICATE_q\ & !\cpu|F_pc\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc\(16),
	datab => \cpu|ALT_INV_F_pc\(14),
	datac => \cpu|ALT_INV_F_pc[18]~DUPLICATE_q\,
	datad => \cpu|ALT_INV_F_pc\(15),
	dataf => \cpu|ALT_INV_F_pc\(17),
	combout => \mm_interconnect_0|router|Equal1~0_combout\);

-- Location: LABCELL_X36_Y21_N39
\mm_interconnect_0|router|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal1~2_combout\ = ( \mm_interconnect_0|router|Equal1~0_combout\ & ( (\mm_interconnect_0|router|Equal1~1_combout\ & \cpu|F_pc\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|router|ALT_INV_Equal1~1_combout\,
	datad => \cpu|ALT_INV_F_pc\(9),
	dataf => \mm_interconnect_0|router|ALT_INV_Equal1~0_combout\,
	combout => \mm_interconnect_0|router|Equal1~2_combout\);

-- Location: LABCELL_X36_Y21_N12
\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\ = ( !\cpu|i_read~q\ & ( (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (!\mm_interconnect_0|router|Equal1~2_combout\ & 
-- (\sram_cvgx|slave_translator|waitrequest_reset_override~q\ & !\mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datab => \mm_interconnect_0|router|ALT_INV_Equal1~2_combout\,
	datac => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datad => \mm_interconnect_0|cpu_instruction_master_agent|ALT_INV_av_readdatavalid~0_combout\,
	dataf => \cpu|ALT_INV_i_read~q\,
	combout => \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\);

-- Location: LABCELL_X36_Y21_N15
\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\ = ( \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0_combout\ & ( (\mm_interconnect_0|router|Equal1~2_combout\ & \mm_interconnect_0|cmd_mux|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|router|ALT_INV_Equal1~2_combout\,
	datac => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_write~0_combout\,
	combout => \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\);

-- Location: LABCELL_X36_Y21_N33
\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\ = ( \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & ( !\mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0_combout\ ) ) # ( 
-- !\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & ( (\sram_cvgx|slave_translator|waitrequest_reset_override~q\ & (!\mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0_combout\ & 
-- (\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\ & !\cpu|i_read~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datab => \mm_interconnect_0|cpu_instruction_master_agent|ALT_INV_av_readdatavalid~0_combout\,
	datac => \mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~1_combout\,
	datad => \cpu|ALT_INV_i_read~DUPLICATE_q\,
	dataf => \mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~q\,
	combout => \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\);

-- Location: LABCELL_X36_Y21_N24
\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout\ = ( \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\ & ( \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\ ) ) # ( 
-- !\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\ & ( \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\ ) ) # ( \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\ & ( 
-- !\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0) & 
-- ((\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\) # (\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datab => \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_count\(0),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\,
	datae => \mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~0_combout\,
	dataf => \mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~2_combout\,
	combout => \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout\);

-- Location: FF_X36_Y21_N26
\mm_interconnect_0|cpu_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\);

-- Location: LABCELL_X35_Y21_N27
\mm_interconnect_0|cmd_mux_001|src_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ = ( \mm_interconnect_0|router|Equal1~0_combout\ & ( \mm_interconnect_0|router|Equal1~1_combout\ & ( (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- (!\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & (!\cpu|i_read~DUPLICATE_q\ & !\cpu|F_pc\(9)))) ) ) ) # ( !\mm_interconnect_0|router|Equal1~0_combout\ & ( \mm_interconnect_0|router|Equal1~1_combout\ & ( 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (!\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & !\cpu|i_read~DUPLICATE_q\)) ) ) ) # ( \mm_interconnect_0|router|Equal1~0_combout\ & ( !\mm_interconnect_0|router|Equal1~1_combout\ 
-- & ( (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (!\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & !\cpu|i_read~DUPLICATE_q\)) ) ) ) # ( !\mm_interconnect_0|router|Equal1~0_combout\ & ( 
-- !\mm_interconnect_0|router|Equal1~1_combout\ & ( (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (!\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & !\cpu|i_read~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datab => \mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~q\,
	datac => \cpu|ALT_INV_i_read~DUPLICATE_q\,
	datad => \cpu|ALT_INV_F_pc\(9),
	datae => \mm_interconnect_0|router|ALT_INV_Equal1~0_combout\,
	dataf => \mm_interconnect_0|router|ALT_INV_Equal1~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\);

-- Location: LABCELL_X35_Y20_N42
\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|local_read~0_combout\ & ( \mm_interconnect_0|router_001|src_channel[0]~0_combout\ & ( \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ ) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent|local_read~0_combout\ & ( !\mm_interconnect_0|router_001|src_channel[0]~0_combout\ & ( ((\mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- !\mm_interconnect_0|router_001|Equal1~2_combout\))) # (\mm_interconnect_0|cmd_mux_001|src_valid~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100001111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \mm_interconnect_0|router_001|ALT_INV_Equal1~2_combout\,
	datad => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~0_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\);

-- Location: LABCELL_X36_Y20_N0
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used~3_combout\ = ( \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( ((\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3)) ) ) # ( !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( ((\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000011111111100010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~1_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	dataf => \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used~3_combout\);

-- Location: FF_X36_Y20_N2
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2));

-- Location: LABCELL_X36_Y20_N39
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always2~0_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2)) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(2),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always2~0_combout\);

-- Location: FF_X33_Y20_N38
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][19]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][19]~q\);

-- Location: FF_X36_Y20_N55
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][19]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][19]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][19]~q\);

-- Location: FF_X37_Y22_N25
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][19]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\);

-- Location: LABCELL_X38_Y20_N24
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~1_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(12) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(12)) # (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~1_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(12),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~1_combout\);

-- Location: FF_X38_Y20_N26
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(12));

-- Location: LABCELL_X35_Y21_N6
\cpu|av_ld_byte1_data_nxt[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[4]~1_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~1_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\) # 
-- ((\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(12) & \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\)) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~1_combout\ & ( ((\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(12) & \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\) ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~1_combout\ & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(12) & \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~1_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(12) & \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(12),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~1_combout\,
	combout => \cpu|av_ld_byte1_data_nxt[4]~1_combout\);

-- Location: LABCELL_X22_Y18_N3
\cpu|F_iw[12]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[12]~1_combout\ = ( \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (!\cpu|intr_req~0_combout\ & ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12)) # 
-- (\cpu|av_ld_byte1_data_nxt[4]~1_combout\))) ) ) ) # ( !\mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (\cpu|av_ld_byte1_data_nxt[4]~1_combout\ & !\cpu|intr_req~0_combout\) ) ) ) # ( 
-- \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12) & !\cpu|intr_req~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000001010000010100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte1_data_nxt[4]~1_combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(12),
	datac => \cpu|ALT_INV_intr_req~0_combout\,
	datae => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	combout => \cpu|F_iw[12]~1_combout\);

-- Location: FF_X22_Y18_N4
\cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[12]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(12));

-- Location: LABCELL_X28_Y18_N27
\cpu|D_ctrl_shift_logical~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_shift_logical~0_combout\ = ( !\cpu|D_iw\(13) & ( (\cpu|D_iw\(12) & \cpu|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(12),
	datad => \cpu|ALT_INV_Equal2~0_combout\,
	dataf => \cpu|ALT_INV_D_iw\(13),
	combout => \cpu|D_ctrl_shift_logical~0_combout\);

-- Location: LABCELL_X30_Y17_N45
\cpu|D_ctrl_shift_rot_right~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_shift_rot_right~0_combout\ = ( \cpu|D_iw\(14) & ( \cpu|D_ctrl_shift_logical~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_D_ctrl_shift_logical~0_combout\,
	dataf => \cpu|ALT_INV_D_iw\(14),
	combout => \cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X30_Y17_N46
\cpu|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_shift_rot_right~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_shift_rot_right~q\);

-- Location: LABCELL_X33_Y17_N57
\cpu|E_shift_rot_result_nxt[12]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[12]~17_combout\ = (!\cpu|R_ctrl_shift_rot_right~q\ & ((\cpu|E_shift_rot_result\(11)))) # (\cpu|R_ctrl_shift_rot_right~q\ & (\cpu|E_shift_rot_result\(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \cpu|ALT_INV_E_shift_rot_result\(13),
	datad => \cpu|ALT_INV_E_shift_rot_result\(11),
	combout => \cpu|E_shift_rot_result_nxt[12]~17_combout\);

-- Location: FF_X33_Y17_N58
\cpu|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_shift_rot_result_nxt[12]~17_combout\,
	asdata => \cpu|E_src1\(12),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_shift_rot_result\(12));

-- Location: LABCELL_X35_Y18_N54
\cpu|E_alu_result[12]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[12]~18_combout\ = ( \cpu|Add2~69_sumout\ & ( \cpu|R_ctrl_shift_rot~q\ & ( \cpu|E_shift_rot_result\(12) ) ) ) # ( !\cpu|Add2~69_sumout\ & ( \cpu|R_ctrl_shift_rot~q\ & ( \cpu|E_shift_rot_result\(12) ) ) ) # ( \cpu|Add2~69_sumout\ & ( 
-- !\cpu|R_ctrl_shift_rot~q\ & ( (!\cpu|R_ctrl_logic~q\) # (\cpu|E_logic_result[12]~17_combout\) ) ) ) # ( !\cpu|Add2~69_sumout\ & ( !\cpu|R_ctrl_shift_rot~q\ & ( (\cpu|E_logic_result[12]~17_combout\ & \cpu|R_ctrl_logic~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_shift_rot_result\(12),
	datab => \cpu|ALT_INV_E_logic_result[12]~17_combout\,
	datac => \cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \cpu|ALT_INV_Add2~69_sumout\,
	dataf => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	combout => \cpu|E_alu_result[12]~18_combout\);

-- Location: FF_X35_Y18_N55
\cpu|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[12]~18_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(12));

-- Location: LABCELL_X36_Y19_N27
\mm_interconnect_0|router_001|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal1~2_combout\ = (!\cpu|W_alu_result\(12) & (\cpu|W_alu_result\(11) & (\mm_interconnect_0|router_001|Equal1~0_combout\ & \mm_interconnect_0|router_001|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(12),
	datab => \cpu|ALT_INV_W_alu_result\(11),
	datac => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	combout => \mm_interconnect_0|router_001|Equal1~2_combout\);

-- Location: MLABCELL_X37_Y19_N36
\mm_interconnect_0|cmd_mux_001|last_cycle~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|last_cycle~0_combout\ = ( \mm_interconnect_0|router_001|Equal1~2_combout\ & ( \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) ) ) # ( !\mm_interconnect_0|router_001|Equal1~2_combout\ & ( \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) ) ) # ( !\mm_interconnect_0|router_001|Equal1~2_combout\ & ( !\mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( (\mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & !\mm_interconnect_0|router_001|src_channel[0]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000000000000000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~0_combout\,
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal1~2_combout\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|last_cycle~0_combout\);

-- Location: LABCELL_X35_Y21_N0
\mm_interconnect_0|cmd_mux_001|packet_in_progress~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_mux_001|update_grant~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_update_grant~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X35_Y21_N1
\mm_interconnect_0|cmd_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|packet_in_progress~q\);

-- Location: MLABCELL_X37_Y19_N30
\mm_interconnect_0|cmd_mux_001|always6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|always6~0_combout\ = ( \mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & ( !\mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( (!\mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ & 
-- (((!\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # (\mm_interconnect_0|router_001|src_channel[0]~0_combout\)) # (\mm_interconnect_0|router_001|Equal1~2_combout\))) ) ) ) # ( !\mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & ( 
-- !\mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( !\mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111101110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal1~2_combout\,
	datab => \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \mm_interconnect_0|cmd_mux_001|ALT_INV_packet_in_progress~q\,
	datae => \mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|always6~0_combout\);

-- Location: LABCELL_X36_Y21_N27
\mm_interconnect_0|cmd_mux_001|update_grant~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ = ( \mm_interconnect_0|cmd_mux_001|last_cycle~0_combout\ & ( \mm_interconnect_0|cmd_mux_001|always6~0_combout\ ) ) # ( !\mm_interconnect_0|cmd_mux_001|last_cycle~0_combout\ & ( 
-- \mm_interconnect_0|cmd_mux_001|always6~0_combout\ ) ) # ( \mm_interconnect_0|cmd_mux_001|last_cycle~0_combout\ & ( !\mm_interconnect_0|cmd_mux_001|always6~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0) & ((\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\) # (\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datab => \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_count\(0),
	datae => \mm_interconnect_0|cmd_mux_001|ALT_INV_last_cycle~0_combout\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_always6~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\);

-- Location: FF_X36_Y21_N17
\mm_interconnect_0|cmd_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|saved_grant\(0));

-- Location: LABCELL_X31_Y20_N24
\mm_interconnect_0|cmd_mux_001|src_payload[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload\(0) = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload\(0));

-- Location: MLABCELL_X37_Y22_N9
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~feeder_combout\ = \mm_interconnect_0|cmd_mux_001|src_payload\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_payload\(0),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~feeder_combout\);

-- Location: LABCELL_X36_Y20_N57
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][48]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][48]~feeder_combout\ = \mm_interconnect_0|cmd_mux_001|src_payload\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_payload\(0),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][48]~feeder_combout\);

-- Location: FF_X33_Y20_N8
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~4_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][79]~q\);

-- Location: LABCELL_X33_Y20_N6
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~4_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][79]~q\ & ( \mm_interconnect_0|cmd_mux_001|src_payload\(0) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][79]~q\ & ( 
-- \mm_interconnect_0|cmd_mux_001|src_payload\(0) & ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][79]~q\ & ( !\mm_interconnect_0|cmd_mux_001|src_payload\(0) & ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datae => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][79]~q\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_payload\(0),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~4_combout\);

-- Location: LABCELL_X33_Y20_N21
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][48]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][48]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~4_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][48]~feeder_combout\);

-- Location: FF_X33_Y20_N22
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][48]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][48]~q\);

-- Location: FF_X36_Y20_N58
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][48]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][48]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][48]~q\);

-- Location: FF_X37_Y22_N11
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][48]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\);

-- Location: LABCELL_X31_Y20_N45
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|endofpacket_reg~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|endofpacket_reg~feeder_combout\ = ( \mm_interconnect_0|cmd_mux_001|src_payload\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_payload\(0),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|endofpacket_reg~feeder_combout\);

-- Location: FF_X31_Y20_N46
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|endofpacket_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|endofpacket_reg~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|endofpacket_reg~q\);

-- Location: LABCELL_X36_Y20_N36
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_endofpacket~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_endofpacket~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0) & ( (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|endofpacket_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_endofpacket_reg~q\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_count\(0),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_endofpacket~0_combout\);

-- Location: MLABCELL_X37_Y22_N0
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][82]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][82]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_endofpacket~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_endofpacket~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][82]~feeder_combout\);

-- Location: FF_X36_Y20_N23
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][82]~q\);

-- Location: LABCELL_X36_Y20_N21
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~5_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_endofpacket~0_combout\)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & ((\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][82]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_endofpacket~0_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][82]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~5_combout\);

-- Location: FF_X35_Y20_N34
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][82]~q\);

-- Location: FF_X36_Y20_N37
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_endofpacket~0_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][82]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][82]~q\);

-- Location: FF_X37_Y22_N2
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][82]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][82]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][82]~q\);

-- Location: MLABCELL_X37_Y22_N15
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~0_combout\ = (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ & !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][82]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][82]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~0_combout\);

-- Location: MLABCELL_X37_Y22_N42
\mm_interconnect_0|rsp_demux_001|src0_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~q\ & ((!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~0_combout\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\)))) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~q\ & ((!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~0_combout\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\)))) ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( 
-- (!\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~0_combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\ & \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~q\)) ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][60]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000110000000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\,
	datab => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_always10~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_rp_valid~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][60]~q\,
	datae => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	combout => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\);

-- Location: LABCELL_X28_Y19_N51
\cpu|F_iw[16]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[16]~8_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~2_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & ( ((!\cpu|D_iw[3]~0_combout\) # 
-- ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\))) # (\mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~2_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & ( (!\cpu|D_iw[3]~0_combout\) # (\mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~2_combout\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & ( (!\cpu|D_iw[3]~0_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\)) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~2_combout\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & ( 
-- !\cpu|D_iw[3]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000010111111111001100111111111100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datad => \cpu|ALT_INV_D_iw[3]~0_combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~2_combout\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(16),
	combout => \cpu|F_iw[16]~8_combout\);

-- Location: FF_X28_Y19_N53
\cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[16]~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(16));

-- Location: MLABCELL_X32_Y16_N27
\cpu|D_ctrl_alu_force_xor~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~1_combout\ = ( \cpu|D_ctrl_alu_force_xor~0_combout\ & ( (!\cpu|D_iw\(16) & (\cpu|D_iw\(14))) # (\cpu|D_iw\(16) & ((!\cpu|D_iw\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110100011101000111010001110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(14),
	datab => \cpu|ALT_INV_D_iw\(16),
	datac => \cpu|ALT_INV_D_iw\(15),
	dataf => \cpu|ALT_INV_D_ctrl_alu_force_xor~0_combout\,
	combout => \cpu|D_ctrl_alu_force_xor~1_combout\);

-- Location: LABCELL_X31_Y18_N54
\cpu|D_ctrl_alu_force_xor~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~2_combout\ = ( \cpu|D_iw[3]~DUPLICATE_q\ & ( \cpu|D_iw[1]~DUPLICATE_q\ & ( (!\cpu|D_iw\(0) & ((!\cpu|D_iw\(4)) # (\cpu|D_iw\(2)))) ) ) ) # ( !\cpu|D_iw[3]~DUPLICATE_q\ & ( \cpu|D_iw[1]~DUPLICATE_q\ & ( (!\cpu|D_iw\(4) & 
-- !\cpu|D_iw\(0)) ) ) ) # ( \cpu|D_iw[3]~DUPLICATE_q\ & ( !\cpu|D_iw[1]~DUPLICATE_q\ & ( (!\cpu|D_iw\(0) & (!\cpu|D_iw\(2) & ((!\cpu|D_iw\(5)) # (!\cpu|D_iw\(4))))) ) ) ) # ( !\cpu|D_iw[3]~DUPLICATE_q\ & ( !\cpu|D_iw[1]~DUPLICATE_q\ & ( (\cpu|D_iw\(5) & 
-- (!\cpu|D_iw\(4) & (!\cpu|D_iw\(0) & !\cpu|D_iw\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000111000000000000011000000110000001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(5),
	datab => \cpu|ALT_INV_D_iw\(4),
	datac => \cpu|ALT_INV_D_iw\(0),
	datad => \cpu|ALT_INV_D_iw\(2),
	datae => \cpu|ALT_INV_D_iw[3]~DUPLICATE_q\,
	dataf => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	combout => \cpu|D_ctrl_alu_force_xor~2_combout\);

-- Location: MLABCELL_X32_Y16_N24
\cpu|D_ctrl_alu_force_xor~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~3_combout\ = ( !\cpu|D_ctrl_alu_force_xor~2_combout\ & ( !\cpu|D_ctrl_alu_force_xor~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_D_ctrl_alu_force_xor~1_combout\,
	dataf => \cpu|ALT_INV_D_ctrl_alu_force_xor~2_combout\,
	combout => \cpu|D_ctrl_alu_force_xor~3_combout\);

-- Location: MLABCELL_X32_Y16_N48
\cpu|D_logic_op[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_logic_op[0]~1_combout\ = (!\cpu|D_ctrl_alu_force_xor~3_combout\) # (\cpu|D_logic_op_raw[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_ctrl_alu_force_xor~3_combout\,
	datad => \cpu|ALT_INV_D_logic_op_raw[0]~1_combout\,
	combout => \cpu|D_logic_op[0]~1_combout\);

-- Location: FF_X32_Y16_N49
\cpu|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_logic_op[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_logic_op\(0));

-- Location: LABCELL_X31_Y17_N57
\cpu|E_logic_result[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[3]~0_combout\ = ( \cpu|E_src1\(3) & ( !\cpu|R_logic_op\(1) $ (((!\cpu|R_logic_op\(0)) # (!\cpu|E_src2\(3)))) ) ) # ( !\cpu|E_src1\(3) & ( (!\cpu|E_src2\(3) & (!\cpu|R_logic_op\(0) & !\cpu|R_logic_op\(1))) # (\cpu|E_src2\(3) & 
-- ((\cpu|R_logic_op\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001110000011000111100001111010000011100000110001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_R_logic_op\(0),
	datab => \cpu|ALT_INV_E_src2\(3),
	datac => \cpu|ALT_INV_R_logic_op\(1),
	datae => \cpu|ALT_INV_E_src1\(3),
	combout => \cpu|E_logic_result[3]~0_combout\);

-- Location: LABCELL_X35_Y17_N24
\cpu|E_alu_result[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[3]~0_combout\ = ( \cpu|E_shift_rot_result\(3) & ( \cpu|Add2~1_sumout\ & ( ((!\cpu|R_ctrl_logic~q\) # (\cpu|R_ctrl_shift_rot~q\)) # (\cpu|E_logic_result[3]~0_combout\) ) ) ) # ( !\cpu|E_shift_rot_result\(3) & ( \cpu|Add2~1_sumout\ & ( 
-- (!\cpu|R_ctrl_shift_rot~q\ & ((!\cpu|R_ctrl_logic~q\) # (\cpu|E_logic_result[3]~0_combout\))) ) ) ) # ( \cpu|E_shift_rot_result\(3) & ( !\cpu|Add2~1_sumout\ & ( ((\cpu|E_logic_result[3]~0_combout\ & \cpu|R_ctrl_logic~q\)) # (\cpu|R_ctrl_shift_rot~q\) ) ) 
-- ) # ( !\cpu|E_shift_rot_result\(3) & ( !\cpu|Add2~1_sumout\ & ( (\cpu|E_logic_result[3]~0_combout\ & (\cpu|R_ctrl_logic~q\ & !\cpu|R_ctrl_shift_rot~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000111110001111111010000110100001101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_logic_result[3]~0_combout\,
	datab => \cpu|ALT_INV_R_ctrl_logic~q\,
	datac => \cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datae => \cpu|ALT_INV_E_shift_rot_result\(3),
	dataf => \cpu|ALT_INV_Add2~1_sumout\,
	combout => \cpu|E_alu_result[3]~0_combout\);

-- Location: FF_X35_Y17_N25
\cpu|W_alu_result[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[3]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result[3]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y18_N48
\mm_interconnect_0|router_001|src_channel[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|src_channel[0]~3_combout\ = ( \cpu|W_alu_result\(6) & ( (\cpu|W_alu_result\(4) & (\cpu|W_alu_result\(5) & \cpu|W_alu_result\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(4),
	datab => \cpu|ALT_INV_W_alu_result\(5),
	datac => \cpu|ALT_INV_W_alu_result\(7),
	dataf => \cpu|ALT_INV_W_alu_result\(6),
	combout => \mm_interconnect_0|router_001|src_channel[0]~3_combout\);

-- Location: LABCELL_X36_Y19_N42
\mm_interconnect_0|router_001|src_channel[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|src_channel[0]~0_combout\ = ( \mm_interconnect_0|router_001|Equal1~1_combout\ & ( \mm_interconnect_0|router_001|src_channel[0]~3_combout\ & ( (\mm_interconnect_0|router_001|Equal2~0_combout\ & 
-- (\mm_interconnect_0|router_001|Equal1~0_combout\ & ((\mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\) # (\cpu|W_alu_result[3]~DUPLICATE_q\)))) ) ) ) # ( \mm_interconnect_0|router_001|Equal1~1_combout\ & ( 
-- !\mm_interconnect_0|router_001|src_channel[0]~3_combout\ & ( (\mm_interconnect_0|router_001|Equal2~0_combout\ & \mm_interconnect_0|router_001|Equal1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	datab => \mm_interconnect_0|router_001|ALT_INV_Equal2~0_combout\,
	datac => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal1~1_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~3_combout\,
	combout => \mm_interconnect_0|router_001|src_channel[0]~0_combout\);

-- Location: MLABCELL_X37_Y19_N51
\mm_interconnect_0|sram_cvgx_uas_agent|m0_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~0_combout\ = ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & ( (\mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ & 
-- ((!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[17]~1_combout\) # (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[16]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000010101010101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_payload~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[17]~1_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[16]~0_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~0_combout\);

-- Location: LABCELL_X36_Y19_N6
\mm_interconnect_0|sram_cvgx_uas_agent|m0_write\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~combout\ = ( \mm_interconnect_0|router_001|Equal1~2_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~0_combout\ & ( \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ ) ) ) # ( 
-- !\mm_interconnect_0|router_001|Equal1~2_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~0_combout\ & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (!\mm_interconnect_0|router_001|src_channel[0]~0_combout\ & 
-- \mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\))) # (\mm_interconnect_0|cmd_mux_001|src_valid~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111010011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datab => \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	datad => \mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal1~2_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~combout\);

-- Location: FF_X35_Y20_N5
\sram_cvgx|slave_translator|wait_latency_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_cvgx|slave_translator|wait_latency_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_cvgx|slave_translator|wait_latency_counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y20_N15
\sram_cvgx|slave_translator|av_begintransfer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|slave_translator|av_begintransfer~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~1_combout\ & ( (!\sram_pinsharer|pin_sharer|selected_grant\(0)) # ((!\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & 
-- ((!\sram_cvgx|tdt|c0_uav_write~0_combout\) # (!\mm_interconnect_0|sram_cvgx_uas_agent|m0_write~combout\)))) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|m0_write~1_combout\ & ( (!\sram_cvgx|tdt|c0_uav_write~0_combout\) # 
-- ((!\sram_pinsharer|pin_sharer|selected_grant\(0)) # (!\mm_interconnect_0|sram_cvgx_uas_agent|m0_write~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010111111111111101011111100111110001111110011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|tdt|ALT_INV_c0_uav_write~0_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~1_combout\,
	datac => \sram_pinsharer|pin_sharer|ALT_INV_selected_grant\(0),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~1_combout\,
	combout => \sram_cvgx|slave_translator|av_begintransfer~0_combout\);

-- Location: LABCELL_X35_Y20_N0
\sram_cvgx|slave_translator|wait_latency_counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|slave_translator|wait_latency_counter~2_combout\ = ( !\sram_cvgx|slave_translator|av_begintransfer~0_combout\ & ( (!\sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\ & (\sram_cvgx|slave_translator|waitrequest_reset_override~q\ & 
-- (!\sram_cvgx|slave_translator|wait_latency_counter[0]~DUPLICATE_q\ $ (!\sram_cvgx|slave_translator|wait_latency_counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100000000000100010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|slave_translator|ALT_INV_av_waitrequest_generated~1_combout\,
	datab => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datac => \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	datad => \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \sram_cvgx|slave_translator|ALT_INV_av_begintransfer~0_combout\,
	combout => \sram_cvgx|slave_translator|wait_latency_counter~2_combout\);

-- Location: FF_X35_Y20_N2
\sram_cvgx|slave_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_cvgx|slave_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_cvgx|slave_translator|wait_latency_counter\(1));

-- Location: LABCELL_X35_Y20_N6
\sram_cvgx|slave_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|slave_translator|wait_latency_counter~1_combout\ = ( \sram_cvgx|slave_translator|wait_latency_counter\(2) & ( !\sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\ & ( (!\sram_cvgx|slave_translator|av_begintransfer~0_combout\ & 
-- (\sram_cvgx|slave_translator|waitrequest_reset_override~q\ & ((!\sram_cvgx|slave_translator|wait_latency_counter\(1)) # (!\sram_cvgx|slave_translator|wait_latency_counter[0]~DUPLICATE_q\)))) ) ) ) # ( !\sram_cvgx|slave_translator|wait_latency_counter\(2) 
-- & ( !\sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\ & ( (\sram_cvgx|slave_translator|wait_latency_counter\(1) & (!\sram_cvgx|slave_translator|av_begintransfer~0_combout\ & (\sram_cvgx|slave_translator|wait_latency_counter[0]~DUPLICATE_q\ 
-- & \sram_cvgx|slave_translator|waitrequest_reset_override~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000001100100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter\(1),
	datab => \sram_cvgx|slave_translator|ALT_INV_av_begintransfer~0_combout\,
	datac => \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	datad => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datae => \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter\(2),
	dataf => \sram_cvgx|slave_translator|ALT_INV_av_waitrequest_generated~1_combout\,
	combout => \sram_cvgx|slave_translator|wait_latency_counter~1_combout\);

-- Location: FF_X35_Y20_N8
\sram_cvgx|slave_translator|wait_latency_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_cvgx|slave_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_cvgx|slave_translator|wait_latency_counter\(2));

-- Location: LABCELL_X35_Y20_N39
\sram_cvgx|slave_translator|av_waitrequest_generated~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|slave_translator|av_waitrequest_generated~0_combout\ = (!\sram_cvgx|slave_translator|wait_latency_counter\(2) & \sram_cvgx|slave_translator|wait_latency_counter\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter\(2),
	datad => \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter\(1),
	combout => \sram_cvgx|slave_translator|av_waitrequest_generated~0_combout\);

-- Location: LABCELL_X35_Y20_N30
\sram_cvgx|slave_translator|av_waitrequest_generated~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\ = ( \sram_cvgx|slave_translator|wait_latency_counter[0]~DUPLICATE_q\ & ( \sram_pinsharer|pin_sharer|selected_grant\(0) & ( (\mm_interconnect_0|sram_cvgx_uas_agent|m0_write~combout\ & 
-- (\sram_cvgx|tdt|c0_uav_write~0_combout\ & \sram_cvgx|slave_translator|av_waitrequest_generated~0_combout\)) ) ) ) # ( !\sram_cvgx|slave_translator|wait_latency_counter[0]~DUPLICATE_q\ & ( \sram_pinsharer|pin_sharer|selected_grant\(0) & ( 
-- (\sram_cvgx|slave_translator|av_waitrequest_generated~0_combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_agent|m0_write~combout\) # (!\sram_cvgx|tdt|c0_uav_write~0_combout\))) ) ) ) # ( !\sram_cvgx|slave_translator|wait_latency_counter[0]~DUPLICATE_q\ & ( 
-- !\sram_pinsharer|pin_sharer|selected_grant\(0) & ( \sram_cvgx|slave_translator|av_waitrequest_generated~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111110100000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~combout\,
	datac => \sram_cvgx|tdt|ALT_INV_c0_uav_write~0_combout\,
	datad => \sram_cvgx|slave_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datae => \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	dataf => \sram_pinsharer|pin_sharer|ALT_INV_selected_grant\(0),
	combout => \sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\);

-- Location: LABCELL_X35_Y20_N3
\sram_cvgx|slave_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|slave_translator|wait_latency_counter~0_combout\ = ( !\sram_cvgx|slave_translator|av_begintransfer~0_combout\ & ( (!\sram_cvgx|slave_translator|av_waitrequest_generated~1_combout\ & (\sram_cvgx|slave_translator|waitrequest_reset_override~q\ & 
-- !\sram_cvgx|slave_translator|wait_latency_counter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|slave_translator|ALT_INV_av_waitrequest_generated~1_combout\,
	datac => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	datad => \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \sram_cvgx|slave_translator|ALT_INV_av_begintransfer~0_combout\,
	combout => \sram_cvgx|slave_translator|wait_latency_counter~0_combout\);

-- Location: FF_X35_Y20_N4
\sram_cvgx|slave_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_cvgx|slave_translator|wait_latency_counter~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_cvgx|slave_translator|wait_latency_counter\(0));

-- Location: LABCELL_X36_Y19_N12
\sram_cvgx|tdt|s0_uav_waitrequest~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ = ( \sram_cvgx|slave_translator|waitrequest_reset_override~q\ & ( \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~combout\ & ( (\sram_cvgx|slave_translator|wait_latency_counter\(0) & 
-- (\sram_cvgx|tdt|c0_uav_write~0_combout\ & (\sram_cvgx|slave_translator|av_waitrequest_generated~0_combout\ & \sram_pinsharer|pin_sharer|selected_grant\(0)))) ) ) ) # ( \sram_cvgx|slave_translator|waitrequest_reset_override~q\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|m0_write~combout\ & ( (!\sram_cvgx|slave_translator|wait_latency_counter\(0) & (\sram_cvgx|slave_translator|av_waitrequest_generated~0_combout\ & \sram_pinsharer|pin_sharer|selected_grant\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000101000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter\(0),
	datab => \sram_cvgx|tdt|ALT_INV_c0_uav_write~0_combout\,
	datac => \sram_cvgx|slave_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datad => \sram_pinsharer|pin_sharer|ALT_INV_selected_grant\(0),
	datae => \sram_cvgx|slave_translator|ALT_INV_waitrequest_reset_override~q\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~combout\,
	combout => \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\);

-- Location: MLABCELL_X37_Y19_N24
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0) & ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( 
-- ((!\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\ & !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\)) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3)) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0) & ( 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & ((\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\) # (\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\))) ) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0) & ( !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0) & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & (!\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & ((\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000000000111111111111111100101010001010101101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datab => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\,
	datac => \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\,
	datad => \mm_interconnect_0|cmd_mux_001|ALT_INV_WideOr1~combout\,
	datae => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_count\(0),
	dataf => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count~0_combout\);

-- Location: FF_X37_Y19_N25
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0));

-- Location: LABCELL_X31_Y18_N36
\cpu|D_ctrl_st~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_st~0_combout\ = ( !\cpu|D_iw[1]~DUPLICATE_q\ & ( (\cpu|D_iw\(0) & \cpu|D_iw\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_D_iw\(0),
	datad => \cpu|ALT_INV_D_iw\(2),
	dataf => \cpu|ALT_INV_D_iw[1]~DUPLICATE_q\,
	combout => \cpu|D_ctrl_st~0_combout\);

-- Location: FF_X31_Y18_N37
\cpu|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_st~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_st~q\);

-- Location: LABCELL_X38_Y19_N57
\cpu|E_st_stall~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_st_stall~0_combout\ = ( \cpu|E_new_inst~q\ & ( \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( ((!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0)) # (\cpu|R_ctrl_st~q\)) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3)) 
-- ) ) ) # ( !\cpu|E_new_inst~q\ & ( \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0)) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3)) ) ) ) # ( \cpu|E_new_inst~q\ & ( 
-- !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( ((!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0)) # ((!\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\) # (\cpu|R_ctrl_st~q\))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3)) ) ) ) # ( !\cpu|E_new_inst~q\ & ( !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( ((!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0)) # 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\)) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111011101111111111101111111011101110111011101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_count\(0),
	datac => \cpu|ALT_INV_R_ctrl_st~q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\,
	datae => \cpu|ALT_INV_E_new_inst~q\,
	dataf => \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\,
	combout => \cpu|E_st_stall~0_combout\);

-- Location: LABCELL_X38_Y19_N18
\cpu|E_st_stall~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_st_stall~1_combout\ = ( \cpu|E_new_inst~q\ & ( \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\ & ( (\cpu|R_ctrl_st~q\) # (\cpu|d_write~DUPLICATE_q\) ) ) ) # ( !\cpu|E_new_inst~q\ & ( 
-- \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\ & ( \cpu|d_write~DUPLICATE_q\ ) ) ) # ( \cpu|E_new_inst~q\ & ( !\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\ & ( 
-- ((!\mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q\ & (!\cpu|d_read~q\ & \cpu|d_write~DUPLICATE_q\))) # (\cpu|R_ctrl_st~q\) ) ) ) # ( !\cpu|E_new_inst~q\ & ( !\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\ 
-- & ( (!\mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q\ & (!\cpu|d_read~q\ & \cpu|d_write~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010001111111100001111000011110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~DUPLICATE_q\,
	datab => \cpu|ALT_INV_d_read~q\,
	datac => \cpu|ALT_INV_d_write~DUPLICATE_q\,
	datad => \cpu|ALT_INV_R_ctrl_st~q\,
	datae => \cpu|ALT_INV_E_new_inst~q\,
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_av_waitrequest~1_combout\,
	combout => \cpu|E_st_stall~1_combout\);

-- Location: LABCELL_X38_Y19_N48
\cpu|E_st_stall~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|E_st_stall~2_combout\ = ( !\mm_interconnect_0|cmd_demux_001|WideOr0~3_combout\ & ( ((\cpu|E_st_stall~1_combout\ & (((!\mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\) # (\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\)) 
-- # (\cpu|E_st_stall~0_combout\)))) ) ) # ( \mm_interconnect_0|cmd_demux_001|WideOr0~3_combout\ & ( ((!\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\ & (\cpu|E_new_inst~q\ & (\cpu|R_ctrl_st~q\))) # 
-- (\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\ & (((\cpu|E_st_stall~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000110011110111111101110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_E_st_stall~0_combout\,
	datab => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_av_waitrequest~1_combout\,
	datac => \cpu|ALT_INV_E_new_inst~q\,
	datad => \cpu|ALT_INV_R_ctrl_st~q\,
	datae => \mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~3_combout\,
	dataf => \cpu|ALT_INV_E_st_stall~1_combout\,
	datag => \mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~0_combout\,
	combout => \cpu|E_st_stall~2_combout\);

-- Location: FF_X38_Y19_N56
\cpu|d_write~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|E_st_stall~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_write~DUPLICATE_q\);

-- Location: LABCELL_X38_Y19_N27
\mm_interconnect_0|cpu_data_master_agent|cp_valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ = ( \mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q\ & ( (\cpu|d_read~q\ & !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\) ) ) # ( 
-- !\mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q\ & ( ((\cpu|d_read~q\ & !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\)) # (\cpu|d_write~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_write~DUPLICATE_q\,
	datac => \cpu|ALT_INV_d_read~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\,
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_write_accepted~DUPLICATE_q\,
	combout => \mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\);

-- Location: MLABCELL_X37_Y19_N57
\mm_interconnect_0|cmd_demux_001|src0_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ = (\mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & (!\mm_interconnect_0|router_001|src_channel[0]~0_combout\ & \mm_interconnect_0|router_001|Equal1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	datac => \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~0_combout\,
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal1~2_combout\,
	combout => \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\);

-- Location: MLABCELL_X37_Y19_N0
\mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\ = ( !\mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|cmd_mux|arb|ALT_INV_grant[1]~0_combout\,
	combout => \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X40_Y21_N43
\mm_interconnect_0|cmd_mux|packet_in_progress~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux|packet_in_progress~DUPLICATE_q\);

-- Location: LABCELL_X36_Y18_N24
\mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ = ( \mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0_combout\ & ( 
-- (!\mm_interconnect_0|cmd_mux|packet_in_progress~DUPLICATE_q\) # (((\mm_interconnect_0|cmd_mux|saved_grant\(1) & \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\)) # (\mm_interconnect_0|cmd_mux|saved_grant\(0))) ) ) ) # ( 
-- !\mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & ( \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0_combout\ & ( (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ((!\mm_interconnect_0|cmd_mux|packet_in_progress~DUPLICATE_q\) # 
-- (\mm_interconnect_0|cmd_mux|saved_grant\(1)))) ) ) ) # ( \mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & ( !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0_combout\ & ( (!\mm_interconnect_0|cmd_mux|packet_in_progress~DUPLICATE_q\ & 
-- (!\mm_interconnect_0|cmd_mux|saved_grant\(0) & ((!\mm_interconnect_0|cmd_mux|saved_grant\(1)) # (!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\)))) ) ) ) # ( !\mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & ( 
-- !\mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0_combout\ & ( (!\mm_interconnect_0|cmd_mux|packet_in_progress~DUPLICATE_q\ & (!\mm_interconnect_0|cmd_mux|saved_grant\(1) & \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000100010001000000000000000101011111011101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_packet_in_progress~DUPLICATE_q\,
	datab => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\,
	datae => \mm_interconnect_0|cmd_demux|ALT_INV_src0_valid~0_combout\,
	dataf => \mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|ALT_INV_write~0_combout\,
	combout => \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X37_Y19_N1
\mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0));

-- Location: MLABCELL_X37_Y19_N54
\mm_interconnect_0|cmd_mux|arb|grant[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\ = ( \mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & ( (!\mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0)) # ((!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111111001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(0),
	datad => \mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(1),
	dataf => \mm_interconnect_0|cmd_demux|ALT_INV_src0_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\);

-- Location: FF_X37_Y19_N55
\mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1));

-- Location: LABCELL_X40_Y21_N48
\mm_interconnect_0|cmd_mux|arb|grant[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\ = ( \mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0) & ( (\mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1) & \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\) ) ) # ( 
-- !\mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0) & ( (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ((!\mm_interconnect_0|cmd_demux|src0_valid~0_combout\) # (\mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000011010000110100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(1),
	datab => \mm_interconnect_0|cmd_demux|ALT_INV_src0_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\,
	dataf => \mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(0),
	combout => \mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\);

-- Location: FF_X40_Y21_N50
\mm_interconnect_0|cmd_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|cmd_mux|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux|saved_grant\(1));

-- Location: FF_X33_Y21_N43
\cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[0]~10_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(0));

-- Location: LABCELL_X36_Y22_N3
\mm_interconnect_0|cmd_mux|src_data[38]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(38) = ( \mm_interconnect_0|cmd_mux|saved_grant\(0) & ( \cpu|F_pc\(0) ) ) # ( !\mm_interconnect_0|cmd_mux|saved_grant\(0) & ( \cpu|F_pc\(0) & ( (\mm_interconnect_0|cmd_mux|saved_grant\(1) & \cpu|W_alu_result\(2)) ) ) ) 
-- # ( \mm_interconnect_0|cmd_mux|saved_grant\(0) & ( !\cpu|F_pc\(0) & ( (\mm_interconnect_0|cmd_mux|saved_grant\(1) & \cpu|W_alu_result\(2)) ) ) ) # ( !\mm_interconnect_0|cmd_mux|saved_grant\(0) & ( !\cpu|F_pc\(0) & ( 
-- (\mm_interconnect_0|cmd_mux|saved_grant\(1) & \cpu|W_alu_result\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \cpu|ALT_INV_W_alu_result\(2),
	datae => \mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \cpu|ALT_INV_F_pc\(0),
	combout => \mm_interconnect_0|cmd_mux|src_data\(38));

-- Location: FF_X36_Y22_N4
\cpu|the_StepperMotorControl_CPU_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0));

-- Location: LABCELL_X21_Y12_N15
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_ienable\(30) & ( 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|address\(0) & \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|Equal0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(0),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_ienable\(30),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\);

-- Location: LABCELL_X17_Y12_N51
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[15]~feeder_combout\ = \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[15]~feeder_combout\);

-- Location: FF_X17_Y12_N52
\cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata[15]~feeder_combout\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|StepperMotorControl_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	sload => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(15));

-- Location: FF_X27_Y17_N5
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|readdata\(15),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LABCELL_X27_Y17_N18
\cpu|F_iw[15]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[15]~13_combout\ = ( \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( \cpu|av_ld_byte1_data_nxt[7]~4_combout\ & ( ((!\cpu|D_iw[3]~0_combout\) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)) # 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15)) ) ) ) # ( !\mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( \cpu|av_ld_byte1_data_nxt[7]~4_combout\ & ( (!\cpu|D_iw[3]~0_combout\) # 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) ) ) ) # ( \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( !\cpu|av_ld_byte1_data_nxt[7]~4_combout\ & ( (!\cpu|D_iw[3]~0_combout\) # 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15)) ) ) ) # ( !\mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( !\cpu|av_ld_byte1_data_nxt[7]~4_combout\ & ( !\cpu|D_iw[3]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110111011101110111001111110011111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(15),
	datab => \cpu|ALT_INV_D_iw[3]~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datae => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \cpu|ALT_INV_av_ld_byte1_data_nxt[7]~4_combout\,
	combout => \cpu|F_iw[15]~13_combout\);

-- Location: FF_X27_Y17_N19
\cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[15]~13_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(15));

-- Location: LABCELL_X40_Y20_N36
\cpu|D_ctrl_exception~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~1_combout\ = ( \cpu|D_iw\(12) & ( (\cpu|D_iw\(11) & (\cpu|D_iw\(13) & !\cpu|D_iw\(14))) ) ) # ( !\cpu|D_iw\(12) & ( \cpu|D_iw\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(11),
	datab => \cpu|ALT_INV_D_iw\(13),
	datac => \cpu|ALT_INV_D_iw\(14),
	dataf => \cpu|ALT_INV_D_iw\(12),
	combout => \cpu|D_ctrl_exception~1_combout\);

-- Location: LABCELL_X30_Y18_N24
\cpu|D_ctrl_exception\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~combout\ = ( \cpu|D_ctrl_exception~0_combout\ & ( \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ ) ) # ( !\cpu|D_ctrl_exception~0_combout\ & ( \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ & ( (!\cpu|D_iw\(15) & 
-- (\cpu|D_ctrl_exception~1_combout\ & (\cpu|Equal2~0_combout\ & \cpu|D_iw\(16)))) ) ) ) # ( \cpu|D_ctrl_exception~0_combout\ & ( !\cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ ) ) # ( !\cpu|D_ctrl_exception~0_combout\ & ( 
-- !\cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_D_iw\(15),
	datab => \cpu|ALT_INV_D_ctrl_exception~1_combout\,
	datac => \cpu|ALT_INV_Equal2~0_combout\,
	datad => \cpu|ALT_INV_D_iw\(16),
	datae => \cpu|ALT_INV_D_ctrl_exception~0_combout\,
	dataf => \cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \cpu|D_ctrl_exception~combout\);

-- Location: FF_X30_Y18_N26
\cpu|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_exception~combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_exception~q\);

-- Location: LABCELL_X36_Y17_N3
\cpu|F_pc_sel_nxt.10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_sel_nxt.10~0_combout\ = ( !\cpu|R_ctrl_exception~q\ & ( !\cpu|F_pc_sel_nxt~0_combout\ & ( !\cpu|R_ctrl_break~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_R_ctrl_break~DUPLICATE_q\,
	datae => \cpu|ALT_INV_R_ctrl_exception~q\,
	dataf => \cpu|ALT_INV_F_pc_sel_nxt~0_combout\,
	combout => \cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: LABCELL_X36_Y21_N0
\cpu|F_pc_no_crst_nxt[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[9]~0_combout\ = ( \cpu|Add2~73_sumout\ & ( ((\cpu|Add0~9_sumout\) # (\cpu|F_pc_sel_nxt.01~0_combout\)) # (\cpu|F_pc_sel_nxt.10~0_combout\) ) ) # ( !\cpu|Add2~73_sumout\ & ( ((!\cpu|F_pc_sel_nxt.10~0_combout\ & \cpu|Add0~9_sumout\)) # 
-- (\cpu|F_pc_sel_nxt.01~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111001111000011111100111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datad => \cpu|ALT_INV_Add0~9_sumout\,
	dataf => \cpu|ALT_INV_Add2~73_sumout\,
	combout => \cpu|F_pc_no_crst_nxt[9]~0_combout\);

-- Location: FF_X36_Y21_N2
\cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_pc_no_crst_nxt[9]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|R_ctrl_exception~q\,
	ena => \cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(9));

-- Location: LABCELL_X36_Y21_N36
\mm_interconnect_0|cmd_demux|src1_valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|src1_valid~combout\ = ( \mm_interconnect_0|router|Equal1~0_combout\ & ( (!\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & (!\cpu|i_read~DUPLICATE_q\ & ((!\cpu|F_pc\(9)) # 
-- (!\mm_interconnect_0|router|Equal1~1_combout\)))) ) ) # ( !\mm_interconnect_0|router|Equal1~0_combout\ & ( (!\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & !\cpu|i_read~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011100000000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc\(9),
	datab => \mm_interconnect_0|router|ALT_INV_Equal1~1_combout\,
	datac => \mm_interconnect_0|cpu_instruction_master_translator|ALT_INV_read_accepted~q\,
	datad => \cpu|ALT_INV_i_read~DUPLICATE_q\,
	dataf => \mm_interconnect_0|router|ALT_INV_Equal1~0_combout\,
	combout => \mm_interconnect_0|cmd_demux|src1_valid~combout\);

-- Location: LABCELL_X36_Y22_N39
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3_combout\ = ( !\mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|cmd_mux_001|arb|ALT_INV_grant[1]~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3_combout\);

-- Location: MLABCELL_X37_Y18_N42
\mm_interconnect_0|cmd_demux_001|src1_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ = ( !\mm_interconnect_0|router_001|src_channel[0]~1_combout\ & ( (!\mm_interconnect_0|router_001|Equal8~0_combout\ & (\mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & 
-- !\mm_interconnect_0|router_001|Equal1~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|ALT_INV_Equal8~0_combout\,
	datab => \mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal1~2_combout\,
	dataf => \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~1_combout\,
	combout => \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\);

-- Location: LABCELL_X36_Y19_N21
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout\ = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0)) ) ) # ( 
-- !\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|count\(0) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_count\(0),
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout\);

-- Location: LABCELL_X36_Y19_N9
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ = ( \mm_interconnect_0|router_001|Equal1~2_combout\ & ( \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout\ & ( \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ ) ) ) # ( 
-- !\mm_interconnect_0|router_001|Equal1~2_combout\ & ( \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout\ & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (!\mm_interconnect_0|router_001|src_channel[0]~0_combout\ & 
-- \mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\))) # (\mm_interconnect_0|cmd_mux_001|src_valid~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datab => \mm_interconnect_0|router_001|ALT_INV_src_channel[0]~0_combout\,
	datac => \mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	datad => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	datae => \mm_interconnect_0|router_001|ALT_INV_Equal1~2_combout\,
	dataf => \mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg[0]~2_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LABCELL_X36_Y22_N54
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ = ( \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ & ( \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( (\mm_interconnect_0|cmd_demux|src1_valid~combout\) # 
-- (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\) ) ) ) # ( !\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ & ( \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( (\mm_interconnect_0|cmd_mux_001|always6~0_combout\ & 
-- ((\mm_interconnect_0|cmd_demux|src1_valid~combout\) # (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\))) ) ) ) # ( \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ & ( !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( 
-- (!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & (\mm_interconnect_0|cmd_demux|src1_valid~combout\ & ((\mm_interconnect_0|cmd_mux_001|always6~0_combout\) # (\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\)))) # 
-- (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & (((\mm_interconnect_0|cmd_mux_001|always6~0_combout\)) # (\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\))) ) ) ) # ( !\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ & ( 
-- !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( (\mm_interconnect_0|cmd_mux_001|always6~0_combout\ & ((\mm_interconnect_0|cmd_demux|src1_valid~combout\) # (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000100110101111100000000010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\,
	datac => \mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~combout\,
	datad => \mm_interconnect_0|cmd_mux_001|ALT_INV_always6~0_combout\,
	datae => \mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg[0]~1_combout\,
	dataf => \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X36_Y22_N41
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0));

-- Location: LABCELL_X36_Y22_N36
\mm_interconnect_0|cmd_mux_001|arb|grant[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout\ = ( \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ( (\mm_interconnect_0|cmd_demux|src1_valid~combout\ & !\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0)) ) ) # ( 
-- !\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ( (\mm_interconnect_0|cmd_demux|src1_valid~combout\ & ((!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0)) # (\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001010101010001000101010101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~combout\,
	datab => \mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(0),
	datad => \mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(1),
	dataf => \mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout\);

-- Location: FF_X36_Y22_N37
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1));

-- Location: LABCELL_X36_Y21_N54
\mm_interconnect_0|cmd_mux_001|arb|grant[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout\ = ( \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ( ((!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0) & !\mm_interconnect_0|cmd_demux|src1_valid~combout\)) # 
-- (\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011001100111111001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(1),
	datac => \mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(0),
	datad => \mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~combout\,
	dataf => \mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout\);

-- Location: FF_X36_Y21_N44
\mm_interconnect_0|cmd_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|saved_grant\(1));

-- Location: MLABCELL_X37_Y19_N48
\mm_interconnect_0|cmd_mux_001|src_data[34]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(34) = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # (\cpu|d_byteenable\(2)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( 
-- \mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_d_byteenable\(2),
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(34));

-- Location: FF_X37_Y19_N50
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|byteen_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(34),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|byteen_reg\(0));

-- Location: MLABCELL_X37_Y19_N3
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[16]~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|byteen_reg\(0) & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((!\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # (!\cpu|d_byteenable\(0))))) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|byteen_reg\(0) & ( 
-- ((!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((!\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # (!\cpu|d_byteenable\(0))))) # (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100110011111110110011001111001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \cpu|ALT_INV_d_byteenable\(0),
	datad => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_byteen_reg\(0),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[16]~0_combout\);

-- Location: MLABCELL_X37_Y19_N45
\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\ = (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[16]~0_combout\ & \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[17]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[16]~0_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[17]~1_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\);

-- Location: LABCELL_X36_Y20_N3
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|comb~1_combout\ & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0)) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|comb~1_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~1_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: MLABCELL_X37_Y22_N12
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[0]~2_combout\ = ( \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( ((\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[0]~1_combout\) ) ) # ( !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( ((\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3)))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011111111000100001111111100110000111111110011000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~1_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used[0]~1_combout\,
	dataf => \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X37_Y22_N14
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0));

-- Location: MLABCELL_X37_Y22_N18
\mm_interconnect_0|sram_cvgx_uas_agent|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ = ( \sram_cvgx|slave_translator|read_latency_shift_reg\(1) & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0) ) ) # ( !\sram_cvgx|slave_translator|read_latency_shift_reg\(1) & ( 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][81]~q\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|mem_used\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][81]~q\,
	dataf => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg\(1),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\);

-- Location: LABCELL_X36_Y20_N48
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[3]~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & ( \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & ( \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2))) ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & ( !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ ) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) & ( !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\ & \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010101010101010101000000000001000101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~1_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(2),
	datae => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	dataf => \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[3]~0_combout\);

-- Location: FF_X36_Y20_N49
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used[3]~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3));

-- Location: LABCELL_X33_Y22_N15
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg~0_combout\ = ( \sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) $ 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(1)) ) ) # ( !\sram_cvgx|tdt|s0_uav_waitrequest~0_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(1) $ 
-- (((!\mm_interconnect_0|sram_cvgx_uas_agent|WideOr0~combout\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011110101000010101111010110101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_WideOr0~combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(1),
	dataf => \sram_cvgx|tdt|ALT_INV_s0_uav_waitrequest~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg~0_combout\);

-- Location: FF_X33_Y22_N17
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg~0_combout\,
	asdata => VCC,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(1));

-- Location: LABCELL_X33_Y22_N12
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[19]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[19]~2_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(1),
	dataf => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[19]~2_combout\);

-- Location: MLABCELL_X37_Y22_N24
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~feeder_combout\ = \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[19]~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_out_data[19]~2_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~feeder_combout\);

-- Location: FF_X37_Y22_N26
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~feeder_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][19]~q\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1),
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y22_N48
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_base~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_base~0_combout\ = ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_base~0_combout\);

-- Location: FF_X30_Y22_N49
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_base[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_base~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_base\(1));

-- Location: FF_X33_Y20_N35
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~8_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][51]~q\);

-- Location: LABCELL_X33_Y20_N33
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~8_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][51]~q\ ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[3][51]~q\ & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111111111111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(3),
	datae => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[3][51]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~8_combout\);

-- Location: LABCELL_X33_Y20_N15
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][51]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][51]~feeder_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem~8_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][51]~feeder_combout\);

-- Location: FF_X33_Y20_N16
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][51]~feeder_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][51]~q\);

-- Location: MLABCELL_X37_Y22_N21
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][51]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][51]~7_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2) & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always1~0_combout\ & 
-- ((\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][51]~q\))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always1~0_combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[2][51]~q\)) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(2) & ( (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][51]~q\) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_always1~0_combout\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[2][51]~q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[1][51]~q\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(2),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][51]~7_combout\);

-- Location: FF_X37_Y22_N23
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][51]~7_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][51]~q\);

-- Location: MLABCELL_X37_Y22_N54
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][51]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][51]~3_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always0~0_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(1)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[1][51]~q\) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|always0~0_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][51]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[1][51]~q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][51]~q\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_always0~0_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][51]~3_combout\);

-- Location: FF_X37_Y22_N56
\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][51]~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][51]~q\);

-- Location: MLABCELL_X37_Y22_N30
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~5_sumout\ = SUM(( (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_offset\(0) & ((!\mm_interconnect_0|sram_cvgx_uas_agent|comb~1_combout\) # 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0)))) ) + ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][51]~q\ ) + ( !VCC ))
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~6\ = CARRY(( (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_offset\(0) & ((!\mm_interconnect_0|sram_cvgx_uas_agent|comb~1_combout\) # 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0)))) ) + ( !\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][51]~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~1_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][51]~q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_burst_uncompress_address_offset\(0),
	cin => GND,
	sumout => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~5_sumout\,
	cout => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~6\);

-- Location: LABCELL_X38_Y20_N57
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|p1_burst_uncompress_address_offset[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|p1_burst_uncompress_address_offset\(0) = ( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ & ( \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_Add2~5_sumout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|p1_burst_uncompress_address_offset\(0));

-- Location: FF_X38_Y20_N58
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|p1_burst_uncompress_address_offset\(0),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_offset\(0));

-- Location: MLABCELL_X37_Y22_N33
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~1_sumout\ = SUM(( \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][51]~q\ ) + ( (!\mm_interconnect_0|sram_cvgx_uas_agent|comb~1_combout\ & 
-- (((\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_offset\(1))))) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~1_combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_offset\(1)))) # (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~q\)))) ) + ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111100001000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~1_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][51]~q\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_burst_uncompress_address_offset\(1),
	cin => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~6\,
	sumout => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~1_sumout\);

-- Location: MLABCELL_X37_Y22_N48
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|p1_burst_uncompress_address_offset[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|p1_burst_uncompress_address_offset\(1) = (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ & \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|Add2~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_Add2~1_sumout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|p1_burst_uncompress_address_offset\(1));

-- Location: FF_X37_Y22_N50
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|p1_burst_uncompress_address_offset\(1),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_offset\(1));

-- Location: MLABCELL_X37_Y22_N57
\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\ = ( !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_offset\(1) & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|burst_uncompress_address_base\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_burst_uncompress_address_base\(1),
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_burst_uncompress_address_offset\(1),
	combout => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\);

-- Location: LABCELL_X31_Y22_N30
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~12_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~13_combout\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~1_combout\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(14)) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~13_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(14),
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~13_combout\,
	combout => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~12_combout\);

-- Location: FF_X31_Y22_N31
\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg~12_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|always10~1_combout\,
	ena => \mm_interconnect_0|sram_cvgx_uas_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(14));

-- Location: LABCELL_X30_Y22_N12
\cpu|av_ld_byte1_data_nxt[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_nxt[6]~5_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~13_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(14) & ( ((!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & 
-- (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\)) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & ((!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\)))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~13_combout\ & ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(14) & ( 
-- \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][48]~q\ ) ) ) # ( \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ShiftLeft2~13_combout\ & ( !\mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|data_reg\(14) & ( 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & (\mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|source_addr[1]~0_combout\)) # (\mm_interconnect_0|sram_cvgx_uas_agent|comb~0_combout\ & 
-- ((!\mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|mem[0][19]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111000101110000000000111111110101110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|uncompressor|ALT_INV_source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][19]~DUPLICATE_q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_comb~0_combout\,
	datad => \mm_interconnect_0|sram_cvgx_uas_agent_rsp_fifo|ALT_INV_mem[0][48]~q\,
	datae => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_ShiftLeft2~13_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_rsp_width_adapter|ALT_INV_data_reg\(14),
	combout => \cpu|av_ld_byte1_data_nxt[6]~5_combout\);

-- Location: LABCELL_X28_Y20_N39
\cpu|F_iw[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|F_iw[14]~14_combout\ = ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14)) # (\cpu|intr_req~0_combout\)) # 
-- (\cpu|av_ld_byte1_data_nxt[6]~5_combout\) ) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( \mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14)) # 
-- (\cpu|intr_req~0_combout\) ) ) ) # ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( !\mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( (\cpu|intr_req~0_combout\) # (\cpu|av_ld_byte1_data_nxt[6]~5_combout\) ) ) ) # ( 
-- !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( !\mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( \cpu|intr_req~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011011101110111011100111111001111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_av_ld_byte1_data_nxt[6]~5_combout\,
	datab => \cpu|ALT_INV_intr_req~0_combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(14),
	datae => \mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	dataf => \mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	combout => \cpu|F_iw[14]~14_combout\);

-- Location: FF_X28_Y20_N40
\cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|F_iw[14]~14_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|hbreak_req~0_combout\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(14));

-- Location: LABCELL_X30_Y18_N30
\cpu|D_ctrl_break~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_break~1_combout\ = ( \cpu|D_ctrl_break~0_combout\ & ( (!\cpu|D_iw\(14) & (\cpu|D_iw\(15) & !\cpu|D_iw\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_D_iw\(14),
	datac => \cpu|ALT_INV_D_iw\(15),
	datad => \cpu|ALT_INV_D_iw\(12),
	dataf => \cpu|ALT_INV_D_ctrl_break~0_combout\,
	combout => \cpu|D_ctrl_break~1_combout\);

-- Location: FF_X30_Y18_N32
\cpu|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|D_ctrl_break~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|R_ctrl_break~q\);

-- Location: LABCELL_X30_Y18_N36
\cpu|hbreak_enabled~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|hbreak_enabled~0_combout\ = ( \cpu|Equal101~8_combout\ & ( \cpu|R_ctrl_break~q\ ) ) # ( !\cpu|Equal101~8_combout\ & ( (\cpu|hbreak_enabled~q\) # (\cpu|R_ctrl_break~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_R_ctrl_break~q\,
	datad => \cpu|ALT_INV_hbreak_enabled~q\,
	dataf => \cpu|ALT_INV_Equal101~8_combout\,
	combout => \cpu|hbreak_enabled~0_combout\);

-- Location: FF_X30_Y18_N38
\cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|hbreak_enabled~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|hbreak_enabled~q\);

-- Location: FF_X4_Y2_N29
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \cpu|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LABCELL_X4_Y2_N45
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ = 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|ALT_INV_din_s1~q\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X4_Y2_N47
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X4_Y2_N34
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ir_out\(1));

-- Location: LABCELL_X1_Y4_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_ir_out\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datac => \rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: FF_X1_Y4_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~DUPLICATE_q\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LABCELL_X7_Y3_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2_combout\);

-- Location: MLABCELL_X6_Y2_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~feeder_combout\);

-- Location: FF_X6_Y2_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LABCELL_X2_Y4_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4_combout\);

-- Location: FF_X2_Y4_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: FF_X9_Y4_N26
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(24),
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(24));

-- Location: MLABCELL_X6_Y4_N39
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~26_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(24) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(24))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(26))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(24) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(24))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(26),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(24),
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(24),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~26_combout\);

-- Location: FF_X6_Y4_N41
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~26_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(25));

-- Location: FF_X9_Y8_N26
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(25));

-- Location: LABCELL_X18_Y12_N57
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~0_combout\ = ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\ & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(25) & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(0))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(25) & 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~q\) # (\cpu|the_StepperMotorControl_CPU_nios2_oci|writedata\(0))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\ & ( (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~q\ & 
-- ((!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(25)) # 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000001110111011100000111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(25),
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|ALT_INV_writedata\(0),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_monitor_ready~q\,
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\,
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X18_Y12_N58
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~q\);

-- Location: FF_X3_Y2_N53
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|monitor_ready~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: FF_X3_Y2_N32
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: FF_X2_Y2_N52
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ir_out\(0));

-- Location: LABCELL_X1_Y4_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_ir_out\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\);

-- Location: FF_X1_Y4_N49
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LABCELL_X1_Y2_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100001101100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\);

-- Location: FF_X1_Y4_N59
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LABCELL_X1_Y4_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001101010011010100110000001100000011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	datae => \rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10_combout\);

-- Location: LABCELL_X1_Y4_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	datac => \rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9_combout\);

-- Location: LABCELL_X1_Y4_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011110111011111111101010001111100110101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[4]~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[4]~9_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\);

-- Location: FF_X1_Y4_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LABCELL_X1_Y4_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datab => \rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	datad => \rst_controller|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\);

-- Location: FF_X1_Y4_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y3_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout\);

-- Location: FF_X1_Y2_N52
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LABCELL_X1_Y2_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010011010100000101001101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\);

-- Location: MLABCELL_X6_Y2_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~feeder_combout\);

-- Location: FF_X6_Y2_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LABCELL_X1_Y3_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X1_Y3_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X1_Y4_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LABCELL_X2_Y4_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001011111101111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5_combout\);

-- Location: LABCELL_X2_Y4_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[5]~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder_combout\);

-- Location: FF_X2_Y4_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LABCELL_X2_Y3_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LABCELL_X4_Y4_N51
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(0),
	combout => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder_combout\);

-- Location: FF_X4_Y4_N52
\jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tdo~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	d => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\);

-- Location: LABCELL_X7_Y4_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000001101110000000000000100111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal3~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(0),
	dataf => \jtag_uart|StepperMotorControl_jtag_uart_alt_jtag_atlantic|ALT_INV_tdo~reg0_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LABCELL_X1_Y1_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout\);

-- Location: LABCELL_X1_Y1_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\);

-- Location: FF_X1_Y1_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LABCELL_X1_Y1_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001111110011111100111111001111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout\);

-- Location: FF_X1_Y1_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LABCELL_X1_Y1_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Add0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg[3]~DUPLICATE_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Add0~0_combout\);

-- Location: LABCELL_X1_Y1_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Add0~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg[4]~DUPLICATE_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout\);

-- Location: FF_X1_Y1_N53
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y1_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111111111101011111111111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Add0~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg[4]~DUPLICATE_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout\);

-- Location: LABCELL_X1_Y1_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder_combout\);

-- Location: FF_X1_Y1_N50
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LABCELL_X1_Y1_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011011101110111101101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg[3]~DUPLICATE_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout\);

-- Location: FF_X1_Y1_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~DUPLICATE_q\);

-- Location: FF_X1_Y1_N52
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LABCELL_X1_Y1_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg[3]~DUPLICATE_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0_combout\);

-- Location: LABCELL_X4_Y3_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LABCELL_X1_Y1_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000100000000100100010000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg[3]~DUPLICATE_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout\);

-- Location: LABCELL_X1_Y2_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: FF_X1_Y3_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: FF_X1_Y3_N59
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: FF_X1_Y3_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: FF_X1_Y3_N49
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LABCELL_X2_Y3_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X4_Y3_N49
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LABCELL_X1_Y1_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101101000000000110110100000010101000110000001010100011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg[3]~DUPLICATE_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout\);

-- Location: LABCELL_X4_Y3_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: FF_X4_Y3_N55
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LABCELL_X4_Y3_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: FF_X4_Y3_N58
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: FF_X4_Y3_N52
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: FF_X1_Y1_N32
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LABCELL_X1_Y1_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011000000000000101100000001111111000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\);

-- Location: LABCELL_X4_Y3_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(3),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~8_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LABCELL_X4_Y3_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010100010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X4_Y3_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LABCELL_X1_Y1_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110000100000000111000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg[4]~DUPLICATE_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LABCELL_X1_Y1_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100100000000101010010000000010001100000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg[4]~DUPLICATE_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LABCELL_X4_Y3_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[1]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~5_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~6_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\);

-- Location: FF_X4_Y3_N37
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LABCELL_X2_Y1_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\);

-- Location: FF_X2_Y1_N52
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: LABCELL_X2_Y1_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout\);

-- Location: FF_X2_Y1_N49
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LABCELL_X1_Y2_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LABCELL_X2_Y3_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LABCELL_X1_Y3_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: FF_X2_Y3_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LABCELL_X2_Y3_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X2_Y3_N52
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LABCELL_X2_Y3_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X2_Y3_N50
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LABCELL_X2_Y3_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X2_Y3_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LABCELL_X1_Y3_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo_bypass_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X1_Y2_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LABCELL_X1_Y2_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100001000010111010000100001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo_bypass_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LABCELL_X1_Y2_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101100010001000100011011101010101011000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~1_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: FF_X1_Y2_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LABCELL_X1_Y2_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LABCELL_X9_Y4_N42
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[21]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|ALT_INV_jdo\(21),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[21]~feeder_combout\);

-- Location: FF_X9_Y4_N43
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[21]~feeder_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~1_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(21));

-- Location: MLABCELL_X6_Y4_N42
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~22_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(21) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(21))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(23))))) ) ) # ( 
-- !\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|break_readreg\(21) & ( 
-- (!\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|MonDReg\(21))))) # 
-- (\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000110011010111110011001100001010001100110101111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(23),
	datac => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_ocimem|ALT_INV_MonDReg\(21),
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|StepperMotorControl_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datae => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_break|ALT_INV_break_readreg\(21),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~22_combout\);

-- Location: FF_X6_Y4_N44
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr~22_combout\,
	sclr => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~17_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr[30]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(22));

-- Location: LABCELL_X7_Y4_N12
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ = ( 
-- \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|sr\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_tck|ALT_INV_sr\(22),
	combout => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X7_Y4_N14
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(22));

-- Location: FF_X18_Y12_N35
\cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_jtag_debug_module_wrapper|the_StepperMotorControl_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetrequest~q\);

-- Location: IOIBUF_X68_Y12_N21
\reset_reset_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_reset_n,
	o => \reset_reset_n~input_o\);

-- Location: LABCELL_X18_Y12_N33
\rst_controller_001|rst_controller_001|merged_reset~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_controller_001|rst_controller_001|merged_reset~0_combout\ = ( \reset_reset_n~input_o\ & ( \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|resetrequest~q\ ) ) # ( !\reset_reset_n~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_StepperMotorControl_CPU_nios2_oci|the_StepperMotorControl_CPU_nios2_oci_debug|ALT_INV_resetrequest~q\,
	dataf => \ALT_INV_reset_reset_n~input_o\,
	combout => \rst_controller_001|rst_controller_001|merged_reset~0_combout\);

-- Location: FF_X4_Y5_N56
\rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputCLKENA0_outclk\,
	d => \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \rst_controller_001|rst_controller_001|ALT_INV_merged_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X4_Y5_N59
\rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputCLKENA0_outclk\,
	asdata => \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \rst_controller_001|rst_controller_001|ALT_INV_merged_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X4_Y5_N13
\rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputCLKENA0_outclk\,
	asdata => \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	clrn => \rst_controller_001|rst_controller_001|ALT_INV_merged_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FRACTIONALPLL_X0_Y14_N0
\pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 2000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
	fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \pll_100mhz|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	refclkin => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \pll_100mhz|altera_pll_i|fboutclk_wire\(0),
	tclk => \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y18_N0
\pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
	fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y18_N1
\pll_100mhz|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 2,
	dprio0_cnt_lo_div => 1,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "100.0 mhz",
	phase_shift => "0 ps",
	fractional_pll_index => 0,
	output_counter_index => 5)
-- pragma translate_on
PORT MAP (
	nen0 => \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\,
	tclk0 => \pll_100mhz|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \pll_100mhz|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \pll_100mhz|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G1
\pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \pll_100mhz|altera_pll_i|outclk_wire\(0),
	outclk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: LABCELL_X40_Y19_N0
\sram_cvgx|slave_translator|av_outputenable_pre~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|slave_translator|av_outputenable_pre~0_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & ( ((\sram_pinsharer|pin_sharer|selected_grant\(0) & \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~1_combout\)) # 
-- (\sram_cvgx|slave_translator|read_latency_shift_reg\(0)) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\ & ( \sram_cvgx|slave_translator|read_latency_shift_reg\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sram_pinsharer|pin_sharer|ALT_INV_selected_grant\(0),
	datac => \sram_cvgx|slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~1_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~1_combout\,
	combout => \sram_cvgx|slave_translator|av_outputenable_pre~0_combout\);

-- Location: FF_X40_Y19_N1
\sram_cvgx|slave_translator|av_outputenable_pre\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_cvgx|slave_translator|av_outputenable_pre~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_cvgx|slave_translator|av_outputenable_pre~q\);

-- Location: LABCELL_X36_Y20_N30
\sram_cvgx|slave_translator|av_outputenable~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|slave_translator|av_outputenable~0_combout\ = ( !\sram_cvgx|slave_translator|av_outputenable_pre~q\ & ( (!\mm_interconnect_0|sram_cvgx_uas_agent|m0_write~1_combout\) # ((!\sram_pinsharer|pin_sharer|selected_grant\(0)) # 
-- (!\mm_interconnect_0|sram_cvgx_uas_agent|local_read~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010111111111111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~1_combout\,
	datac => \sram_pinsharer|pin_sharer|ALT_INV_selected_grant\(0),
	datad => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_local_read~1_combout\,
	dataf => \sram_cvgx|slave_translator|ALT_INV_av_outputenable_pre~q\,
	combout => \sram_cvgx|slave_translator|av_outputenable~0_combout\);

-- Location: FF_X36_Y20_N31
\sram_conduit|SRAM_OE_N_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_cvgx|slave_translator|av_outputenable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_OE_N_reg\(0));

-- Location: LABCELL_X61_Y31_N51
\sram_conduit|SRAM_OE_Nen_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_conduit|SRAM_OE_Nen_reg~0_combout\ = ( !\rst_controller|rst_controller|r_sync_rst~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	combout => \sram_conduit|SRAM_OE_Nen_reg~0_combout\);

-- Location: FF_X61_Y31_N52
\sram_conduit|SRAM_OE_Nen_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_conduit|SRAM_OE_Nen_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_OE_Nen_reg~q\);

-- Location: FF_X35_Y20_N25
\sram_conduit|SRAM_CE_N_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \sram_cvgx|slave_translator|av_begintransfer~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_CE_N_reg\(0));

-- Location: LABCELL_X61_Y32_N15
\sram_conduit|SRAM_CE_Nen_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_conduit|SRAM_CE_Nen_reg~0_combout\ = ( !\rst_controller|rst_controller|r_sync_rst~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	combout => \sram_conduit|SRAM_CE_Nen_reg~0_combout\);

-- Location: FF_X61_Y32_N16
\sram_conduit|SRAM_CE_Nen_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_conduit|SRAM_CE_Nen_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_CE_Nen_reg~q\);

-- Location: FF_X37_Y19_N13
\sram_conduit|SRAM_BE_N_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[16]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_BE_N_reg\(0));

-- Location: MLABCELL_X37_Y28_N12
\sram_conduit|SRAM_BE_Nen_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_conduit|SRAM_BE_Nen_reg~0_combout\ = ( !\rst_controller|rst_controller|r_sync_rst~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	combout => \sram_conduit|SRAM_BE_Nen_reg~0_combout\);

-- Location: FF_X37_Y28_N13
\sram_conduit|SRAM_BE_Nen_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_conduit|SRAM_BE_Nen_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_BE_Nen_reg~q\);

-- Location: FF_X37_Y19_N10
\sram_conduit|SRAM_BE_N_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[17]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_BE_N_reg\(1));

-- Location: FF_X37_Y22_N46
\sram_conduit|SRAM_A_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[19]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(1));

-- Location: LABCELL_X36_Y22_N24
\mm_interconnect_0|cmd_mux_001|src_data[38]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(38) = ( \cpu|F_pc\(0) & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(2))) # (\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) ) # ( !\cpu|F_pc\(0) & ( 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datad => \cpu|ALT_INV_W_alu_result\(2),
	dataf => \cpu|ALT_INV_F_pc\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(38));

-- Location: FF_X36_Y22_N25
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(38),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(2));

-- Location: LABCELL_X36_Y22_N12
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[20]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[20]~3_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( \mm_interconnect_0|cmd_mux_001|src_data\(38) & ( 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(2) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( \mm_interconnect_0|cmd_mux_001|src_data\(38) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( !\mm_interconnect_0|cmd_mux_001|src_data\(38) & ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(2),
	datae => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(38),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[20]~3_combout\);

-- Location: FF_X36_Y22_N13
\sram_conduit|SRAM_A_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(2));

-- Location: LABCELL_X36_Y22_N27
\mm_interconnect_0|cmd_mux_001|src_data[39]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(39) = ( \cpu|W_alu_result[3]~DUPLICATE_q\ & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \cpu|F_pc\(1))) # (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) ) # ( !\cpu|W_alu_result[3]~DUPLICATE_q\ & ( 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \cpu|F_pc\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datac => \cpu|ALT_INV_F_pc\(1),
	dataf => \cpu|ALT_INV_W_alu_result[3]~DUPLICATE_q\,
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(39));

-- Location: FF_X36_Y22_N29
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(39),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(3));

-- Location: LABCELL_X36_Y22_N30
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[21]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[21]~4_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( \mm_interconnect_0|cmd_mux_001|src_data\(39) & ( 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(3) ) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( \mm_interconnect_0|cmd_mux_001|src_data\(39) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( !\mm_interconnect_0|cmd_mux_001|src_data\(39) & ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(3),
	datae => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(39),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[21]~4_combout\);

-- Location: FF_X36_Y22_N31
\sram_conduit|SRAM_A_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(3));

-- Location: LABCELL_X36_Y22_N42
\mm_interconnect_0|cmd_mux_001|src_data[40]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(40) = ( \cpu|F_pc\(2) & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(4))) # (\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) ) # ( !\cpu|F_pc\(2) & ( 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \cpu|ALT_INV_W_alu_result\(4),
	dataf => \cpu|ALT_INV_F_pc\(2),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(40));

-- Location: FF_X36_Y22_N43
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(40),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(4));

-- Location: LABCELL_X36_Y22_N48
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[22]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[22]~5_combout\ = ( \mm_interconnect_0|cmd_mux_001|src_data\(40) & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(4)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|src_data\(40) & ( (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(4) & 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(4),
	datad => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(40),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[22]~5_combout\);

-- Location: FF_X36_Y22_N49
\sram_conduit|SRAM_A_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[22]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(4));

-- Location: LABCELL_X36_Y18_N39
\mm_interconnect_0|cmd_mux_001|src_data[41]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(41) = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(5))) # (\cpu|F_pc\(3)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc\(3),
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \cpu|ALT_INV_W_alu_result\(5),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(41));

-- Location: FF_X36_Y18_N40
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(41),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(5));

-- Location: LABCELL_X21_Y18_N57
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[23]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[23]~6_combout\ = ( \mm_interconnect_0|cmd_mux_001|src_data\(41) & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(5)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|src_data\(41) & ( (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(5) & 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(5),
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(41),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[23]~6_combout\);

-- Location: FF_X21_Y18_N58
\sram_conduit|SRAM_A_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(5));

-- Location: LABCELL_X36_Y18_N15
\mm_interconnect_0|cmd_mux_001|src_data[42]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(42) = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(6))) # (\cpu|F_pc\(4)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \cpu|ALT_INV_W_alu_result\(6),
	datad => \cpu|ALT_INV_F_pc\(4),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(42));

-- Location: FF_X36_Y18_N16
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(42),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(6));

-- Location: LABCELL_X21_Y18_N36
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[24]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[24]~7_combout\ = ( \mm_interconnect_0|cmd_mux_001|src_data\(42) & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(6)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|src_data\(42) & ( (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(6),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(42),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[24]~7_combout\);

-- Location: FF_X21_Y18_N37
\sram_conduit|SRAM_A_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[24]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(6));

-- Location: LABCELL_X36_Y19_N57
\mm_interconnect_0|cmd_mux_001|src_data[43]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(43) = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \cpu|F_pc\(5))) # (\cpu|W_alu_result\(7)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \cpu|F_pc\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(7),
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datad => \cpu|ALT_INV_F_pc\(5),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(43));

-- Location: FF_X36_Y19_N59
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(43),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(7));

-- Location: MLABCELL_X37_Y23_N15
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[25]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[25]~8_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(7) & ( \mm_interconnect_0|cmd_mux_001|src_data\(43) ) ) # ( 
-- !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(7) & ( \mm_interconnect_0|cmd_mux_001|src_data\(43) & ( !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ ) ) ) # ( 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(7) & ( !\mm_interconnect_0|cmd_mux_001|src_data\(43) & ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	datae => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(7),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(43),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[25]~8_combout\);

-- Location: FF_X37_Y23_N16
\sram_conduit|SRAM_A_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[25]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(7));

-- Location: LABCELL_X22_Y19_N6
\mm_interconnect_0|cmd_mux_001|src_data[44]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(44) = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( ((\cpu|F_pc\(6) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (\cpu|W_alu_result\(8)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( 
-- (\cpu|F_pc\(6) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_F_pc\(6),
	datab => \cpu|ALT_INV_W_alu_result\(8),
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(44));

-- Location: FF_X22_Y19_N7
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(44),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(8));

-- Location: LABCELL_X22_Y19_N12
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[26]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[26]~9_combout\ = ( \mm_interconnect_0|cmd_mux_001|src_data\(44) & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(8)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|src_data\(44) & ( (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(8) & 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(8),
	datac => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(44),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[26]~9_combout\);

-- Location: FF_X22_Y19_N13
\sram_conduit|SRAM_A_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(8));

-- Location: LABCELL_X22_Y19_N3
\mm_interconnect_0|cmd_mux_001|src_data[45]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(45) = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\cpu|F_pc\(7)) # (\cpu|W_alu_result\(9)) ) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( 
-- \mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \cpu|W_alu_result\(9) ) ) ) # ( \mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( !\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \cpu|F_pc\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100110011001100110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(9),
	datac => \cpu|ALT_INV_F_pc\(7),
	datae => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(45));

-- Location: FF_X22_Y19_N4
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(45),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(9));

-- Location: LABCELL_X22_Y19_N45
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[27]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[27]~10_combout\ = ( \mm_interconnect_0|cmd_mux_001|src_data\(45) & ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(9) ) ) # ( !\mm_interconnect_0|cmd_mux_001|src_data\(45) & ( 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(9) & ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ ) ) ) # ( \mm_interconnect_0|cmd_mux_001|src_data\(45) & ( 
-- !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(9) & ( !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	datae => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(45),
	dataf => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(9),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[27]~10_combout\);

-- Location: FF_X22_Y19_N46
\sram_conduit|SRAM_A_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(9));

-- Location: LABCELL_X22_Y19_N54
\mm_interconnect_0|cmd_mux_001|src_data[46]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(46) = ( \cpu|F_pc\(8) & ( \cpu|W_alu_result\(10) & ( (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # (\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) ) ) # ( !\cpu|F_pc\(8) & ( \cpu|W_alu_result\(10) & ( 
-- \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) ) ) # ( \cpu|F_pc\(8) & ( !\cpu|W_alu_result\(10) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100110011001100110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datae => \cpu|ALT_INV_F_pc\(8),
	dataf => \cpu|ALT_INV_W_alu_result\(10),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(46));

-- Location: FF_X22_Y19_N55
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(46),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(10));

-- Location: LABCELL_X22_Y19_N39
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[28]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[28]~11_combout\ = ( \mm_interconnect_0|cmd_mux_001|src_data\(46) & ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(10) ) ) ) # ( !\mm_interconnect_0|cmd_mux_001|src_data\(46) & ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ( 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(10) ) ) ) # ( \mm_interconnect_0|cmd_mux_001|src_data\(46) & ( !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(10),
	datae => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(46),
	dataf => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[28]~11_combout\);

-- Location: FF_X22_Y19_N40
\sram_conduit|SRAM_A_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(10));

-- Location: LABCELL_X36_Y19_N24
\mm_interconnect_0|cmd_mux_001|src_data[47]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(47) = ( \cpu|F_pc\(9) & ( ((\cpu|W_alu_result\(11) & \mm_interconnect_0|cmd_mux_001|saved_grant\(1))) # (\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) ) # ( !\cpu|F_pc\(9) & ( (\cpu|W_alu_result\(11) & 
-- \mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ALT_INV_W_alu_result\(11),
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \cpu|ALT_INV_F_pc\(9),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(47));

-- Location: FF_X36_Y19_N25
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(47),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(11));

-- Location: LABCELL_X35_Y19_N36
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[29]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[29]~12_combout\ = ( \mm_interconnect_0|cmd_mux_001|src_data\(47) & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(11)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|src_data\(47) & ( (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(11) & 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(11),
	datac => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(47),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[29]~12_combout\);

-- Location: FF_X35_Y19_N37
\sram_conduit|SRAM_A_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[29]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(11));

-- Location: LABCELL_X36_Y21_N3
\mm_interconnect_0|cmd_mux_001|src_data[48]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(48) = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( ((\cpu|W_alu_result\(12) & \mm_interconnect_0|cmd_mux_001|saved_grant\(1))) # (\cpu|F_pc\(10)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( 
-- (\cpu|W_alu_result\(12) & \mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(12),
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \cpu|ALT_INV_F_pc\(10),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(48));

-- Location: FF_X36_Y19_N23
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|cmd_mux_001|src_data\(48),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(12));

-- Location: LABCELL_X36_Y20_N33
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[30]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[30]~13_combout\ = ( \mm_interconnect_0|cmd_mux_001|src_data\(48) & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(12)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|src_data\(48) & ( (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	datad => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(12),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(48),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[30]~13_combout\);

-- Location: FF_X36_Y20_N34
\sram_conduit|SRAM_A_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[30]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(12));

-- Location: LABCELL_X35_Y21_N18
\mm_interconnect_0|cmd_mux_001|src_data[49]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(49) = ( \cpu|F_pc\(11) & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(13))) # (\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) ) # ( !\cpu|F_pc\(11) & ( 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \cpu|ALT_INV_W_alu_result\(13),
	dataf => \cpu|ALT_INV_F_pc\(11),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(49));

-- Location: FF_X35_Y21_N19
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(49),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(13));

-- Location: LABCELL_X35_Y21_N12
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[31]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[31]~14_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(13) & ( (\mm_interconnect_0|cmd_mux_001|src_data\(49)) # 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) ) ) # ( !\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(13) & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & 
-- \mm_interconnect_0|cmd_mux_001|src_data\(49)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(49),
	dataf => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(13),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[31]~14_combout\);

-- Location: FF_X35_Y21_N13
\sram_conduit|SRAM_A_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[31]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(13));

-- Location: LABCELL_X35_Y21_N48
\mm_interconnect_0|cmd_mux_001|src_data[50]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(50) = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( ((\cpu|F_pc\(12) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (\cpu|W_alu_result\(14)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( 
-- (\cpu|F_pc\(12) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010101110101011100000011000000110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_W_alu_result\(14),
	datab => \cpu|ALT_INV_F_pc\(12),
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datae => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(50));

-- Location: FF_X35_Y21_N50
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(50),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(14));

-- Location: LABCELL_X35_Y21_N42
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[32]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[32]~15_combout\ = ( \mm_interconnect_0|cmd_mux_001|src_data\(50) & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(14)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|src_data\(50) & ( (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(14) & 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(14),
	datad => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(50),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[32]~15_combout\);

-- Location: FF_X35_Y21_N43
\sram_conduit|SRAM_A_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[32]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(14));

-- Location: FF_X35_Y19_N22
\cpu|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|E_alu_result[15]~10_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_alu_result\(15));

-- Location: LABCELL_X35_Y21_N54
\mm_interconnect_0|cmd_mux_001|src_data[51]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(51) = ( \cpu|F_pc\(13) & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(15))) # (\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) ) # ( !\cpu|F_pc\(13) & ( 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \cpu|ALT_INV_W_alu_result\(15),
	dataf => \cpu|ALT_INV_F_pc\(13),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(51));

-- Location: FF_X35_Y21_N55
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(51),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(15));

-- Location: LABCELL_X35_Y21_N36
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[33]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[33]~16_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|cmd_mux_001|src_data\(51)))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(15),
	datac => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	datad => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(51),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[33]~16_combout\);

-- Location: FF_X35_Y21_N37
\sram_conduit|SRAM_A_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[33]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(15));

-- Location: LABCELL_X35_Y21_N21
\mm_interconnect_0|cmd_mux_001|src_data[52]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(52) = ( \cpu|F_pc\(14) & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(16))) # (\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) ) # ( !\cpu|F_pc\(14) & ( 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \cpu|ALT_INV_W_alu_result\(16),
	dataf => \cpu|ALT_INV_F_pc\(14),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(52));

-- Location: FF_X35_Y21_N22
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(52),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(16));

-- Location: LABCELL_X35_Y21_N33
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[34]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[34]~17_combout\ = ( \mm_interconnect_0|cmd_mux_001|src_data\(52) & ( (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\) # 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(16)) ) ) # ( !\mm_interconnect_0|cmd_mux_001|src_data\(52) & ( (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & 
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(16),
	datae => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(52),
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[34]~17_combout\);

-- Location: FF_X35_Y21_N34
\sram_conduit|SRAM_A_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[34]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(16));

-- Location: LABCELL_X35_Y21_N57
\mm_interconnect_0|cmd_mux_001|src_data[53]\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(53) = (!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\cpu|W_alu_result\(17)))) # (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- (((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|W_alu_result\(17))) # (\cpu|F_pc\(15))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \cpu|ALT_INV_W_alu_result\(17),
	datad => \cpu|ALT_INV_F_pc\(15),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(53));

-- Location: FF_X35_Y21_N58
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(53),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(17));

-- Location: LABCELL_X35_Y21_N39
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[35]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[35]~18_combout\ = (!\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|cmd_mux_001|src_data\(53)))) # 
-- (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|address_reg\(17)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_address_reg\(17),
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_data\(53),
	datad => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|ALT_INV_use_reg~q\,
	combout => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[35]~18_combout\);

-- Location: FF_X35_Y21_N41
\sram_conduit|SRAM_A_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|out_data[35]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_A_reg\(17));

-- Location: LABCELL_X35_Y20_N12
\sram_cvgx|tdt|c0_uav_write~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|tdt|c0_uav_write~1_combout\ = ( \mm_interconnect_0|sram_cvgx_uas_agent|m0_write~0_combout\ & ( (\sram_cvgx|tdt|c0_uav_write~0_combout\ & ((\mm_interconnect_0|cmd_mux_001|src_valid~0_combout\) # 
-- (\mm_interconnect_0|cmd_mux_001|src_valid~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|tdt|ALT_INV_c0_uav_write~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~1_combout\,
	datad => \mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	dataf => \mm_interconnect_0|sram_cvgx_uas_agent|ALT_INV_m0_write~0_combout\,
	combout => \sram_cvgx|tdt|c0_uav_write~1_combout\);

-- Location: LABCELL_X35_Y20_N27
\sram_cvgx|slave_translator|av_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_cvgx|slave_translator|av_write~0_combout\ = ( \sram_pinsharer|pin_sharer|selected_grant\(0) & ( ((!\sram_cvgx|tdt|c0_uav_write~1_combout\) # (!\sram_cvgx|slave_translator|wait_latency_counter\(1) $ 
-- (\sram_cvgx|slave_translator|wait_latency_counter[0]~DUPLICATE_q\))) # (\sram_cvgx|slave_translator|wait_latency_counter\(2)) ) ) # ( !\sram_pinsharer|pin_sharer|selected_grant\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110111111011111111111111111111111101111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter\(1),
	datab => \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter\(2),
	datac => \sram_cvgx|tdt|ALT_INV_c0_uav_write~1_combout\,
	datad => \sram_cvgx|slave_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	datae => \sram_pinsharer|pin_sharer|ALT_INV_selected_grant\(0),
	combout => \sram_cvgx|slave_translator|av_write~0_combout\);

-- Location: FF_X35_Y20_N28
\sram_conduit|SRAM_WE_N_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_cvgx|slave_translator|av_write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_WE_N_reg\(0));

-- Location: LABCELL_X41_Y28_N12
\sram_conduit|SRAM_WE_Nen_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sram_conduit|SRAM_WE_Nen_reg~0_combout\ = ( !\rst_controller|rst_controller|r_sync_rst~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	combout => \sram_conduit|SRAM_WE_Nen_reg~0_combout\);

-- Location: FF_X41_Y28_N13
\sram_conduit|SRAM_WE_Nen_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_conduit|SRAM_WE_Nen_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_WE_Nen_reg~q\);

-- Location: LABCELL_X43_Y18_N24
\mm_interconnect_0|cmd_mux_001|src_payload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ = ( \cpu|d_writedata\(0) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\);

-- Location: FF_X21_Y18_N13
\cpu|d_writedata[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cpu|d_writedata[16]~feeder_combout\,
	asdata => \cpu|StepperMotorControl_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_writedata[16]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y18_N3
\mm_interconnect_0|cmd_mux_001|src_payload~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|d_writedata[16]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \cpu|ALT_INV_d_writedata[16]~DUPLICATE_q\,
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\);

-- Location: FF_X36_Y18_N4
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(0));

-- Location: FF_X43_Y18_N26
\sram_conduit|SRAM_D_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(0),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(0));

-- Location: FF_X35_Y20_N14
\sram_conduit|SRAM_D_outen_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \sram_cvgx|tdt|c0_uav_write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_outen_reg~q\);

-- Location: MLABCELL_X32_Y22_N36
\mm_interconnect_0|cmd_mux_001|src_payload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ = ( \cpu|d_writedata\(1) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\);

-- Location: MLABCELL_X37_Y18_N21
\mm_interconnect_0|cmd_mux_001|src_payload~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ = ( \cpu|d_writedata\(17) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(17),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\);

-- Location: FF_X37_Y19_N34
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	sload => VCC,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(1));

-- Location: FF_X32_Y22_N37
\sram_conduit|SRAM_D_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(1),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(1));

-- Location: LABCELL_X43_Y18_N30
\mm_interconnect_0|cmd_mux_001|src_payload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \cpu|d_writedata\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_writedata\(2),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\);

-- Location: LABCELL_X36_Y18_N30
\mm_interconnect_0|cmd_mux_001|src_payload~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \cpu|ALT_INV_d_writedata\(18),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\);

-- Location: FF_X36_Y18_N31
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(2));

-- Location: FF_X43_Y18_N31
\sram_conduit|SRAM_D_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(2),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(2));

-- Location: LABCELL_X43_Y18_N36
\mm_interconnect_0|cmd_mux_001|src_payload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \cpu|ALT_INV_d_writedata\(3),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\);

-- Location: LABCELL_X36_Y18_N12
\mm_interconnect_0|cmd_mux_001|src_payload~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \cpu|ALT_INV_d_writedata\(19),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\);

-- Location: FF_X36_Y18_N13
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(3));

-- Location: FF_X43_Y18_N37
\sram_conduit|SRAM_D_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(3),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(3));

-- Location: LABCELL_X43_Y18_N27
\mm_interconnect_0|cmd_mux_001|src_payload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ = ( \cpu|d_writedata\(4) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(4),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\);

-- Location: LABCELL_X36_Y18_N6
\mm_interconnect_0|cmd_mux_001|src_payload~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ = ( \cpu|d_writedata\(20) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(20),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\);

-- Location: FF_X36_Y18_N7
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(4));

-- Location: FF_X43_Y18_N28
\sram_conduit|SRAM_D_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(4),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(4));

-- Location: LABCELL_X35_Y21_N15
\mm_interconnect_0|cmd_mux_001|src_payload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ = ( \cpu|d_writedata\(5) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(5),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\);

-- Location: LABCELL_X36_Y18_N36
\mm_interconnect_0|cmd_mux_001|src_payload~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ = ( \cpu|d_writedata\(21) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(21),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\);

-- Location: FF_X36_Y18_N37
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(5));

-- Location: FF_X35_Y21_N16
\sram_conduit|SRAM_D_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(5),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(5));

-- Location: MLABCELL_X32_Y22_N21
\mm_interconnect_0|cmd_mux_001|src_payload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ = ( \cpu|d_writedata[6]~DUPLICATE_q\ & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata[6]~DUPLICATE_q\,
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\);

-- Location: LABCELL_X36_Y19_N30
\mm_interconnect_0|cmd_mux_001|src_payload~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ = ( \cpu|d_writedata\(22) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(22),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\);

-- Location: FF_X36_Y19_N32
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(6));

-- Location: FF_X32_Y22_N22
\sram_conduit|SRAM_D_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(6),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(6));

-- Location: MLABCELL_X32_Y22_N0
\mm_interconnect_0|cmd_mux_001|src_payload~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ = ( \cpu|d_writedata\(7) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datae => \cpu|ALT_INV_d_writedata\(7),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\);

-- Location: LABCELL_X36_Y18_N18
\mm_interconnect_0|cmd_mux_001|src_payload~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ = ( \cpu|d_writedata\(23) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(23),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\);

-- Location: FF_X36_Y18_N19
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(7));

-- Location: FF_X32_Y22_N1
\sram_conduit|SRAM_D_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(7),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(7));

-- Location: MLABCELL_X32_Y22_N33
\mm_interconnect_0|cmd_mux_001|src_payload~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ = ( \cpu|d_writedata\(8) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(8),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\);

-- Location: LABCELL_X36_Y18_N33
\mm_interconnect_0|cmd_mux_001|src_payload~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ = ( \cpu|d_writedata\(24) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(24),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\);

-- Location: FF_X36_Y18_N35
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(8));

-- Location: FF_X32_Y22_N35
\sram_conduit|SRAM_D_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(8),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(8));

-- Location: LABCELL_X43_Y18_N42
\mm_interconnect_0|cmd_mux_001|src_payload~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \cpu|ALT_INV_d_writedata\(9),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\);

-- Location: MLABCELL_X37_Y18_N36
\mm_interconnect_0|cmd_mux_001|src_payload~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ = ( \cpu|d_writedata\(25) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(25),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\);

-- Location: FF_X37_Y18_N37
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(9));

-- Location: FF_X43_Y18_N43
\sram_conduit|SRAM_D_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(9),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(9));

-- Location: MLABCELL_X37_Y21_N36
\mm_interconnect_0|cmd_mux_001|src_payload~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ = ( \cpu|d_writedata\(10) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(10),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\);

-- Location: MLABCELL_X37_Y18_N45
\mm_interconnect_0|cmd_mux_001|src_payload~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \cpu|d_writedata\(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_writedata\(26),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\);

-- Location: FF_X37_Y18_N46
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(10));

-- Location: FF_X37_Y21_N37
\sram_conduit|SRAM_D_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(10),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(10));

-- Location: MLABCELL_X32_Y22_N12
\mm_interconnect_0|cmd_mux_001|src_payload~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ = ( \cpu|d_writedata\(11) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(11),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\);

-- Location: LABCELL_X36_Y18_N0
\mm_interconnect_0|cmd_mux_001|src_payload~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ = ( \cpu|d_writedata\(27) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(27),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\);

-- Location: FF_X36_Y18_N1
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(11));

-- Location: FF_X32_Y22_N13
\sram_conduit|SRAM_D_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(11),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(11));

-- Location: MLABCELL_X32_Y22_N9
\mm_interconnect_0|cmd_mux_001|src_payload~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ = (\cpu|d_writedata\(12) & \mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata\(12),
	datad => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\);

-- Location: LABCELL_X36_Y18_N51
\mm_interconnect_0|cmd_mux_001|src_payload~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ = ( \cpu|d_writedata\(28) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(28),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\);

-- Location: FF_X36_Y18_N52
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(12));

-- Location: FF_X32_Y22_N10
\sram_conduit|SRAM_D_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(12),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(12));

-- Location: LABCELL_X43_Y18_N39
\mm_interconnect_0|cmd_mux_001|src_payload~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \cpu|ALT_INV_d_writedata\(13),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\);

-- Location: LABCELL_X36_Y16_N36
\mm_interconnect_0|cmd_mux_001|src_payload~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \cpu|ALT_INV_d_writedata\(29),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\);

-- Location: FF_X36_Y16_N37
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(13));

-- Location: FF_X43_Y18_N40
\sram_conduit|SRAM_D_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(13),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(13));

-- Location: LABCELL_X43_Y18_N45
\mm_interconnect_0|cmd_mux_001|src_payload~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ = ( \cpu|d_writedata\(14) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \cpu|ALT_INV_d_writedata\(14),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\);

-- Location: LABCELL_X36_Y16_N54
\mm_interconnect_0|cmd_mux_001|src_payload~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \cpu|d_writedata\(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ALT_INV_d_writedata\(30),
	datae => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\);

-- Location: FF_X36_Y16_N55
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(14));

-- Location: FF_X43_Y18_N47
\sram_conduit|SRAM_D_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(14),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(14));

-- Location: LABCELL_X38_Y16_N36
\mm_interconnect_0|cmd_mux_001|src_payload~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ = ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \cpu|d_writedata\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ALT_INV_d_writedata\(15),
	dataf => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\);

-- Location: LABCELL_X36_Y16_N24
\mm_interconnect_0|cmd_mux_001|src_payload~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ = ( \cpu|d_writedata\(31) & ( \mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datae => \cpu|ALT_INV_d_writedata\(31),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~32_combout\);

-- Location: FF_X36_Y16_N25
\mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~32_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(15));

-- Location: FF_X38_Y16_N37
\sram_conduit|SRAM_D_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\,
	asdata => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|data_reg\(15),
	sload => \mm_interconnect_0|sram_cvgx_uas_cmd_width_adapter|use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sram_conduit|SRAM_D_reg\(15));

-- Location: LABCELL_X41_Y20_N24
\lcd|LCD_E~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \lcd|LCD_E~1_combout\ = ( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(0) & ( (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(4) & (((\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(1)) 
-- # (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(3))) # (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(2)))) ) ) # ( !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(0) & ( 
-- (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(4) & ((\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(3)) # (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000011111110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(2),
	datab => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(3),
	datac => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(1),
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(4),
	dataf => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(0),
	combout => \lcd|LCD_E~1_combout\);

-- Location: LABCELL_X41_Y20_N27
\lcd|LCD_E~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \lcd|LCD_E~2_combout\ = ( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(1) & ( (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(3) & \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(4)) ) 
-- ) # ( !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(1) & ( (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(3) & (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(4) & 
-- ((\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(0)) # (\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000000000001001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(2),
	datab => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(3),
	datac => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(0),
	datad => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(4),
	dataf => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(1),
	combout => \lcd|LCD_E~2_combout\);

-- Location: LABCELL_X41_Y19_N57
\lcd|LCD_E~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \lcd|LCD_E~0_combout\ = ( !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & ( (!\mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|mem_used\(1) & (!\cpu|W_alu_result\(4) & (\cpu|d_read~q\ & 
-- \mm_interconnect_0|router_001|Equal10~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|lcd_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \cpu|ALT_INV_W_alu_result\(4),
	datac => \cpu|ALT_INV_d_read~q\,
	datad => \mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	dataf => \mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\,
	combout => \lcd|LCD_E~0_combout\);

-- Location: MLABCELL_X42_Y20_N42
\lcd|LCD_E~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \lcd|LCD_E~3_combout\ = ( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(6) & ( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(5) & ( \lcd|LCD_E~0_combout\ ) ) ) # ( 
-- !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(6) & ( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(5) & ( ((!\lcd|LCD_E~1_combout\ & \mm_interconnect_0|lcd_control_slave_agent|m0_write~0_combout\)) # 
-- (\lcd|LCD_E~0_combout\) ) ) ) # ( \mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(6) & ( !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(5) & ( \lcd|LCD_E~0_combout\ ) ) ) # ( 
-- !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(6) & ( !\mm_interconnect_0|lcd_control_slave_translator|wait_latency_counter\(5) & ( (\lcd|LCD_E~2_combout\ & ((\lcd|LCD_E~0_combout\) # 
-- (\mm_interconnect_0|lcd_control_slave_agent|m0_write~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000001111111100100010111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \lcd|ALT_INV_LCD_E~1_combout\,
	datab => \mm_interconnect_0|lcd_control_slave_agent|ALT_INV_m0_write~0_combout\,
	datac => \lcd|ALT_INV_LCD_E~2_combout\,
	datad => \lcd|ALT_INV_LCD_E~0_combout\,
	datae => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(6),
	dataf => \mm_interconnect_0|lcd_control_slave_translator|ALT_INV_wait_latency_counter\(5),
	combout => \lcd|LCD_E~3_combout\);

-- Location: FF_X42_Y16_N49
\pio_hex0|data_out[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|data_out~0_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex0|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex0|data_out[0]~DUPLICATE_q\);

-- Location: FF_X42_Y16_N52
\pio_hex0|data_out[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex0|data_out~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex0|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex0|data_out[1]~DUPLICATE_q\);

-- Location: FF_X42_Y16_N40
\pio_hex1|data_out[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|data_out~3_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex1|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex1|data_out[1]~DUPLICATE_q\);

-- Location: FF_X41_Y16_N37
\pio_hex1|data_out[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|data_out~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex1|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex1|data_out[3]~DUPLICATE_q\);

-- Location: FF_X42_Y16_N10
\pio_hex1|data_out[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex1|data_out~6_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex1|data_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex1|data_out[4]~DUPLICATE_q\);

-- Location: FF_X41_Y16_N52
\pio_hex2|data_out[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|data_out~1_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex2|data_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex2|data_out[0]~DUPLICATE_q\);

-- Location: FF_X41_Y16_N58
\pio_hex2|data_out[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_100mhz|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \pio_hex2|data_out~5_combout\,
	clrn => \rst_controller|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \pio_hex2|data_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_hex2|data_out[2]~DUPLICATE_q\);

-- Location: LABCELL_X15_Y58_N0
\auto_hub|~GND\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;

-- Location: LABCELL_X7_Y2_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LABCELL_X1_Y4_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: LABCELL_X40_Y46_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
		number_of_fplls => 1);
-- pragma translate_on
END structure;


