0.6
2019.2
Nov  6 2019
21:57:16
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.sim/sim_1/behav/xsim/glbl.v,1586810051,verilog,,,,glbl,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v,1586810051,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v,,auxdec,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v,1587106498,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v,,controlunit,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v,1586810051,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v,,maindec,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v,1586810051,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v,,adder,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v,1586810051,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v,,alu,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v,1587112100,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v,,datapath,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v,1586810051,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v,,dreg,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v,1586810051,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v,,mux2,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v,1586810051,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/new/shifter.v,,regfile,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v,1586810051,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/new/sp_reg.v,,signext,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v,1586810051,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v,,dmem,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v,1586812362,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/new/jmux.v,,imem,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v,1587107703,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v,,mips,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v,1586810051,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/new/multu.v,,mips_top,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/testbench/tb_mips_top.v,1586810051,verilog,,,,tb_mips_top,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/new/jmux.v,1586810051,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v,,jmux,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/new/multu.v,1586810051,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v,,multu,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/new/shifter.v,1586810051,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v,,shifter,,,,,,,,
C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/new/sp_reg.v,1587106873,verilog,,C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140_lab7_updated/140_lab7_updated.srcs/sources_1/imports/single_cycle_mips_source_initial/testbench/tb_mips_top.v,,sp_reg,,,,,,,,
