$date
	Mon Sep 22 11:26:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_demux $end
$var wire 1 ! Y7 $end
$var wire 1 " Y6 $end
$var wire 1 # Y5 $end
$var wire 1 $ Y4 $end
$var wire 1 % Y3 $end
$var wire 1 & Y2 $end
$var wire 1 ' Y1 $end
$var wire 1 ( Y0 $end
$var reg 1 ) A0 $end
$var reg 1 * A1 $end
$var reg 1 + A2 $end
$var reg 1 , input_wire $end
$scope module uut $end
$var wire 1 ) A0 $end
$var wire 1 * A1 $end
$var wire 1 + A2 $end
$var wire 1 , input_wire $end
$var wire 1 ! Y7 $end
$var wire 1 " Y6 $end
$var wire 1 # Y5 $end
$var wire 1 $ Y4 $end
$var wire 1 % Y3 $end
$var wire 1 & Y2 $end
$var wire 1 ' Y1 $end
$var wire 1 ( Y0 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1,
0+
0*
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10
0(
1'
1)
#20
0'
1&
0)
1*
#30
0&
1%
1)
#40
0%
1$
0)
0*
1+
#50
0$
1#
1)
#60
0#
1"
0)
1*
#70
0"
1!
1)
#80
