library ieee;
use ieee.std_logic_1164.all;

entity fa16bit is								--entity name is defined
port (a,b : in std_logic_vector(15 downto 0);					--input ports are named and their datatype is defined, a and b are 8 bit inputs to be added
      cin : in std_logic;							--input ports are named and their datatype is defined, cin is the initial carry for addition
   	s : out std_logic_vector(15 downto 0);					--output ports are named and their datatype is defined, s is a 8 bit sum
     cout : out std_logic);							--output ports are named and their datatype is defined, cout is output carry
end entity;									--entity ends

architecture fa16bit_beh of fa16bit is						--architecture name is defined and linked to the 					
component fa8bit is
port (a,b : in std_logic_vector(7 downto 0);					--input ports are named and their datatype is defined, a and b are 8 bit inputs to be added
      cin : in std_logic;							--input ports are named and their datatype is defined, cin is the initial carry for addition
   	s : out std_logic_vector(7 downto 0);					--output ports are named and their datatype is defined, s is a 8 bit sum
     cout : out std_logic);
end component;	

signal c: std_logic;
begin
fa1: fa8bit port map(a=> a(7 downto 0), b=> b(7 downto 0), cin=>'0', s=>s(7 downto 0), cout=>c);
fa2: fa8bit port map(a=> a(15 downto 8), b=> b(15 downto 8), cin=>c, s=>s(15 downto 8));


end fa16bit_beh;
