Classic Timing Analyzer report for HW
Thu May 16 19:33:50 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                           ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 10.976 ns                        ; StoreControl:inst11|Output[27] ; OutputSC[27]                   ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 96.22 MHz ( period = 10.393 ns ) ; Controler:inst31|ALUop[0]      ; Registrador:inst|Saida[5]      ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:inst12|Saida[24]   ; StoreControl:inst11|Output[24] ; CLK        ; CLK      ; 106          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                ;                                ;            ;          ; 106          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                  ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 96.22 MHz ( period = 10.393 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 10.207 ns               ;
; N/A                                     ; 96.96 MHz ( period = 10.314 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 10.142 ns               ;
; N/A                                     ; 96.98 MHz ( period = 10.311 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 10.141 ns               ;
; N/A                                     ; 97.11 MHz ( period = 10.298 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 10.116 ns               ;
; N/A                                     ; 97.13 MHz ( period = 10.295 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 10.125 ns               ;
; N/A                                     ; 97.16 MHz ( period = 10.292 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 10.110 ns               ;
; N/A                                     ; 97.23 MHz ( period = 10.285 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 10.097 ns               ;
; N/A                                     ; 97.30 MHz ( period = 10.278 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 10.105 ns               ;
; N/A                                     ; 97.31 MHz ( period = 10.276 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 10.103 ns               ;
; N/A                                     ; 97.31 MHz ( period = 10.276 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 10.103 ns               ;
; N/A                                     ; 97.44 MHz ( period = 10.263 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.086 ns               ;
; N/A                                     ; 97.44 MHz ( period = 10.263 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 10.086 ns               ;
; N/A                                     ; 97.58 MHz ( period = 10.248 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 10.064 ns               ;
; N/A                                     ; 97.58 MHz ( period = 10.248 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 10.064 ns               ;
; N/A                                     ; 97.58 MHz ( period = 10.248 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 10.064 ns               ;
; N/A                                     ; 97.58 MHz ( period = 10.248 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 10.062 ns               ;
; N/A                                     ; 97.64 MHz ( period = 10.242 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 10.056 ns               ;
; N/A                                     ; 97.66 MHz ( period = 10.240 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 10.054 ns               ;
; N/A                                     ; 97.68 MHz ( period = 10.237 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 10.038 ns               ;
; N/A                                     ; 97.82 MHz ( period = 10.223 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 10.037 ns               ;
; N/A                                     ; 98.02 MHz ( period = 10.202 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 10.018 ns               ;
; N/A                                     ; 98.24 MHz ( period = 10.179 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 9.993 ns                ;
; N/A                                     ; 98.26 MHz ( period = 10.177 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 10.011 ns               ;
; N/A                                     ; 98.26 MHz ( period = 10.177 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 10.011 ns               ;
; N/A                                     ; 98.26 MHz ( period = 10.177 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 10.011 ns               ;
; N/A                                     ; 98.26 MHz ( period = 10.177 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 10.011 ns               ;
; N/A                                     ; 98.26 MHz ( period = 10.177 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 10.011 ns               ;
; N/A                                     ; 98.27 MHz ( period = 10.176 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 10.012 ns               ;
; N/A                                     ; 98.29 MHz ( period = 10.174 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 10.006 ns               ;
; N/A                                     ; 98.34 MHz ( period = 10.169 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.997 ns                ;
; N/A                                     ; 98.37 MHz ( period = 10.166 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 9.996 ns                ;
; N/A                                     ; 98.37 MHz ( period = 10.166 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 9.983 ns                ;
; N/A                                     ; 98.39 MHz ( period = 10.164 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 9.978 ns                ;
; N/A                                     ; 98.40 MHz ( period = 10.163 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.991 ns                ;
; N/A                                     ; 98.42 MHz ( period = 10.161 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.989 ns                ;
; N/A                                     ; 98.43 MHz ( period = 10.160 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 9.990 ns                ;
; N/A                                     ; 98.44 MHz ( period = 10.158 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 9.988 ns                ;
; N/A                                     ; 98.44 MHz ( period = 10.158 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.973 ns                ;
; N/A                                     ; 98.47 MHz ( period = 10.155 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 9.972 ns                ;
; N/A                                     ; 98.49 MHz ( period = 10.153 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.971 ns                ;
; N/A                                     ; 98.52 MHz ( period = 10.150 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 9.980 ns                ;
; N/A                                     ; 98.55 MHz ( period = 10.147 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.965 ns                ;
; N/A                                     ; 98.55 MHz ( period = 10.147 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.965 ns                ;
; N/A                                     ; 98.57 MHz ( period = 10.145 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.963 ns                ;
; N/A                                     ; 98.58 MHz ( period = 10.144 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 9.974 ns                ;
; N/A                                     ; 98.58 MHz ( period = 10.144 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.972 ns                ;
; N/A                                     ; 98.59 MHz ( period = 10.143 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.948 ns                ;
; N/A                                     ; 98.60 MHz ( period = 10.142 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 9.972 ns                ;
; N/A                                     ; 98.61 MHz ( period = 10.141 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 9.971 ns                ;
; N/A                                     ; 98.61 MHz ( period = 10.141 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.959 ns                ;
; N/A                                     ; 98.62 MHz ( period = 10.140 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 9.957 ns                ;
; N/A                                     ; 98.62 MHz ( period = 10.140 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 9.952 ns                ;
; N/A                                     ; 98.63 MHz ( period = 10.139 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.957 ns                ;
; N/A                                     ; 98.65 MHz ( period = 10.137 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 98.68 MHz ( period = 10.134 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 9.946 ns                ;
; N/A                                     ; 98.69 MHz ( period = 10.133 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 9.960 ns                ;
; N/A                                     ; 98.70 MHz ( period = 10.132 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 9.944 ns                ;
; N/A                                     ; 98.71 MHz ( period = 10.131 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 9.958 ns                ;
; N/A                                     ; 98.71 MHz ( period = 10.131 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 9.958 ns                ;
; N/A                                     ; 98.72 MHz ( period = 10.130 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 9.929 ns                ;
; N/A                                     ; 98.74 MHz ( period = 10.128 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.946 ns                ;
; N/A                                     ; 98.75 MHz ( period = 10.127 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 9.954 ns                ;
; N/A                                     ; 98.77 MHz ( period = 10.125 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 9.952 ns                ;
; N/A                                     ; 98.77 MHz ( period = 10.125 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 9.952 ns                ;
; N/A                                     ; 98.77 MHz ( period = 10.125 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 9.955 ns                ;
; N/A                                     ; 98.77 MHz ( period = 10.125 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 9.952 ns                ;
; N/A                                     ; 98.78 MHz ( period = 10.123 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 9.950 ns                ;
; N/A                                     ; 98.78 MHz ( period = 10.123 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 9.950 ns                ;
; N/A                                     ; 98.78 MHz ( period = 10.123 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 9.937 ns                ;
; N/A                                     ; 98.79 MHz ( period = 10.122 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.940 ns                ;
; N/A                                     ; 98.81 MHz ( period = 10.120 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 9.934 ns                ;
; N/A                                     ; 98.81 MHz ( period = 10.120 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 9.934 ns                ;
; N/A                                     ; 98.83 MHz ( period = 10.118 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 9.941 ns                ;
; N/A                                     ; 98.83 MHz ( period = 10.118 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 9.941 ns                ;
; N/A                                     ; 98.86 MHz ( period = 10.115 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 9.927 ns                ;
; N/A                                     ; 98.89 MHz ( period = 10.112 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 9.935 ns                ;
; N/A                                     ; 98.89 MHz ( period = 10.112 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 9.935 ns                ;
; N/A                                     ; 98.91 MHz ( period = 10.110 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 9.933 ns                ;
; N/A                                     ; 98.91 MHz ( period = 10.110 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 9.933 ns                ;
; N/A                                     ; 98.93 MHz ( period = 10.108 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 9.935 ns                ;
; N/A                                     ; 98.94 MHz ( period = 10.107 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 9.917 ns                ;
; N/A                                     ; 98.94 MHz ( period = 10.107 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 9.917 ns                ;
; N/A                                     ; 98.95 MHz ( period = 10.106 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 9.933 ns                ;
; N/A                                     ; 98.95 MHz ( period = 10.106 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 9.933 ns                ;
; N/A                                     ; 98.98 MHz ( period = 10.103 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.919 ns                ;
; N/A                                     ; 98.98 MHz ( period = 10.103 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.919 ns                ;
; N/A                                     ; 98.98 MHz ( period = 10.103 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 9.919 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.928 ns                ;
; N/A                                     ; 99.03 MHz ( period = 10.098 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 9.910 ns                ;
; N/A                                     ; 99.04 MHz ( period = 10.097 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.913 ns                ;
; N/A                                     ; 99.04 MHz ( period = 10.097 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.913 ns                ;
; N/A                                     ; 99.04 MHz ( period = 10.097 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 9.913 ns                ;
; N/A                                     ; 99.04 MHz ( period = 10.097 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 9.927 ns                ;
; N/A                                     ; 99.06 MHz ( period = 10.095 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.911 ns                ;
; N/A                                     ; 99.06 MHz ( period = 10.095 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.911 ns                ;
; N/A                                     ; 99.06 MHz ( period = 10.095 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 9.911 ns                ;
; N/A                                     ; 99.08 MHz ( period = 10.093 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.896 ns                ;
; N/A                                     ; 99.08 MHz ( period = 10.093 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 9.916 ns                ;
; N/A                                     ; 99.08 MHz ( period = 10.093 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.896 ns                ;
; N/A                                     ; 99.08 MHz ( period = 10.093 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 9.896 ns                ;
; N/A                                     ; 99.08 MHz ( period = 10.093 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 9.916 ns                ;
; N/A                                     ; 99.16 MHz ( period = 10.085 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.913 ns                ;
; N/A                                     ; 99.17 MHz ( period = 10.084 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.902 ns                ;
; N/A                                     ; 99.19 MHz ( period = 10.082 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 9.912 ns                ;
; N/A                                     ; 99.20 MHz ( period = 10.081 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 9.911 ns                ;
; N/A                                     ; 99.23 MHz ( period = 10.078 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.894 ns                ;
; N/A                                     ; 99.23 MHz ( period = 10.078 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.894 ns                ;
; N/A                                     ; 99.23 MHz ( period = 10.078 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 9.894 ns                ;
; N/A                                     ; 99.23 MHz ( period = 10.078 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.896 ns                ;
; N/A                                     ; 99.26 MHz ( period = 10.075 ns )                    ; Controler:inst31|ALUSrcA[1]           ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 9.889 ns                ;
; N/A                                     ; 99.30 MHz ( period = 10.071 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 9.883 ns                ;
; N/A                                     ; 99.31 MHz ( period = 10.069 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.887 ns                ;
; N/A                                     ; 99.34 MHz ( period = 10.066 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 9.896 ns                ;
; N/A                                     ; 99.36 MHz ( period = 10.064 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 9.891 ns                ;
; N/A                                     ; 99.37 MHz ( period = 10.063 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.881 ns                ;
; N/A                                     ; 99.38 MHz ( period = 10.062 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 9.889 ns                ;
; N/A                                     ; 99.38 MHz ( period = 10.062 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 9.889 ns                ;
; N/A                                     ; 99.43 MHz ( period = 10.057 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.873 ns                ;
; N/A                                     ; 99.44 MHz ( period = 10.056 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 9.868 ns                ;
; N/A                                     ; 99.49 MHz ( period = 10.051 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.867 ns                ;
; N/A                                     ; 99.51 MHz ( period = 10.049 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 9.872 ns                ;
; N/A                                     ; 99.51 MHz ( period = 10.049 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.865 ns                ;
; N/A                                     ; 99.51 MHz ( period = 10.049 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 9.876 ns                ;
; N/A                                     ; 99.51 MHz ( period = 10.049 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 9.872 ns                ;
; N/A                                     ; 99.53 MHz ( period = 10.047 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 9.874 ns                ;
; N/A                                     ; 99.53 MHz ( period = 10.047 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 9.874 ns                ;
; N/A                                     ; 99.53 MHz ( period = 10.047 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.850 ns                ;
; N/A                                     ; 99.64 MHz ( period = 10.036 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 9.850 ns                ;
; N/A                                     ; 99.66 MHz ( period = 10.034 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.850 ns                ;
; N/A                                     ; 99.66 MHz ( period = 10.034 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 9.857 ns                ;
; N/A                                     ; 99.66 MHz ( period = 10.034 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.850 ns                ;
; N/A                                     ; 99.66 MHz ( period = 10.034 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 9.850 ns                ;
; N/A                                     ; 99.66 MHz ( period = 10.034 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 9.857 ns                ;
; N/A                                     ; 99.68 MHz ( period = 10.032 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 9.866 ns                ;
; N/A                                     ; 99.68 MHz ( period = 10.032 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 9.866 ns                ;
; N/A                                     ; 99.68 MHz ( period = 10.032 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.848 ns                ;
; N/A                                     ; 99.68 MHz ( period = 10.032 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 9.866 ns                ;
; N/A                                     ; 99.68 MHz ( period = 10.032 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 9.866 ns                ;
; N/A                                     ; 99.68 MHz ( period = 10.032 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 9.866 ns                ;
; N/A                                     ; 99.69 MHz ( period = 10.031 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 9.867 ns                ;
; N/A                                     ; 99.71 MHz ( period = 10.029 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 99.74 MHz ( period = 10.026 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 9.860 ns                ;
; N/A                                     ; 99.74 MHz ( period = 10.026 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 9.860 ns                ;
; N/A                                     ; 99.74 MHz ( period = 10.026 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 9.860 ns                ;
; N/A                                     ; 99.74 MHz ( period = 10.026 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 9.860 ns                ;
; N/A                                     ; 99.74 MHz ( period = 10.026 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 9.860 ns                ;
; N/A                                     ; 99.75 MHz ( period = 10.025 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 99.76 MHz ( period = 10.024 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 9.858 ns                ;
; N/A                                     ; 99.76 MHz ( period = 10.024 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 9.858 ns                ;
; N/A                                     ; 99.76 MHz ( period = 10.024 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 9.858 ns                ;
; N/A                                     ; 99.76 MHz ( period = 10.024 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 9.858 ns                ;
; N/A                                     ; 99.76 MHz ( period = 10.024 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 9.858 ns                ;
; N/A                                     ; 99.77 MHz ( period = 10.023 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 9.855 ns                ;
; N/A                                     ; 99.77 MHz ( period = 10.023 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 9.859 ns                ;
; N/A                                     ; 99.79 MHz ( period = 10.021 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 9.842 ns                ;
; N/A                                     ; 99.79 MHz ( period = 10.021 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 9.842 ns                ;
; N/A                                     ; 99.79 MHz ( period = 10.021 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 9.842 ns                ;
; N/A                                     ; 99.79 MHz ( period = 10.021 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 9.853 ns                ;
; N/A                                     ; 99.79 MHz ( period = 10.021 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 9.842 ns                ;
; N/A                                     ; 99.79 MHz ( period = 10.021 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 9.842 ns                ;
; N/A                                     ; 99.79 MHz ( period = 10.021 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 9.838 ns                ;
; N/A                                     ; 99.80 MHz ( period = 10.020 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 9.843 ns                ;
; N/A                                     ; 99.81 MHz ( period = 10.019 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.835 ns                ;
; N/A                                     ; 99.81 MHz ( period = 10.019 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.835 ns                ;
; N/A                                     ; 99.81 MHz ( period = 10.019 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 9.835 ns                ;
; N/A                                     ; 99.81 MHz ( period = 10.019 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.845 ns                ;
; N/A                                     ; 99.82 MHz ( period = 10.018 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 9.837 ns                ;
; N/A                                     ; 99.84 MHz ( period = 10.016 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 9.844 ns                ;
; N/A                                     ; 99.85 MHz ( period = 10.015 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 9.832 ns                ;
; N/A                                     ; 99.87 MHz ( period = 10.013 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 9.830 ns                ;
; N/A                                     ; 99.89 MHz ( period = 10.011 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 9.815 ns                ;
; N/A                                     ; 99.93 MHz ( period = 10.007 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 9.841 ns                ;
; N/A                                     ; 99.93 MHz ( period = 10.007 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 9.841 ns                ;
; N/A                                     ; 99.93 MHz ( period = 10.007 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 9.841 ns                ;
; N/A                                     ; 99.93 MHz ( period = 10.007 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 9.841 ns                ;
; N/A                                     ; 99.93 MHz ( period = 10.007 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 9.841 ns                ;
; N/A                                     ; 99.94 MHz ( period = 10.006 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 9.842 ns                ;
; N/A                                     ; 99.96 MHz ( period = 10.004 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 9.836 ns                ;
; N/A                                     ; 99.97 MHz ( period = 10.003 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.819 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 9.828 ns                ;
; N/A                                     ; 100.03 MHz ( period = 9.997 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.813 ns                ;
; N/A                                     ; 100.04 MHz ( period = 9.996 ns )                    ; Controler:inst31|ALUSrcA[1]           ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.824 ns                ;
; N/A                                     ; 100.04 MHz ( period = 9.996 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 9.813 ns                ;
; N/A                                     ; 100.07 MHz ( period = 9.993 ns )                    ; Controler:inst31|ALUSrcA[1]           ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 9.823 ns                ;
; N/A                                     ; 100.09 MHz ( period = 9.991 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 9.798 ns                ;
; N/A                                     ; 100.10 MHz ( period = 9.990 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 100.12 MHz ( period = 9.988 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.804 ns                ;
; N/A                                     ; 100.17 MHz ( period = 9.983 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 9.808 ns                ;
; N/A                                     ; 100.19 MHz ( period = 9.981 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 9.806 ns                ;
; N/A                                     ; 100.19 MHz ( period = 9.981 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 9.806 ns                ;
; N/A                                     ; 100.20 MHz ( period = 9.980 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 9.799 ns                ;
; N/A                                     ; 100.20 MHz ( period = 9.980 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[14] ; CLK        ; CLK      ; None                        ; None                      ; 9.799 ns                ;
; N/A                                     ; 100.20 MHz ( period = 9.980 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[12] ; CLK        ; CLK      ; None                        ; None                      ; 9.799 ns                ;
; N/A                                     ; 100.20 MHz ( period = 9.980 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 9.799 ns                ;
; N/A                                     ; 100.20 MHz ( period = 9.980 ns )                    ; Controler:inst31|ALUSrcA[1]           ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.798 ns                ;
; N/A                                     ; 100.20 MHz ( period = 9.980 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 9.799 ns                ;
; N/A                                     ; 100.23 MHz ( period = 9.977 ns )                    ; Controler:inst31|ALUSrcA[1]           ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 9.807 ns                ;
; N/A                                     ; 100.26 MHz ( period = 9.974 ns )                    ; Controler:inst31|ALUSrcA[1]           ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.792 ns                ;
; N/A                                     ; 100.27 MHz ( period = 9.973 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.789 ns                ;
; N/A                                     ; 100.32 MHz ( period = 9.968 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 9.789 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                           ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[24]                                                                                   ; StoreControl:inst11|Output[24]   ; CLK        ; CLK      ; None                       ; None                       ; 0.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[20]                                                                                   ; StoreControl:inst11|Output[20]   ; CLK        ; CLK      ; None                       ; None                       ; 0.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[28]                                                                                   ; StoreControl:inst11|Output[28]   ; CLK        ; CLK      ; None                       ; None                       ; 0.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[23]                                                                                   ; StoreControl:inst11|Output[23]   ; CLK        ; CLK      ; None                       ; None                       ; 0.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[29]                                                                                   ; StoreControl:inst11|Output[29]   ; CLK        ; CLK      ; None                       ; None                       ; 0.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[30]                                                                                   ; StoreControl:inst11|Output[30]   ; CLK        ; CLK      ; None                       ; None                       ; 0.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[0]                                                                                    ; StoreControl:inst11|Output[0]    ; CLK        ; CLK      ; None                       ; None                       ; 0.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[22]                                                                                   ; StoreControl:inst11|Output[22]   ; CLK        ; CLK      ; None                       ; None                       ; 0.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[19]                                                                                   ; StoreControl:inst11|Output[19]   ; CLK        ; CLK      ; None                       ; None                       ; 0.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[21]                                                                                   ; StoreControl:inst11|Output[21]   ; CLK        ; CLK      ; None                       ; None                       ; 0.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[18]                                                                                   ; StoreControl:inst11|Output[18]   ; CLK        ; CLK      ; None                       ; None                       ; 0.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[27]                                                                                   ; StoreControl:inst11|Output[27]   ; CLK        ; CLK      ; None                       ; None                       ; 0.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[25]                                                                                   ; StoreControl:inst11|Output[25]   ; CLK        ; CLK      ; None                       ; None                       ; 0.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[26]                                                                                   ; StoreControl:inst11|Output[26]   ; CLK        ; CLK      ; None                       ; None                       ; 0.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[17]                                                                                   ; StoreControl:inst11|Output[17]   ; CLK        ; CLK      ; None                       ; None                       ; 0.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[2]                                                                                    ; StoreControl:inst11|Output[2]    ; CLK        ; CLK      ; None                       ; None                       ; 0.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[8]                                                                                    ; StoreControl:inst11|Output[8]    ; CLK        ; CLK      ; None                       ; None                       ; 0.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[16]                                                                                   ; StoreControl:inst11|Output[16]   ; CLK        ; CLK      ; None                       ; None                       ; 1.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[3]                                                                                    ; StoreControl:inst11|Output[3]    ; CLK        ; CLK      ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[9]                                                                                    ; StoreControl:inst11|Output[9]    ; CLK        ; CLK      ; None                       ; None                       ; 0.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[15]                                                                                   ; StoreControl:inst11|Output[15]   ; CLK        ; CLK      ; None                       ; None                       ; 0.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[7]                                                                                    ; StoreControl:inst11|Output[7]    ; CLK        ; CLK      ; None                       ; None                       ; 1.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[11]                                                                                   ; StoreControl:inst11|Output[11]   ; CLK        ; CLK      ; None                       ; None                       ; 0.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[10]                                                                                   ; StoreControl:inst11|Output[10]   ; CLK        ; CLK      ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[14]                                                                                   ; StoreControl:inst11|Output[14]   ; CLK        ; CLK      ; None                       ; None                       ; 0.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[12]                                                                                   ; StoreControl:inst11|Output[12]   ; CLK        ; CLK      ; None                       ; None                       ; 0.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[13]                                                                                   ; StoreControl:inst11|Output[13]   ; CLK        ; CLK      ; None                       ; None                       ; 0.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[6]   ; MUXMDR:inst16|Out[14]            ; CLK        ; CLK      ; None                       ; None                       ; 1.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[6]                                                                                    ; StoreControl:inst11|Output[6]    ; CLK        ; CLK      ; None                       ; None                       ; 1.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[31]                                                                                   ; StoreControl:inst11|Output[31]   ; CLK        ; CLK      ; None                       ; None                       ; 1.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[3]            ; MUXMDR:inst16|Out[3]             ; CLK        ; CLK      ; None                       ; None                       ; 1.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[4]            ; MUXMDR:inst16|Out[4]             ; CLK        ; CLK      ; None                       ; None                       ; 1.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[1]                                                                                    ; StoreControl:inst11|Output[1]    ; CLK        ; CLK      ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[4]                                                                                    ; StoreControl:inst11|Output[4]    ; CLK        ; CLK      ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[4]   ; MUXMDR:inst16|Out[12]            ; CLK        ; CLK      ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[5]                                                                                    ; StoreControl:inst11|Output[5]    ; CLK        ; CLK      ; None                       ; None                       ; 1.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[7]            ; MUXMDR:inst16|Out[7]             ; CLK        ; CLK      ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[14]            ; CLK        ; CLK      ; None                       ; None                       ; 1.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[1] ; MUXMDR:inst16|Out[25]            ; CLK        ; CLK      ; None                       ; None                       ; 1.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[1]            ; MUXMDR:inst16|Out[1]             ; CLK        ; CLK      ; None                       ; None                       ; 1.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[5]            ; MUXMDR:inst16|Out[5]             ; CLK        ; CLK      ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[3]   ; MUXMDR:inst16|Out[19]            ; CLK        ; CLK      ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[12]            ; CLK        ; CLK      ; None                       ; None                       ; 1.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[2]   ; MUXMDR:inst16|Out[18]            ; CLK        ; CLK      ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[2]            ; MUXMDR:inst16|Out[2]             ; CLK        ; CLK      ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[30]            ; CLK        ; CLK      ; None                       ; None                       ; 1.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[31]            ; CLK        ; CLK      ; None                       ; None                       ; 1.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[30]            ; CLK        ; CLK      ; None                       ; None                       ; 1.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[7]   ; MUXMDR:inst16|Out[23]            ; CLK        ; CLK      ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[7] ; MUXMDR:inst16|Out[31]            ; CLK        ; CLK      ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[5]   ; MUXMDR:inst16|Out[21]            ; CLK        ; CLK      ; None                       ; None                       ; 1.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[2] ; MUXMDR:inst16|Out[26]            ; CLK        ; CLK      ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[29]            ; CLK        ; CLK      ; None                       ; None                       ; 1.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[3]   ; MUXMDR:inst16|Out[11]            ; CLK        ; CLK      ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[6] ; MUXMDR:inst16|Out[30]            ; CLK        ; CLK      ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[26]            ; CLK        ; CLK      ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[19]            ; CLK        ; CLK      ; None                       ; None                       ; 1.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[19]            ; CLK        ; CLK      ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[21]            ; CLK        ; CLK      ; None                       ; None                       ; 1.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[25]            ; CLK        ; CLK      ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[29]            ; CLK        ; CLK      ; None                       ; None                       ; 1.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[31]            ; CLK        ; CLK      ; None                       ; None                       ; 1.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[6]   ; MUXMDR:inst16|Out[22]            ; CLK        ; CLK      ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[0] ; MUXMDR:inst16|Out[24]            ; CLK        ; CLK      ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[1]   ; MUXMDR:inst16|Out[9]             ; CLK        ; CLK      ; None                       ; None                       ; 2.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[0]   ; MUXMDR:inst16|Out[16]            ; CLK        ; CLK      ; None                       ; None                       ; 2.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[24]            ; CLK        ; CLK      ; None                       ; None                       ; 1.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[0]            ; MUXMDR:inst16|Out[0]             ; CLK        ; CLK      ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[5] ; MUXMDR:inst16|Out[29]            ; CLK        ; CLK      ; None                       ; None                       ; 2.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[16]            ; CLK        ; CLK      ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[11]            ; CLK        ; CLK      ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[18]            ; CLK        ; CLK      ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[25]            ; CLK        ; CLK      ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[17]            ; CLK        ; CLK      ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[4]   ; MUXMDR:inst16|Out[20]            ; CLK        ; CLK      ; None                       ; None                       ; 2.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[6]            ; MUXMDR:inst16|Out[6]             ; CLK        ; CLK      ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[21]            ; CLK        ; CLK      ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[7]   ; MUXMDR:inst16|Out[15]            ; CLK        ; CLK      ; None                       ; None                       ; 2.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[26]            ; CLK        ; CLK      ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[9]             ; CLK        ; CLK      ; None                       ; None                       ; 1.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[23]            ; CLK        ; CLK      ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[15]            ; CLK        ; CLK      ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[22]            ; CLK        ; CLK      ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[0]   ; MUXMDR:inst16|Out[8]             ; CLK        ; CLK      ; None                       ; None                       ; 2.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[8]             ; CLK        ; CLK      ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[20]            ; CLK        ; CLK      ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[3] ; MUXMDR:inst16|Out[27]            ; CLK        ; CLK      ; None                       ; None                       ; 2.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[1]   ; MUXMDR:inst16|Out[17]            ; CLK        ; CLK      ; None                       ; None                       ; 2.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[18]            ; CLK        ; CLK      ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[23]            ; CLK        ; CLK      ; None                       ; None                       ; 2.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[17]            ; CLK        ; CLK      ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[24]            ; CLK        ; CLK      ; None                       ; None                       ; 2.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[10]            ; CLK        ; CLK      ; None                       ; None                       ; 2.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[2]   ; MUXMDR:inst16|Out[10]            ; CLK        ; CLK      ; None                       ; None                       ; 2.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[22]            ; CLK        ; CLK      ; None                       ; None                       ; 2.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[20]            ; CLK        ; CLK      ; None                       ; None                       ; 2.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[4] ; MUXMDR:inst16|Out[28]            ; CLK        ; CLK      ; None                       ; None                       ; 2.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[16]            ; CLK        ; CLK      ; None                       ; None                       ; 2.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[5]   ; MUXMDR:inst16|Out[13]            ; CLK        ; CLK      ; None                       ; None                       ; 2.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[27]            ; CLK        ; CLK      ; None                       ; None                       ; 2.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[28]            ; CLK        ; CLK      ; None                       ; None                       ; 2.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[28]            ; CLK        ; CLK      ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[13]            ; CLK        ; CLK      ; None                       ; None                       ; 2.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[27]            ; CLK        ; CLK      ; None                       ; None                       ; 2.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|Estado.0010011                                                                                ; Controler:inst31|StoreControl[0] ; CLK        ; CLK      ; None                       ; None                       ; 0.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|Estado.0010010                                                                                ; Controler:inst31|StoreControl[1] ; CLK        ; CLK      ; None                       ; None                       ; 0.639 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                           ; To               ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------+------------+
; N/A   ; None         ; 10.976 ns  ; StoreControl:inst11|Output[27]                                                                                 ; OutputSC[27]     ; CLK        ;
; N/A   ; None         ; 10.712 ns  ; StoreControl:inst11|Output[17]                                                                                 ; OutputSC[17]     ; CLK        ;
; N/A   ; None         ; 10.706 ns  ; StoreControl:inst11|Output[21]                                                                                 ; OutputSC[21]     ; CLK        ;
; N/A   ; None         ; 10.633 ns  ; StoreControl:inst11|Output[23]                                                                                 ; OutputSC[23]     ; CLK        ;
; N/A   ; None         ; 10.519 ns  ; StoreControl:inst11|Output[2]                                                                                  ; OutputSC[2]      ; CLK        ;
; N/A   ; None         ; 10.504 ns  ; StoreControl:inst11|Output[18]                                                                                 ; OutputSC[18]     ; CLK        ;
; N/A   ; None         ; 10.476 ns  ; StoreControl:inst11|Output[6]                                                                                  ; OutputSC[6]      ; CLK        ;
; N/A   ; None         ; 10.432 ns  ; StoreControl:inst11|Output[5]                                                                                  ; OutputSC[5]      ; CLK        ;
; N/A   ; None         ; 10.416 ns  ; StoreControl:inst11|Output[26]                                                                                 ; OutputSC[26]     ; CLK        ;
; N/A   ; None         ; 10.300 ns  ; StoreControl:inst11|Output[3]                                                                                  ; OutputSC[3]      ; CLK        ;
; N/A   ; None         ; 10.218 ns  ; StoreControl:inst11|Output[30]                                                                                 ; OutputSC[30]     ; CLK        ;
; N/A   ; None         ; 10.146 ns  ; StoreControl:inst11|Output[20]                                                                                 ; OutputSC[20]     ; CLK        ;
; N/A   ; None         ; 10.113 ns  ; StoreControl:inst11|Output[7]                                                                                  ; OutputSC[7]      ; CLK        ;
; N/A   ; None         ; 10.037 ns  ; StoreControl:inst11|Output[29]                                                                                 ; OutputSC[29]     ; CLK        ;
; N/A   ; None         ; 10.033 ns  ; StoreControl:inst11|Output[4]                                                                                  ; OutputSC[4]      ; CLK        ;
; N/A   ; None         ; 10.032 ns  ; StoreControl:inst11|Output[24]                                                                                 ; OutputSC[24]     ; CLK        ;
; N/A   ; None         ; 10.031 ns  ; StoreControl:inst11|Output[14]                                                                                 ; OutputSC[14]     ; CLK        ;
; N/A   ; None         ; 9.918 ns   ; StoreControl:inst11|Output[28]                                                                                 ; OutputSC[28]     ; CLK        ;
; N/A   ; None         ; 9.889 ns   ; StoreControl:inst11|Output[25]                                                                                 ; OutputSC[25]     ; CLK        ;
; N/A   ; None         ; 9.880 ns   ; StoreControl:inst11|Output[10]                                                                                 ; OutputSC[10]     ; CLK        ;
; N/A   ; None         ; 9.831 ns   ; StoreControl:inst11|Output[16]                                                                                 ; OutputSC[16]     ; CLK        ;
; N/A   ; None         ; 9.789 ns   ; StoreControl:inst11|Output[8]                                                                                  ; OutputSC[8]      ; CLK        ;
; N/A   ; None         ; 9.747 ns   ; StoreControl:inst11|Output[19]                                                                                 ; OutputSC[19]     ; CLK        ;
; N/A   ; None         ; 9.739 ns   ; StoreControl:inst11|Output[1]                                                                                  ; OutputSC[1]      ; CLK        ;
; N/A   ; None         ; 9.695 ns   ; StoreControl:inst11|Output[0]                                                                                  ; OutputSC[0]      ; CLK        ;
; N/A   ; None         ; 9.626 ns   ; StoreControl:inst11|Output[11]                                                                                 ; OutputSC[11]     ; CLK        ;
; N/A   ; None         ; 9.566 ns   ; StoreControl:inst11|Output[22]                                                                                 ; OutputSC[22]     ; CLK        ;
; N/A   ; None         ; 9.535 ns   ; StoreControl:inst11|Output[12]                                                                                 ; OutputSC[12]     ; CLK        ;
; N/A   ; None         ; 9.508 ns   ; StoreControl:inst11|Output[31]                                                                                 ; OutputSC[31]     ; CLK        ;
; N/A   ; None         ; 9.448 ns   ; StoreControl:inst11|Output[9]                                                                                  ; OutputSC[9]      ; CLK        ;
; N/A   ; None         ; 9.435 ns   ; StoreControl:inst11|Output[13]                                                                                 ; OutputSC[13]     ; CLK        ;
; N/A   ; None         ; 9.129 ns   ; StoreControl:inst11|Output[15]                                                                                 ; OutputSC[15]     ; CLK        ;
; N/A   ; None         ; 7.632 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[6]            ; OutputMem[6]     ; CLK        ;
; N/A   ; None         ; 7.508 ns   ; RegDesloc:inst29|temp[31]                                                                                      ; OutputRD[31]     ; CLK        ;
; N/A   ; None         ; 7.383 ns   ; Registrador:inst12|Saida[8]                                                                                    ; OutputRegALU[8]  ; CLK        ;
; N/A   ; None         ; 7.175 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[4]   ; OutputMem[12]    ; CLK        ;
; N/A   ; None         ; 7.172 ns   ; RegDesloc:inst29|temp[30]                                                                                      ; OutputRD[30]     ; CLK        ;
; N/A   ; None         ; 7.089 ns   ; RegDesloc:inst29|temp[4]                                                                                       ; OutputRD[4]      ; CLK        ;
; N/A   ; None         ; 7.023 ns   ; Registrador:inst12|Saida[30]                                                                                   ; OutputRegALU[30] ; CLK        ;
; N/A   ; None         ; 7.014 ns   ; Registrador:inst12|Saida[13]                                                                                   ; OutputRegALU[13] ; CLK        ;
; N/A   ; None         ; 6.919 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[5] ; OutputMem[29]    ; CLK        ;
; N/A   ; None         ; 6.914 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[4]            ; OutputMem[4]     ; CLK        ;
; N/A   ; None         ; 6.911 ns   ; Registrador:inst12|Saida[23]                                                                                   ; OutputRegALU[23] ; CLK        ;
; N/A   ; None         ; 6.896 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[0]            ; OutputMem[0]     ; CLK        ;
; N/A   ; None         ; 6.895 ns   ; RegDesloc:inst29|temp[15]                                                                                      ; OutputRD[15]     ; CLK        ;
; N/A   ; None         ; 6.894 ns   ; Registrador:inst12|Saida[6]                                                                                    ; OutputRegALU[6]  ; CLK        ;
; N/A   ; None         ; 6.861 ns   ; Registrador:inst12|Saida[22]                                                                                   ; OutputRegALU[22] ; CLK        ;
; N/A   ; None         ; 6.855 ns   ; Registrador:inst12|Saida[5]                                                                                    ; OutputRegALU[5]  ; CLK        ;
; N/A   ; None         ; 6.813 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[5]            ; OutputMem[5]     ; CLK        ;
; N/A   ; None         ; 6.805 ns   ; Registrador:inst|Saida[28]                                                                                     ; PC[28]           ; CLK        ;
; N/A   ; None         ; 6.800 ns   ; Registrador:inst|Saida[1]                                                                                      ; PC[1]            ; CLK        ;
; N/A   ; None         ; 6.790 ns   ; Registrador:inst12|Saida[9]                                                                                    ; OutputRegALU[9]  ; CLK        ;
; N/A   ; None         ; 6.761 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[0] ; OutputMem[24]    ; CLK        ;
; N/A   ; None         ; 6.755 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[6]   ; OutputMem[22]    ; CLK        ;
; N/A   ; None         ; 6.716 ns   ; Registrador:inst12|Saida[18]                                                                                   ; OutputRegALU[18] ; CLK        ;
; N/A   ; None         ; 6.700 ns   ; Registrador:inst12|Saida[3]                                                                                    ; OutputRegALU[3]  ; CLK        ;
; N/A   ; None         ; 6.690 ns   ; RegDesloc:inst29|temp[14]                                                                                      ; OutputRD[14]     ; CLK        ;
; N/A   ; None         ; 6.685 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[0]   ; OutputMem[16]    ; CLK        ;
; N/A   ; None         ; 6.662 ns   ; Registrador:inst|Saida[7]                                                                                      ; PC[7]            ; CLK        ;
; N/A   ; None         ; 6.654 ns   ; Registrador:inst|Saida[16]                                                                                     ; PC[16]           ; CLK        ;
; N/A   ; None         ; 6.654 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[2]            ; OutputMem[2]     ; CLK        ;
; N/A   ; None         ; 6.624 ns   ; Registrador:inst|Saida[3]                                                                                      ; PC[3]            ; CLK        ;
; N/A   ; None         ; 6.619 ns   ; Registrador:inst12|Saida[7]                                                                                    ; OutputRegALU[7]  ; CLK        ;
; N/A   ; None         ; 6.616 ns   ; Registrador:inst12|Saida[26]                                                                                   ; OutputRegALU[26] ; CLK        ;
; N/A   ; None         ; 6.590 ns   ; Registrador:inst|Saida[29]                                                                                     ; PC[29]           ; CLK        ;
; N/A   ; None         ; 6.590 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[7]            ; OutputMem[7]     ; CLK        ;
; N/A   ; None         ; 6.572 ns   ; RegDesloc:inst29|temp[0]                                                                                       ; OutputRD[0]      ; CLK        ;
; N/A   ; None         ; 6.566 ns   ; Registrador:inst12|Saida[2]                                                                                    ; OutputRegALU[2]  ; CLK        ;
; N/A   ; None         ; 6.564 ns   ; Registrador:inst|Saida[27]                                                                                     ; PC[27]           ; CLK        ;
; N/A   ; None         ; 6.561 ns   ; RegDesloc:inst29|temp[10]                                                                                      ; OutputRD[10]     ; CLK        ;
; N/A   ; None         ; 6.537 ns   ; Registrador:inst12|Saida[27]                                                                                   ; OutputRegALU[27] ; CLK        ;
; N/A   ; None         ; 6.529 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[5]   ; OutputMem[21]    ; CLK        ;
; N/A   ; None         ; 6.515 ns   ; RegDesloc:inst29|temp[8]                                                                                       ; OutputRD[8]      ; CLK        ;
; N/A   ; None         ; 6.512 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[7] ; OutputMem[31]    ; CLK        ;
; N/A   ; None         ; 6.508 ns   ; Registrador:inst|Saida[14]                                                                                     ; PC[14]           ; CLK        ;
; N/A   ; None         ; 6.507 ns   ; RegDesloc:inst29|temp[5]                                                                                       ; OutputRD[5]      ; CLK        ;
; N/A   ; None         ; 6.506 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[4]   ; OutputMem[20]    ; CLK        ;
; N/A   ; None         ; 6.492 ns   ; Registrador:inst|Saida[24]                                                                                     ; PC[24]           ; CLK        ;
; N/A   ; None         ; 6.461 ns   ; Registrador:inst|Saida[15]                                                                                     ; PC[15]           ; CLK        ;
; N/A   ; None         ; 6.447 ns   ; Registrador:inst12|Saida[12]                                                                                   ; OutputRegALU[12] ; CLK        ;
; N/A   ; None         ; 6.443 ns   ; Registrador:inst12|Saida[1]                                                                                    ; OutputRegALU[1]  ; CLK        ;
; N/A   ; None         ; 6.437 ns   ; RegDesloc:inst29|temp[25]                                                                                      ; OutputRD[25]     ; CLK        ;
; N/A   ; None         ; 6.431 ns   ; Registrador:inst12|Saida[29]                                                                                   ; OutputRegALU[29] ; CLK        ;
; N/A   ; None         ; 6.423 ns   ; Registrador:inst|Saida[17]                                                                                     ; PC[17]           ; CLK        ;
; N/A   ; None         ; 6.416 ns   ; Registrador:inst12|Saida[0]                                                                                    ; OutputRegALU[0]  ; CLK        ;
; N/A   ; None         ; 6.414 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[1]            ; OutputMem[1]     ; CLK        ;
; N/A   ; None         ; 6.393 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[3] ; OutputMem[27]    ; CLK        ;
; N/A   ; None         ; 6.392 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[4] ; OutputMem[28]    ; CLK        ;
; N/A   ; None         ; 6.386 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[6] ; OutputMem[30]    ; CLK        ;
; N/A   ; None         ; 6.357 ns   ; RegDesloc:inst29|temp[28]                                                                                      ; OutputRD[28]     ; CLK        ;
; N/A   ; None         ; 6.342 ns   ; Registrador:inst|Saida[19]                                                                                     ; PC[19]           ; CLK        ;
; N/A   ; None         ; 6.342 ns   ; RegDesloc:inst29|temp[2]                                                                                       ; OutputRD[2]      ; CLK        ;
; N/A   ; None         ; 6.336 ns   ; Registrador:inst12|Saida[14]                                                                                   ; OutputRegALU[14] ; CLK        ;
; N/A   ; None         ; 6.332 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[2] ; OutputMem[26]    ; CLK        ;
; N/A   ; None         ; 6.328 ns   ; Registrador:inst12|Saida[19]                                                                                   ; OutputRegALU[19] ; CLK        ;
; N/A   ; None         ; 6.327 ns   ; Registrador:inst|Saida[0]                                                                                      ; PC[0]            ; CLK        ;
; N/A   ; None         ; 6.322 ns   ; RegDesloc:inst29|temp[17]                                                                                      ; OutputRD[17]     ; CLK        ;
; N/A   ; None         ; 6.304 ns   ; Registrador:inst|Saida[21]                                                                                     ; PC[21]           ; CLK        ;
; N/A   ; None         ; 6.295 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[7]   ; OutputMem[15]    ; CLK        ;
; N/A   ; None         ; 6.294 ns   ; Registrador:inst|Saida[20]                                                                                     ; PC[20]           ; CLK        ;
; N/A   ; None         ; 6.284 ns   ; Registrador:inst|Saida[4]                                                                                      ; PC[4]            ; CLK        ;
; N/A   ; None         ; 6.281 ns   ; Registrador:inst|Saida[8]                                                                                      ; PC[8]            ; CLK        ;
; N/A   ; None         ; 6.275 ns   ; RegDesloc:inst29|temp[3]                                                                                       ; OutputRD[3]      ; CLK        ;
; N/A   ; None         ; 6.272 ns   ; RegDesloc:inst29|temp[1]                                                                                       ; OutputRD[1]      ; CLK        ;
; N/A   ; None         ; 6.256 ns   ; Registrador:inst12|Saida[11]                                                                                   ; OutputRegALU[11] ; CLK        ;
; N/A   ; None         ; 6.240 ns   ; Registrador:inst|Saida[2]                                                                                      ; PC[2]            ; CLK        ;
; N/A   ; None         ; 6.237 ns   ; RegDesloc:inst29|temp[21]                                                                                      ; OutputRD[21]     ; CLK        ;
; N/A   ; None         ; 6.217 ns   ; RegDesloc:inst29|temp[9]                                                                                       ; OutputRD[9]      ; CLK        ;
; N/A   ; None         ; 6.205 ns   ; Registrador:inst12|Saida[21]                                                                                   ; OutputRegALU[21] ; CLK        ;
; N/A   ; None         ; 6.177 ns   ; RegDesloc:inst29|temp[7]                                                                                       ; OutputRD[7]      ; CLK        ;
; N/A   ; None         ; 6.166 ns   ; Registrador:inst12|Saida[16]                                                                                   ; OutputRegALU[16] ; CLK        ;
; N/A   ; None         ; 6.151 ns   ; RegDesloc:inst29|temp[6]                                                                                       ; OutputRD[6]      ; CLK        ;
; N/A   ; None         ; 6.149 ns   ; Registrador:inst12|Saida[28]                                                                                   ; OutputRegALU[28] ; CLK        ;
; N/A   ; None         ; 6.140 ns   ; Registrador:inst12|Saida[4]                                                                                    ; OutputRegALU[4]  ; CLK        ;
; N/A   ; None         ; 6.126 ns   ; RegDesloc:inst29|temp[24]                                                                                      ; OutputRD[24]     ; CLK        ;
; N/A   ; None         ; 6.118 ns   ; Registrador:inst|Saida[6]                                                                                      ; PC[6]            ; CLK        ;
; N/A   ; None         ; 6.113 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[3]   ; OutputMem[11]    ; CLK        ;
; N/A   ; None         ; 6.096 ns   ; Registrador:inst|Saida[18]                                                                                     ; PC[18]           ; CLK        ;
; N/A   ; None         ; 6.084 ns   ; RegDesloc:inst29|temp[23]                                                                                      ; OutputRD[23]     ; CLK        ;
; N/A   ; None         ; 6.084 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[7]   ; OutputMem[23]    ; CLK        ;
; N/A   ; None         ; 6.075 ns   ; Registrador:inst12|Saida[25]                                                                                   ; OutputRegALU[25] ; CLK        ;
; N/A   ; None         ; 6.068 ns   ; RegDesloc:inst29|temp[11]                                                                                      ; OutputRD[11]     ; CLK        ;
; N/A   ; None         ; 6.066 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[2]   ; OutputMem[18]    ; CLK        ;
; N/A   ; None         ; 6.059 ns   ; Registrador:inst|Saida[5]                                                                                      ; PC[5]            ; CLK        ;
; N/A   ; None         ; 6.057 ns   ; Registrador:inst|Saida[9]                                                                                      ; PC[9]            ; CLK        ;
; N/A   ; None         ; 6.049 ns   ; Registrador:inst|Saida[22]                                                                                     ; PC[22]           ; CLK        ;
; N/A   ; None         ; 6.046 ns   ; RegDesloc:inst29|temp[13]                                                                                      ; OutputRD[13]     ; CLK        ;
; N/A   ; None         ; 6.031 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[1] ; OutputMem[25]    ; CLK        ;
; N/A   ; None         ; 6.030 ns   ; Registrador:inst12|Saida[20]                                                                                   ; OutputRegALU[20] ; CLK        ;
; N/A   ; None         ; 6.029 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[2]   ; OutputMem[10]    ; CLK        ;
; N/A   ; None         ; 6.023 ns   ; Registrador:inst|Saida[13]                                                                                     ; PC[13]           ; CLK        ;
; N/A   ; None         ; 5.992 ns   ; RegDesloc:inst29|temp[22]                                                                                      ; OutputRD[22]     ; CLK        ;
; N/A   ; None         ; 5.986 ns   ; RegDesloc:inst29|temp[19]                                                                                      ; OutputRD[19]     ; CLK        ;
; N/A   ; None         ; 5.964 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[1]   ; OutputMem[9]     ; CLK        ;
; N/A   ; None         ; 5.952 ns   ; Registrador:inst|Saida[12]                                                                                     ; PC[12]           ; CLK        ;
; N/A   ; None         ; 5.942 ns   ; RegDesloc:inst29|temp[16]                                                                                      ; OutputRD[16]     ; CLK        ;
; N/A   ; None         ; 5.939 ns   ; RegDesloc:inst29|temp[18]                                                                                      ; OutputRD[18]     ; CLK        ;
; N/A   ; None         ; 5.933 ns   ; RegDesloc:inst29|temp[20]                                                                                      ; OutputRD[20]     ; CLK        ;
; N/A   ; None         ; 5.923 ns   ; Registrador:inst|Saida[23]                                                                                     ; PC[23]           ; CLK        ;
; N/A   ; None         ; 5.916 ns   ; RegDesloc:inst29|temp[26]                                                                                      ; OutputRD[26]     ; CLK        ;
; N/A   ; None         ; 5.909 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[6]   ; OutputMem[14]    ; CLK        ;
; N/A   ; None         ; 5.893 ns   ; Registrador:inst|Saida[31]                                                                                     ; PC[31]           ; CLK        ;
; N/A   ; None         ; 5.887 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[1]   ; OutputMem[17]    ; CLK        ;
; N/A   ; None         ; 5.870 ns   ; Registrador:inst12|Saida[17]                                                                                   ; OutputRegALU[17] ; CLK        ;
; N/A   ; None         ; 5.858 ns   ; Registrador:inst12|Saida[15]                                                                                   ; OutputRegALU[15] ; CLK        ;
; N/A   ; None         ; 5.843 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[3]   ; OutputMem[19]    ; CLK        ;
; N/A   ; None         ; 5.836 ns   ; Registrador:inst12|Saida[31]                                                                                   ; OutputRegALU[31] ; CLK        ;
; N/A   ; None         ; 5.829 ns   ; RegDesloc:inst29|temp[29]                                                                                      ; OutputRD[29]     ; CLK        ;
; N/A   ; None         ; 5.813 ns   ; Registrador:inst12|Saida[10]                                                                                   ; OutputRegALU[10] ; CLK        ;
; N/A   ; None         ; 5.798 ns   ; Registrador:inst12|Saida[24]                                                                                   ; OutputRegALU[24] ; CLK        ;
; N/A   ; None         ; 5.784 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[3]            ; OutputMem[3]     ; CLK        ;
; N/A   ; None         ; 5.778 ns   ; Registrador:inst|Saida[30]                                                                                     ; PC[30]           ; CLK        ;
; N/A   ; None         ; 5.725 ns   ; Registrador:inst|Saida[11]                                                                                     ; PC[11]           ; CLK        ;
; N/A   ; None         ; 5.721 ns   ; Registrador:inst|Saida[26]                                                                                     ; PC[26]           ; CLK        ;
; N/A   ; None         ; 5.712 ns   ; RegDesloc:inst29|temp[12]                                                                                      ; OutputRD[12]     ; CLK        ;
; N/A   ; None         ; 5.707 ns   ; Registrador:inst|Saida[10]                                                                                     ; PC[10]           ; CLK        ;
; N/A   ; None         ; 5.620 ns   ; Registrador:inst|Saida[25]                                                                                     ; PC[25]           ; CLK        ;
; N/A   ; None         ; 5.596 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[5]   ; OutputMem[13]    ; CLK        ;
; N/A   ; None         ; 5.579 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_ia91:auto_generated|q_a[0]   ; OutputMem[8]     ; CLK        ;
; N/A   ; None         ; 5.493 ns   ; RegDesloc:inst29|temp[27]                                                                                      ; OutputRD[27]     ; CLK        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 16 19:33:48 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "StoreControl:inst11|Output[24]" is a latch
    Warning: Node "StoreControl:inst11|Output[25]" is a latch
    Warning: Node "StoreControl:inst11|Output[26]" is a latch
    Warning: Node "StoreControl:inst11|Output[27]" is a latch
    Warning: Node "StoreControl:inst11|Output[28]" is a latch
    Warning: Node "StoreControl:inst11|Output[29]" is a latch
    Warning: Node "StoreControl:inst11|Output[30]" is a latch
    Warning: Node "StoreControl:inst11|Output[31]" is a latch
    Warning: Node "StoreControl:inst11|Output[0]" is a latch
    Warning: Node "StoreControl:inst11|Output[1]" is a latch
    Warning: Node "StoreControl:inst11|Output[2]" is a latch
    Warning: Node "StoreControl:inst11|Output[3]" is a latch
    Warning: Node "StoreControl:inst11|Output[4]" is a latch
    Warning: Node "StoreControl:inst11|Output[5]" is a latch
    Warning: Node "StoreControl:inst11|Output[6]" is a latch
    Warning: Node "StoreControl:inst11|Output[7]" is a latch
    Warning: Node "StoreControl:inst11|Output[16]" is a latch
    Warning: Node "StoreControl:inst11|Output[17]" is a latch
    Warning: Node "StoreControl:inst11|Output[18]" is a latch
    Warning: Node "StoreControl:inst11|Output[19]" is a latch
    Warning: Node "StoreControl:inst11|Output[20]" is a latch
    Warning: Node "StoreControl:inst11|Output[21]" is a latch
    Warning: Node "StoreControl:inst11|Output[22]" is a latch
    Warning: Node "StoreControl:inst11|Output[23]" is a latch
    Warning: Node "MUXMDR:inst16|Out[24]" is a latch
    Warning: Node "MUXMDR:inst16|Out[1]" is a latch
    Warning: Node "MUXMDR:inst16|Out[2]" is a latch
    Warning: Node "MUXMDR:inst16|Out[3]" is a latch
    Warning: Node "MUXMDR:inst16|Out[4]" is a latch
    Warning: Node "MUXMDR:inst16|Out[5]" is a latch
    Warning: Node "MUXMDR:inst16|Out[6]" is a latch
    Warning: Node "MUXMDR:inst16|Out[7]" is a latch
    Warning: Node "MUXMDR:inst16|Out[25]" is a latch
    Warning: Node "MUXMDR:inst16|Out[26]" is a latch
    Warning: Node "MUXMDR:inst16|Out[27]" is a latch
    Warning: Node "MUXMDR:inst16|Out[28]" is a latch
    Warning: Node "MUXMDR:inst16|Out[29]" is a latch
    Warning: Node "MUXMDR:inst16|Out[30]" is a latch
    Warning: Node "MUXMDR:inst16|Out[31]" is a latch
    Warning: Node "MUXMDR:inst16|Out[22]" is a latch
    Warning: Node "StoreControl:inst11|Output[8]" is a latch
    Warning: Node "StoreControl:inst11|Output[9]" is a latch
    Warning: Node "StoreControl:inst11|Output[10]" is a latch
    Warning: Node "StoreControl:inst11|Output[11]" is a latch
    Warning: Node "StoreControl:inst11|Output[12]" is a latch
    Warning: Node "StoreControl:inst11|Output[13]" is a latch
    Warning: Node "StoreControl:inst11|Output[14]" is a latch
    Warning: Node "StoreControl:inst11|Output[15]" is a latch
    Warning: Node "MUXMDR:inst16|Out[0]" is a latch
    Warning: Node "MUXMDR:inst16|Out[23]" is a latch
    Warning: Node "MUXMDR:inst16|Out[20]" is a latch
    Warning: Node "MUXMDR:inst16|Out[21]" is a latch
    Warning: Node "MUXMDR:inst16|Out[18]" is a latch
    Warning: Node "MUXMDR:inst16|Out[19]" is a latch
    Warning: Node "MUXMDR:inst16|Out[16]" is a latch
    Warning: Node "MUXMDR:inst16|Out[17]" is a latch
    Warning: Node "MUXMDR:inst16|Out[14]" is a latch
    Warning: Node "MUXMDR:inst16|Out[15]" is a latch
    Warning: Node "MUXMDR:inst16|Out[12]" is a latch
    Warning: Node "MUXMDR:inst16|Out[13]" is a latch
    Warning: Node "MUXMDR:inst16|Out[10]" is a latch
    Warning: Node "MUXMDR:inst16|Out[11]" is a latch
    Warning: Node "MUXMDR:inst16|Out[8]" is a latch
    Warning: Node "MUXMDR:inst16|Out[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MUXMDR:inst16|Mux32~0" as buffer
    Info: Detected ripple clock "Controler:inst31|MDRMux[0]" as buffer
    Info: Detected ripple clock "Controler:inst31|MDRMux[1]" as buffer
    Info: Detected gated clock "StoreControl:inst11|Decoder0~1" as buffer
    Info: Detected ripple clock "Controler:inst31|StoreControl[0]" as buffer
    Info: Detected ripple clock "Controler:inst31|StoreControl[1]" as buffer
    Info: Detected gated clock "StoreControl:inst11|Decoder0~0" as buffer
Info: Clock "CLK" has Internal fmax of 96.22 MHz between source register "Controler:inst31|ALUop[0]" and destination register "Registrador:inst|Saida[5]" (period= 10.393 ns)
    Info: + Longest register to register delay is 10.207 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y17_N27; Fanout = 72; REG Node = 'Controler:inst31|ALUop[0]'
        Info: 2: + IC(0.379 ns) + CELL(0.228 ns) = 0.607 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 33; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 3: + IC(0.350 ns) + CELL(0.053 ns) = 1.010 ns; Loc. = LCCOMB_X17_Y17_N0; Fanout = 4; COMB Node = 'Ula32:ULA|Mux61~0'
        Info: 4: + IC(0.540 ns) + CELL(0.378 ns) = 1.928 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[3]~81'
        Info: 5: + IC(0.234 ns) + CELL(0.053 ns) = 2.215 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[5]~77'
        Info: 6: + IC(0.596 ns) + CELL(0.053 ns) = 2.864 ns; Loc. = LCCOMB_X18_Y16_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[7]~73'
        Info: 7: + IC(0.223 ns) + CELL(0.053 ns) = 3.140 ns; Loc. = LCCOMB_X18_Y16_N28; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[9]~69'
        Info: 8: + IC(0.379 ns) + CELL(0.053 ns) = 3.572 ns; Loc. = LCCOMB_X18_Y16_N8; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[11]~65'
        Info: 9: + IC(0.313 ns) + CELL(0.053 ns) = 3.938 ns; Loc. = LCCOMB_X18_Y16_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[13]~61'
        Info: 10: + IC(0.221 ns) + CELL(0.053 ns) = 4.212 ns; Loc. = LCCOMB_X18_Y16_N0; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[15]~57'
        Info: 11: + IC(0.591 ns) + CELL(0.053 ns) = 4.856 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[17]~53'
        Info: 12: + IC(0.229 ns) + CELL(0.053 ns) = 5.138 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[19]~49'
        Info: 13: + IC(0.373 ns) + CELL(0.053 ns) = 5.564 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[21]~45'
        Info: 14: + IC(0.798 ns) + CELL(0.053 ns) = 6.415 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~9'
        Info: 15: + IC(0.545 ns) + CELL(0.154 ns) = 7.114 ns; Loc. = LCCOMB_X19_Y14_N20; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~10'
        Info: 16: + IC(0.236 ns) + CELL(0.272 ns) = 7.622 ns; Loc. = LCCOMB_X19_Y14_N26; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~12'
        Info: 17: + IC(0.653 ns) + CELL(0.154 ns) = 8.429 ns; Loc. = LCCOMB_X19_Y16_N20; Fanout = 2; COMB Node = 'Ula32:ULA|Igual~13'
        Info: 18: + IC(0.222 ns) + CELL(0.053 ns) = 8.704 ns; Loc. = LCCOMB_X19_Y16_N12; Fanout = 19; COMB Node = 'inst21~3'
        Info: 19: + IC(0.757 ns) + CELL(0.746 ns) = 10.207 ns; Loc. = LCFF_X15_Y17_N19; Fanout = 9; REG Node = 'Registrador:inst|Saida[5]'
        Info: Total cell delay = 2.568 ns ( 25.16 % )
        Info: Total interconnect delay = 7.639 ns ( 74.84 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.454 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1436; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.639 ns) + CELL(0.618 ns) = 2.454 ns; Loc. = LCFF_X15_Y17_N19; Fanout = 9; REG Node = 'Registrador:inst|Saida[5]'
            Info: Total cell delay = 1.472 ns ( 59.98 % )
            Info: Total interconnect delay = 0.982 ns ( 40.02 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.456 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1436; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X18_Y17_N27; Fanout = 72; REG Node = 'Controler:inst31|ALUop[0]'
            Info: Total cell delay = 1.472 ns ( 59.93 % )
            Info: Total interconnect delay = 0.984 ns ( 40.07 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 106 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:inst12|Saida[24]" and destination pin or register "StoreControl:inst11|Output[24]" for clock "CLK" (Hold time is 3.32 ns)
    Info: + Largest clock skew is 3.861 ns
        Info: + Longest clock path from clock "CLK" to destination register is 6.311 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(1.697 ns) + CELL(0.712 ns) = 3.263 ns; Loc. = LCFF_X13_Y19_N13; Fanout = 4; REG Node = 'Controler:inst31|StoreControl[1]'
            Info: 3: + IC(0.595 ns) + CELL(0.154 ns) = 4.012 ns; Loc. = LCCOMB_X14_Y23_N4; Fanout = 1; COMB Node = 'StoreControl:inst11|Decoder0~0'
            Info: 4: + IC(1.375 ns) + CELL(0.000 ns) = 5.387 ns; Loc. = CLKCTRL_G12; Fanout = 16; COMB Node = 'StoreControl:inst11|Decoder0~0clkctrl'
            Info: 5: + IC(0.871 ns) + CELL(0.053 ns) = 6.311 ns; Loc. = LCCOMB_X15_Y18_N14; Fanout = 2; REG Node = 'StoreControl:inst11|Output[24]'
            Info: Total cell delay = 1.773 ns ( 28.09 % )
            Info: Total interconnect delay = 4.538 ns ( 71.91 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.450 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1436; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.635 ns) + CELL(0.618 ns) = 2.450 ns; Loc. = LCFF_X15_Y18_N23; Fanout = 4; REG Node = 'Registrador:inst12|Saida[24]'
            Info: Total cell delay = 1.472 ns ( 60.08 % )
            Info: Total interconnect delay = 0.978 ns ( 39.92 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.447 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y18_N23; Fanout = 4; REG Node = 'Registrador:inst12|Saida[24]'
        Info: 2: + IC(0.222 ns) + CELL(0.225 ns) = 0.447 ns; Loc. = LCCOMB_X15_Y18_N14; Fanout = 2; REG Node = 'StoreControl:inst11|Output[24]'
        Info: Total cell delay = 0.225 ns ( 50.34 % )
        Info: Total interconnect delay = 0.222 ns ( 49.66 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "CLK" to destination pin "OutputSC[27]" through register "StoreControl:inst11|Output[27]" is 10.976 ns
    Info: + Longest clock path from clock "CLK" to source register is 6.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.697 ns) + CELL(0.712 ns) = 3.263 ns; Loc. = LCFF_X13_Y19_N13; Fanout = 4; REG Node = 'Controler:inst31|StoreControl[1]'
        Info: 3: + IC(0.595 ns) + CELL(0.154 ns) = 4.012 ns; Loc. = LCCOMB_X14_Y23_N4; Fanout = 1; COMB Node = 'StoreControl:inst11|Decoder0~0'
        Info: 4: + IC(1.375 ns) + CELL(0.000 ns) = 5.387 ns; Loc. = CLKCTRL_G12; Fanout = 16; COMB Node = 'StoreControl:inst11|Decoder0~0clkctrl'
        Info: 5: + IC(0.893 ns) + CELL(0.053 ns) = 6.333 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 2; REG Node = 'StoreControl:inst11|Output[27]'
        Info: Total cell delay = 1.773 ns ( 28.00 % )
        Info: Total interconnect delay = 4.560 ns ( 72.00 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.643 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 2; REG Node = 'StoreControl:inst11|Output[27]'
        Info: 2: + IC(2.661 ns) + CELL(1.982 ns) = 4.643 ns; Loc. = PIN_C7; Fanout = 0; PIN Node = 'OutputSC[27]'
        Info: Total cell delay = 1.982 ns ( 42.69 % )
        Info: Total interconnect delay = 2.661 ns ( 57.31 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 184 megabytes
    Info: Processing ended: Thu May 16 19:33:51 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:05


