INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
make[1]: Entering directory '/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/wrapc'
   Build using "/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling encoder.cpp_pre.cpp.tb.cpp
   Compiling QAM.cpp_pre.cpp.tb.cpp
   Compiling decoder.cpp_pre.cpp.tb.cpp
   Compiling CP_removal.cpp_pre.cpp.tb.cpp
   Compiling pixl_to_symbol.cpp_pre.cpp.tb.cpp
   Compiling master2stream.cpp_pre.cpp.tb.cpp
   Compiling symbol_to_pixl.cpp_pre.cpp.tb.cpp
   Compiling pilot_insertion.cpp_pre.cpp.tb.cpp
   Compiling equalizer_pilot_removal.cpp_pre.cpp.tb.cpp
   Compiling channel_gen.cpp_pre.cpp.tb.cpp
   Compiling stream2master.cpp_pre.cpp.tb.cpp
   Compiling top_module.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_module.cpp
   Compiling main.cpp_pre.cpp.tb.cpp
   Compiling fft.cpp_pre.cpp.tb.cpp
   Compiling CP_insertion.cpp_pre.cpp.tb.cpp
   Compiling rand.cpp_pre.cpp.tb.cpp
   Compiling deQAM.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_module_ir.ll
   Generating cosim.tv.exe
make[1]: Leaving directory '/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/wrapc'
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
total_input_num : 142
>> Start test!
------------------------
input : 0   output : 0
input : 1   output : 1
input : 2   output : 2
input : 3   output : 3
input : 4   output : 4
input : 5   output : 5
input : 6   output : 6
input : 7   output : 7
input : 8   output : 8
input : 9   output : 9
input : 10   output : 10
input : 11   output : 11
input : 12   output : 12
input : 13   output : 13
input : 14   output : 14
input : 15   output : 15
input : 16   output : 16
input : 17   output : 17
input : 18   output : 18
input : 19   output : 19
input : 20   output : 20
input : 21   output : 21
input : 22   output : 22
input : 23   output : 23
input : 24   output : 25
input : 25   output : 89
input : 26   output : 26
input : 27   output : 27
input : 28   output : 28
input : 29   output : 29
input : 30   output : 30
input : 31   output : 31
input : 32   output : 32
input : 33   output : 33
input : 34   output : 34
input : 35   output : 35
input : 36   output : 36
input : 37   output : 37
input : 38   output : 38
input : 39   output : 39
input : 40   output : 40
input : 41   output : 41
input : 42   output : 42
input : 43   output : 43
input : 44   output : 44
input : 45   output : 45
input : 46   output : 46
input : 47   output : 47
input : 48   output : 48
input : 49   output : 49
input : 50   output : 50
input : 51   output : 51
input : 52   output : 52
input : 53   output : 53
input : 54   output : 54
input : 55   output : 55
input : 56   output : 56
input : 57   output : 57
input : 58   output : 58
input : 59   output : 59
input : 60   output : 60
input : 61   output : 61
input : 62   output : 62
input : 63   output : 63
input : 64   output : 64
input : 65   output : 65
input : 66   output : 66
input : 67   output : 67
input : 68   output : 68
input : 69   output : 69
input : 70   output : 70
input : 71   output : 71
input : 72   output : 72
input : 73   output : 73
input : 74   output : 74
input : 75   output : 75
input : 76   output : 76
input : 77   output : 77
input : 78   output : 78
input : 79   output : 79
input : 80   output : 80
input : 81   output : 81
input : 82   output : 82
input : 83   output : 83
input : 84   output : 84
input : 85   output : 85
input : 86   output : 86
input : 87   output : 87
input : 88   output : 88
input : 89   output : 89
input : 90   output : 90
input : 91   output : 91
input : 92   output : 92
input : 93   output : 93
input : 94   output : 94
input : 95   output : 95
error_SER : 0.0208333
error_BER: 0.00260417
------------------------
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_module_top glbl -Oenable_linking_all_libraries -prj top_module.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s top_module -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/ip/xil_defaultlib/top_module_faddfsub_32ns_32ns_32_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_faddfsub_32ns_32ns_32_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/ip/xil_defaultlib/top_module_fmul_32ns_32ns_32_2_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fmul_32ns_32ns_32_2_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/ip/xil_defaultlib/top_module_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fmul_32ns_32ns_32_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/ip/xil_defaultlib/top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/ip/xil_defaultlib/top_module_fpext_32ns_64_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fpext_32ns_64_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/ip/xil_defaultlib/top_module_fcmp_32ns_32ns_1_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fcmp_32ns_32ns_1_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/ip/xil_defaultlib/top_module_fsqrt_32ns_32ns_32_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fsqrt_32ns_32ns_32_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/ip/xil_defaultlib/top_module_flog_32ns_32ns_32_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_flog_32ns_32ns_32_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/ip/xil_defaultlib/top_module_ddiv_64ns_64ns_64_11_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_ddiv_64ns_64ns_64_11_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/ip/xil_defaultlib/top_module_sitodp_32ns_64_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_sitodp_32ns_64_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/ip/xil_defaultlib/top_module_dsqrt_64ns_64ns_64_10_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_dsqrt_64ns_64ns_64_10_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/ip/xil_defaultlib/top_module_dcmp_64ns_64ns_1_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_dcmp_64ns_64ns_1_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/ip/xil_defaultlib/top_module_uitodp_32ns_64_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_uitodp_32ns_64_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_module_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_master_to_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_master_to_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_pixl_to_symbol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_pixl_to_symbol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_QAM_Pipeline_VITIS_LOOP_23_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_QAM_Pipeline_VITIS_LOOP_23_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_QAM_Pipeline_VITIS_LOOP_48_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_QAM_Pipeline_VITIS_LOOP_48_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_QAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_QAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_pilot_insertion_Pipeline_VITIS_LOOP_31_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_pilot_insertion_Pipeline_VITIS_LOOP_31_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_pilot_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_pilot_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_pilot_insertion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_pilot_insertion
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_153.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_153
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_swap_complex_ap_fixed_22_7_5_3_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_swap_complex_ap_fixed_22_7_5_3_0_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_swap_complex_ap_fixed_22_7_5_3_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_swap_complex_ap_fixed_22_7_5_3_0_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_swap_complex_ap_fixed_22_7_5_3_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_swap_complex_ap_fixed_22_7_5_3_0_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_swap_complex_ap_fixed_22_7_5_3_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_swap_complex_ap_fixed_22_7_5_3_0_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStageKernelS2S_64_2_1_1_0_6_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_24_9_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStageKernelS2S_64_2_1_1_0_6_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_24_9_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_24_9_5_3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_24_9_5_3_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStageKernelS2S_64_2_1_1_0_5_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_25_10_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStageKernelS2S_64_2_1_1_0_5_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_25_10_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_25_10_5_3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_25_10_5_3_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStageKernelS2S_64_2_1_1_0_4_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_26_11_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStageKernelS2S_64_2_1_1_0_4_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_26_11_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_26_11_5_3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_26_11_5_3_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStageKernelS2S_64_2_1_1_0_3_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_27_12_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStageKernelS2S_64_2_1_1_0_3_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_27_12_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_27_12_5_3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_27_12_5_3_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStageKernelS2S_64_2_1_1_0_2_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_27_13_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStageKernelS2S_64_2_1_1_0_2_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_27_13_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStage_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStage_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStage_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStage_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStage_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStage_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStage_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStage_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStage_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStage_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStage_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fft_top0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fft_top0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_CP_insertion_Pipeline_VITIS_LOOP_28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_CP_insertion_Pipeline_VITIS_LOOP_28_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_CP_insertion_Pipeline_VITIS_LOOP_52_2_VITIS_LOOP_53_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_CP_insertion_Pipeline_VITIS_LOOP_52_2_VITIS_LOOP_53_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_CP_insertion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_CP_insertion
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_Pipeline_VITIS_LOOP_55_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_Pipeline_VITIS_LOOP_55_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_pow_generic_double_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_pow_generic_double_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_seedInitialization_Pipeline_SEED_INIT_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_seedInitialization_Pipeline_SEED_INIT_LOOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_seedInitialization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_seedInitialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_rand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_rand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_Pipeline_VITIS_LOOP_183_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_Pipeline_VITIS_LOOP_183_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_Pipeline_VITIS_LOOP_196_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_Pipeline_VITIS_LOOP_196_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_Pipeline_VITIS_LOOP_155_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_Pipeline_VITIS_LOOP_155_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_Pipeline_VITIS_LOOP_169_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_Pipeline_VITIS_LOOP_169_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_Pipeline_VITIS_LOOP_130_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_Pipeline_VITIS_LOOP_130_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_Pipeline_VITIS_LOOP_143_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_Pipeline_VITIS_LOOP_143_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_Pipeline_VITIS_LOOP_105_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_Pipeline_VITIS_LOOP_105_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_Pipeline_VITIS_LOOP_118_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_Pipeline_VITIS_LOOP_118_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_CP_removal_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_CP_removal_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_CP_removal_Pipeline_VITIS_LOOP_49_2_VITIS_LOOP_50_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_CP_removal_Pipeline_VITIS_LOOP_49_2_VITIS_LOOP_50_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_CP_removal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_CP_removal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_swap_complex_ap_fixed_22_7_5_3_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_swap_complex_ap_fixed_22_7_5_3_0_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_swap_complex_ap_fixed_22_7_5_3_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_swap_complex_ap_fixed_22_7_5_3_0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_swap_complex_ap_fixed_22_7_5_3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_swap_complex_ap_fixed_22_7_5_3_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_swap_complex_ap_fixed_22_7_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_swap_complex_ap_fixed_22_7_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStageKernelS2S_64_2_1_0_0_6_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_24_9_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStageKernelS2S_64_2_1_0_0_6_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_24_9_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_24_9_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_24_9_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStageKernelS2S_64_2_1_0_0_5_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_25_10_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStageKernelS2S_64_2_1_0_0_5_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_25_10_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_25_10_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_25_10_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStageKernelS2S_64_2_1_0_0_4_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_26_11_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStageKernelS2S_64_2_1_0_0_4_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_26_11_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_26_11_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_26_11_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStageKernelS2S_64_2_1_0_0_3_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_27_12_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStageKernelS2S_64_2_1_0_0_3_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_27_12_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_27_12_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_27_12_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStageKernelS2S_64_2_1_0_0_2_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_27_13_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStageKernelS2S_64_2_1_0_0_2_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_27_13_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStageKernelLastStageS2S_64_2_1_0_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStageKernelLastStageS2S_64_2_1_0_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_convertSuperStreamToArrayNScale_1_0_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_14_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_convertSuperStreamToArrayNScale_1_0_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_14_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_cacheDataDR_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_cacheDataDR_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_writeBackCacheDataDR_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_writeBackCacheDataDR_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_digitReversedDataReOrder_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_digitReversedDataReOrder_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStage_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStage_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStage_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStage_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStage_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStage_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStage_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStage_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fft_top1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fft_top1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_equalizer_pilot_removal_Pipeline_VITIS_LOOP_46_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_equalizer_pilot_removal_Pipeline_VITIS_LOOP_46_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_equalizer_pilot_removal_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_equalizer_pilot_removal_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_equalizer_pilot_removal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_equalizer_pilot_removal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_deQAM_Pipeline_VITIS_LOOP_30_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_deQAM_Pipeline_VITIS_LOOP_30_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_deQAM_Pipeline_VITIS_LOOP_70_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_deQAM_Pipeline_VITIS_LOOP_70_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_deQAM_Pipeline_VITIS_LOOP_88_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_deQAM_Pipeline_VITIS_LOOP_88_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_deQAM_Pipeline_VITIS_LOOP_122_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_deQAM_Pipeline_VITIS_LOOP_122_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_deQAM_Pipeline_VITIS_LOOP_98_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_deQAM_Pipeline_VITIS_LOOP_98_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_deQAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_deQAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_symbol_to_pixl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_symbol_to_pixl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_stream_to_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_stream_to_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_udiv_64ns_64s_64_68_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_udiv_64ns_64s_64_68_1_divider
INFO: [VRFC 10-311] analyzing module top_module_udiv_64ns_64s_64_68_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_urem_64ns_64s_32_68_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_urem_64ns_64s_32_68_1_divider
INFO: [VRFC 10-311] analyzing module top_module_urem_64ns_64s_32_68_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_srem_8ns_32ns_8_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_srem_8ns_32ns_8_12_1_divider
INFO: [VRFC 10-311] analyzing module top_module_srem_8ns_32ns_8_12_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_37s_39ns_75_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_37s_39ns_75_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_sdiv_9ns_32ns_8_13_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_sdiv_9ns_32ns_8_13_seq_1_divseq
INFO: [VRFC 10-311] analyzing module top_module_sdiv_9ns_32ns_8_13_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_sdiv_32ns_9s_32_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_sdiv_32ns_9s_32_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module top_module_sdiv_32ns_9s_32_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_54s_69ns_122_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_54s_69ns_122_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_13s_71s_71_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_13s_71s_71_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_43ns_36ns_79_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_43ns_36ns_79_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_49ns_44ns_93_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_49ns_44ns_93_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_50ns_50ns_100_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_50ns_50ns_100_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_32s_32ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_32s_32ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_faddfsub_32ns_32ns_32_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_faddfsub_32ns_32ns_32_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fmul_32ns_32ns_32_2_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fmul_32ns_32ns_32_2_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fdiv_32ns_32ns_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fdiv_32ns_32ns_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fpext_32ns_64_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fpext_32ns_64_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fcmp_32ns_32ns_1_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fcmp_32ns_32ns_1_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fsqrt_32ns_32ns_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fsqrt_32ns_32ns_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_flog_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_flog_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_22s_22s_37_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_22s_22s_37_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_ddiv_64ns_64ns_64_11_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_ddiv_64ns_64ns_64_11_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_sitodp_32ns_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_sitodp_32ns_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_dsqrt_64ns_64ns_64_10_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_dsqrt_64ns_64ns_64_10_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_32ns_32ns_63_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_32ns_32ns_63_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_22s_22s_44_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_22s_22s_44_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_59s_61ns_119_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_59s_61ns_119_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_32ns_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_32ns_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_srem_32ns_32ns_32_36_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_srem_32ns_32ns_32_36_1_divider
INFO: [VRFC 10-311] analyzing module top_module_srem_32ns_32ns_32_36_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_sdiv_23s_32ns_22_27_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_sdiv_23s_32ns_22_27_1_divider
INFO: [VRFC 10-311] analyzing module top_module_sdiv_23s_32ns_22_27_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_sdiv_32ns_32ns_7_36_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_sdiv_32ns_32ns_7_36_1_divider
INFO: [VRFC 10-311] analyzing module top_module_sdiv_32ns_32ns_7_36_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_23s_22s_37_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_23s_22s_37_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_sdiv_75ns_45s_52_79_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_sdiv_75ns_45s_52_79_1_divider
INFO: [VRFC 10-311] analyzing module top_module_sdiv_75ns_45s_52_79_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_sdiv_74ns_45s_52_78_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_sdiv_74ns_45s_52_78_1_divider
INFO: [VRFC 10-311] analyzing module top_module_sdiv_74ns_45s_52_78_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_52s_18ns_52_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_52s_18ns_52_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_dcmp_64ns_64ns_1_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_dcmp_64ns_64ns_1_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_uitodp_32ns_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_uitodp_32ns_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_5_delayline_Array_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_5_delayline_Array_3_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_5_delayline_Array_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_5_control_delayline_Array_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_5_control_delayline_Array_8_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_5_control_delayline_Array_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_6_delayline_Array_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_6_delayline_Array_8_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_6_delayline_Array_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_6_control_delayline_Array_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_6_control_delayline_Array_10_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_6_control_delayline_Array_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_7_delayline_Array_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_7_delayline_Array_14_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_7_delayline_Array_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_7_control_delayline_Array_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_7_control_delayline_Array_12_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_7_control_delayline_Array_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_8_delayline_Array_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_8_delayline_Array_19_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_8_delayline_Array_19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_8_control_delayline_Array_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_8_control_delayline_Array_14_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_8_control_delayline_Array_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_9_delayline_Array_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_9_delayline_Array_23_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_9_delayline_Array_23
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_9_control_delayline_Array_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_9_control_delayline_Array_16_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_9_control_delayline_Array_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_9_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_9_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_9_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_7_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_7_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x0_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_6_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_6_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x1_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_5_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_5_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_mul_23s_15s_37_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_mul_23s_15s_37_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module top_module_mul_mul_23s_15s_37_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fftStageKernelS2S_64_2_1_1_0_6_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_1bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fftStageKernelS2S_64_2_1_1_0_6_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_1bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_24_9_5_3_0_1_delayline_Array_39.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_24_9_5_3_0_1_delayline_Array_39_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_24_9_5_3_0_1_delayline_Array_39
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_mul_24s_15s_38_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_mul_24s_15s_38_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module top_module_mul_mul_24s_15s_38_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_25_10_5_3_0_1_delayline_Array_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_25_10_5_3_0_1_delayline_Array_5_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_25_10_5_3_0_1_delayline_Array_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_mul_25s_15s_39_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_mul_25s_15s_39_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module top_module_mul_mul_25s_15s_39_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_26_11_5_3_0_1_delayline_Array_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_26_11_5_3_0_1_delayline_Array_10_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_26_11_5_3_0_1_delayline_Array_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_mul_26s_15s_40_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_mul_26s_15s_40_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module top_module_mul_mul_26s_15s_40_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_27_12_5_3_0_1_delayline_Array_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_27_12_5_3_0_1_delayline_Array_16_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_27_12_5_3_0_1_delayline_Array_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1_delayline_Array_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1_delayline_Array_21_core
INFO: [VRFC 10-311] analyzing module top_module_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1_delayline_Array_21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_digitfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_digitfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x2_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w27_d8_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w27_d8_D_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w27_d8_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_jbC_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3kbM_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3kbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x3_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x4_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x5_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x6_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x7_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x8_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w22_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w22_d64_A_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w22_d64_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w27_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w27_d64_A_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w27_d64_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_CP_insertion_Pipeline_VITIS_LOOP_52_2_VITIS_LOOP_53_3_in_r_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_CP_insertion_Pipeline_VITIS_LOOP_52_2_VITIS_LOOP_53_3_in_r_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mac_muladd_16s_15ns_19s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module top_module_mac_muladd_16s_15ns_19s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58lbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58lbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0mb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0mb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0ncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0ncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_rand_rngMT19937ICN_uniformRNG_mt_even_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_rand_rngMT19937ICN_uniformRNG_mt_even_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_Pipeline_VITIS_LOOP_196_15_weight_9taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_Pipeline_VITIS_LOOP_196_15_weight_9taps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_mul_mul_22s_15ns_37_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_mul_mul_22s_15ns_37_4_1_DSP48_5
INFO: [VRFC 10-311] analyzing module top_module_mul_mul_22s_15ns_37_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_Pipeline_VITIS_LOOP_169_12_weight_6taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_Pipeline_VITIS_LOOP_169_12_weight_6taps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_Pipeline_VITIS_LOOP_143_9_weight_3taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_Pipeline_VITIS_LOOP_143_9_weight_3taps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_Pipeline_VITIS_LOOP_118_6_weight_2taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_Pipeline_VITIS_LOOP_118_6_weight_2taps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_x_real_2taps_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_x_real_2taps_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_n_2taps_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_n_2taps_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_x_real_3taps_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_x_real_3taps_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_n_3taps_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_n_3taps_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_x_real_6taps_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_x_real_6taps_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_n_6taps_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_n_6taps_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_x_real_9taps_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_x_real_9taps_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_channel_gen_n_9taps_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_channel_gen_n_9taps_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w22_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w22_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_fifo_w22_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x9_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_4_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_4_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_4_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x10_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_3_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_3_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x11_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x12_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_1_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_swap_complex_ap_fixed_22_7_5_3_0_1_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_digitReversedDataReOrder_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s_digsc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_digitReversedDataReOrder_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s_digsc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x13_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w27_d8_D_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w27_d8_D_x_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w27_d8_D_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_convertSuperStreamToArrayNScale_1_0_50000_64_2_complex_ap_fixed_27_wdI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_convertSuperStreamToArrayNScale_1_0_50000_64_2_complex_ap_fixed_27_wdI_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_convertSuperStreamToArrayNScale_1_0_50000_64_2_complex_ap_fixed_27_wdI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_digitReversedDataReOrder_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5xdS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_digitReversedDataReOrder_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5xdS_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_digitReversedDataReOrder_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5xdS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x14_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x15_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x16_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x17_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x18_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w128_d8_D_x19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x19_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w128_d8_D_x19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w22_d64_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w22_d64_A_x_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w22_d64_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w27_d64_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w27_d64_A_x_ram
INFO: [VRFC 10-311] analyzing module top_module_fifo_w27_d64_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_equalizer_pilot_removal_data_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_equalizer_pilot_removal_data_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_deQAM_v_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_deQAM_v_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w64_d13_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w64_d13_S_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_fifo_w64_d13_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fifo_w64_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_fifo_w64_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_fifo_w64_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_pixl_to_symbol_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_pixl_to_symbol_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_pixl_to_symbol_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_QAM_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_QAM_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_QAM_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_pilot_insertion_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_pilot_insertion_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_pilot_insertion_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_fft_top0_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_fft_top0_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_fft_top0_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_CP_insertion_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_CP_insertion_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_CP_insertion_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_channel_gen_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_channel_gen_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_channel_gen_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_CP_removal_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_CP_removal_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_CP_removal_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_fft_top1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_fft_top1_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_fft_top1_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_equalizer_pilot_removal_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_equalizer_pilot_removal_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_equalizer_pilot_removal_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_deQAM_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_deQAM_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_deQAM_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_start_for_symbol_to_pixl_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_start_for_symbol_to_pixl_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_module_start_for_symbol_to_pixl_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module top_module_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_module_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_module_gmem0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module top_module_gmem0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module top_module_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_module_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module top_module_gmem0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'm_axis_result_tdata' [/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module_fpext_32ns_64_1_no_dsp_1.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_pkg
Compiling package floating_point_v7_1_12.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_17.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_table_pkg
Compiling package floating_point_v7_1_12.flt_log_l_block_pkg
Compiling package floating_point_v7_1_12.vt2mutils
Compiling package floating_point_v7_1_12.vt2mcomps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_module_control_s_axi
Compiling module xil_defaultlib.top_module_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.top_module_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_module_gmem0_m_axi_buffer(DA...
Compiling module xil_defaultlib.top_module_gmem0_m_axi_fifo(DEPT...
Compiling module xil_defaultlib.top_module_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_module_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_module_gmem0_m_axi_write(NUM...
Compiling module xil_defaultlib.top_module_gmem0_m_axi_buffer(DA...
Compiling module xil_defaultlib.top_module_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.top_module_gmem0_m_axi_read(NUM_...
Compiling module xil_defaultlib.top_module_gmem0_m_axi_throttle(...
Compiling module xil_defaultlib.top_module_gmem0_m_axi(NUM_READ_...
Compiling module xil_defaultlib.top_module_entry_proc
Compiling module xil_defaultlib.top_module_flow_control_loop_pip...
Compiling module xil_defaultlib.top_module_master_to_stream
Compiling module xil_defaultlib.top_module_udiv_64ns_64s_64_68_1...
Compiling module xil_defaultlib.top_module_udiv_64ns_64s_64_68_1...
Compiling module xil_defaultlib.top_module_urem_64ns_64s_32_68_1...
Compiling module xil_defaultlib.top_module_urem_64ns_64s_32_68_1...
Compiling module xil_defaultlib.top_module_mul_32s_32s_32_1_1(NU...
Compiling module xil_defaultlib.top_module_pixl_to_symbol
Compiling module xil_defaultlib.top_module_flow_control_loop_pip...
Compiling module xil_defaultlib.top_module_QAM_Pipeline_VITIS_LO...
Compiling module xil_defaultlib.top_module_QAM_Pipeline_VITIS_LO...
Compiling module xil_defaultlib.top_module_QAM
Compiling module xil_defaultlib.top_module_pilot_insertion_Pipel...
Compiling module xil_defaultlib.top_module_srem_8ns_32ns_8_12_1_...
Compiling module xil_defaultlib.top_module_srem_8ns_32ns_8_12_1(...
Compiling module xil_defaultlib.top_module_mul_37s_39ns_75_1_1(N...
Compiling module xil_defaultlib.top_module_pilot_insertion_Pipel...
Compiling module xil_defaultlib.top_module_sdiv_9ns_32ns_8_13_se...
Compiling module xil_defaultlib.top_module_sdiv_9ns_32ns_8_13_se...
Compiling module xil_defaultlib.top_module_sdiv_32ns_9s_32_36_se...
Compiling module xil_defaultlib.top_module_sdiv_32ns_9s_32_36_se...
Compiling module xil_defaultlib.top_module_pilot_insertion
Compiling module xil_defaultlib.top_module_castArrayS2Streaming_...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_ram
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D
Compiling module xil_defaultlib.top_module_start_for_streamingDa...
Compiling module xil_defaultlib.top_module_start_for_streamingDa...
Compiling module xil_defaultlib.top_module_swap_complex_ap_fixed...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x_ram
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x
Compiling module xil_defaultlib.top_module_start_for_swap_comple...
Compiling module xil_defaultlib.top_module_start_for_swap_comple...
Compiling module xil_defaultlib.top_module_swap_complex_ap_fixed...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x0_ram
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x0
Compiling module xil_defaultlib.top_module_start_for_swap_comple...
Compiling module xil_defaultlib.top_module_start_for_swap_comple...
Compiling module xil_defaultlib.top_module_swap_complex_ap_fixed...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x1_ram
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x1
Compiling module xil_defaultlib.top_module_start_for_swap_comple...
Compiling module xil_defaultlib.top_module_start_for_swap_comple...
Compiling module xil_defaultlib.top_module_swap_complex_ap_fixed...
Compiling module xil_defaultlib.top_module_fftStageKernelS2S_64_...
Compiling module xil_defaultlib.top_module_mul_mul_23s_15s_37_4_...
Compiling module xil_defaultlib.top_module_mul_mul_23s_15s_37_4_...
Compiling module xil_defaultlib.top_module_fftStageKernelS2S_64_...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_mul_mul_24s_15s_38_4_...
Compiling module xil_defaultlib.top_module_mul_mul_24s_15s_38_4_...
Compiling module xil_defaultlib.top_module_fftStageKernelS2S_64_...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_mul_mul_25s_15s_39_4_...
Compiling module xil_defaultlib.top_module_mul_mul_25s_15s_39_4_...
Compiling module xil_defaultlib.top_module_fftStageKernelS2S_64_...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_mul_mul_26s_15s_40_4_...
Compiling module xil_defaultlib.top_module_mul_mul_26s_15s_40_4_...
Compiling module xil_defaultlib.top_module_fftStageKernelS2S_64_...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_fftStageKernelS2S_64_...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_fftStageKernelLastSta...
Compiling module xil_defaultlib.top_module_convertSuperStreamToA...
Compiling module xil_defaultlib.top_module_digitReversedDataReOr...
Compiling module xil_defaultlib.top_module_cacheDataDR_64_2_ap_f...
Compiling module xil_defaultlib.top_module_writeBackCacheDataDR_...
Compiling module xil_defaultlib.top_module_digitReversedDataReOr...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x2_ram
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x2
Compiling module xil_defaultlib.top_module_fifo_w27_d8_D_ram
Compiling module xil_defaultlib.top_module_fifo_w27_d8_D
Compiling module xil_defaultlib.top_module_start_for_convertSupe...
Compiling module xil_defaultlib.top_module_start_for_convertSupe...
Compiling module xil_defaultlib.top_module_start_for_digitRevers...
Compiling module xil_defaultlib.top_module_start_for_digitRevers...
Compiling module xil_defaultlib.top_module_fftStage_11
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x3_ram
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x3
Compiling module xil_defaultlib.top_module_fftStage_10
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x4_ram
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x4
Compiling module xil_defaultlib.top_module_fftStage_9
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x5_ram
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x5
Compiling module xil_defaultlib.top_module_fftStage_8
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x6_ram
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x6
Compiling module xil_defaultlib.top_module_fftStage_7
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x7_ram
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x7
Compiling module xil_defaultlib.top_module_fftStage_6
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x8_ram
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x8
Compiling module xil_defaultlib.top_module_innerFFT_64_2_0_1_1_0...
Compiling module xil_defaultlib.top_module_fifo_w22_d64_A_ram
Compiling module xil_defaultlib.top_module_fifo_w22_d64_A
Compiling module xil_defaultlib.top_module_fifo_w27_d64_A_ram
Compiling module xil_defaultlib.top_module_fifo_w27_d64_A
Compiling module xil_defaultlib.top_module_fft_top0
Compiling module xil_defaultlib.top_module_CP_insertion_Pipeline...
Compiling module xil_defaultlib.top_module_CP_insertion_Pipeline...
Compiling module xil_defaultlib.top_module_CP_insertion_Pipeline...
Compiling module xil_defaultlib.top_module_CP_insertion
Compiling module xil_defaultlib.top_module_channel_gen_x_real_2t...
Compiling module xil_defaultlib.top_module_channel_gen_n_2taps_V
Compiling module xil_defaultlib.top_module_channel_gen_x_real_3t...
Compiling module xil_defaultlib.top_module_channel_gen_n_3taps_V
Compiling module xil_defaultlib.top_module_channel_gen_x_real_6t...
Compiling module xil_defaultlib.top_module_channel_gen_n_6taps_V
Compiling module xil_defaultlib.top_module_channel_gen_x_real_9t...
Compiling module xil_defaultlib.top_module_channel_gen_n_9taps_V
Compiling module xil_defaultlib.top_module_channel_gen_Pipeline_...
Compiling module xil_defaultlib.top_module_pow_generic_double_s_...
Compiling module xil_defaultlib.top_module_pow_generic_double_s_...
Compiling module xil_defaultlib.top_module_pow_generic_double_s_...
Compiling module xil_defaultlib.top_module_mul_54s_69ns_122_1_1(...
Compiling module xil_defaultlib.top_module_mul_13s_71s_71_1_1(NU...
Compiling module xil_defaultlib.top_module_mul_43ns_36ns_79_1_1(...
Compiling module xil_defaultlib.top_module_mul_49ns_44ns_93_1_1(...
Compiling module xil_defaultlib.top_module_mul_50ns_50ns_100_1_1...
Compiling module xil_defaultlib.top_module_mac_muladd_16s_15ns_1...
Compiling module xil_defaultlib.top_module_mac_muladd_16s_15ns_1...
Compiling module xil_defaultlib.top_module_pow_generic_double_s
Compiling module xil_defaultlib.top_module_rand_rngMT19937ICN_un...
Compiling module xil_defaultlib.top_module_seedInitialization_Pi...
Compiling module xil_defaultlib.top_module_mul_32s_32ns_32_1_1(N...
Compiling module xil_defaultlib.top_module_seedInitialization_Pi...
Compiling module xil_defaultlib.top_module_seedInitialization
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_12.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_12.addsub_logic [\addsub_logic(c_xdevicefamily="z...]
Compiling architecture rtl of entity floating_point_v7_1_12.addsub [\addsub(c_xdevicefamily="zynqupl...]
Compiling architecture rtl of entity floating_point_v7_1_12.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_12.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_12.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_12.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_12.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_module_faddfsub_32ns_32ns_32...
Compiling module xil_defaultlib.top_module_faddfsub_32ns_32ns_32...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_12.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_module_fmul_32ns_32ns_32_2_f...
Compiling module xil_defaultlib.top_module_fmul_32ns_32ns_32_2_f...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_12.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_12.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_12.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_module_fmul_32ns_32ns_32_2_m...
Compiling module xil_defaultlib.top_module_fmul_32ns_32ns_32_2_m...
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [delay_default]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_module_fdiv_32ns_32ns_32_6_n...
Compiling module xil_defaultlib.top_module_fdiv_32ns_32ns_32_6_n...
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_module_fpext_32ns_64_1_no_ds...
Compiling module xil_defaultlib.top_module_fpext_32ns_64_1_no_ds...
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_12.fp_cmp [\fp_cmp(c_xdevicefamily="zynqupl...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_module_fcmp_32ns_32ns_1_1_no...
Compiling module xil_defaultlib.top_module_fcmp_32ns_32ns_1_1_no...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=20,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=18,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=20,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=28,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_module_fsqrt_32ns_32ns_32_6_...
Compiling module xil_defaultlib.top_module_fsqrt_32ns_32ns_32_6_...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,fast_input=true)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_specialcase [\flt_log_specialcase(c_xdevicefa...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity floating_point_v7_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_12.twos_comp [\twos_comp(c_data_width=25,c_has...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_single_one_detect [\flt_log_single_one_detect(width...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_inproc [\flt_log_inproc(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=12)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001100")(0,7)\]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_scaled_adder [\ccm_scaled_adder(a_width=35,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_exp [\flt_log_exp(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=4,bi_width=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_rr_mul_iter [\flt_log_rr_mul_iter(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=6,bi_width=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_rr_mul_iter [\flt_log_rr_mul_iter(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_rr_mul [\flt_log_rr_mul(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_pt_log_L_block [\flt_pt_log_L_block(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=41,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_log_rr [\flt_log_rr(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture xilinx of entity floating_point_v7_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xck26-s...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xck26-s...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=47,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_taylor [\flt_log_taylor(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_log_lead_zero_encode [\flt_log_lead_zero_encode(c_xdev...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_log_shift_msb_first [\flt_log_shift_msb_first(c_a_wid...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_log_normalize [\flt_log_normalize(c_xdevicefami...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_norm [\flt_log_norm(c_xdevicefamily="z...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_rnd [\flt_log_rnd(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_recomb [\flt_log_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log [\flt_log(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_module_flog_32ns_32ns_32_5_f...
Compiling module xil_defaultlib.top_module_flog_32ns_32ns_32_5_f...
Compiling module xil_defaultlib.top_module_rand
Compiling module xil_defaultlib.top_module_channel_gen_Pipeline_...
Compiling module xil_defaultlib.top_module_channel_gen_Pipeline_...
Compiling module xil_defaultlib.top_module_channel_gen_Pipeline_...
Compiling module xil_defaultlib.top_module_channel_gen_Pipeline_...
Compiling module xil_defaultlib.top_module_channel_gen_Pipeline_...
Compiling module xil_defaultlib.top_module_mul_22s_22s_37_1_1(NU...
Compiling module xil_defaultlib.top_module_channel_gen_Pipeline_...
Compiling module xil_defaultlib.top_module_channel_gen_Pipeline_...
Compiling module xil_defaultlib.top_module_mul_mul_22s_15ns_37_4...
Compiling module xil_defaultlib.top_module_mul_mul_22s_15ns_37_4...
Compiling module xil_defaultlib.top_module_channel_gen_Pipeline_...
Compiling module xil_defaultlib.top_module_channel_gen_Pipeline_...
Compiling module xil_defaultlib.top_module_channel_gen_Pipeline_...
Compiling module xil_defaultlib.top_module_channel_gen_Pipeline_...
Compiling module xil_defaultlib.top_module_channel_gen_Pipeline_...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=52,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=55,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=55)\]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=11,length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=8,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=29,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_module_ddiv_64ns_64ns_64_11_...
Compiling module xil_defaultlib.top_module_ddiv_64ns_64ns_64_11_...
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_12.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=54,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_12.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_module_sitodp_32ns_64_2_no_d...
Compiling module xil_defaultlib.top_module_sitodp_32ns_64_2_no_d...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=49,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=43,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=41)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=39,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=22,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=30,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=31,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=32,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=33,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=34,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=35,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=36,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=33)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=37,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=38,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=39,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=40,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=41,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=38,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=42,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=43,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=44,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=45,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=46,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=47,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=48,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=49,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=50,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=51,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=52,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=53,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=55,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=56,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=57,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=58,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=11,length=7,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=7,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=7,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_module_dsqrt_64ns_64ns_64_10...
Compiling module xil_defaultlib.top_module_dsqrt_64ns_64ns_64_10...
Compiling module xil_defaultlib.top_module_mul_32ns_32ns_63_1_1(...
Compiling module xil_defaultlib.top_module_mul_22s_22s_44_1_1(NU...
Compiling module xil_defaultlib.top_module_mul_59s_61ns_119_1_1(...
Compiling module xil_defaultlib.top_module_fifo_w22_d2_S_shiftRe...
Compiling module xil_defaultlib.top_module_fifo_w22_d2_S
Compiling module xil_defaultlib.top_module_channel_gen
Compiling module xil_defaultlib.top_module_CP_removal_Pipeline_V...
Compiling module xil_defaultlib.top_module_CP_removal_Pipeline_V...
Compiling module xil_defaultlib.top_module_mul_32ns_32ns_64_1_1(...
Compiling module xil_defaultlib.top_module_CP_removal
Compiling module xil_defaultlib.top_module_castArrayS2Streaming_...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x9_ram
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x9
Compiling module xil_defaultlib.top_module_start_for_streamingDa...
Compiling module xil_defaultlib.top_module_start_for_streamingDa...
Compiling module xil_defaultlib.top_module_swap_complex_ap_fixed...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x10_ra...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x10
Compiling module xil_defaultlib.top_module_start_for_swap_comple...
Compiling module xil_defaultlib.top_module_start_for_swap_comple...
Compiling module xil_defaultlib.top_module_swap_complex_ap_fixed...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x11_ra...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x11
Compiling module xil_defaultlib.top_module_start_for_swap_comple...
Compiling module xil_defaultlib.top_module_start_for_swap_comple...
Compiling module xil_defaultlib.top_module_swap_complex_ap_fixed...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x12_ra...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x12
Compiling module xil_defaultlib.top_module_start_for_swap_comple...
Compiling module xil_defaultlib.top_module_start_for_swap_comple...
Compiling module xil_defaultlib.top_module_swap_complex_ap_fixed...
Compiling module xil_defaultlib.top_module_fftStageKernelS2S_64_...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_fftStageKernelS2S_64_...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_fftStageKernelS2S_64_...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_fftStageKernelS2S_64_...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_fftStageKernelS2S_64_...
Compiling module xil_defaultlib.top_module_streamingDataCommutor...
Compiling module xil_defaultlib.top_module_fftStageKernelLastSta...
Compiling module xil_defaultlib.top_module_convertSuperStreamToA...
Compiling module xil_defaultlib.top_module_digitReversedDataReOr...
Compiling module xil_defaultlib.top_module_cacheDataDR_64_2_ap_f...
Compiling module xil_defaultlib.top_module_writeBackCacheDataDR_...
Compiling module xil_defaultlib.top_module_digitReversedDataReOr...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x13_ra...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x13
Compiling module xil_defaultlib.top_module_fifo_w27_d8_D_x_ram
Compiling module xil_defaultlib.top_module_fifo_w27_d8_D_x
Compiling module xil_defaultlib.top_module_start_for_convertSupe...
Compiling module xil_defaultlib.top_module_start_for_convertSupe...
Compiling module xil_defaultlib.top_module_start_for_digitRevers...
Compiling module xil_defaultlib.top_module_start_for_digitRevers...
Compiling module xil_defaultlib.top_module_fftStage_5
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x14_ra...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x14
Compiling module xil_defaultlib.top_module_fftStage_4
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x15_ra...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x15
Compiling module xil_defaultlib.top_module_fftStage_3
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x16_ra...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x16
Compiling module xil_defaultlib.top_module_fftStage_2
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x17_ra...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x17
Compiling module xil_defaultlib.top_module_fftStage_1
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x18_ra...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x18
Compiling module xil_defaultlib.top_module_fftStage
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x19_ra...
Compiling module xil_defaultlib.top_module_fifo_w128_d8_D_x19
Compiling module xil_defaultlib.top_module_innerFFT_64_2_1_1_0_0...
Compiling module xil_defaultlib.top_module_fifo_w22_d64_A_x_ram
Compiling module xil_defaultlib.top_module_fifo_w22_d64_A_x
Compiling module xil_defaultlib.top_module_fifo_w27_d64_A_x_ram
Compiling module xil_defaultlib.top_module_fifo_w27_d64_A_x
Compiling module xil_defaultlib.top_module_fft_top1
Compiling module xil_defaultlib.top_module_equalizer_pilot_remov...
Compiling module xil_defaultlib.top_module_equalizer_pilot_remov...
Compiling module xil_defaultlib.top_module_srem_32ns_32ns_32_36_...
Compiling module xil_defaultlib.top_module_srem_32ns_32ns_32_36_...
Compiling module xil_defaultlib.top_module_sdiv_23s_32ns_22_27_1...
Compiling module xil_defaultlib.top_module_sdiv_23s_32ns_22_27_1...
Compiling module xil_defaultlib.top_module_sdiv_32ns_32ns_7_36_1...
Compiling module xil_defaultlib.top_module_sdiv_32ns_32ns_7_36_1...
Compiling module xil_defaultlib.top_module_mul_23s_22s_37_1_1(NU...
Compiling module xil_defaultlib.top_module_sdiv_75ns_45s_52_79_1...
Compiling module xil_defaultlib.top_module_sdiv_75ns_45s_52_79_1...
Compiling module xil_defaultlib.top_module_sdiv_74ns_45s_52_78_1...
Compiling module xil_defaultlib.top_module_sdiv_74ns_45s_52_78_1...
Compiling module xil_defaultlib.top_module_mul_52s_18ns_52_1_1(N...
Compiling module xil_defaultlib.top_module_equalizer_pilot_remov...
Compiling module xil_defaultlib.top_module_equalizer_pilot_remov...
Compiling module xil_defaultlib.top_module_deQAM_v_V
Compiling module xil_defaultlib.top_module_deQAM_Pipeline_VITIS_...
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_12.fp_cmp [\fp_cmp(c_xdevicefamily="zynqupl...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_module_dcmp_64ns_64ns_1_1_no...
Compiling module xil_defaultlib.top_module_dcmp_64ns_64ns_1_1_no...
Compiling architecture rtl of entity floating_point_v7_1_12.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_12.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_12.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_module_uitodp_32ns_64_2_no_d...
Compiling module xil_defaultlib.top_module_uitodp_32ns_64_2_no_d...
Compiling module xil_defaultlib.top_module_deQAM_Pipeline_VITIS_...
Compiling module xil_defaultlib.top_module_deQAM_Pipeline_VITIS_...
Compiling module xil_defaultlib.top_module_deQAM_Pipeline_VITIS_...
Compiling module xil_defaultlib.top_module_deQAM_Pipeline_VITIS_...
Compiling module xil_defaultlib.top_module_deQAM
Compiling module xil_defaultlib.top_module_symbol_to_pixl
Compiling module xil_defaultlib.top_module_stream_to_master
Compiling module xil_defaultlib.top_module_fifo_w64_d13_S_shiftR...
Compiling module xil_defaultlib.top_module_fifo_w64_d13_S
Compiling module xil_defaultlib.top_module_fifo_w64_d2_S_shiftRe...
Compiling module xil_defaultlib.top_module_fifo_w64_d2_S
Compiling module xil_defaultlib.top_module_start_for_pixl_to_sym...
Compiling module xil_defaultlib.top_module_start_for_pixl_to_sym...
Compiling module xil_defaultlib.top_module_start_for_QAM_U0_shif...
Compiling module xil_defaultlib.top_module_start_for_QAM_U0
Compiling module xil_defaultlib.top_module_start_for_pilot_inser...
Compiling module xil_defaultlib.top_module_start_for_pilot_inser...
Compiling module xil_defaultlib.top_module_start_for_fft_top0_U0...
Compiling module xil_defaultlib.top_module_start_for_fft_top0_U0
Compiling module xil_defaultlib.top_module_start_for_CP_insertio...
Compiling module xil_defaultlib.top_module_start_for_CP_insertio...
Compiling module xil_defaultlib.top_module_start_for_channel_gen...
Compiling module xil_defaultlib.top_module_start_for_channel_gen...
Compiling module xil_defaultlib.top_module_start_for_CP_removal_...
Compiling module xil_defaultlib.top_module_start_for_CP_removal_...
Compiling module xil_defaultlib.top_module_start_for_fft_top1_U0...
Compiling module xil_defaultlib.top_module_start_for_fft_top1_U0
Compiling module xil_defaultlib.top_module_start_for_equalizer_p...
Compiling module xil_defaultlib.top_module_start_for_equalizer_p...
Compiling module xil_defaultlib.top_module_start_for_deQAM_U0_sh...
Compiling module xil_defaultlib.top_module_start_for_deQAM_U0
Compiling module xil_defaultlib.top_module_start_for_symbol_to_p...
Compiling module xil_defaultlib.top_module_start_for_symbol_to_p...
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.rewind_loop_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=52)
Compiling module xil_defaultlib.seq_loop_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=76)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=23)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_module_top
Compiling module work.glbl
Built simulation snapshot top_module

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/xsim.dir/top_module/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 13 21:35:09 2023...

****** xsim v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top_module/xsim_script.tcl
# xsim {top_module} -view {{top_module_dataflow_ana.wcfg}} -tclbatch {top_module.tcl} -protoinst {top_module.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file top_module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module//AESL_inst_top_module_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/CP_insertion_U0/CP_insertion_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/CP_insertion_U0/grp_CP_insertion_Pipeline_VITIS_LOOP_28_1_fu_46/grp_CP_insertion_Pipeline_VITIS_LOOP_28_1_fu_46_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/CP_insertion_U0/grp_CP_insertion_Pipeline_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_58/grp_CP_insertion_Pipeline_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_58_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/CP_removal_U0/CP_removal_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/CP_removal_U0/grp_CP_removal_Pipeline_VITIS_LOOP_25_1_fu_42/grp_CP_removal_Pipeline_VITIS_LOOP_25_1_fu_42_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/CP_removal_U0/grp_CP_removal_Pipeline_VITIS_LOOP_49_2_VITIS_LOOP_50_3_fu_54/grp_CP_removal_Pipeline_VITIS_LOOP_49_2_VITIS_LOOP_50_3_fu_54_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/QAM_U0/QAM_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/QAM_U0/grp_QAM_Pipeline_VITIS_LOOP_23_1_fu_32/grp_QAM_Pipeline_VITIS_LOOP_23_1_fu_32_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/QAM_U0/grp_QAM_Pipeline_VITIS_LOOP_48_2_fu_43/grp_QAM_Pipeline_VITIS_LOOP_48_2_fu_43_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/channel_gen_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/grp_channel_gen_Pipeline_VITIS_LOOP_105_4_fu_669/grp_channel_gen_Pipeline_VITIS_LOOP_105_4_fu_669_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/grp_channel_gen_Pipeline_VITIS_LOOP_118_6_fu_715/grp_channel_gen_Pipeline_VITIS_LOOP_118_6_fu_715_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/grp_channel_gen_Pipeline_VITIS_LOOP_130_7_fu_662/grp_channel_gen_Pipeline_VITIS_LOOP_130_7_fu_662_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/grp_channel_gen_Pipeline_VITIS_LOOP_143_9_fu_702/grp_channel_gen_Pipeline_VITIS_LOOP_143_9_fu_702_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/grp_channel_gen_Pipeline_VITIS_LOOP_155_10_fu_655/grp_channel_gen_Pipeline_VITIS_LOOP_155_10_fu_655_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/grp_channel_gen_Pipeline_VITIS_LOOP_169_12_fu_689/grp_channel_gen_Pipeline_VITIS_LOOP_169_12_fu_689_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/grp_channel_gen_Pipeline_VITIS_LOOP_183_13_fu_648/grp_channel_gen_Pipeline_VITIS_LOOP_183_13_fu_648_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/grp_channel_gen_Pipeline_VITIS_LOOP_196_15_fu_676/grp_channel_gen_Pipeline_VITIS_LOOP_196_15_fu_676_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/grp_channel_gen_Pipeline_VITIS_LOOP_55_1_fu_598/grp_channel_gen_Pipeline_VITIS_LOOP_55_1_fu_598_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/grp_pow_generic_double_s_fu_612/grp_pow_generic_double_s_fu_612_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/grp_rand_fu_623/grp_rand_fu_623_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/grp_rand_fu_623/grp_seedInitialization_fu_375/grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94/grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/grp_rand_fu_623/grp_seedInitialization_fu_375/grp_seedInitialization_fu_375_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/deQAM_U0/deQAM_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/deQAM_U0/grp_deQAM_Pipeline_VITIS_LOOP_122_6_fu_200/grp_deQAM_Pipeline_VITIS_LOOP_122_6_fu_200_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/deQAM_U0/grp_deQAM_Pipeline_VITIS_LOOP_30_1_fu_169/grp_deQAM_Pipeline_VITIS_LOOP_30_1_fu_169_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/deQAM_U0/grp_deQAM_Pipeline_VITIS_LOOP_70_3_fu_180/grp_deQAM_Pipeline_VITIS_LOOP_70_3_fu_180_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/deQAM_U0/grp_deQAM_Pipeline_VITIS_LOOP_88_4_fu_190/grp_deQAM_Pipeline_VITIS_LOOP_88_4_fu_190_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/deQAM_U0/grp_deQAM_Pipeline_VITIS_LOOP_98_5_fu_206/grp_deQAM_Pipeline_VITIS_LOOP_98_5_fu_206_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/entry_proc_U0/entry_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/equalizer_pilot_removal_U0/equalizer_pilot_removal_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/equalizer_pilot_removal_U0/grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_46_1_fu_48/grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_46_1_fu_48_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/equalizer_pilot_removal_U0/grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3_fu_59/grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3_fu_59_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/fft_top0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_153_U0/castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_153_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStageKernelS2S_64_2_1_1_0_6_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_24_9_5_3_0_U0/fftStageKernelS2S_64_2_1_1_0_6_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_24_9_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_6_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStageKernelS2S_64_2_1_1_0_5_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_25_10_5_3_0_U0/fftStageKernelS2S_64_2_1_1_0_5_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_25_10_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_7_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStageKernelS2S_64_2_1_1_0_4_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_26_11_5_3_0_U0/fftStageKernelS2S_64_2_1_1_0_4_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_26_11_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_8_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/fftStageKernelS2S_64_2_1_1_0_3_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_27_12_5_3_0_U0/fftStageKernelS2S_64_2_1_1_0_3_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_27_12_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/fftStage_10_U0/fftStageKernelS2S_64_2_1_1_0_2_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_27_13_5_3_0_U0/fftStageKernelS2S_64_2_1_1_0_2_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/fftStage_10_U0/fftStage_10_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/fftStage_10_U0/fftStage_11_U0/convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_U0/convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/fftStage_10_U0/fftStage_11_U0/digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_U0/digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/fftStage_10_U0/fftStage_11_U0/digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_U0/grp_cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_58/grp_cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_58_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/fftStage_10_U0/fftStage_11_U0/digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_U0/grp_writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_78/grp_writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_78_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/fftStage_10_U0/fftStage_11_U0/fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_U0/fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/fftStage_10_U0/fftStage_11_U0/fftStage_11_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/fftStage_10_U0/streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1_U0/streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/fftStage_9_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/streamingDataCommutor_complex_ap_fixed_27_12_5_3_0_1_U0/streamingDataCommutor_complex_ap_fixed_27_12_5_3_0_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/streamingDataCommutor_complex_ap_fixed_26_11_5_3_0_1_U0/streamingDataCommutor_complex_ap_fixed_26_11_5_3_0_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/streamingDataCommutor_complex_ap_fixed_25_10_5_3_0_1_U0/streamingDataCommutor_complex_ap_fixed_25_10_5_3_0_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/streamingDataCommutor_complex_ap_fixed_24_9_5_3_0_1_U0/streamingDataCommutor_complex_ap_fixed_24_9_5_3_0_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/swap_complex_ap_fixed_22_7_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_5_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/swap_complex_ap_fixed_22_7_5_3_0_4_U0/swap_complex_ap_fixed_22_7_5_3_0_4_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/swap_complex_ap_fixed_22_7_5_3_0_4_U0/swap_complex_ap_fixed_22_7_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_6_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/swap_complex_ap_fixed_22_7_5_3_0_4_U0/swap_complex_ap_fixed_22_7_5_3_0_5_U0/swap_complex_ap_fixed_22_7_5_3_0_5_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/swap_complex_ap_fixed_22_7_5_3_0_4_U0/swap_complex_ap_fixed_22_7_5_3_0_5_U0/swap_complex_ap_fixed_22_7_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_7_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_7_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/swap_complex_ap_fixed_22_7_5_3_0_4_U0/swap_complex_ap_fixed_22_7_5_3_0_5_U0/swap_complex_ap_fixed_22_7_5_3_0_6_U0/swap_complex_ap_fixed_22_7_5_3_0_6_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/swap_complex_ap_fixed_22_7_5_3_0_4_U0/swap_complex_ap_fixed_22_7_5_3_0_5_U0/swap_complex_ap_fixed_22_7_5_3_0_6_U0/swap_complex_ap_fixed_22_7_5_3_0_7_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_8_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_8_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/swap_complex_ap_fixed_22_7_5_3_0_4_U0/swap_complex_ap_fixed_22_7_5_3_0_5_U0/swap_complex_ap_fixed_22_7_5_3_0_6_U0/swap_complex_ap_fixed_22_7_5_3_0_7_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_9_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_9_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/swap_complex_ap_fixed_22_7_5_3_0_4_U0/swap_complex_ap_fixed_22_7_5_3_0_5_U0/swap_complex_ap_fixed_22_7_5_3_0_6_U0/swap_complex_ap_fixed_22_7_5_3_0_7_U0/swap_complex_ap_fixed_22_7_5_3_0_7_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/fft_top1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_U0/castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStageKernelS2S_64_2_1_0_0_6_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_24_9_5_3_0_U0/fftStageKernelS2S_64_2_1_0_0_6_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_24_9_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_64_2_1_0_0_5_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_25_10_5_3_0_U0/fftStageKernelS2S_64_2_1_0_0_5_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_25_10_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_64_2_1_0_0_4_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_26_11_5_3_0_U0/fftStageKernelS2S_64_2_1_0_0_4_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_26_11_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_64_2_1_0_0_3_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_27_12_5_3_0_U0/fftStageKernelS2S_64_2_1_0_0_3_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_27_12_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_64_2_1_0_0_2_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_27_13_5_3_0_U0/fftStageKernelS2S_64_2_1_0_0_2_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_4_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/convertSuperStreamToArrayNScale_1_0_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_14_5_3_0_U0/convertSuperStreamToArrayNScale_1_0_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_14_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/digitReversedDataReOrder_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_U0/digitReversedDataReOrder_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/digitReversedDataReOrder_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_U0/grp_cacheDataDR_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s_fu_58/grp_cacheDataDR_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s_fu_58_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/digitReversedDataReOrder_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_U0/grp_writeBackCacheDataDR_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s_fu_78/grp_writeBackCacheDataDR_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s_fu_78_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelLastStageS2S_64_2_1_0_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_U0/fftStageKernelLastStageS2S_64_2_1_0_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_5_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_U0/streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/streamingDataCommutor_complex_ap_fixed_27_12_5_3_0_U0/streamingDataCommutor_complex_ap_fixed_27_12_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/streamingDataCommutor_complex_ap_fixed_26_11_5_3_0_U0/streamingDataCommutor_complex_ap_fixed_26_11_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/streamingDataCommutor_complex_ap_fixed_25_10_5_3_0_U0/streamingDataCommutor_complex_ap_fixed_25_10_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/streamingDataCommutor_complex_ap_fixed_24_9_5_3_0_U0/streamingDataCommutor_complex_ap_fixed_24_9_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/swap_complex_ap_fixed_22_7_5_3_0_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/swap_complex_ap_fixed_22_7_5_3_0_U0/swap_complex_ap_fixed_22_7_5_3_0_1_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_1_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/swap_complex_ap_fixed_22_7_5_3_0_U0/swap_complex_ap_fixed_22_7_5_3_0_1_U0/swap_complex_ap_fixed_22_7_5_3_0_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/swap_complex_ap_fixed_22_7_5_3_0_U0/swap_complex_ap_fixed_22_7_5_3_0_1_U0/swap_complex_ap_fixed_22_7_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/swap_complex_ap_fixed_22_7_5_3_0_U0/swap_complex_ap_fixed_22_7_5_3_0_1_U0/swap_complex_ap_fixed_22_7_5_3_0_2_U0/swap_complex_ap_fixed_22_7_5_3_0_2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/swap_complex_ap_fixed_22_7_5_3_0_U0/swap_complex_ap_fixed_22_7_5_3_0_1_U0/swap_complex_ap_fixed_22_7_5_3_0_2_U0/swap_complex_ap_fixed_22_7_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/swap_complex_ap_fixed_22_7_5_3_0_U0/swap_complex_ap_fixed_22_7_5_3_0_1_U0/swap_complex_ap_fixed_22_7_5_3_0_2_U0/swap_complex_ap_fixed_22_7_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_4_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/swap_complex_ap_fixed_22_7_5_3_0_U0/swap_complex_ap_fixed_22_7_5_3_0_1_U0/swap_complex_ap_fixed_22_7_5_3_0_2_U0/swap_complex_ap_fixed_22_7_5_3_0_3_U0/swap_complex_ap_fixed_22_7_5_3_0_3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/swap_complex_ap_fixed_22_7_5_3_0_U0/swap_complex_ap_fixed_22_7_5_3_0_U0_activity
INFO: [Common 17-14] Message 'Wavedata 42-564' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Time resolution is 1 ps
open_wave_config top_module_dataflow_ana.wcfg
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/twiddleObj_twiddleTable_M_imag_V_1_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/twiddleObj_twiddleTable_M_imag_V_1_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/twiddleObj_twiddleTable_M_imag_V_1_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/twiddleObj_twiddleTable_M_imag_V_2_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/twiddleObj_twiddleTable_M_imag_V_2_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/twiddleObj_twiddleTable_M_imag_V_2_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/twiddleObj_twiddleTable_M_imag_V_3_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/twiddleObj_twiddleTable_M_imag_V_3_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/twiddleObj_twiddleTable_M_imag_V_3_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/twiddleObj_twiddleTable_M_imag_V_4_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/twiddleObj_twiddleTable_M_imag_V_4_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/twiddleObj_twiddleTable_M_imag_V_4_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/twiddleObj_twiddleTable_M_imag_V_1_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/twiddleObj_twiddleTable_M_imag_V_1_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/twiddleObj_twiddleTable_M_imag_V_1_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/twiddleObj_twiddleTable_M_imag_V_2_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/twiddleObj_twiddleTable_M_imag_V_2_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/twiddleObj_twiddleTable_M_imag_V_2_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/twiddleObj_twiddleTable_M_imag_V_3_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/twiddleObj_twiddleTable_M_imag_V_3_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/twiddleObj_twiddleTable_M_imag_V_3_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/twiddleObj_twiddleTable_M_imag_V_4_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/twiddleObj_twiddleTable_M_imag_V_4_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/twiddleObj_twiddleTable_M_imag_V_4_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/twiddleObj_twiddleTable_M_imag_V_2_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/twiddleObj_twiddleTable_M_imag_V_2_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/twiddleObj_twiddleTable_M_imag_V_2_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/twiddleObj_twiddleTable_M_imag_V_3_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/twiddleObj_twiddleTable_M_imag_V_3_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/twiddleObj_twiddleTable_M_imag_V_3_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/twiddleObj_twiddleTable_M_imag_V_4_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/twiddleObj_twiddleTable_M_imag_V_4_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/twiddleObj_twiddleTable_M_imag_V_4_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/twiddleObj_twiddleTable_M_imag_V_3_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/twiddleObj_twiddleTable_M_imag_V_3_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/twiddleObj_twiddleTable_M_imag_V_3_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/twiddleObj_twiddleTable_M_imag_V_4_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/twiddleObj_twiddleTable_M_imag_V_4_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/twiddleObj_twiddleTable_M_imag_V_4_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/twiddleObj_twiddleTable_M_imag_V_4_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/twiddleObj_twiddleTable_M_imag_V_4_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top0_U0/grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_408/fftStage_6_U0/fftStage_7_U0/fftStage_8_U0/fftStage_9_U0/twiddleObj_twiddleTable_M_imag_V_4_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/weight_2taps_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/weight_2taps_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/weight_2taps_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/weight_3taps_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/weight_3taps_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/weight_3taps_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/weight_6taps_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/weight_6taps_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/weight_6taps_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/weight_9taps_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/weight_9taps_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/weight_9taps_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/rngMT19937ICN_uniformRNG_mt_even_1_V_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/rngMT19937ICN_uniformRNG_mt_even_1_V_d0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/rngMT19937ICN_uniformRNG_mt_even_1_V_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/rngMT19937ICN_uniformRNG_mt_even_1_V_we0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/rngMT19937ICN_uniformRNG_mt_odd_1_V_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/rngMT19937ICN_uniformRNG_mt_odd_1_V_d0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/rngMT19937ICN_uniformRNG_mt_odd_1_V_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/channel_gen_U0/rngMT19937ICN_uniformRNG_mt_odd_1_V_we0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/twiddleObj_twiddleTable_M_imag_V_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/twiddleObj_twiddleTable_M_imag_V_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/twiddleObj_twiddleTable_M_imag_V_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/twiddleObj_twiddleTable_M_imag_V_5_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/twiddleObj_twiddleTable_M_imag_V_5_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/twiddleObj_twiddleTable_M_imag_V_5_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/twiddleObj_twiddleTable_M_imag_V_6_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/twiddleObj_twiddleTable_M_imag_V_6_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/twiddleObj_twiddleTable_M_imag_V_6_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/twiddleObj_twiddleTable_M_imag_V_7_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/twiddleObj_twiddleTable_M_imag_V_7_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/twiddleObj_twiddleTable_M_imag_V_7_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/twiddleObj_twiddleTable_M_imag_V_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/twiddleObj_twiddleTable_M_imag_V_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/twiddleObj_twiddleTable_M_imag_V_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/twiddleObj_twiddleTable_M_imag_V_5_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/twiddleObj_twiddleTable_M_imag_V_5_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/twiddleObj_twiddleTable_M_imag_V_5_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/twiddleObj_twiddleTable_M_imag_V_6_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/twiddleObj_twiddleTable_M_imag_V_6_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/twiddleObj_twiddleTable_M_imag_V_6_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/twiddleObj_twiddleTable_M_imag_V_7_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/twiddleObj_twiddleTable_M_imag_V_7_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/twiddleObj_twiddleTable_M_imag_V_7_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/twiddleObj_twiddleTable_M_imag_V_5_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/twiddleObj_twiddleTable_M_imag_V_5_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/twiddleObj_twiddleTable_M_imag_V_5_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/twiddleObj_twiddleTable_M_imag_V_6_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/twiddleObj_twiddleTable_M_imag_V_6_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/twiddleObj_twiddleTable_M_imag_V_6_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/twiddleObj_twiddleTable_M_imag_V_7_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/twiddleObj_twiddleTable_M_imag_V_7_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/twiddleObj_twiddleTable_M_imag_V_7_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/twiddleObj_twiddleTable_M_imag_V_6_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/twiddleObj_twiddleTable_M_imag_V_6_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/twiddleObj_twiddleTable_M_imag_V_6_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/twiddleObj_twiddleTable_M_imag_V_7_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/twiddleObj_twiddleTable_M_imag_V_7_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/twiddleObj_twiddleTable_M_imag_V_7_ce0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/twiddleObj_twiddleTable_M_imag_V_7_address0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/twiddleObj_twiddleTable_M_imag_V_7_q0 was not found in the design.
WARNING: Simulation object /apatb_top_module_top/AESL_inst_top_module/fft_top1_U0/grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_420/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/twiddleObj_twiddleTable_M_imag_V_7_ce0 was not found in the design.
source top_module.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set data_in__data_out_group [add_wave_group data_in__data_out(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $data_in__data_out_group]
## set wdata_group [add_wave_group "Write Channel" -into $data_in__data_out_group]
## set ctrl_group [add_wave_group "Handshakes" -into $data_in__data_out_group]
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_BUSER -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_BID -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_BRESP -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_RRESP -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_RUSER -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_RID -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_RDATA -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_ARID -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_WUSER -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_WID -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_WDATA -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_AWID -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/m_axi_gmem0_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set data_in__data_out__return_group [add_wave_group data_in__data_out__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_top_module_top/AESL_inst_top_module/interrupt -into $data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_BRESP -into $data_in__data_out__return_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_BREADY -into $data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_BVALID -into $data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_RRESP -into $data_in__data_out__return_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_RDATA -into $data_in__data_out__return_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_RREADY -into $data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_RVALID -into $data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_ARREADY -into $data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_ARVALID -into $data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_ARADDR -into $data_in__data_out__return_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_WSTRB -into $data_in__data_out__return_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_WDATA -into $data_in__data_out__return_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_WREADY -into $data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_WVALID -into $data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_AWREADY -into $data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_AWVALID -into $data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/s_axi_control_AWADDR -into $data_in__data_out__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_top_module_top/AESL_inst_top_module/ap_done -into $blocksiggroup
## add_wave /apatb_top_module_top/AESL_inst_top_module/ap_idle -into $blocksiggroup
## add_wave /apatb_top_module_top/AESL_inst_top_module/ap_ready -into $blocksiggroup
## add_wave /apatb_top_module_top/AESL_inst_top_module/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_top_module_top/AESL_inst_top_module/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_top_module_top/AESL_inst_top_module/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_top_module_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_top_module_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_top_module_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_top_module_top/LENGTH_gmem0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_top_module_top/LENGTH_data_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_top_module_top/LENGTH_data_out -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_data_in__data_out_group [add_wave_group data_in__data_out(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_data_in__data_out_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_data_in__data_out_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_data_in__data_out_group]
## add_wave /apatb_top_module_top/gmem0_BUSER -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_BID -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_BRESP -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/gmem0_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/gmem0_RRESP -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_RUSER -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_RID -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/gmem0_RDATA -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/gmem0_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/gmem0_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_ARID -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/gmem0_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/gmem0_WUSER -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_WID -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/gmem0_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_WDATA -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/gmem0_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/gmem0_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_AWID -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_top_module_top/gmem0_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/gmem0_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_data_in__data_out__return_group [add_wave_group data_in__data_out__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_top_module_top/control_INTERRUPT -into $tb_data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/control_BRESP -into $tb_data_in__data_out__return_group -radix hex
## add_wave /apatb_top_module_top/control_BREADY -into $tb_data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/control_BVALID -into $tb_data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/control_RRESP -into $tb_data_in__data_out__return_group -radix hex
## add_wave /apatb_top_module_top/control_RDATA -into $tb_data_in__data_out__return_group -radix hex
## add_wave /apatb_top_module_top/control_RREADY -into $tb_data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/control_RVALID -into $tb_data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/control_ARREADY -into $tb_data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/control_ARVALID -into $tb_data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/control_ARADDR -into $tb_data_in__data_out__return_group -radix hex
## add_wave /apatb_top_module_top/control_WSTRB -into $tb_data_in__data_out__return_group -radix hex
## add_wave /apatb_top_module_top/control_WDATA -into $tb_data_in__data_out__return_group -radix hex
## add_wave /apatb_top_module_top/control_WREADY -into $tb_data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/control_WVALID -into $tb_data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/control_AWREADY -into $tb_data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/control_AWVALID -into $tb_data_in__data_out__return_group -color #ffff00 -radix hex
## add_wave /apatb_top_module_top/control_AWADDR -into $tb_data_in__data_out__return_group -radix hex
## save_wave_config top_module.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "150000"
// RTL Simulation : 1 / 1 [n/a] @ "953870000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 953990 ns : File "/mnt/HLSNAS/g110064539/OFDM_Implemented_by_HLS/vitis_hls_project/prj_impulse_test.prj/solution1/sim/verilog/top_module.autotb.v" Line 426
run: Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 2942.859 ; gain = 159.953 ; free physical = 27462 ; free virtual = 75111
## quit
INFO: [Common 17-206] Exiting xsim at Mon Feb 13 21:36:38 2023...
total_input_num : 142
>> Start test!
------------------------
input : 0   output : 0
input : 1   output : 1
input : 2   output : 2
input : 3   output : 3
input : 4   output : 4
input : 5   output : 5
input : 6   output : 6
input : 7   output : 7
input : 8   output : 8
input : 9   output : 9
input : 10   output : 10
input : 11   output : 11
input : 12   output : 12
input : 13   output : 13
input : 14   output : 14
input : 15   output : 15
input : 16   output : 16
input : 17   output : 17
input : 18   output : 18
input : 19   output : 19
input : 20   output : 20
input : 21   output : 21
input : 22   output : 22
input : 23   output : 23
input : 24   output : 25
input : 25   output : 89
input : 26   output : 26
input : 27   output : 27
input : 28   output : 28
input : 29   output : 29
input : 30   output : 30
input : 31   output : 31
input : 32   output : 32
input : 33   output : 33
input : 34   output : 34
input : 35   output : 35
input : 36   output : 36
input : 37   output : 37
input : 38   output : 38
input : 39   output : 39
input : 40   output : 40
input : 41   output : 41
input : 42   output : 42
input : 43   output : 43
input : 44   output : 44
input : 45   output : 45
input : 46   output : 46
input : 47   output : 47
input : 48   output : 48
input : 49   output : 49
input : 50   output : 50
input : 51   output : 51
input : 52   output : 52
input : 53   output : 53
input : 54   output : 54
input : 55   output : 55
input : 56   output : 56
input : 57   output : 57
input : 58   output : 58
input : 59   output : 59
input : 60   output : 60
input : 61   output : 61
input : 62   output : 62
input : 63   output : 63
input : 64   output : 64
input : 65   output : 65
input : 66   output : 66
input : 67   output : 67
input : 68   output : 68
input : 69   output : 69
input : 70   output : 70
input : 71   output : 71
input : 72   output : 72
input : 73   output : 73
input : 74   output : 74
input : 75   output : 75
input : 76   output : 76
input : 77   output : 77
input : 78   output : 78
input : 79   output : 79
input : 80   output : 80
input : 81   output : 81
input : 82   output : 82
input : 83   output : 83
input : 84   output : 84
input : 85   output : 85
input : 86   output : 86
input : 87   output : 87
input : 88   output : 88
input : 89   output : 89
input : 90   output : 90
input : 91   output : 91
input : 92   output : 92
input : 93   output : 93
input : 94   output : 94
input : 95   output : 95
error_SER : 0.0208333
error_BER: 0.00260417
------------------------
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
