Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 30b1766bb5d6417da27dadf1bfe25f68 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_cpu_tb_behav xil_defaultlib.mips_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/mips_cpu.v" Line 1. Module mips_cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/instruction_memory.v" Line 1. Module instruction_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/reg_file.v" Line 1. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/extend.v" Line 1. Module sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/extend.v" Line 11. Module zero_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/data_memory.v" Line 1. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/pc_calculator.v" Line 1. Module pc_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.zero_extend
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.pc_calculator
Compiling module xil_defaultlib.mips_cpu
Compiling module xil_defaultlib.mips_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_cpu_tb_behav
