  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\avery\Downloads\matmul_partition.cpp' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/avery/Downloads/matmul_partition.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\avery\Downloads\matmul_partition.h' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/avery/Downloads/matmul_partition.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\avery\Downloads\matmul_partition_test.cpp' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/avery/Downloads/matmul_partition_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=matmul_partition' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=port' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 10 seconds. CPU system time: 4 seconds. Elapsed time: 88.415 seconds; current allocated memory: 612.969 MB.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/avery/Downloads/matmul_partition.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.263 seconds; current allocated memory: 615.363 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 452 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 442 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 442 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 442 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 447 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 480 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 480 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 507 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (C:/Users/avery/Downloads/matmul_partition.cpp:29:6)
INFO: [HLS 214-248] Applying array_partition to 'B': Block partitioning with factor 16 on dimension 1. (C:/Users/avery/Downloads/matmul_partition.cpp:30:9)
INFO: [HLS 214-376] automatically set the pipeline for Loop< readA> at C:/Users/avery/Downloads/matmul_partition.cpp:46:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< readB> at C:/Users/avery/Downloads/matmul_partition.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< lreorder2> at C:/Users/avery/Downloads/matmul_partition.cpp:75:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< writeC> at C:/Users/avery/Downloads/matmul_partition.cpp:91:5 
INFO: [HLS 214-291] Loop 'lreorder3' is marked as complete unroll implied by the pipeline pragma (C:/Users/avery/Downloads/matmul_partition.cpp:79:17)
INFO: [HLS 214-186] Unrolling loop 'lreorder3' (C:/Users/avery/Downloads/matmul_partition.cpp:79:17) in function 'matmul_partition' completely with a factor of 16 (C:/Users/avery/Downloads/matmul_partition.cpp:23:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'readA'(C:/Users/avery/Downloads/matmul_partition.cpp:46:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/avery/Downloads/matmul_partition.cpp:46:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'readB'(C:/Users/avery/Downloads/matmul_partition.cpp:57:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/avery/Downloads/matmul_partition.cpp:57:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'writeC'(C:/Users/avery/Downloads/matmul_partition.cpp:91:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/avery/Downloads/matmul_partition.cpp:91:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 37.078 seconds; current allocated memory: 617.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 617.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.071 seconds; current allocated memory: 622.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 624.656 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul_partition' (C:/Users/avery/Downloads/matmul_partition.cpp:23:13)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.67 seconds; current allocated memory: 647.379 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'lreorder1'(C:/Users/avery/Downloads/matmul_partition.cpp:70:9) and 'lreorder2'(C:/Users/avery/Downloads/matmul_partition.cpp:75:13) in function 'matmul_partition' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'lreorder1' (C:/Users/avery/Downloads/matmul_partition.cpp:70:9) in function 'matmul_partition'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (C:/Users/avery/Downloads/matmul_partition.cpp:67:5) in function 'matmul_partition'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.267 seconds; current allocated memory: 676.656 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_partition' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.959 seconds; current allocated memory: 680.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 681.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 682.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 682.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition_Pipeline_loop2_lreorder1_lreorder2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2_lreorder1_lreorder2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop2_lreorder1_lreorder2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.716 seconds; current allocated memory: 684.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 685.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.168 seconds; current allocated memory: 685.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 685.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 685.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.765 seconds; current allocated memory: 686.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_partition_Pipeline_readA' pipeline 'readA' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.131 seconds; current allocated memory: 688.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_partition_Pipeline_readB' pipeline 'readB' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition_Pipeline_readB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.93 seconds; current allocated memory: 691.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition_Pipeline_loop2_lreorder1_lreorder2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_partition_Pipeline_loop2_lreorder1_lreorder2' pipeline 'loop2_lreorder1_lreorder2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition_Pipeline_loop2_lreorder1_lreorder2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.754 seconds; current allocated memory: 696.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_partition_Pipeline_writeC' pipeline 'writeC' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition_Pipeline_writeC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.517 seconds; current allocated memory: 701.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/rep_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_partition' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in1', 'in2', 'out_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_63ns_94_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition'.
INFO: [RTMG 210-278] Implementing memory 'matmul_partition_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'matmul_partition_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.176 seconds; current allocated memory: 706.457 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 9.655 seconds; current allocated memory: 711.809 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 8.96 seconds; current allocated memory: 719.223 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_partition.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_partition.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: D:/Vivado/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Feb 20 14:10:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/hls_data.json outdir=C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/impl/ip srcdir=C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/impl/ip/misc
INFO: Copied 27 verilog file(s) to C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/impl/ip/hdl/verilog
INFO: Copied 27 vhdl file(s) to C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:13 ; elapsed = 00:01:02 . Memory (MB): peak = 572.840 ; gain = 156.395
INFO: Import ports from HDL: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/impl/ip/hdl/vhdl/matmul_partition.vhd (matmul_partition)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem
INFO: Add data interface dim
INFO: Add data interface rep_count
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/impl/ip/component.xml
ipx::archive_core: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 634.066 ; gain = 0.000
INFO: Created IP archive C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/impl/ip/xilinx_com_hls_matmul_partition_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 14:14:21 2025...
INFO: [HLS 200-802] Generated output file matmul_partitioned/matmul_partition.zip
INFO: [HLS 200-112] Total CPU user time: 25 seconds. Total CPU system time: 12 seconds. Total elapsed time: 470.487 seconds; peak allocated memory: 722.879 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 8m 40s
