{
  "module_name": "rt5660.h",
  "hash_id": "7184150c7e5241798b544c4cd852dfe6042b2fffd5f19ffe7257708e52337094",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5660.h",
  "human_readable_source": " \n \n\n#ifndef _RT5660_H\n#define _RT5660_H\n\n#include <linux/clk.h>\n#include <sound/rt5660.h>\n\n \n#define RT5660_RESET\t\t\t\t0x00\n#define RT5660_VENDOR_ID\t\t\t0xfd\n#define RT5660_VENDOR_ID1\t\t\t0xfe\n#define RT5660_VENDOR_ID2\t\t\t0xff\n \n#define RT5660_SPK_VOL\t\t\t\t0x01\n#define RT5660_LOUT_VOL\t\t\t\t0x02\n \n#define RT5660_IN1_IN2\t\t\t\t0x0d\n#define RT5660_IN3_IN4\t\t\t\t0x0e\n \n#define RT5660_DAC1_DIG_VOL\t\t\t0x19\n#define RT5660_STO1_ADC_DIG_VOL\t\t\t0x1c\n#define RT5660_ADC_BST_VOL1\t\t\t0x1e\n \n#define RT5660_STO1_ADC_MIXER\t\t\t0x27\n#define RT5660_AD_DA_MIXER\t\t\t0x29\n#define RT5660_STO_DAC_MIXER\t\t\t0x2a\n#define RT5660_DIG_INF1_DATA\t\t\t0x2f\n \n#define RT5660_REC_L1_MIXER\t\t\t0x3b\n#define RT5660_REC_L2_MIXER\t\t\t0x3c\n#define RT5660_REC_R1_MIXER\t\t\t0x3d\n#define RT5660_REC_R2_MIXER\t\t\t0x3e\n \n#define RT5660_LOUT_MIXER\t\t\t0x45\n#define RT5660_SPK_MIXER\t\t\t0x46\n#define RT5660_SPO_MIXER\t\t\t0x48\n#define RT5660_SPO_CLSD_RATIO\t\t\t0x4a\n#define RT5660_OUT_L_GAIN1\t\t\t0x4d\n#define RT5660_OUT_L_GAIN2\t\t\t0x4e\n#define RT5660_OUT_L1_MIXER\t\t\t0x4f\n#define RT5660_OUT_R_GAIN1\t\t\t0x50\n#define RT5660_OUT_R_GAIN2\t\t\t0x51\n#define RT5660_OUT_R1_MIXER\t\t\t0x52\n \n#define RT5660_PWR_DIG1\t\t\t\t0x61\n#define RT5660_PWR_DIG2\t\t\t\t0x62\n#define RT5660_PWR_ANLG1\t\t\t0x63\n#define RT5660_PWR_ANLG2\t\t\t0x64\n#define RT5660_PWR_MIXER\t\t\t0x65\n#define RT5660_PWR_VOL\t\t\t\t0x66\n \n#define RT5660_PRIV_INDEX\t\t\t0x6a\n#define RT5660_PRIV_DATA\t\t\t0x6c\n \n#define RT5660_I2S1_SDP\t\t\t\t0x70\n#define RT5660_ADDA_CLK1\t\t\t0x73\n#define RT5660_ADDA_CLK2\t\t\t0x74\n#define RT5660_DMIC_CTRL1\t\t\t0x75\n \n#define RT5660_GLB_CLK\t\t\t\t0x80\n#define RT5660_PLL_CTRL1\t\t\t0x81\n#define RT5660_PLL_CTRL2\t\t\t0x82\n#define RT5660_CLSD_AMP_OC_CTRL\t\t\t0x8c\n#define RT5660_CLSD_AMP_CTRL\t\t\t0x8d\n#define RT5660_LOUT_AMP_CTRL\t\t\t0x8e\n#define RT5660_SPK_AMP_SPKVDD\t\t\t0x92\n#define RT5660_MICBIAS\t\t\t\t0x93\n#define RT5660_CLSD_OUT_CTRL1\t\t\t0xa1\n#define RT5660_CLSD_OUT_CTRL2\t\t\t0xa2\n#define RT5660_DIPOLE_MIC_CTRL1\t\t\t0xa3\n#define RT5660_DIPOLE_MIC_CTRL2\t\t\t0xa4\n#define RT5660_DIPOLE_MIC_CTRL3\t\t\t0xa5\n#define RT5660_DIPOLE_MIC_CTRL4\t\t\t0xa6\n#define RT5660_DIPOLE_MIC_CTRL5\t\t\t0xa7\n#define RT5660_DIPOLE_MIC_CTRL6\t\t\t0xa8\n#define RT5660_DIPOLE_MIC_CTRL7\t\t\t0xa9\n#define RT5660_DIPOLE_MIC_CTRL8\t\t\t0xaa\n#define RT5660_DIPOLE_MIC_CTRL9\t\t\t0xab\n#define RT5660_DIPOLE_MIC_CTRL10\t\t0xac\n#define RT5660_DIPOLE_MIC_CTRL11\t\t0xad\n#define RT5660_DIPOLE_MIC_CTRL12\t\t0xae\n \n#define RT5660_EQ_CTRL1\t\t\t\t0xb0\n#define RT5660_EQ_CTRL2\t\t\t\t0xb1\n#define RT5660_DRC_AGC_CTRL1\t\t\t0xb3\n#define RT5660_DRC_AGC_CTRL2\t\t\t0xb4\n#define RT5660_DRC_AGC_CTRL3\t\t\t0xb5\n#define RT5660_DRC_AGC_CTRL4\t\t\t0xb6\n#define RT5660_DRC_AGC_CTRL5\t\t\t0xb7\n#define RT5660_JD_CTRL\t\t\t\t0xbb\n#define RT5660_IRQ_CTRL1\t\t\t0xbd\n#define RT5660_IRQ_CTRL2\t\t\t0xbe\n#define RT5660_INT_IRQ_ST\t\t\t0xbf\n#define RT5660_GPIO_CTRL1\t\t\t0xc0\n#define RT5660_GPIO_CTRL2\t\t\t0xc2\n#define RT5660_WIND_FILTER_CTRL1\t\t0xd3\n#define RT5660_SV_ZCD1\t\t\t\t0xd9\n#define RT5660_SV_ZCD2\t\t\t\t0xda\n#define RT5660_DRC1_LM_CTRL1\t\t\t0xe0\n#define RT5660_DRC1_LM_CTRL2\t\t\t0xe1\n#define RT5660_DRC2_LM_CTRL1\t\t\t0xe2\n#define RT5660_DRC2_LM_CTRL2\t\t\t0xe3\n#define RT5660_MULTI_DRC_CTRL\t\t\t0xe4\n#define RT5660_DRC2_CTRL1\t\t\t0xe5\n#define RT5660_DRC2_CTRL2\t\t\t0xe6\n#define RT5660_DRC2_CTRL3\t\t\t0xe7\n#define RT5660_DRC2_CTRL4\t\t\t0xe8\n#define RT5660_DRC2_CTRL5\t\t\t0xe9\n#define RT5660_ALC_PGA_CTRL1\t\t\t0xea\n#define RT5660_ALC_PGA_CTRL2\t\t\t0xeb\n#define RT5660_ALC_PGA_CTRL3\t\t\t0xec\n#define RT5660_ALC_PGA_CTRL4\t\t\t0xed\n#define RT5660_ALC_PGA_CTRL5\t\t\t0xee\n#define RT5660_ALC_PGA_CTRL6\t\t\t0xef\n#define RT5660_ALC_PGA_CTRL7\t\t\t0xf0\n\n \n#define RT5660_GEN_CTRL1\t\t\t0xfa\n#define RT5660_GEN_CTRL2\t\t\t0xfb\n#define RT5660_GEN_CTRL3\t\t\t0xfc\n\n \n#define RT5660_CHOP_DAC_ADC\t\t\t0x3d\n\n \n#define RT5660_L_MUTE\t\t\t\t(0x1 << 15)\n#define RT5660_L_MUTE_SFT\t\t\t15\n#define RT5660_VOL_L_MUTE\t\t\t(0x1 << 14)\n#define RT5660_VOL_L_SFT\t\t\t14\n#define RT5660_R_MUTE\t\t\t\t(0x1 << 7)\n#define RT5660_R_MUTE_SFT\t\t\t7\n#define RT5660_VOL_R_MUTE\t\t\t(0x1 << 6)\n#define RT5660_VOL_R_SFT\t\t\t6\n#define RT5660_L_VOL_MASK\t\t\t(0x3f << 8)\n#define RT5660_L_VOL_SFT\t\t\t8\n#define RT5660_R_VOL_MASK\t\t\t(0x3f)\n#define RT5660_R_VOL_SFT\t\t\t0\n\n \n#define RT5660_IN_DF1\t\t\t\t(0x1 << 15)\n#define RT5660_IN_SFT1\t\t\t\t15\n#define RT5660_BST_MASK1\t\t\t(0x7f << 8)\n#define RT5660_BST_SFT1\t\t\t\t8\n#define RT5660_IN_DF2\t\t\t\t(0x1 << 7)\n#define RT5660_IN_SFT2\t\t\t\t7\n#define RT5660_BST_MASK2\t\t\t(0x7f << 0)\n#define RT5660_BST_SFT2\t\t\t\t0\n\n \n#define RT5660_IN_DF3\t\t\t\t(0x1 << 15)\n#define RT5660_IN_SFT3\t\t\t\t15\n#define RT5660_BST_MASK3\t\t\t(0x7f << 8)\n#define RT5660_BST_SFT3\t\t\t\t8\n#define RT5660_IN_DF4\t\t\t\t(0x1 << 7)\n#define RT5660_IN_SFT4\t\t\t\t7\n#define RT5660_BST_MASK4\t\t\t(0x7f << 0)\n#define RT5660_BST_SFT4\t\t\t\t0\n\n \n#define RT5660_DAC_L1_VOL_MASK\t\t\t(0x7f << 9)\n#define RT5660_DAC_L1_VOL_SFT\t\t\t9\n#define RT5660_DAC_R1_VOL_MASK\t\t\t(0x7f << 1)\n#define RT5660_DAC_R1_VOL_SFT\t\t\t1\n\n \n#define RT5660_ADC_L_VOL_MASK\t\t\t(0x3f << 9)\n#define RT5660_ADC_L_VOL_SFT\t\t\t9\n#define RT5660_ADC_R_VOL_MASK\t\t\t(0x3f << 1)\n#define RT5660_ADC_R_VOL_SFT\t\t\t1\n\n \n#define RT5660_STO1_ADC_L_BST_MASK\t\t(0x3 << 14)\n#define RT5660_STO1_ADC_L_BST_SFT\t\t14\n#define RT5660_STO1_ADC_R_BST_MASK\t\t(0x3 << 12)\n#define RT5660_STO1_ADC_R_BST_SFT\t\t12\n\n \n#define RT5660_M_ADC_L1\t\t\t\t(0x1 << 14)\n#define RT5660_M_ADC_L1_SFT\t\t\t14\n#define RT5660_M_ADC_L2\t\t\t\t(0x1 << 13)\n#define RT5660_M_ADC_L2_SFT\t\t\t13\n#define RT5660_M_ADC_R1\t\t\t\t(0x1 << 6)\n#define RT5660_M_ADC_R1_SFT\t\t\t6\n#define RT5660_M_ADC_R2\t\t\t\t(0x1 << 5)\n#define RT5660_M_ADC_R2_SFT\t\t\t5\n\n \n#define RT5660_M_ADCMIX_L\t\t\t(0x1 << 15)\n#define RT5660_M_ADCMIX_L_SFT\t\t\t15\n#define RT5660_M_DAC1_L\t\t\t\t(0x1 << 14)\n#define RT5660_M_DAC1_L_SFT\t\t\t14\n#define RT5660_M_ADCMIX_R\t\t\t(0x1 << 7)\n#define RT5660_M_ADCMIX_R_SFT\t\t\t7\n#define RT5660_M_DAC1_R\t\t\t\t(0x1 << 6)\n#define RT5660_M_DAC1_R_SFT\t\t\t6\n\n \n#define RT5660_M_DAC_L1\t\t\t\t(0x1 << 14)\n#define RT5660_M_DAC_L1_SFT\t\t\t14\n#define RT5660_DAC_L1_STO_L_VOL_MASK\t\t(0x1 << 13)\n#define RT5660_DAC_L1_STO_L_VOL_SFT\t\t13\n#define RT5660_M_DAC_R1_STO_L\t\t\t(0x1 << 9)\n#define RT5660_M_DAC_R1_STO_L_SFT\t\t9\n#define RT5660_DAC_R1_STO_L_VOL_MASK\t\t(0x1 << 8)\n#define RT5660_DAC_R1_STO_L_VOL_SFT\t\t8\n#define RT5660_M_DAC_R1\t\t\t\t(0x1 << 6)\n#define RT5660_M_DAC_R1_SFT\t\t\t6\n#define RT5660_DAC_R1_STO_R_VOL_MASK\t\t(0x1 << 5)\n#define RT5660_DAC_R1_STO_R_VOL_SFT\t\t5\n#define RT5660_M_DAC_L1_STO_R\t\t\t(0x1 << 1)\n#define RT5660_M_DAC_L1_STO_R_SFT\t\t1\n#define RT5660_DAC_L1_STO_R_VOL_MASK\t\t(0x1)\n#define RT5660_DAC_L1_STO_R_VOL_SFT\t\t0\n\n \n#define RT5660_IF1_DAC_IN_SEL\t\t\t(0x3 << 14)\n#define RT5660_IF1_DAC_IN_SFT\t\t\t14\n#define RT5660_IF1_ADC_IN_SEL\t\t\t(0x3 << 12)\n#define RT5660_IF1_ADC_IN_SFT\t\t\t12\n\n \n#define RT5660_G_BST3_RM_L_MASK\t\t\t(0x7 << 4)\n#define RT5660_G_BST3_RM_L_SFT\t\t\t4\n#define RT5660_G_BST2_RM_L_MASK\t\t\t(0x7 << 1)\n#define RT5660_G_BST2_RM_L_SFT\t\t\t1\n\n \n#define RT5660_G_BST1_RM_L_MASK\t\t\t(0x7 << 13)\n#define RT5660_G_BST1_RM_L_SFT\t\t\t13\n#define RT5660_G_OM_L_RM_L_MASK\t\t\t(0x7 << 10)\n#define RT5660_G_OM_L_RM_L_SFT\t\t\t10\n#define RT5660_M_BST3_RM_L\t\t\t(0x1 << 3)\n#define RT5660_M_BST3_RM_L_SFT\t\t\t3\n#define RT5660_M_BST2_RM_L\t\t\t(0x1 << 2)\n#define RT5660_M_BST2_RM_L_SFT\t\t\t2\n#define RT5660_M_BST1_RM_L\t\t\t(0x1 << 1)\n#define RT5660_M_BST1_RM_L_SFT\t\t\t1\n#define RT5660_M_OM_L_RM_L\t\t\t(0x1)\n#define RT5660_M_OM_L_RM_L_SFT\t\t\t0\n\n \n#define RT5660_G_BST3_RM_R_MASK\t\t\t(0x7 << 4)\n#define RT5660_G_BST3_RM_R_SFT\t\t\t4\n#define RT5660_G_BST2_RM_R_MASK\t\t\t(0x7 << 1)\n#define RT5660_G_BST2_RM_R_SFT\t\t\t1\n\n \n#define RT5660_G_BST1_RM_R_MASK\t\t\t(0x7 << 13)\n#define RT5660_G_BST1_RM_R_SFT\t\t\t13\n#define RT5660_G_OM_R_RM_R_MASK\t\t\t(0x7 << 10)\n#define RT5660_G_OM_R_RM_R_SFT\t\t\t10\n#define RT5660_M_BST3_RM_R\t\t\t(0x1 << 3)\n#define RT5660_M_BST3_RM_R_SFT\t\t\t3\n#define RT5660_M_BST2_RM_R\t\t\t(0x1 << 2)\n#define RT5660_M_BST2_RM_R_SFT\t\t\t2\n#define RT5660_M_BST1_RM_R\t\t\t(0x1 << 1)\n#define RT5660_M_BST1_RM_R_SFT\t\t\t1\n#define RT5660_M_OM_R_RM_R\t\t\t(0x1)\n#define RT5660_M_OM_R_RM_R_SFT\t\t\t0\n\n \n#define RT5660_M_DAC1_LM\t\t\t(0x1 << 14)\n#define RT5660_M_DAC1_LM_SFT\t\t\t14\n#define RT5660_M_LOVOL_M\t\t\t(0x1 << 13)\n#define RT5660_M_LOVOL_LM_SFT\t\t\t13\n\n \n#define RT5660_G_BST3_SM_MASK\t\t\t(0x3 << 14)\n#define RT5660_G_BST3_SM_SFT\t\t\t14\n#define RT5660_G_BST1_SM_MASK\t\t\t(0x3 << 12)\n#define RT5660_G_BST1_SM_SFT\t\t\t12\n#define RT5660_G_DACl_SM_MASK\t\t\t(0x3 << 10)\n#define RT5660_G_DACl_SM_SFT\t\t\t10\n#define RT5660_G_DACR_SM_MASK\t\t\t(0x3 << 8)\n#define RT5660_G_DACR_SM_SFT\t\t\t8\n#define RT5660_G_OM_L_SM_MASK\t\t\t(0x3 << 6)\n#define RT5660_G_OM_L_SM_SFT\t\t\t6\n#define RT5660_M_DACR_SM\t\t\t(0x1 << 5)\n#define RT5660_M_DACR_SM_SFT\t\t\t5\n#define RT5660_M_BST1_SM\t\t\t(0x1 << 4)\n#define RT5660_M_BST1_SM_SFT\t\t\t4\n#define RT5660_M_BST3_SM\t\t\t(0x1 << 3)\n#define RT5660_M_BST3_SM_SFT\t\t\t3\n#define RT5660_M_DACL_SM\t\t\t(0x1 << 2)\n#define RT5660_M_DACL_SM_SFT\t\t\t2\n#define RT5660_M_OM_L_SM\t\t\t(0x1 << 1)\n#define RT5660_M_OM_L_SM_SFT\t\t\t1\n\n \n#define RT5660_M_DAC_R_SPM\t\t\t(0x1 << 14)\n#define RT5660_M_DAC_R_SPM_SFT\t\t\t14\n#define RT5660_M_DAC_L_SPM\t\t\t(0x1 << 13)\n#define RT5660_M_DAC_L_SPM_SFT\t\t\t13\n#define RT5660_M_SV_SPM\t\t\t\t(0x1 << 12)\n#define RT5660_M_SV_SPM_SFT\t\t\t12\n#define RT5660_M_BST1_SPM\t\t\t(0x1 << 11)\n#define RT5660_M_BST1_SPM_SFT\t\t\t11\n\n \n#define RT5660_G_BST3_OM_L_MASK\t\t\t(0x7 << 13)\n#define RT5660_G_BST3_OM_L_SFT\t\t\t13\n#define RT5660_G_BST2_OM_L_MASK\t\t\t(0x7 << 10)\n#define RT5660_G_BST2_OM_L_SFT\t\t\t10\n#define RT5660_G_BST1_OM_L_MASK\t\t\t(0x7 << 7)\n#define RT5660_G_BST1_OM_L_SFT\t\t\t7\n#define RT5660_G_RM_L_OM_L_MASK\t\t\t(0x7 << 1)\n#define RT5660_G_RM_L_OM_L_SFT\t\t\t1\n\n \n#define RT5660_G_DAC_R1_OM_L_MASK\t\t(0x7 << 10)\n#define RT5660_G_DAC_R1_OM_L_SFT\t\t10\n#define RT5660_G_DAC_L1_OM_L_MASK\t\t(0x7 << 7)\n#define RT5660_G_DAC_L1_OM_L_SFT\t\t7\n\n \n#define RT5660_M_BST3_OM_L\t\t\t(0x1 << 5)\n#define RT5660_M_BST3_OM_L_SFT\t\t\t5\n#define RT5660_M_BST2_OM_L\t\t\t(0x1 << 4)\n#define RT5660_M_BST2_OM_L_SFT\t\t\t4\n#define RT5660_M_BST1_OM_L\t\t\t(0x1 << 3)\n#define RT5660_M_BST1_OM_L_SFT\t\t\t3\n#define RT5660_M_RM_L_OM_L\t\t\t(0x1 << 2)\n#define RT5660_M_RM_L_OM_L_SFT\t\t\t2\n#define RT5660_M_DAC_R_OM_L\t\t\t(0x1 << 1)\n#define RT5660_M_DAC_R_OM_L_SFT\t\t\t1\n#define RT5660_M_DAC_L_OM_L\t\t\t(0x1)\n#define RT5660_M_DAC_L_OM_L_SFT\t\t\t0\n\n \n#define RT5660_G_BST2_OM_R_MASK\t\t\t(0x7 << 10)\n#define RT5660_G_BST2_OM_R_SFT\t\t\t10\n#define RT5660_G_BST1_OM_R_MASK\t\t\t(0x7 << 7)\n#define RT5660_G_BST1_OM_R_SFT\t\t\t7\n#define RT5660_G_RM_R_OM_R_MASK\t\t\t(0x7 << 1)\n#define RT5660_G_RM_R_OM_R_SFT\t\t\t1\n\n \n#define RT5660_G_DAC_L_OM_R_MASK\t\t(0x7 << 10)\n#define RT5660_G_DAC_L_OM_R_SFT\t\t\t10\n#define RT5660_G_DAC_R_OM_R_MASK\t\t(0x7 << 7)\n#define RT5660_G_DAC_R_OM_R_SFT\t\t\t7\n\n \n#define RT5660_M_BST2_OM_R\t\t\t(0x1 << 4)\n#define RT5660_M_BST2_OM_R_SFT\t\t\t4\n#define RT5660_M_BST1_OM_R\t\t\t(0x1 << 3)\n#define RT5660_M_BST1_OM_R_SFT\t\t\t3\n#define RT5660_M_RM_R_OM_R\t\t\t(0x1 << 2)\n#define RT5660_M_RM_R_OM_R_SFT\t\t\t2\n#define RT5660_M_DAC_L_OM_R\t\t\t(0x1 << 1)\n#define RT5660_M_DAC_L_OM_R_SFT\t\t\t1\n#define RT5660_M_DAC_R_OM_R\t\t\t(0x1)\n#define RT5660_M_DAC_R_OM_R_SFT\t\t\t0\n\n \n#define RT5660_PWR_I2S1\t\t\t\t(0x1 << 15)\n#define RT5660_PWR_I2S1_BIT\t\t\t15\n#define RT5660_PWR_DAC_L1\t\t\t(0x1 << 12)\n#define RT5660_PWR_DAC_L1_BIT\t\t\t12\n#define RT5660_PWR_DAC_R1\t\t\t(0x1 << 11)\n#define RT5660_PWR_DAC_R1_BIT\t\t\t11\n#define RT5660_PWR_ADC_L\t\t\t(0x1 << 2)\n#define RT5660_PWR_ADC_L_BIT\t\t\t2\n#define RT5660_PWR_ADC_R\t\t\t(0x1 << 1)\n#define RT5660_PWR_ADC_R_BIT\t\t\t1\n#define RT5660_PWR_CLS_D\t\t\t(0x1)\n#define RT5660_PWR_CLS_D_BIT\t\t\t0\n\n \n#define RT5660_PWR_ADC_S1F\t\t\t(0x1 << 15)\n#define RT5660_PWR_ADC_S1F_BIT\t\t\t15\n#define RT5660_PWR_DAC_S1F\t\t\t(0x1 << 11)\n#define RT5660_PWR_DAC_S1F_BIT\t\t\t11\n\n \n#define RT5660_PWR_VREF1\t\t\t(0x1 << 15)\n#define RT5660_PWR_VREF1_BIT\t\t\t15\n#define RT5660_PWR_FV1\t\t\t\t(0x1 << 14)\n#define RT5660_PWR_FV1_BIT\t\t\t14\n#define RT5660_PWR_MB\t\t\t\t(0x1 << 13)\n#define RT5660_PWR_MB_BIT\t\t\t13\n#define RT5660_PWR_BG\t\t\t\t(0x1 << 11)\n#define RT5660_PWR_BG_BIT\t\t\t11\n#define RT5660_PWR_HP_L\t\t\t\t(0x1 << 7)\n#define RT5660_PWR_HP_L_BIT\t\t\t7\n#define RT5660_PWR_HP_R\t\t\t\t(0x1 << 6)\n#define RT5660_PWR_HP_R_BIT\t\t\t6\n#define RT5660_PWR_HA\t\t\t\t(0x1 << 5)\n#define RT5660_PWR_HA_BIT\t\t\t5\n#define RT5660_PWR_VREF2\t\t\t(0x1 << 4)\n#define RT5660_PWR_VREF2_BIT\t\t\t4\n#define RT5660_PWR_FV2\t\t\t\t(0x1 << 3)\n#define RT5660_PWR_FV2_BIT\t\t\t3\n#define RT5660_PWR_LDO2\t\t\t\t(0x1 << 2)\n#define RT5660_PWR_LDO2_BIT\t\t\t2\n\n \n#define RT5660_PWR_BST1\t\t\t\t(0x1 << 15)\n#define RT5660_PWR_BST1_BIT\t\t\t15\n#define RT5660_PWR_BST2\t\t\t\t(0x1 << 14)\n#define RT5660_PWR_BST2_BIT\t\t\t14\n#define RT5660_PWR_BST3\t\t\t\t(0x1 << 13)\n#define RT5660_PWR_BST3_BIT\t\t\t13\n#define RT5660_PWR_MB1\t\t\t\t(0x1 << 11)\n#define RT5660_PWR_MB1_BIT\t\t\t11\n#define RT5660_PWR_MB2\t\t\t\t(0x1 << 10)\n#define RT5660_PWR_MB2_BIT\t\t\t10\n#define RT5660_PWR_PLL\t\t\t\t(0x1 << 9)\n#define RT5660_PWR_PLL_BIT\t\t\t9\n\n \n#define RT5660_PWR_OM_L\t\t\t\t(0x1 << 15)\n#define RT5660_PWR_OM_L_BIT\t\t\t15\n#define RT5660_PWR_OM_R\t\t\t\t(0x1 << 14)\n#define RT5660_PWR_OM_R_BIT\t\t\t14\n#define RT5660_PWR_SM\t\t\t\t(0x1 << 13)\n#define RT5660_PWR_SM_BIT\t\t\t13\n#define RT5660_PWR_RM_L\t\t\t\t(0x1 << 11)\n#define RT5660_PWR_RM_L_BIT\t\t\t11\n#define RT5660_PWR_RM_R\t\t\t\t(0x1 << 10)\n#define RT5660_PWR_RM_R_BIT\t\t\t10\n\n \n#define RT5660_PWR_SV\t\t\t\t(0x1 << 15)\n#define RT5660_PWR_SV_BIT\t\t\t15\n#define RT5660_PWR_LV_L\t\t\t\t(0x1 << 11)\n#define RT5660_PWR_LV_L_BIT\t\t\t11\n#define RT5660_PWR_LV_R\t\t\t\t(0x1 << 10)\n#define RT5660_PWR_LV_R_BIT\t\t\t10\n\n \n#define RT5660_I2S_MS_MASK\t\t\t(0x1 << 15)\n#define RT5660_I2S_MS_SFT\t\t\t15\n#define RT5660_I2S_MS_M\t\t\t\t(0x0 << 15)\n#define RT5660_I2S_MS_S\t\t\t\t(0x1 << 15)\n#define RT5660_I2S_O_CP_MASK\t\t\t(0x3 << 10)\n#define RT5660_I2S_O_CP_SFT\t\t\t10\n#define RT5660_I2S_O_CP_OFF\t\t\t(0x0 << 10)\n#define RT5660_I2S_O_CP_U_LAW\t\t\t(0x1 << 10)\n#define RT5660_I2S_O_CP_A_LAW\t\t\t(0x2 << 10)\n#define RT5660_I2S_I_CP_MASK\t\t\t(0x3 << 8)\n#define RT5660_I2S_I_CP_SFT\t\t\t8\n#define RT5660_I2S_I_CP_OFF\t\t\t(0x0 << 8)\n#define RT5660_I2S_I_CP_U_LAW\t\t\t(0x1 << 8)\n#define RT5660_I2S_I_CP_A_LAW\t\t\t(0x2 << 8)\n#define RT5660_I2S_BP_MASK\t\t\t(0x1 << 7)\n#define RT5660_I2S_BP_SFT\t\t\t7\n#define RT5660_I2S_BP_NOR\t\t\t(0x0 << 7)\n#define RT5660_I2S_BP_INV\t\t\t(0x1 << 7)\n#define RT5660_I2S_DL_MASK\t\t\t(0x3 << 2)\n#define RT5660_I2S_DL_SFT\t\t\t2\n#define RT5660_I2S_DL_16\t\t\t(0x0 << 2)\n#define RT5660_I2S_DL_20\t\t\t(0x1 << 2)\n#define RT5660_I2S_DL_24\t\t\t(0x2 << 2)\n#define RT5660_I2S_DL_8\t\t\t\t(0x3 << 2)\n#define RT5660_I2S_DF_MASK\t\t\t(0x3)\n#define RT5660_I2S_DF_SFT\t\t\t0\n#define RT5660_I2S_DF_I2S\t\t\t(0x0)\n#define RT5660_I2S_DF_LEFT\t\t\t(0x1)\n#define RT5660_I2S_DF_PCM_A\t\t\t(0x2)\n#define RT5660_I2S_DF_PCM_B\t\t\t(0x3)\n\n \n#define RT5660_I2S_BCLK_MS1_MASK\t\t(0x1 << 15)\n#define RT5660_I2S_BCLK_MS1_SFT\t\t\t15\n#define RT5660_I2S_BCLK_MS1_32\t\t\t(0x0 << 15)\n#define RT5660_I2S_BCLK_MS1_64\t\t\t(0x1 << 15)\n#define RT5660_I2S_PD1_MASK\t\t\t(0x7 << 12)\n#define RT5660_I2S_PD1_SFT\t\t\t12\n#define RT5660_I2S_PD1_1\t\t\t(0x0 << 12)\n#define RT5660_I2S_PD1_2\t\t\t(0x1 << 12)\n#define RT5660_I2S_PD1_3\t\t\t(0x2 << 12)\n#define RT5660_I2S_PD1_4\t\t\t(0x3 << 12)\n#define RT5660_I2S_PD1_6\t\t\t(0x4 << 12)\n#define RT5660_I2S_PD1_8\t\t\t(0x5 << 12)\n#define RT5660_I2S_PD1_12\t\t\t(0x6 << 12)\n#define RT5660_I2S_PD1_16\t\t\t(0x7 << 12)\n#define RT5660_DAC_OSR_MASK\t\t\t(0x3 << 2)\n#define RT5660_DAC_OSR_SFT\t\t\t2\n#define RT5660_DAC_OSR_128\t\t\t(0x0 << 2)\n#define RT5660_DAC_OSR_64\t\t\t(0x1 << 2)\n#define RT5660_DAC_OSR_32\t\t\t(0x2 << 2)\n#define RT5660_DAC_OSR_16\t\t\t(0x3 << 2)\n#define RT5660_ADC_OSR_MASK\t\t\t(0x3)\n#define RT5660_ADC_OSR_SFT\t\t\t0\n#define RT5660_ADC_OSR_128\t\t\t(0x0)\n#define RT5660_ADC_OSR_64\t\t\t(0x1)\n#define RT5660_ADC_OSR_32\t\t\t(0x2)\n#define RT5660_ADC_OSR_16\t\t\t(0x3)\n\n \n#define RT5660_RESET_ADF\t\t\t(0x1 << 13)\n#define RT5660_RESET_ADF_SFT\t\t\t13\n#define RT5660_RESET_DAF\t\t\t(0x1 << 12)\n#define RT5660_RESET_DAF_SFT\t\t\t12\n#define RT5660_DAHPF_EN\t\t\t\t(0x1 << 11)\n#define RT5660_DAHPF_EN_SFT\t\t\t11\n#define RT5660_ADHPF_EN\t\t\t\t(0x1 << 10)\n#define RT5660_ADHPF_EN_SFT\t\t\t10\n\n \n#define RT5660_DMIC_1_EN_MASK\t\t\t(0x1 << 15)\n#define RT5660_DMIC_1_EN_SFT\t\t\t15\n#define RT5660_DMIC_1_DIS\t\t\t(0x0 << 15)\n#define RT5660_DMIC_1_EN\t\t\t(0x1 << 15)\n#define RT5660_DMIC_1L_LH_MASK\t\t\t(0x1 << 13)\n#define RT5660_DMIC_1L_LH_SFT\t\t\t13\n#define RT5660_DMIC_1L_LH_RISING\t\t(0x0 << 13)\n#define RT5660_DMIC_1L_LH_FALLING\t\t(0x1 << 13)\n#define RT5660_DMIC_1R_LH_MASK\t\t\t(0x1 << 12)\n#define RT5660_DMIC_1R_LH_SFT\t\t\t12\n#define RT5660_DMIC_1R_LH_RISING\t\t(0x0 << 12)\n#define RT5660_DMIC_1R_LH_FALLING\t\t(0x1 << 12)\n#define RT5660_SEL_DMIC_DATA_MASK\t\t(0x1 << 11)\n#define RT5660_SEL_DMIC_DATA_SFT\t\t11\n#define RT5660_SEL_DMIC_DATA_GPIO2\t\t(0x0 << 11)\n#define RT5660_SEL_DMIC_DATA_IN1P\t\t(0x1 << 11)\n#define RT5660_DMIC_CLK_MASK\t\t\t(0x7 << 5)\n#define RT5660_DMIC_CLK_SFT\t\t\t5\n\n \n#define RT5660_SCLK_SRC_MASK\t\t\t(0x3 << 14)\n#define RT5660_SCLK_SRC_SFT\t\t\t14\n#define RT5660_SCLK_SRC_MCLK\t\t\t(0x0 << 14)\n#define RT5660_SCLK_SRC_PLL1\t\t\t(0x1 << 14)\n#define RT5660_SCLK_SRC_RCCLK\t\t\t(0x2 << 14)\n#define RT5660_PLL1_SRC_MASK\t\t\t(0x3 << 12)\n#define RT5660_PLL1_SRC_SFT\t\t\t12\n#define RT5660_PLL1_SRC_MCLK\t\t\t(0x0 << 12)\n#define RT5660_PLL1_SRC_BCLK1\t\t\t(0x1 << 12)\n#define RT5660_PLL1_SRC_RCCLK\t\t\t(0x2 << 12)\n#define RT5660_PLL1_PD_MASK\t\t\t(0x1 << 3)\n#define RT5660_PLL1_PD_SFT\t\t\t3\n#define RT5660_PLL1_PD_1\t\t\t(0x0 << 3)\n#define RT5660_PLL1_PD_2\t\t\t(0x1 << 3)\n\n#define RT5660_PLL_INP_MAX\t\t\t40000000\n#define RT5660_PLL_INP_MIN\t\t\t256000\n \n#define RT5660_PLL_N_MAX\t\t\t0x1ff\n#define RT5660_PLL_N_MASK\t\t\t(RT5660_PLL_N_MAX << 7)\n#define RT5660_PLL_N_SFT\t\t\t7\n#define RT5660_PLL_K_MAX\t\t\t0x1f\n#define RT5660_PLL_K_MASK\t\t\t(RT5660_PLL_K_MAX)\n#define RT5660_PLL_K_SFT\t\t\t0\n\n \n#define RT5660_PLL_M_MAX\t\t\t0xf\n#define RT5660_PLL_M_MASK\t\t\t(RT5660_PLL_M_MAX << 12)\n#define RT5660_PLL_M_SFT\t\t\t12\n#define RT5660_PLL_M_BP\t\t\t\t(0x1 << 11)\n#define RT5660_PLL_M_BP_SFT\t\t\t11\n\n \n#define RT5660_CLSD_OC_MASK\t\t\t(0x1 << 9)\n#define RT5660_CLSD_OC_SFT\t\t\t9\n#define RT5660_CLSD_OC_PU\t\t\t(0x0 << 9)\n#define RT5660_CLSD_OC_PD\t\t\t(0x1 << 9)\n#define RT5660_AUTO_PD_MASK\t\t\t(0x1 << 8)\n#define RT5660_AUTO_PD_SFT\t\t\t8\n#define RT5660_AUTO_PD_DIS\t\t\t(0x0 << 8)\n#define RT5660_AUTO_PD_EN\t\t\t(0x1 << 8)\n#define RT5660_CLSD_OC_TH_MASK\t\t\t(0x3f)\n#define RT5660_CLSD_OC_TH_SFT\t\t\t0\n\n \n#define RT5660_CLSD_RATIO_MASK\t\t\t(0xf << 12)\n#define RT5660_CLSD_RATIO_SFT\t\t\t12\n\n \n#define RT5660_LOUT_CO_MASK\t\t\t(0x1 << 4)\n#define RT5660_LOUT_CO_SFT\t\t\t4\n#define RT5660_LOUT_CO_DIS\t\t\t(0x0 << 4)\n#define RT5660_LOUT_CO_EN\t\t\t(0x1 << 4)\n#define RT5660_LOUT_CB_MASK\t\t\t(0x1)\n#define RT5660_LOUT_CB_SFT\t\t\t0\n#define RT5660_LOUT_CB_PD\t\t\t(0x0)\n#define RT5660_LOUT_CB_PU\t\t\t(0x1)\n\n \n#define RT5660_SPKVDD_DET_MASK\t\t\t(0x1 << 15)\n#define RT5660_SPKVDD_DET_SFT\t\t\t15\n#define RT5660_SPKVDD_DET_DIS\t\t\t(0x0 << 15)\n#define RT5660_SPKVDD_DET_EN\t\t\t(0x1 << 15)\n#define RT5660_SPK_AG_MASK\t\t\t(0x1 << 14)\n#define RT5660_SPK_AG_SFT\t\t\t14\n#define RT5660_SPK_AG_DIS\t\t\t(0x0 << 14)\n#define RT5660_SPK_AG_EN\t\t\t(0x1 << 14)\n\n \n#define RT5660_MIC1_BS_MASK\t\t\t(0x1 << 15)\n#define RT5660_MIC1_BS_SFT\t\t\t15\n#define RT5660_MIC1_BS_9AV\t\t\t(0x0 << 15)\n#define RT5660_MIC1_BS_75AV\t\t\t(0x1 << 15)\n#define RT5660_MIC2_BS_MASK\t\t\t(0x1 << 14)\n#define RT5660_MIC2_BS_SFT\t\t\t14\n#define RT5660_MIC2_BS_9AV\t\t\t(0x0 << 14)\n#define RT5660_MIC2_BS_75AV\t\t\t(0x1 << 14)\n#define RT5660_MIC1_OVCD_MASK\t\t\t(0x1 << 11)\n#define RT5660_MIC1_OVCD_SFT\t\t\t11\n#define RT5660_MIC1_OVCD_DIS\t\t\t(0x0 << 11)\n#define RT5660_MIC1_OVCD_EN\t\t\t(0x1 << 11)\n#define RT5660_MIC1_OVTH_MASK\t\t\t(0x3 << 9)\n#define RT5660_MIC1_OVTH_SFT\t\t\t9\n#define RT5660_MIC1_OVTH_600UA\t\t\t(0x0 << 9)\n#define RT5660_MIC1_OVTH_1500UA\t\t\t(0x1 << 9)\n#define RT5660_MIC1_OVTH_2000UA\t\t\t(0x2 << 9)\n#define RT5660_MIC2_OVCD_MASK\t\t\t(0x1 << 8)\n#define RT5660_MIC2_OVCD_SFT\t\t\t8\n#define RT5660_MIC2_OVCD_DIS\t\t\t(0x0 << 8)\n#define RT5660_MIC2_OVCD_EN\t\t\t(0x1 << 8)\n#define RT5660_MIC2_OVTH_MASK\t\t\t(0x3 << 6)\n#define RT5660_MIC2_OVTH_SFT\t\t\t6\n#define RT5660_MIC2_OVTH_600UA\t\t\t(0x0 << 6)\n#define RT5660_MIC2_OVTH_1500UA\t\t\t(0x1 << 6)\n#define RT5660_MIC2_OVTH_2000UA\t\t\t(0x2 << 6)\n#define RT5660_PWR_CLK25M_MASK\t\t\t(0x1 << 4)\n#define RT5660_PWR_CLK25M_SFT\t\t\t4\n#define RT5660_PWR_CLK25M_PD\t\t\t(0x0 << 4)\n#define RT5660_PWR_CLK25M_PU\t\t\t(0x1 << 4)\n\n \n#define RT5660_EQ_SRC_MASK\t\t\t(0x1 << 15)\n#define RT5660_EQ_SRC_SFT\t\t\t15\n#define RT5660_EQ_SRC_DAC\t\t\t(0x0 << 15)\n#define RT5660_EQ_SRC_ADC\t\t\t(0x1 << 15)\n#define RT5660_EQ_UPD\t\t\t\t(0x1 << 14)\n#define RT5660_EQ_UPD_BIT\t\t\t14\n\n \n#define RT5660_JD_MASK\t\t\t\t(0x3 << 14)\n#define RT5660_JD_SFT\t\t\t\t14\n#define RT5660_JD_DIS\t\t\t\t(0x0 << 14)\n#define RT5660_JD_GPIO1\t\t\t\t(0x1 << 14)\n#define RT5660_JD_GPIO2\t\t\t\t(0x2 << 14)\n#define RT5660_JD_LOUT_MASK\t\t\t(0x1 << 11)\n#define RT5660_JD_LOUT_SFT\t\t\t11\n#define RT5660_JD_LOUT_DIS\t\t\t(0x0 << 11)\n#define RT5660_JD_LOUT_EN\t\t\t(0x1 << 11)\n#define RT5660_JD_LOUT_TRG_MASK\t\t\t(0x1 << 10)\n#define RT5660_JD_LOUT_TRG_SFT\t\t\t10\n#define RT5660_JD_LOUT_TRG_LO\t\t\t(0x0 << 10)\n#define RT5660_JD_LOUT_TRG_HI\t\t\t(0x1 << 10)\n#define RT5660_JD_SPO_MASK\t\t\t(0x1 << 9)\n#define RT5660_JD_SPO_SFT\t\t\t9\n#define RT5660_JD_SPO_DIS\t\t\t(0x0 << 9)\n#define RT5660_JD_SPO_EN\t\t\t(0x1 << 9)\n#define RT5660_JD_SPO_TRG_MASK\t\t\t(0x1 << 8)\n#define RT5660_JD_SPO_TRG_SFT\t\t\t8\n#define RT5660_JD_SPO_TRG_LO\t\t\t(0x0 << 8)\n#define RT5660_JD_SPO_TRG_HI\t\t\t(0x1 << 8)\n\n \n#define RT5660_IRQ_JD_MASK\t\t\t(0x1 << 15)\n#define RT5660_IRQ_JD_SFT\t\t\t15\n#define RT5660_IRQ_JD_BP\t\t\t(0x0 << 15)\n#define RT5660_IRQ_JD_NOR\t\t\t(0x1 << 15)\n#define RT5660_IRQ_OT_MASK\t\t\t(0x1 << 14)\n#define RT5660_IRQ_OT_SFT\t\t\t14\n#define RT5660_IRQ_OT_BP\t\t\t(0x0 << 14)\n#define RT5660_IRQ_OT_NOR\t\t\t(0x1 << 14)\n#define RT5660_JD_STKY_MASK\t\t\t(0x1 << 13)\n#define RT5660_JD_STKY_SFT\t\t\t13\n#define RT5660_JD_STKY_DIS\t\t\t(0x0 << 13)\n#define RT5660_JD_STKY_EN\t\t\t(0x1 << 13)\n#define RT5660_OT_STKY_MASK\t\t\t(0x1 << 12)\n#define RT5660_OT_STKY_SFT\t\t\t12\n#define RT5660_OT_STKY_DIS\t\t\t(0x0 << 12)\n#define RT5660_OT_STKY_EN\t\t\t(0x1 << 12)\n#define RT5660_JD_P_MASK\t\t\t(0x1 << 11)\n#define RT5660_JD_P_SFT\t\t\t\t11\n#define RT5660_JD_P_NOR\t\t\t\t(0x0 << 11)\n#define RT5660_JD_P_INV\t\t\t\t(0x1 << 11)\n#define RT5660_OT_P_MASK\t\t\t(0x1 << 10)\n#define RT5660_OT_P_SFT\t\t\t\t10\n#define RT5660_OT_P_NOR\t\t\t\t(0x0 << 10)\n#define RT5660_OT_P_INV\t\t\t\t(0x1 << 10)\n\n \n#define RT5660_IRQ_MB1_OC_MASK\t\t\t(0x1 << 15)\n#define RT5660_IRQ_MB1_OC_SFT\t\t\t15\n#define RT5660_IRQ_MB1_OC_BP\t\t\t(0x0 << 15)\n#define RT5660_IRQ_MB1_OC_NOR\t\t\t(0x1 << 15)\n#define RT5660_IRQ_MB2_OC_MASK\t\t\t(0x1 << 14)\n#define RT5660_IRQ_MB2_OC_SFT\t\t\t14\n#define RT5660_IRQ_MB2_OC_BP\t\t\t(0x0 << 14)\n#define RT5660_IRQ_MB2_OC_NOR\t\t\t(0x1 << 14)\n#define RT5660_MB1_OC_STKY_MASK\t\t\t(0x1 << 11)\n#define RT5660_MB1_OC_STKY_SFT\t\t\t11\n#define RT5660_MB1_OC_STKY_DIS\t\t\t(0x0 << 11)\n#define RT5660_MB1_OC_STKY_EN\t\t\t(0x1 << 11)\n#define RT5660_MB2_OC_STKY_MASK\t\t\t(0x1 << 10)\n#define RT5660_MB2_OC_STKY_SFT\t\t\t10\n#define RT5660_MB2_OC_STKY_DIS\t\t\t(0x0 << 10)\n#define RT5660_MB2_OC_STKY_EN\t\t\t(0x1 << 10)\n#define RT5660_MB1_OC_P_MASK\t\t\t(0x1 << 7)\n#define RT5660_MB1_OC_P_SFT\t\t\t7\n#define RT5660_MB1_OC_P_NOR\t\t\t(0x0 << 7)\n#define RT5660_MB1_OC_P_INV\t\t\t(0x1 << 7)\n#define RT5660_MB2_OC_P_MASK\t\t\t(0x1 << 6)\n#define RT5660_MB2_OC_P_SFT\t\t\t6\n#define RT5660_MB2_OC_P_NOR\t\t\t(0x0 << 6)\n#define RT5660_MB2_OC_P_INV\t\t\t(0x1 << 6)\n#define RT5660_MB1_OC_CLR\t\t\t(0x1 << 3)\n#define RT5660_MB1_OC_CLR_SFT\t\t\t3\n#define RT5660_MB2_OC_CLR\t\t\t(0x1 << 2)\n#define RT5660_MB2_OC_CLR_SFT\t\t\t2\n\n \n#define RT5660_GP2_PIN_MASK\t\t\t(0x1 << 14)\n#define RT5660_GP2_PIN_SFT\t\t\t14\n#define RT5660_GP2_PIN_GPIO2\t\t\t(0x0 << 14)\n#define RT5660_GP2_PIN_DMIC1_SDA\t\t(0x1 << 14)\n#define RT5660_GP1_PIN_MASK\t\t\t(0x3 << 12)\n#define RT5660_GP1_PIN_SFT\t\t\t12\n#define RT5660_GP1_PIN_GPIO1\t\t\t(0x0 << 12)\n#define RT5660_GP1_PIN_DMIC1_SCL\t\t(0x1 << 12)\n#define RT5660_GP1_PIN_IRQ\t\t\t(0x2 << 12)\n#define RT5660_GPIO_M_MASK\t\t\t(0x1 << 9)\n#define RT5660_GPIO_M_SFT\t\t\t9\n#define RT5660_GPIO_M_FLT\t\t\t(0x0 << 9)\n#define RT5660_GPIO_M_PH\t\t\t(0x1 << 9)\n\n \n#define RT5660_GP2_PF_MASK\t\t\t(0x1 << 5)\n#define RT5660_GP2_PF_SFT\t\t\t5\n#define RT5660_GP2_PF_IN\t\t\t(0x0 << 5)\n#define RT5660_GP2_PF_OUT\t\t\t(0x1 << 5)\n#define RT5660_GP2_OUT_MASK\t\t\t(0x1 << 4)\n#define RT5660_GP2_OUT_SFT\t\t\t4\n#define RT5660_GP2_OUT_LO\t\t\t(0x0 << 4)\n#define RT5660_GP2_OUT_HI\t\t\t(0x1 << 4)\n#define RT5660_GP2_P_MASK\t\t\t(0x1 << 3)\n#define RT5660_GP2_P_SFT\t\t\t3\n#define RT5660_GP2_P_NOR\t\t\t(0x0 << 3)\n#define RT5660_GP2_P_INV\t\t\t(0x1 << 3)\n#define RT5660_GP1_PF_MASK\t\t\t(0x1 << 2)\n#define RT5660_GP1_PF_SFT\t\t\t2\n#define RT5660_GP1_PF_IN\t\t\t(0x0 << 2)\n#define RT5660_GP1_PF_OUT\t\t\t(0x1 << 2)\n#define RT5660_GP1_OUT_MASK\t\t\t(0x1 << 1)\n#define RT5660_GP1_OUT_SFT\t\t\t1\n#define RT5660_GP1_OUT_LO\t\t\t(0x0 << 1)\n#define RT5660_GP1_OUT_HI\t\t\t(0x1 << 1)\n#define RT5660_GP1_P_MASK\t\t\t(0x1)\n#define RT5660_GP1_P_SFT\t\t\t0\n#define RT5660_GP1_P_NOR\t\t\t(0x0)\n#define RT5660_GP1_P_INV\t\t\t(0x1)\n\n \n#define RT5660_SV_MASK\t\t\t\t(0x1 << 15)\n#define RT5660_SV_SFT\t\t\t\t15\n#define RT5660_SV_DIS\t\t\t\t(0x0 << 15)\n#define RT5660_SV_EN\t\t\t\t(0x1 << 15)\n#define RT5660_SPO_SV_MASK\t\t\t(0x1 << 14)\n#define RT5660_SPO_SV_SFT\t\t\t14\n#define RT5660_SPO_SV_DIS\t\t\t(0x0 << 14)\n#define RT5660_SPO_SV_EN\t\t\t(0x1 << 14)\n#define RT5660_OUT_SV_MASK\t\t\t(0x1 << 12)\n#define RT5660_OUT_SV_SFT\t\t\t12\n#define RT5660_OUT_SV_DIS\t\t\t(0x0 << 12)\n#define RT5660_OUT_SV_EN\t\t\t(0x1 << 12)\n#define RT5660_ZCD_DIG_MASK\t\t\t(0x1 << 11)\n#define RT5660_ZCD_DIG_SFT\t\t\t11\n#define RT5660_ZCD_DIG_DIS\t\t\t(0x0 << 11)\n#define RT5660_ZCD_DIG_EN\t\t\t(0x1 << 11)\n#define RT5660_ZCD_MASK\t\t\t\t(0x1 << 10)\n#define RT5660_ZCD_SFT\t\t\t\t10\n#define RT5660_ZCD_PD\t\t\t\t(0x0 << 10)\n#define RT5660_ZCD_PU\t\t\t\t(0x1 << 10)\n#define RT5660_SV_DLY_MASK\t\t\t(0xf)\n#define RT5660_SV_DLY_SFT\t\t\t0\n\n \n#define RT5660_ZCD_SPO_MASK\t\t\t(0x1 << 15)\n#define RT5660_ZCD_SPO_SFT\t\t\t15\n#define RT5660_ZCD_SPO_DIS\t\t\t(0x0 << 15)\n#define RT5660_ZCD_SPO_EN\t\t\t(0x1 << 15)\n#define RT5660_ZCD_OMR_MASK\t\t\t(0x1 << 8)\n#define RT5660_ZCD_OMR_SFT\t\t\t8\n#define RT5660_ZCD_OMR_DIS\t\t\t(0x0 << 8)\n#define RT5660_ZCD_OMR_EN\t\t\t(0x1 << 8)\n#define RT5660_ZCD_OML_MASK\t\t\t(0x1 << 7)\n#define RT5660_ZCD_OML_SFT\t\t\t7\n#define RT5660_ZCD_OML_DIS\t\t\t(0x0 << 7)\n#define RT5660_ZCD_OML_EN\t\t\t(0x1 << 7)\n#define RT5660_ZCD_SPM_MASK\t\t\t(0x1 << 6)\n#define RT5660_ZCD_SPM_SFT\t\t\t6\n#define RT5660_ZCD_SPM_DIS\t\t\t(0x0 << 6)\n#define RT5660_ZCD_SPM_EN\t\t\t(0x1 << 6)\n#define RT5660_ZCD_RMR_MASK\t\t\t(0x1 << 5)\n#define RT5660_ZCD_RMR_SFT\t\t\t5\n#define RT5660_ZCD_RMR_DIS\t\t\t(0x0 << 5)\n#define RT5660_ZCD_RMR_EN\t\t\t(0x1 << 5)\n#define RT5660_ZCD_RML_MASK\t\t\t(0x1 << 4)\n#define RT5660_ZCD_RML_SFT\t\t\t4\n#define RT5660_ZCD_RML_DIS\t\t\t(0x0 << 4)\n#define RT5660_ZCD_RML_EN\t\t\t(0x1 << 4)\n\n \n#define RT5660_PWR_VREF_HP\t\t\t(0x1 << 11)\n#define RT5660_PWR_VREF_HP_SFT\t\t\t11\n#define RT5660_AUTO_DIS_AMP\t\t\t(0x1 << 6)\n#define RT5660_MCLK_DET\t\t\t\t(0x1 << 5)\n#define RT5660_POW_CLKDET\t\t\t(0x1 << 1)\n#define RT5660_DIG_GATE_CTRL\t\t\t(0x1)\n#define RT5660_DIG_GATE_CTRL_SFT\t\t0\n\n \n#define RT5660_SCLK_S_MCLK\t\t\t0\n#define RT5660_SCLK_S_PLL1\t\t\t1\n#define RT5660_SCLK_S_RCCLK\t\t\t2\n\n \n#define RT5660_PLL1_S_MCLK\t\t\t0\n#define RT5660_PLL1_S_BCLK\t\t\t1\n\nenum {\n\tRT5660_AIF1,\n\tRT5660_AIFS,\n};\n\nstruct rt5660_priv {\n\tstruct snd_soc_component *component;\n\tstruct rt5660_platform_data pdata;\n\tstruct regmap *regmap;\n\tstruct clk *mclk;\n\n\tint sysclk;\n\tint sysclk_src;\n\tint lrck[RT5660_AIFS];\n\tint bclk[RT5660_AIFS];\n\tint master[RT5660_AIFS];\n\n\tint pll_src;\n\tint pll_in;\n\tint pll_out;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}