{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1518775938165 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IrDA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"IrDA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518775938219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518775938295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518775938295 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518775939337 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518775940226 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518775940226 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518775940226 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518775940226 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518775940226 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518775940226 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518775940226 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518775940226 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518775940226 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1518775940226 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1568 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518775940270 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1570 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518775940270 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1572 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518775940270 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1574 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518775940270 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1576 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518775940270 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1518775940270 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1518775940283 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "233 " "TimeQuest Timing Analyzer is analyzing 233 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1518775942020 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IrDA.sdc " "Synopsys Design Constraints File file not found: 'IrDA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1518775942022 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1518775942022 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1518775942031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1518775942032 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1518775942033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518775942077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|MAE_emission:MAE_emission\|clear " "Destination node Encoder:encoder\|MAE_emission:MAE_emission\|clear" {  } { { "../Source/MAE_emission.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd" 10 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|MAE_emission:MAE_emission|clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518775942077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|pburst~0 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|pburst~0" {  } { { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|pburst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 888 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518775942077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|tick_trame~2 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|tick_trame~2" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 9 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|tick_trame~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 889 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518775942077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[4\]~7 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|stburst\[4\]~7" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|stburst[4]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518775942077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[18\]~19 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|stburst\[18\]~19" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|stburst[18]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1167 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518775942077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[19\]~20 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|stburst\[19\]~20" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|stburst[19]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518775942077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[27\]~21 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|stburst\[27\]~21" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|stburst[27]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1171 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518775942077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[25\]~27 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|stburst\[25\]~27" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|stburst[25]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518775942077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[26\]~28 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|stburst\[26\]~28" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|stburst[26]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518775942077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[28\]~30 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|stburst\[28\]~30" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|stburst[28]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1198 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518775942077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1518775942077 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1518775942077 ""}  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1552 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518775942077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Encoder:encoder\|tickgen:TickGenerator\|tick_trame~2  " "Automatically promoted node Encoder:encoder\|tickgen:TickGenerator\|tick_trame~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518775942078 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 9 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|tick_trame~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 889 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518775942078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:decoder\|tickgen:tick_gen\|tick_manch  " "Automatically promoted node decoder:decoder\|tickgen:tick_gen\|tick_manch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518775942078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|tickgen:tick_gen\|tick_manch " "Destination node decoder:decoder\|tickgen:tick_gen\|tick_manch" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 11 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|tickgen:tick_gen|tick_manch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518775942078 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1518775942078 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 11 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|tickgen:tick_gen|tick_manch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518775942078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:decoder\|tickgen:tick_gen\|tick_burst  " "Automatically promoted node decoder:decoder\|tickgen:tick_gen\|tick_burst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518775942078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|tickgen:tick_gen\|tick_burst " "Destination node decoder:decoder\|tickgen:tick_gen\|tick_burst" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 12 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|tickgen:tick_gen|tick_burst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518775942078 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1518775942078 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 12 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|tickgen:tick_gen|tick_burst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518775942078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Encoder:encoder\|tickgen:TickGenerator\|tick_burst  " "Automatically promoted node Encoder:encoder\|tickgen:TickGenerator\|tick_burst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518775942079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|tick_burst " "Destination node Encoder:encoder\|tickgen:TickGenerator\|tick_burst" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 12 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|tick_burst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518775942079 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1518775942079 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 12 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|tick_burst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518775942079 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1518775942545 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518775942546 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518775942546 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518775942548 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518775942549 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1518775942550 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1518775942550 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1518775942551 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1518775942621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1518775942622 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518775942622 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518775942679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518775945195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518775945688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1518775945806 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1518775948143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518775948143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1518775948627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X69_Y12 X80_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23" {  } { { "loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23"} 69 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1518775951053 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1518775951053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518775953607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1518775953609 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1518775953609 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.07 " "Total time spent on timing analysis during the Fitter is 1.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1518775953644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518775953710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518775954232 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518775954290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518775954718 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518775955120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1178 " "Peak virtual memory: 1178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518775956497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 11:12:36 2018 " "Processing ended: Fri Feb 16 11:12:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518775956497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518775956497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518775956497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518775956497 ""}
