#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov 29 13:49:44 2022
# Process ID: 8832
# Current directory: C:/Users/hallgato/KMP/projectmunka
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8568 C:\Users\hallgato\KMP\projectmunka\projectmunka.xpr
# Log file: C:/Users/hallgato/KMP/projectmunka/vivado.log
# Journal file: C:/Users/hallgato/KMP/projectmunka\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hallgato/KMP/projectmunka/projectmunka.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programok/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 937.422 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons.xci' is already up-to-date
[Tue Nov 29 14:00:31 2022] Launched synth_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/runme.log
[Tue Nov 29 14:00:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons.xci' is already up-to-date
[Tue Nov 29 14:00:58 2022] Launched synth_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/runme.log
[Tue Nov 29 14:00:58 2022] Launched impl_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons.xci' is already up-to-date
[Tue Nov 29 14:37:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/runme.log
[Tue Nov 29 14:37:05 2022] Launched impl_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons.xci' is already up-to-date
[Tue Nov 29 14:37:31 2022] Launched synth_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/runme.log
[Tue Nov 29 14:37:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons.xci' is already up-to-date
[Tue Nov 29 14:38:41 2022] Launched synth_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/runme.log
[Tue Nov 29 14:38:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons.xci' is already up-to-date
[Tue Nov 29 14:40:03 2022] Launched synth_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/runme.log
[Tue Nov 29 14:40:03 2022] Launched impl_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons.xci' is already up-to-date
[Tue Nov 29 14:49:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/runme.log
[Tue Nov 29 14:49:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1166.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U20/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1851.477 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1851.477 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1851.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1972.914 ; gain = 1035.492
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1987.500 ; gain = 13.715
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709596A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3268.148 ; gain = 1280.648
set_property PROGRAM.FILE {C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/vga_ScreenSaver_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/vga_ScreenSaver_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons.xci' is already up-to-date
[Tue Nov 29 15:00:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/runme.log
[Tue Nov 29 15:00:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/vga_ScreenSaver_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons.xci' is already up-to-date
[Tue Nov 29 15:09:51 2022] Launched synth_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/runme.log
[Tue Nov 29 15:09:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons.xci' is already up-to-date
[Tue Nov 29 15:11:51 2022] Launched synth_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/runme.log
[Tue Nov 29 15:11:51 2022] Launched impl_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/vga_ScreenSaver_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/vga_ScreenSaver_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons.xci' is already up-to-date
[Tue Nov 29 15:21:43 2022] Launched synth_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/runme.log
[Tue Nov 29 15:21:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/vga_ScreenSaver_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons.xci' is already up-to-date
[Tue Nov 29 15:29:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/runme.log
[Tue Nov 29 15:29:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/vga_ScreenSaver_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons.xci' is already up-to-date
[Tue Nov 29 15:33:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/runme.log
[Tue Nov 29 15:33:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/impl_1/vga_ScreenSaver_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292709596A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 29 15:54:17 2022...
