#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Feb 26 11:04:37 2021
# Process ID: 15336
# Current directory: C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.runs/synth_1
# Command line: vivado.exe -log water_fill.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source water_fill.tcl
# Log file: C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.runs/synth_1/water_fill.vds
# Journal file: C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source water_fill.tcl -notrace
Command: synth_design -top water_fill -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 355.703 ; gain = 98.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'water_fill' [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:23]
INFO: [Synth 8-6157] synthesizing module 'modular_clock' [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/modular_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'modular_clock' (1#1) [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/modular_clock.v:23]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:121]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:124]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:125]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:126]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:127]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:128]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:129]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:130]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:131]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:132]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:133]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:134]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:135]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:136]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:137]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:139]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:158]
INFO: [Synth 8-6155] done synthesizing module 'water_fill' (2#1) [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/sources_1/new/water_fill.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.770 ; gain = 153.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.770 ; gain = 153.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.770 ; gain = 153.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/water_fill_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/water_fill_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 745.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 745.000 ; gain = 487.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 745.000 ; gain = 487.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 745.000 ; gain = 487.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "LED0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "LED" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FULL" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 745.000 ; gain = 487.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 25    
	   2 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module water_fill 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 25    
	   2 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 1     
Module modular_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "LED0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LED0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'AN_reg[0]' (FDRE) to 'AN_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AN_reg[1] )
INFO: [Synth 8-3886] merging instance 'AN_reg[2]' (FDRE) to 'AN_reg[3]'
WARNING: [Synth 8-3332] Sequential element (AN_reg[1]) is unused and will be removed from module water_fill.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 745.000 ; gain = 487.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|water_fill  | SG         | 32x8          | LUT            | 
|water_fill  | SG         | 32x8          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 745.000 ; gain = 487.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 754.105 ; gain = 496.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 755.375 ; gain = 498.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 755.375 ; gain = 498.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 755.375 ; gain = 498.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 755.375 ; gain = 498.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 755.375 ; gain = 498.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 755.375 ; gain = 498.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 755.375 ; gain = 498.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    32|
|3     |LUT1   |     8|
|4     |LUT2   |     9|
|5     |LUT3   |    14|
|6     |LUT4   |    23|
|7     |LUT5   |    17|
|8     |LUT6   |    21|
|9     |FDRE   |   114|
|10    |FDSE   |     8|
|11    |IBUF   |     8|
|12    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------------+------+
|      |Instance     |Module          |Cells |
+------+-------------+----------------+------+
|1     |top          |                |   282|
|2     |  seg_disp   |modular_clock   |    56|
|3     |  water_drop |modular_clock_0 |    56|
+------+-------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 755.375 ; gain = 498.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 755.375 ; gain = 164.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 755.375 ; gain = 498.258
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 757.094 ; gain = 512.660
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jassh/vivado_proj/project_assignment3/project_assignment3.runs/synth_1/water_fill.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file water_fill_utilization_synth.rpt -pb water_fill_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 757.094 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 26 11:05:06 2021...
