
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.35+36 (git sha1 c95298225, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: txuart.v
Parsing formal Verilog input from `txuart.v' to AST representation.
Generating RTLIL representation for module `\txuart'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \txuart

2.1.2. Analyzing design hierarchy..
Top module:  \txuart
Removed 0 unused modules.
Module txuart directly or indirectly contains formal properties -> setting "keep" attribute.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$txuart.v:312$193 in module txuart.
Marked 1 switch rules as full_case in process $proc$txuart.v:240$114 in module txuart.
Marked 2 switch rules as full_case in process $proc$txuart.v:167$60 in module txuart.
Marked 1 switch rules as full_case in process $proc$txuart.v:107$57 in module txuart.
Marked 3 switch rules as full_case in process $proc$txuart.v:81$51 in module txuart.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 61 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\txuart.$proc$txuart.v:0$302'.
  Set init value: $formal$txuart.v:318$50_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$300'.
  Set init value: $formal$txuart.v:316$49_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$298'.
  Set init value: $formal$txuart.v:315$48_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$296'.
  Set init value: $formal$txuart.v:295$46_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$294'.
  Set init value: $formal$txuart.v:287$43_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$292'.
  Set init value: $formal$txuart.v:282$42_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$290'.
  Set init value: $formal$txuart.v:278$41_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$288'.
  Set init value: $formal$txuart.v:273$40_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$286'.
  Set init value: $formal$txuart.v:257$39_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$284'.
  Set init value: $formal$txuart.v:252$38_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$282'.
  Set init value: $formal$txuart.v:251$37_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$280'.
  Set init value: $formal$txuart.v:250$36_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$278'.
  Set init value: $formal$txuart.v:249$35_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$276'.
  Set init value: $formal$txuart.v:248$34_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$274'.
  Set init value: $formal$txuart.v:247$33_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$272'.
  Set init value: $formal$txuart.v:246$32_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$270'.
  Set init value: $formal$txuart.v:245$31_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$268'.
  Set init value: $formal$txuart.v:244$30_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$266'.
  Set init value: $formal$txuart.v:243$29_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$264'.
  Set init value: $formal$txuart.v:242$28_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$262'.
  Set init value: $formal$txuart.v:236$27_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$260'.
  Set init value: $formal$txuart.v:230$26_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$258'.
  Set init value: $formal$txuart.v:227$25_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$256'.
  Set init value: $formal$txuart.v:205$22_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$254'.
  Set init value: $formal$txuart.v:204$21_EN = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$245'.
  Set init value: \fv_data = 8'00000000
Found init rule in `\txuart.$proc$txuart.v:0$240'.
  Set init value: \f_past_valid = 1'0
Found init rule in `\txuart.$proc$txuart.v:0$239'.
  Set init value: \counter = 24'000000000000000000000000
Found init rule in `\txuart.$proc$txuart.v:0$238'.
  Set init value: \baud_stb = 1'1
Found init rule in `\txuart.$proc$txuart.v:0$237'.
  Set init value: \lcl_data = 9'111111111
Found init rule in `\txuart.$proc$txuart.v:0$236'.
  Set init value: \state = 4'1111
Found init rule in `\txuart.$proc$txuart.v:0$235'.
  Set init value: \o_busy = 1'0

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~23 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\txuart.$proc$txuart.v:0$302'.
Creating decoders for process `\txuart.$proc$txuart.v:0$300'.
Creating decoders for process `\txuart.$proc$txuart.v:0$298'.
Creating decoders for process `\txuart.$proc$txuart.v:0$296'.
Creating decoders for process `\txuart.$proc$txuart.v:0$294'.
Creating decoders for process `\txuart.$proc$txuart.v:0$292'.
Creating decoders for process `\txuart.$proc$txuart.v:0$290'.
Creating decoders for process `\txuart.$proc$txuart.v:0$288'.
Creating decoders for process `\txuart.$proc$txuart.v:0$286'.
Creating decoders for process `\txuart.$proc$txuart.v:0$284'.
Creating decoders for process `\txuart.$proc$txuart.v:0$282'.
Creating decoders for process `\txuart.$proc$txuart.v:0$280'.
Creating decoders for process `\txuart.$proc$txuart.v:0$278'.
Creating decoders for process `\txuart.$proc$txuart.v:0$276'.
Creating decoders for process `\txuart.$proc$txuart.v:0$274'.
Creating decoders for process `\txuart.$proc$txuart.v:0$272'.
Creating decoders for process `\txuart.$proc$txuart.v:0$270'.
Creating decoders for process `\txuart.$proc$txuart.v:0$268'.
Creating decoders for process `\txuart.$proc$txuart.v:0$266'.
Creating decoders for process `\txuart.$proc$txuart.v:0$264'.
Creating decoders for process `\txuart.$proc$txuart.v:0$262'.
Creating decoders for process `\txuart.$proc$txuart.v:0$260'.
Creating decoders for process `\txuart.$proc$txuart.v:0$258'.
Creating decoders for process `\txuart.$proc$txuart.v:0$256'.
Creating decoders for process `\txuart.$proc$txuart.v:0$254'.
Creating decoders for process `\txuart.$proc$txuart.v:0$250'.
Creating decoders for process `\txuart.$proc$txuart.v:0$246'.
Creating decoders for process `\txuart.$proc$txuart.v:0$245'.
Creating decoders for process `\txuart.$proc$txuart.v:0$241'.
Creating decoders for process `\txuart.$proc$txuart.v:0$240'.
Creating decoders for process `\txuart.$proc$txuart.v:0$239'.
Creating decoders for process `\txuart.$proc$txuart.v:0$238'.
Creating decoders for process `\txuart.$proc$txuart.v:0$237'.
Creating decoders for process `\txuart.$proc$txuart.v:0$236'.
Creating decoders for process `\txuart.$proc$txuart.v:0$235'.
Creating decoders for process `\txuart.$proc$txuart.v:312$193'.
     1/6: $0$formal$txuart.v:315$48_EN[0:0]$197
     2/6: $0$formal$txuart.v:315$48_CHECK[0:0]$196
     3/6: $0$formal$txuart.v:316$49_EN[0:0]$199
     4/6: $0$formal$txuart.v:316$49_CHECK[0:0]$198
     5/6: $0$formal$txuart.v:318$50_EN[0:0]$201
     6/6: $0$formal$txuart.v:318$50_CHECK[0:0]$200
Creating decoders for process `\txuart.$proc$txuart.v:303$189'.
     1/2: $0$formal$txuart.v:305$47_EN[0:0]$191
     2/2: $0$formal$txuart.v:305$47_CHECK[0:0]$190
Creating decoders for process `\txuart.$proc$txuart.v:294$178'.
     1/2: $0$formal$txuart.v:295$46_EN[0:0]$180
     2/2: $0$formal$txuart.v:295$46_CHECK[0:0]$179
Creating decoders for process `\txuart.$proc$txuart.v:286$174'.
     1/2: $0$formal$txuart.v:287$43_EN[0:0]$176
     2/2: $0$formal$txuart.v:287$43_CHECK[0:0]$175
Creating decoders for process `\txuart.$proc$txuart.v:282$170'.
Creating decoders for process `\txuart.$proc$txuart.v:277$161'.
     1/2: $0$formal$txuart.v:278$41_EN[0:0]$165
     2/2: $0$formal$txuart.v:278$41_CHECK[0:0]$164
Creating decoders for process `\txuart.$proc$txuart.v:273$156'.
Creating decoders for process `\txuart.$proc$txuart.v:256$147'.
     1/2: $0$formal$txuart.v:257$39_EN[0:0]$151
     2/2: $0$formal$txuart.v:257$39_CHECK[0:0]$150
Creating decoders for process `\txuart.$proc$txuart.v:240$114'.
     1/22: $0$formal$txuart.v:242$28_EN[0:0]$116
     2/22: $0$formal$txuart.v:242$28_CHECK[0:0]$115
     3/22: $0$formal$txuart.v:243$29_EN[0:0]$118
     4/22: $0$formal$txuart.v:243$29_CHECK[0:0]$117
     5/22: $0$formal$txuart.v:244$30_EN[0:0]$120
     6/22: $0$formal$txuart.v:244$30_CHECK[0:0]$119
     7/22: $0$formal$txuart.v:245$31_EN[0:0]$122
     8/22: $0$formal$txuart.v:245$31_CHECK[0:0]$121
     9/22: $0$formal$txuart.v:246$32_EN[0:0]$124
    10/22: $0$formal$txuart.v:246$32_CHECK[0:0]$123
    11/22: $0$formal$txuart.v:247$33_EN[0:0]$126
    12/22: $0$formal$txuart.v:247$33_CHECK[0:0]$125
    13/22: $0$formal$txuart.v:248$34_EN[0:0]$128
    14/22: $0$formal$txuart.v:248$34_CHECK[0:0]$127
    15/22: $0$formal$txuart.v:249$35_EN[0:0]$130
    16/22: $0$formal$txuart.v:249$35_CHECK[0:0]$129
    17/22: $0$formal$txuart.v:250$36_EN[0:0]$132
    18/22: $0$formal$txuart.v:250$36_CHECK[0:0]$131
    19/22: $0$formal$txuart.v:251$37_EN[0:0]$134
    20/22: $0$formal$txuart.v:251$37_CHECK[0:0]$133
    21/22: $0$formal$txuart.v:252$38_EN[0:0]$136
    22/22: $0$formal$txuart.v:252$38_CHECK[0:0]$135
Creating decoders for process `\txuart.$proc$txuart.v:235$102'.
     1/2: $0$formal$txuart.v:236$27_EN[0:0]$107
     2/2: $0$formal$txuart.v:236$27_CHECK[0:0]$106
Creating decoders for process `\txuart.$proc$txuart.v:226$84'.
     1/4: $0$formal$txuart.v:227$25_EN[0:0]$91
     2/4: $0$formal$txuart.v:227$25_CHECK[0:0]$90
     3/4: $0$formal$txuart.v:230$26_EN[0:0]$93
     4/4: $0$formal$txuart.v:230$26_CHECK[0:0]$92
Creating decoders for process `\txuart.$proc$txuart.v:221$81'.
     1/1: $0\fv_data[7:0]
Creating decoders for process `\txuart.$proc$txuart.v:203$68'.
     1/4: $0$formal$txuart.v:204$21_EN[0:0]$74
     2/4: $0$formal$txuart.v:204$21_CHECK[0:0]$73
     3/4: $0$formal$txuart.v:205$22_EN[0:0]$76
     4/4: $0$formal$txuart.v:205$22_CHECK[0:0]$75
Creating decoders for process `\txuart.$proc$txuart.v:197$67'.
Creating decoders for process `\txuart.$proc$txuart.v:167$60'.
     1/2: $0\baud_stb[0:0]
     2/2: $0\counter[23:0]
Creating decoders for process `\txuart.$proc$txuart.v:107$57'.
     1/1: $0\lcl_data[8:0]
Creating decoders for process `\txuart.$proc$txuart.v:81$51'.
     1/2: $0\o_busy[0:0]
     2/2: $0\state[3:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\txuart.$formal$txuart.v:293$44_CHECK' from process `\txuart.$proc$txuart.v:0$250'.
No latch inferred for signal `\txuart.$formal$txuart.v:293$44_EN' from process `\txuart.$proc$txuart.v:0$250'.
No latch inferred for signal `\txuart.$formal$txuart.v:220$23_CHECK' from process `\txuart.$proc$txuart.v:0$246'.
No latch inferred for signal `\txuart.$formal$txuart.v:220$23_EN' from process `\txuart.$proc$txuart.v:0$246'.
No latch inferred for signal `\txuart.$formal$txuart.v:202$19_CHECK' from process `\txuart.$proc$txuart.v:0$241'.
No latch inferred for signal `\txuart.$formal$txuart.v:202$19_EN' from process `\txuart.$proc$txuart.v:0$241'.
No latch inferred for signal `\txuart.$formal$txuart.v:305$47_CHECK' from process `\txuart.$proc$txuart.v:303$189'.
No latch inferred for signal `\txuart.$formal$txuart.v:305$47_EN' from process `\txuart.$proc$txuart.v:303$189'.

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\txuart.$past$txuart.v:318$17$0' using process `\txuart.$proc$txuart.v:312$193'.
  created $dff cell `$procdff$600' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:319$18$0' using process `\txuart.$proc$txuart.v:312$193'.
  created $dff cell `$procdff$601' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:315$48_CHECK' using process `\txuart.$proc$txuart.v:312$193'.
  created $dff cell `$procdff$602' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:315$48_EN' using process `\txuart.$proc$txuart.v:312$193'.
  created $dff cell `$procdff$603' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:316$49_CHECK' using process `\txuart.$proc$txuart.v:312$193'.
  created $dff cell `$procdff$604' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:316$49_EN' using process `\txuart.$proc$txuart.v:312$193'.
  created $dff cell `$procdff$605' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:318$50_CHECK' using process `\txuart.$proc$txuart.v:312$193'.
  created $dff cell `$procdff$606' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:318$50_EN' using process `\txuart.$proc$txuart.v:312$193'.
  created $dff cell `$procdff$607' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:295$46_CHECK' using process `\txuart.$proc$txuart.v:294$178'.
  created $dff cell `$procdff$608' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:295$46_EN' using process `\txuart.$proc$txuart.v:294$178'.
  created $dff cell `$procdff$609' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:287$43_CHECK' using process `\txuart.$proc$txuart.v:286$174'.
  created $dff cell `$procdff$610' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:287$43_EN' using process `\txuart.$proc$txuart.v:286$174'.
  created $dff cell `$procdff$611' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:282$42_CHECK' using process `\txuart.$proc$txuart.v:282$170'.
  created $dff cell `$procdff$612' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:282$42_EN' using process `\txuart.$proc$txuart.v:282$170'.
  created $dff cell `$procdff$613' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:278$15$0' using process `\txuart.$proc$txuart.v:277$161'.
  created $dff cell `$procdff$614' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:279$16$0' using process `\txuart.$proc$txuart.v:277$161'.
  created $dff cell `$procdff$615' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:278$41_CHECK' using process `\txuart.$proc$txuart.v:277$161'.
  created $dff cell `$procdff$616' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:278$41_EN' using process `\txuart.$proc$txuart.v:277$161'.
  created $dff cell `$procdff$617' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:273$40_CHECK' using process `\txuart.$proc$txuart.v:273$156'.
  created $dff cell `$procdff$618' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:273$40_EN' using process `\txuart.$proc$txuart.v:273$156'.
  created $dff cell `$procdff$619' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:257$13$0' using process `\txuart.$proc$txuart.v:256$147'.
  created $dff cell `$procdff$620' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:258$14$0' using process `\txuart.$proc$txuart.v:256$147'.
  created $dff cell `$procdff$621' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:257$39_CHECK' using process `\txuart.$proc$txuart.v:256$147'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:257$39_EN' using process `\txuart.$proc$txuart.v:256$147'.
  created $dff cell `$procdff$623' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:242$28_CHECK' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:242$28_EN' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$625' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:243$29_CHECK' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:243$29_EN' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:244$30_CHECK' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:244$30_EN' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:245$31_CHECK' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:245$31_EN' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:246$32_CHECK' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:246$32_EN' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$633' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:247$33_CHECK' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$634' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:247$33_EN' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$635' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:248$34_CHECK' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$636' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:248$34_EN' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$637' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:249$35_CHECK' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$638' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:249$35_EN' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$639' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:250$36_CHECK' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$640' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:250$36_EN' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$641' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:251$37_CHECK' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$642' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:251$37_EN' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$643' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:252$38_CHECK' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$644' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:252$38_EN' using process `\txuart.$proc$txuart.v:240$114'.
  created $dff cell `$procdff$645' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:236$10$0' using process `\txuart.$proc$txuart.v:235$102'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:236$11$0' using process `\txuart.$proc$txuart.v:235$102'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:237$12$0' using process `\txuart.$proc$txuart.v:235$102'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:236$27_CHECK' using process `\txuart.$proc$txuart.v:235$102'.
  created $dff cell `$procdff$649' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:236$27_EN' using process `\txuart.$proc$txuart.v:235$102'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:227$5$0' using process `\txuart.$proc$txuart.v:226$84'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:227$6$0' using process `\txuart.$proc$txuart.v:226$84'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:229$7$0' using process `\txuart.$proc$txuart.v:226$84'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:230$8$0' using process `\txuart.$proc$txuart.v:226$84'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:232$9$0' using process `\txuart.$proc$txuart.v:226$84'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:227$25_CHECK' using process `\txuart.$proc$txuart.v:226$84'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:227$25_EN' using process `\txuart.$proc$txuart.v:226$84'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:230$26_CHECK' using process `\txuart.$proc$txuart.v:226$84'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:230$26_EN' using process `\txuart.$proc$txuart.v:226$84'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\txuart.\fv_data' using process `\txuart.$proc$txuart.v:221$81'.
  created $dff cell `$procdff$660' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:204$1$0' using process `\txuart.$proc$txuart.v:203$68'.
  created $dff cell `$procdff$661' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:204$2$0' using process `\txuart.$proc$txuart.v:203$68'.
  created $dff cell `$procdff$662' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:205$3$0' using process `\txuart.$proc$txuart.v:203$68'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `\txuart.$past$txuart.v:206$4$0' using process `\txuart.$proc$txuart.v:203$68'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:204$21_CHECK' using process `\txuart.$proc$txuart.v:203$68'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:204$21_EN' using process `\txuart.$proc$txuart.v:203$68'.
  created $dff cell `$procdff$666' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:205$22_CHECK' using process `\txuart.$proc$txuart.v:203$68'.
  created $dff cell `$procdff$667' with positive edge clock.
Creating register for signal `\txuart.$formal$txuart.v:205$22_EN' using process `\txuart.$proc$txuart.v:203$68'.
  created $dff cell `$procdff$668' with positive edge clock.
Creating register for signal `\txuart.\f_past_valid' using process `\txuart.$proc$txuart.v:197$67'.
  created $dff cell `$procdff$669' with positive edge clock.
Creating register for signal `\txuart.\counter' using process `\txuart.$proc$txuart.v:167$60'.
  created $dff cell `$procdff$670' with positive edge clock.
Creating register for signal `\txuart.\baud_stb' using process `\txuart.$proc$txuart.v:167$60'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `\txuart.\lcl_data' using process `\txuart.$proc$txuart.v:107$57'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `\txuart.\o_busy' using process `\txuart.$proc$txuart.v:81$51'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `\txuart.\state' using process `\txuart.$proc$txuart.v:81$51'.
  created $dff cell `$procdff$674' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `txuart.$proc$txuart.v:0$302'.
Removing empty process `txuart.$proc$txuart.v:0$300'.
Removing empty process `txuart.$proc$txuart.v:0$298'.
Removing empty process `txuart.$proc$txuart.v:0$296'.
Removing empty process `txuart.$proc$txuart.v:0$294'.
Removing empty process `txuart.$proc$txuart.v:0$292'.
Removing empty process `txuart.$proc$txuart.v:0$290'.
Removing empty process `txuart.$proc$txuart.v:0$288'.
Removing empty process `txuart.$proc$txuart.v:0$286'.
Removing empty process `txuart.$proc$txuart.v:0$284'.
Removing empty process `txuart.$proc$txuart.v:0$282'.
Removing empty process `txuart.$proc$txuart.v:0$280'.
Removing empty process `txuart.$proc$txuart.v:0$278'.
Removing empty process `txuart.$proc$txuart.v:0$276'.
Removing empty process `txuart.$proc$txuart.v:0$274'.
Removing empty process `txuart.$proc$txuart.v:0$272'.
Removing empty process `txuart.$proc$txuart.v:0$270'.
Removing empty process `txuart.$proc$txuart.v:0$268'.
Removing empty process `txuart.$proc$txuart.v:0$266'.
Removing empty process `txuart.$proc$txuart.v:0$264'.
Removing empty process `txuart.$proc$txuart.v:0$262'.
Removing empty process `txuart.$proc$txuart.v:0$260'.
Removing empty process `txuart.$proc$txuart.v:0$258'.
Removing empty process `txuart.$proc$txuart.v:0$256'.
Removing empty process `txuart.$proc$txuart.v:0$254'.
Removing empty process `txuart.$proc$txuart.v:0$250'.
Removing empty process `txuart.$proc$txuart.v:0$246'.
Removing empty process `txuart.$proc$txuart.v:0$245'.
Removing empty process `txuart.$proc$txuart.v:0$241'.
Removing empty process `txuart.$proc$txuart.v:0$240'.
Removing empty process `txuart.$proc$txuart.v:0$239'.
Removing empty process `txuart.$proc$txuart.v:0$238'.
Removing empty process `txuart.$proc$txuart.v:0$237'.
Removing empty process `txuart.$proc$txuart.v:0$236'.
Removing empty process `txuart.$proc$txuart.v:0$235'.
Found and cleaned up 3 empty switches in `\txuart.$proc$txuart.v:312$193'.
Removing empty process `txuart.$proc$txuart.v:312$193'.
Found and cleaned up 1 empty switch in `\txuart.$proc$txuart.v:303$189'.
Removing empty process `txuart.$proc$txuart.v:303$189'.
Found and cleaned up 1 empty switch in `\txuart.$proc$txuart.v:294$178'.
Removing empty process `txuart.$proc$txuart.v:294$178'.
Found and cleaned up 1 empty switch in `\txuart.$proc$txuart.v:286$174'.
Removing empty process `txuart.$proc$txuart.v:286$174'.
Removing empty process `txuart.$proc$txuart.v:282$170'.
Found and cleaned up 1 empty switch in `\txuart.$proc$txuart.v:277$161'.
Removing empty process `txuart.$proc$txuart.v:277$161'.
Removing empty process `txuart.$proc$txuart.v:273$156'.
Found and cleaned up 1 empty switch in `\txuart.$proc$txuart.v:256$147'.
Removing empty process `txuart.$proc$txuart.v:256$147'.
Found and cleaned up 1 empty switch in `\txuart.$proc$txuart.v:240$114'.
Removing empty process `txuart.$proc$txuart.v:240$114'.
Found and cleaned up 1 empty switch in `\txuart.$proc$txuart.v:235$102'.
Removing empty process `txuart.$proc$txuart.v:235$102'.
Found and cleaned up 2 empty switches in `\txuart.$proc$txuart.v:226$84'.
Removing empty process `txuart.$proc$txuart.v:226$84'.
Found and cleaned up 1 empty switch in `\txuart.$proc$txuart.v:221$81'.
Removing empty process `txuart.$proc$txuart.v:221$81'.
Found and cleaned up 1 empty switch in `\txuart.$proc$txuart.v:203$68'.
Removing empty process `txuart.$proc$txuart.v:203$68'.
Removing empty process `txuart.$proc$txuart.v:197$67'.
Found and cleaned up 3 empty switches in `\txuart.$proc$txuart.v:167$60'.
Removing empty process `txuart.$proc$txuart.v:167$60'.
Found and cleaned up 2 empty switches in `\txuart.$proc$txuart.v:107$57'.
Removing empty process `txuart.$proc$txuart.v:107$57'.
Found and cleaned up 4 empty switches in `\txuart.$proc$txuart.v:81$51'.
Removing empty process `txuart.$proc$txuart.v:81$51'.
Cleaned up 23 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module txuart.
<suppressed ~23 debug messages>

2.3. Executing FUTURE pass.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module txuart.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \txuart..
Removed 3 unused cells and 169 unused wires.
<suppressed ~4 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module txuart...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module txuart.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\txuart'.
<suppressed ~180 debug messages>
Removed a total of 60 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \txuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$558: \baud_stb -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \txuart.
    New ctrl vector for $pmux cell $procmux$329: $auto$opt_reduce.cc:134:opt_pmux$676
    New ctrl vector for $pmux cell $procmux$337: $auto$opt_reduce.cc:134:opt_pmux$678
    New ctrl vector for $pmux cell $procmux$513: $auto$opt_reduce.cc:134:opt_pmux$680
    New ctrl vector for $pmux cell $procmux$525: $auto$opt_reduce.cc:134:opt_pmux$682
  Optimizing cells in module \txuart.
Performed a total of 4 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\txuart'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \txuart..
Removed 0 unused cells and 68 unused wires.
<suppressed ~1 debug messages>

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module txuart.

2.7.8. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \txuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \txuart.
Performed a total of 0 changes.

2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\txuart'.
Removed a total of 0 cells.

2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \txuart..

2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module txuart.

2.7.14. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 23 bits (of 24) from port B of cell txuart.$eq$txuart.v:172$64 ($eq).
Removed top 14 bits (of 24) from port B of cell txuart.$lt$txuart.v:283$173 ($lt).
Removed top 3 bits (of 4) from port B of cell txuart.$ge$txuart.v:296$184 ($ge).
Removed top 3 bits (of 4) from port B of cell txuart.$procmux$417_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell txuart.$procmux$436_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell txuart.$procmux$453_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell txuart.$procmux$468_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell txuart.$procmux$481_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell txuart.$procmux$492_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell txuart.$procmux$501_CMP0 ($eq).

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \txuart..

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module txuart.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\txuart'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \txuart..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== txuart ===

   Number of wires:                207
   Number of wire bits:            450
   Number of public wires:          11
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                232
     $add                            1
     $assert                        25
     $assume                         4
     $dff                           72
     $eq                            29
     $ge                             1
     $initstate                      1
     $le                             1
     $logic_and                     17
     $logic_not                      5
     $logic_or                       1
     $lt                             2
     $mux                           67
     $ne                             1
     $not                            1
     $reduce_bool                    1
     $reduce_or                      2
     $sub                            1

2.13. Executing CHECK pass (checking for obvious problems).
Checking module txuart...
Found and reported 0 problems.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \txuart

3.2. Analyzing design hierarchy..
Top module:  \txuart
Removed 0 unused modules.
Module txuart directly or indirectly contains formal properties -> setting "keep" attribute.

4. Executing jny backend.

5. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: 560b1527d9, CPU: user 0.07s system 0.02s, MEM: 13.53 MB peak
Yosys 0.35+36 (git sha1 c95298225, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 17% 6x opt_expr (0 sec), 16% 5x opt_clean (0 sec), ...
