Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Cache_Direct_Mapped.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Cache_Direct_Mapped.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Cache_Direct_Mapped"
Output Format                      : NGC
Target Device                      : xc5vlx20t-2-ff323

---- Source Options
Top Module Name                    : Cache_Direct_Mapped
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Cache_Direct_Mapped.v" in library work
Module <Cache_Direct_Mapped> compiled
No errors in compilation
Analysis of file <"Cache_Direct_Mapped.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Cache_Direct_Mapped> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Cache_Direct_Mapped>.
Module <Cache_Direct_Mapped> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <Cache_Direct_Mapped> has a constant value of 1000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Cache_Direct_Mapped>.
    Related source file is "Cache_Direct_Mapped.v".
    Found 8x64-bit single-port RAM <Mram_cache_set> for signal <cache_set>.
    Found 16-bit register for signal <instruction>.
    Found 4-bit comparator equal for signal <cache_hit$cmp_eq0000> created at line 84.
    Found 4-bit 8-to-1 multiplexer for signal <cache_hit$varindex0000> created at line 84.
    Found 32-bit register for signal <cache_tag>.
    Found 1-bit register for signal <status>.
    Summary:
	inferred   1 RAM(s).
	inferred  49 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Cache_Direct_Mapped> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x64-bit single-port RAM                              : 1
# Registers                                            : 10
 1-bit register                                        : 1
 16-bit register                                       : 1
 4-bit register                                        : 8
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Cache_Direct_Mapped>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_set> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 64-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <reset>         | low      |
    |     addrA          | connected to signal <memory_address> |          |
    |     diA            | connected to signal <new_cache_set> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Cache_Direct_Mapped> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x64-bit single-port distributed RAM                  : 1
# Registers                                            : 49
 Flip-Flops                                            : 49
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Cache_Direct_Mapped> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Cache_Direct_Mapped, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Cache_Direct_Mapped.ngr
Top Level Output File Name         : Cache_Direct_Mapped
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 100

Cell Usage :
# BELS                             : 146
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 11
#      LUT4                        : 68
#      LUT6                        : 43
#      MUXF7                       : 20
# FlipFlops/Latches                : 49
#      FD                          : 16
#      FDR                         : 1
#      FDRE                        : 32
# RAMS                             : 64
#      RAM32X1S                    : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 99
#      IBUF                        : 75
#      OBUF                        : 24
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx20tff323-2 


Slice Logic Utilization: 
 Number of Slice Registers:              49  out of  12480     0%  
 Number of Slice LUTs:                  189  out of  12480     1%  
    Number used as Logic:               125  out of  12480     1%  
    Number used as Memory:               64  out of   3360     1%  
       Number used as RAM:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    207
   Number with an unused Flip Flop:     158  out of    207    76%  
   Number with an unused LUT:            18  out of    207     8%  
   Number of fully used LUT-FF pairs:    31  out of    207    14%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                         100
 Number of bonded IOBs:                 100  out of    172    58%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 113   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.554ns (Maximum Frequency: 391.481MHz)
   Minimum input arrival time before clock: 3.207ns
   Maximum output required time after clock: 5.482ns
   Maximum combinational path delay: 6.135ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 2.554ns (frequency: 391.481MHz)
  Total number of paths / destination ports: 529 / 113
-------------------------------------------------------------------------
Delay:               2.554ns (Levels of Logic = 4)
  Source:            cache_tag_7_0 (FF)
  Destination:       status (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: cache_tag_7_0 to status
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.396   0.662  cache_tag_7_0 (cache_tag_7_0)
     LUT6:I2->O            1   0.086   0.000  Mmux_cache_hit_varindex0000_3 (Mmux_cache_hit_varindex0000_3)
     MUXF7:I1->O           2   0.214   0.416  Mmux_cache_hit_varindex0000_2_f7 (cache_hit_varindex0000<0>)
     LUT2:I1->O            3   0.086   0.609  cache_hit4_SW0 (N73)
     LUT6:I3->O            1   0.086   0.000  status_rstpot (status_rstpot)
     FDR:D                    -0.022          status
    ----------------------------------------
    Total                      2.554ns (0.868ns logic, 1.686ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 1298 / 434
-------------------------------------------------------------------------
Offset:              3.207ns (Levels of Logic = 5)
  Source:            address<3> (PAD)
  Destination:       status (FF)
  Destination Clock: clock rising

  Data Path: address<3> to status
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            81   0.694   1.017  address_3_IBUF (memory_address_1_OBUF)
     LUT6:I0->O            1   0.086   0.000  Mmux_cache_hit_varindex0000_3 (Mmux_cache_hit_varindex0000_3)
     MUXF7:I1->O           2   0.214   0.416  Mmux_cache_hit_varindex0000_2_f7 (cache_hit_varindex0000<0>)
     LUT2:I1->O            3   0.086   0.609  cache_hit4_SW0 (N73)
     LUT6:I3->O            1   0.086   0.000  status_rstpot (status_rstpot)
     FDR:D                    -0.022          status
    ----------------------------------------
    Total                      3.207ns (1.166ns logic, 2.041ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 82 / 18
-------------------------------------------------------------------------
Offset:              5.482ns (Levels of Logic = 6)
  Source:            cache_tag_7_0 (FF)
  Destination:       read_ready (PAD)
  Source Clock:      clock rising

  Data Path: cache_tag_7_0 to read_ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.396   0.662  cache_tag_7_0 (cache_tag_7_0)
     LUT6:I2->O            1   0.086   0.000  Mmux_cache_hit_varindex0000_3 (Mmux_cache_hit_varindex0000_3)
     MUXF7:I1->O           2   0.214   0.416  Mmux_cache_hit_varindex0000_2_f7 (cache_hit_varindex0000<0>)
     LUT2:I1->O            3   0.086   0.421  cache_hit4_SW0 (N73)
     LUT6:I5->O            1   0.086   0.600  cache_hit4 (cache_hit)
     LUT4:I1->O            1   0.086   0.286  read_ready1 (read_ready_OBUF)
     OBUF:I->O                 2.144          read_ready_OBUF (read_ready)
    ----------------------------------------
    Total                      5.482ns (3.098ns logic, 2.384ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 55 / 8
-------------------------------------------------------------------------
Delay:               6.135ns (Levels of Logic = 7)
  Source:            address<3> (PAD)
  Destination:       read_ready (PAD)

  Data Path: address<3> to read_ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            81   0.694   1.017  address_3_IBUF (memory_address_1_OBUF)
     LUT6:I0->O            1   0.086   0.000  Mmux_cache_hit_varindex0000_3 (Mmux_cache_hit_varindex0000_3)
     MUXF7:I1->O           2   0.214   0.416  Mmux_cache_hit_varindex0000_2_f7 (cache_hit_varindex0000<0>)
     LUT2:I1->O            3   0.086   0.421  cache_hit4_SW0 (N73)
     LUT6:I5->O            1   0.086   0.600  cache_hit4 (cache_hit)
     LUT4:I1->O            1   0.086   0.286  read_ready1 (read_ready_OBUF)
     OBUF:I->O                 2.144          read_ready_OBUF (read_ready)
    ----------------------------------------
    Total                      6.135ns (3.396ns logic, 2.739ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.50 secs
 
--> 

Total memory usage is 265024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

