2018-06-21 11:55:36,627 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-21 11:55:36,638 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:36,651 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is well-formed
2018-06-21 11:55:36,658 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:36,660 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:36,660 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:36,661 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:36,661 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:36,661 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:36,662 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:36,662 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:36,663 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
