
SEMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000cdf8  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .eh_frame     00000000  0800cdf8  0c00cdf8  00014df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .ARM.exidx    00000008  0800cdf8  0c00cdf8  00014df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00005000  1ffe8000  1ffe8000  00018000  2**0
                  ALLOC
  4 .data         0000076c  1ffed000  0c00ce00  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00004018  1ffed76c  0c00d56c  0001576c  2**2
                  ALLOC
  6 USB_RAM       00000e00  20000000  20000000  00018000  2**2
                  ALLOC
  7 .no_init      00000014  2003ffc0  2003ffc0  00017fc0  2**2
                  ALLOC
  8 .debug_aranges 00001d78  00000000  00000000  00015770  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00065ccb  00000000  00000000  000174e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000cdfd  00000000  00000000  0007d1b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0001a26a  00000000  00000000  00089fb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00005b54  00000000  00000000  000a421c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000164c4  00000000  00000000  000a9d70  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0002dbfb  00000000  00000000  000c0234  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00004c50  00000000  00000000  000ede2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .build_attributes 00001510  00000000  00000000  000f2a7f  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 d0 fe 1f 01 02 00 08 99 02 00 08 99 02 00 08     ................
 8000010:	99 02 00 08 99 02 00 08 99 02 00 08 00 00 00 00     ................
	...
 800002c:	99 02 00 08 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800003c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800004c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800005c:	99 02 00 08 99 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800007c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800008c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800009c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000dc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ec:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000fc:	99 02 00 08 99 02 00 08 99 4e 00 08 99 02 00 08     .........N......
 800010c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800011c:	99 02 00 08 99 02 00 08 31 4e 00 08 99 02 00 08     ........1N......
 800012c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800013c:	25 bf 00 08 99 02 00 08 99 02 00 08 99 02 00 08     %...............
 800014c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800015c:	99 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800017c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800018c:	99 02 00 08 99 02 00 08 d9 43 00 08 99 02 00 08     .........C......
 800019c:	e5 43 00 08 55 35 00 08 61 35 00 08 99 02 00 08     .C..U5..a5......
 80001ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001dc:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001ec:	e1 32 00 08 99 02 00 08 99 02 00 08 99 02 00 08     .2..............
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000200:	f8df d074 	ldr.w	sp, [pc, #116]	; 8000278 <__zero_table_end__>

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8000204:	481d      	ldr	r0, [pc, #116]	; (800027c <__zero_table_end__+0x4>)
    blx  r0
 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c1d      	ldr	r4, [pc, #116]	; (8000280 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d1e      	ldr	r5, [pc, #120]	; (8000284 <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b18      	ldr	r3, [pc, #96]	; (8000288 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c19      	ldr	r4, [pc, #100]	; (800028c <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	4814      	ldr	r0, [pc, #80]	; (8000294 <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c00ce00 	.word	0x0c00ce00
 800024c:	1ffed000 	.word	0x1ffed000
 8000250:	0000076c 	.word	0x0000076c
 8000254:	0c00ce00 	.word	0x0c00ce00
 8000258:	1ffed000 	.word	0x1ffed000
 800025c:	00000000 	.word	0x00000000

08000260 <__copy_table_end__>:
 8000260:	1ffed76c 	.word	0x1ffed76c
 8000264:	00004018 	.word	0x00004018
 8000268:	20000000 	.word	0x20000000
 800026c:	00000e00 	.word	0x00000e00
 8000270:	20000e00 	.word	0x20000e00
 8000274:	00000000 	.word	0x00000000

08000278 <__zero_table_end__>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000278:	1ffed000 	.word	0x1ffed000

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 800027c:	08002369 	.word	0x08002369
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000280:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 8000284:	08000260 	.word	0x08000260
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000288:	08000260 	.word	0x08000260
	ldr	r4, =__zero_table_end__
 800028c:	08000278 	.word	0x08000278
	b	.L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 8000290:	0800c529 	.word	0x0800c529
    blx  r0
#endif

    ldr  r0, =main
 8000294:	0800bf49 	.word	0x0800bf49

08000298 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 8000298:	e7fe      	b.n	8000298 <BusFault_Handler>
	...

0800029c <XMC_FLASH_ClearStatus>:
void XMC_FLASH_lClearStatusCommand(void)
{
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
  *address = 0xf5U;
 800029c:	4b01      	ldr	r3, [pc, #4]	; (80002a4 <XMC_FLASH_ClearStatus+0x8>)
 800029e:	22f5      	movs	r2, #245	; 0xf5
 80002a0:	601a      	str	r2, [r3, #0]
 80002a2:	4770      	bx	lr
 80002a4:	0c005554 	.word	0x0c005554

080002a8 <XMC_FLASH_GetStatus>:
/*
 * This API returns the FSR register value
 */
uint32_t XMC_FLASH_GetStatus(void)
{
  return FLASH0->FSR;
 80002a8:	4a02      	ldr	r2, [pc, #8]	; (80002b4 <XMC_FLASH_GetStatus+0xc>)
 80002aa:	f241 0310 	movw	r3, #4112	; 0x1010
 80002ae:	58d0      	ldr	r0, [r2, r3]
}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	58001000 	.word	0x58001000

080002b8 <XMC_FLASH_EraseSector>:
void XMC_FLASH_lClearStatusCommand(void)
{
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
  *address = 0xf5U;
 80002b8:	4b0a      	ldr	r3, [pc, #40]	; (80002e4 <XMC_FLASH_EraseSector+0x2c>)
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
  *address = 0xaaU;
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0xaaa8U);
  *address = 0x55U;
 80002ba:	490b      	ldr	r1, [pc, #44]	; (80002e8 <XMC_FLASH_EraseSector+0x30>)
{
  XMC_FLASH_lClearStatusCommand();
  XMC_FLASH_lEraseSectorCommand(address);

  /* wait until the operation is completed */
  while ((FLASH0->FSR & (uint32_t)FLASH_FSR_PBUSY_Msk) != 0U){}
 80002bc:	4a0b      	ldr	r2, [pc, #44]	; (80002ec <XMC_FLASH_EraseSector+0x34>)

/*
 * This API erase the logical sector
 */
void XMC_FLASH_EraseSector(uint32_t *address)
{
 80002be:	b5f0      	push	{r4, r5, r6, r7, lr}
void XMC_FLASH_lEraseSectorCommand(uint32_t *sector_start_address)
{
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
  *address = 0xaaU;
 80002c0:	25aa      	movs	r5, #170	; 0xaa
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0xaaa8U);
  *address = 0x55U;
 80002c2:	2455      	movs	r4, #85	; 0x55
void XMC_FLASH_lClearStatusCommand(void)
{
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
  *address = 0xf5U;
 80002c4:	f04f 0ef5 	mov.w	lr, #245	; 0xf5
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
  *address = 0xaaU;
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0xaaa8U);
  *address = 0x55U;
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
  *address = 0x80U;
 80002c8:	2780      	movs	r7, #128	; 0x80
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
  *address = 0xaaU;
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0xaaa8U);
  *address = 0x55U;
  address = sector_start_address;
  *address = 0x30U;
 80002ca:	2630      	movs	r6, #48	; 0x30
void XMC_FLASH_lClearStatusCommand(void)
{
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
  *address = 0xf5U;
 80002cc:	f8c3 e000 	str.w	lr, [r3]
void XMC_FLASH_lEraseSectorCommand(uint32_t *sector_start_address)
{
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
  *address = 0xaaU;
 80002d0:	601d      	str	r5, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0xaaa8U);
  *address = 0x55U;
 80002d2:	600c      	str	r4, [r1, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
  *address = 0x80U;
 80002d4:	601f      	str	r7, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
  *address = 0xaaU;
 80002d6:	601d      	str	r5, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0xaaa8U);
  *address = 0x55U;
 80002d8:	600c      	str	r4, [r1, #0]
  address = sector_start_address;
  *address = 0x30U;
 80002da:	6006      	str	r6, [r0, #0]
{
  XMC_FLASH_lClearStatusCommand();
  XMC_FLASH_lEraseSectorCommand(address);

  /* wait until the operation is completed */
  while ((FLASH0->FSR & (uint32_t)FLASH_FSR_PBUSY_Msk) != 0U){}
 80002dc:	6813      	ldr	r3, [r2, #0]
 80002de:	07db      	lsls	r3, r3, #31
 80002e0:	d4fc      	bmi.n	80002dc <XMC_FLASH_EraseSector+0x24>
}
 80002e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002e4:	0c005554 	.word	0x0c005554
 80002e8:	0c00aaa8 	.word	0x0c00aaa8
 80002ec:	58002010 	.word	0x58002010

080002f0 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 80002f0:	f001 03fc 	and.w	r3, r1, #252	; 0xfc
 80002f4:	4403      	add	r3, r0
 80002f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 80002f8:	f001 0503 	and.w	r5, r1, #3
 80002fc:	691e      	ldr	r6, [r3, #16]
  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 80002fe:	4f1d      	ldr	r7, [pc, #116]	; (8000374 <XMC_GPIO_Init+0x84>)
{
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 8000300:	00ed      	lsls	r5, r5, #3
 8000302:	24f8      	movs	r4, #248	; 0xf8
 8000304:	40ac      	lsls	r4, r5
 8000306:	ea26 0404 	bic.w	r4, r6, r4
 800030a:	611c      	str	r4, [r3, #16]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 800030c:	6f46      	ldr	r6, [r0, #116]	; 0x74
 800030e:	ea4f 0e41 	mov.w	lr, r1, lsl #1
 8000312:	2403      	movs	r4, #3
 8000314:	fa04 f40e 	lsl.w	r4, r4, lr
 8000318:	ea26 0404 	bic.w	r4, r6, r4


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 800031c:	42b8      	cmp	r0, r7
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 800031e:	6744      	str	r4, [r0, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 8000320:	d01f      	beq.n	8000362 <XMC_GPIO_Init+0x72>
 8000322:	4c15      	ldr	r4, [pc, #84]	; (8000378 <XMC_GPIO_Init+0x88>)
 8000324:	42a0      	cmp	r0, r4
 8000326:	d01c      	beq.n	8000362 <XMC_GPIO_Init+0x72>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
  }
  else
  {
    if ((config->mode & XMC_GPIO_MODE_OE) != 0)
 8000328:	7814      	ldrb	r4, [r2, #0]
 800032a:	0626      	lsls	r6, r4, #24
 800032c:	d514      	bpl.n	8000358 <XMC_GPIO_Init+0x68>
    {
      /* If output is enabled */

      /* Set output level */
      port->OMR = (uint32_t)config->output_level << pin;
 800032e:	6857      	ldr	r7, [r2, #4]

      /* Set output driver strength */
      port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
      port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8000330:	7a16      	ldrb	r6, [r2, #8]
 8000332:	08ca      	lsrs	r2, r1, #3
 8000334:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    if ((config->mode & XMC_GPIO_MODE_OE) != 0)
    {
      /* If output is enabled */

      /* Set output level */
      port->OMR = (uint32_t)config->output_level << pin;
 8000338:	408f      	lsls	r7, r1
 800033a:	6047      	str	r7, [r0, #4]

      /* Set output driver strength */
      port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 800033c:	f001 0107 	and.w	r1, r1, #7
 8000340:	6c17      	ldr	r7, [r2, #64]	; 0x40
 8000342:	0089      	lsls	r1, r1, #2
 8000344:	2007      	movs	r0, #7
 8000346:	4088      	lsls	r0, r1
 8000348:	ea27 0000 	bic.w	r0, r7, r0
 800034c:	6410      	str	r0, [r2, #64]	; 0x40
      port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 800034e:	6c10      	ldr	r0, [r2, #64]	; 0x40
 8000350:	fa06 f101 	lsl.w	r1, r6, r1
 8000354:	4301      	orrs	r1, r0
 8000356:	6411      	str	r1, [r2, #64]	; 0x40
    }
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8000358:	691a      	ldr	r2, [r3, #16]
 800035a:	40ac      	lsls	r4, r5
 800035c:	4314      	orrs	r4, r2
 800035e:	611c      	str	r4, [r3, #16]
 8000360:	bdf0      	pop	{r4, r5, r6, r7, pc}


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 8000362:	6e06      	ldr	r6, [r0, #96]	; 0x60
 8000364:	7814      	ldrb	r4, [r2, #0]
 8000366:	2701      	movs	r7, #1
 8000368:	fa07 f201 	lsl.w	r2, r7, r1
 800036c:	ea26 0202 	bic.w	r2, r6, r2
 8000370:	6602      	str	r2, [r0, #96]	; 0x60
 8000372:	e7f1      	b.n	8000358 <XMC_GPIO_Init+0x68>
 8000374:	48028e00 	.word	0x48028e00
 8000378:	48028f00 	.word	0x48028f00

0800037c <XMC_SCU_RESET_AssertPeripheralReset>:
}

/* API to manually assert a reset request */
void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 800037c:	0f03      	lsrs	r3, r0, #28
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));

  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 800037e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000382:	4a03      	ldr	r2, [pc, #12]	; (8000390 <XMC_SCU_RESET_AssertPeripheralReset+0x14>)

/* API to manually assert a reset request */
void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8000384:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000

  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 8000388:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop
 8000390:	50004410 	.word	0x50004410

08000394 <XMC_SCU_RESET_DeassertPeripheralReset>:
}

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8000394:	0f03      	lsrs	r3, r0, #28
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));

  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 8000396:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800039a:	4a03      	ldr	r2, [pc, #12]	; (80003a8 <XMC_SCU_RESET_DeassertPeripheralReset+0x14>)

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 800039c:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000

  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 80003a0:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	50004414 	.word	0x50004414

080003ac <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 80003ac:	4b03      	ldr	r3, [pc, #12]	; (80003bc <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x10>)
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
  return SystemCoreClock;
 80003ae:	4a04      	ldr	r2, [pc, #16]	; (80003c0 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x14>)
 80003b0:	695b      	ldr	r3, [r3, #20]
/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 80003b2:	6810      	ldr	r0, [r2, #0]
 80003b4:	f003 0301 	and.w	r3, r3, #1
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
}
 80003b8:	40d8      	lsrs	r0, r3
 80003ba:	4770      	bx	lr
 80003bc:	50004600 	.word	0x50004600
 80003c0:	2003ffc0 	.word	0x2003ffc0

080003c4 <XMC_SCU_CLOCK_SetUsbClockSource>:
}

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 80003c4:	4a03      	ldr	r2, [pc, #12]	; (80003d4 <XMC_SCU_CLOCK_SetUsbClockSource+0x10>)
 80003c6:	6993      	ldr	r3, [r2, #24]
 80003c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80003cc:	4318      	orrs	r0, r3
 80003ce:	6190      	str	r0, [r2, #24]
 80003d0:	4770      	bx	lr
 80003d2:	bf00      	nop
 80003d4:	50004600 	.word	0x50004600

080003d8 <XMC_SCU_CLOCK_SetWdtClockSource>:
}

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 80003d8:	4a03      	ldr	r2, [pc, #12]	; (80003e8 <XMC_SCU_CLOCK_SetWdtClockSource+0x10>)
 80003da:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80003dc:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80003e0:	4318      	orrs	r0, r3
 80003e2:	6250      	str	r0, [r2, #36]	; 0x24
 80003e4:	4770      	bx	lr
 80003e6:	bf00      	nop
 80003e8:	50004600 	.word	0x50004600

080003ec <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{ 
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80003ec:	4a05      	ldr	r2, [pc, #20]	; (8000404 <XMC_SCU_HIB_SetRtcClockSource+0x18>)
 80003ee:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 80003f2:	071b      	lsls	r3, r3, #28
 80003f4:	d4fb      	bmi.n	80003ee <XMC_SCU_HIB_SetRtcClockSource+0x2>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80003f6:	4a04      	ldr	r2, [pc, #16]	; (8000408 <XMC_SCU_HIB_SetRtcClockSource+0x1c>)
 80003f8:	68d3      	ldr	r3, [r2, #12]
 80003fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80003fe:	4318      	orrs	r0, r3
 8000400:	60d0      	str	r0, [r2, #12]
 8000402:	4770      	bx	lr
 8000404:	50004000 	.word	0x50004000
 8000408:	50004300 	.word	0x50004300

0800040c <XMC_SCU_CLOCK_SetUsbClockDivider>:
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 800040c:	4a03      	ldr	r2, [pc, #12]	; (800041c <XMC_SCU_CLOCK_SetUsbClockDivider+0x10>)
 800040e:	6993      	ldr	r3, [r2, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 8000410:	3801      	subs	r0, #1
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8000412:	f023 0307 	bic.w	r3, r3, #7
 8000416:	4303      	orrs	r3, r0
 8000418:	6193      	str	r3, [r2, #24]
 800041a:	4770      	bx	lr
 800041c:	50004600 	.word	0x50004600

08000420 <XMC_SCU_CLOCK_SetEbuClockDivider>:
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8000420:	4a03      	ldr	r2, [pc, #12]	; (8000430 <XMC_SCU_CLOCK_SetEbuClockDivider+0x10>)
 8000422:	69d3      	ldr	r3, [r2, #28]
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 8000424:	3801      	subs	r0, #1
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8000426:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800042a:	4303      	orrs	r3, r0
 800042c:	61d3      	str	r3, [r2, #28]
 800042e:	4770      	bx	lr
 8000430:	50004600 	.word	0x50004600

08000434 <XMC_SCU_CLOCK_SetWdtClockDivider>:
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8000434:	4a03      	ldr	r2, [pc, #12]	; (8000444 <XMC_SCU_CLOCK_SetWdtClockDivider+0x10>)
 8000436:	6a53      	ldr	r3, [r2, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8000438:	3801      	subs	r0, #1
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 800043a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800043e:	4303      	orrs	r3, r0
 8000440:	6253      	str	r3, [r2, #36]	; 0x24
 8000442:	4770      	bx	lr
 8000444:	50004600 	.word	0x50004600

08000448 <XMC_SCU_CLOCK_SetECATClockDivider>:

#if defined(ECAT0)
/* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
{
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 8000448:	4a03      	ldr	r2, [pc, #12]	; (8000458 <XMC_SCU_CLOCK_SetECATClockDivider+0x10>)
 800044a:	6b93      	ldr	r3, [r2, #56]	; 0x38
                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
 800044c:	3801      	subs	r0, #1

#if defined(ECAT0)
/* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
{
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 800044e:	f023 0303 	bic.w	r3, r3, #3
 8000452:	4303      	orrs	r3, r0
 8000454:	6393      	str	r3, [r2, #56]	; 0x38
 8000456:	4770      	bx	lr
 8000458:	50004600 	.word	0x50004600

0800045c <XMC_SCU_CLOCK_EnableClock>:
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
  SCU_CLK->CLKSET = ((uint32_t)clock);
 800045c:	4b01      	ldr	r3, [pc, #4]	; (8000464 <XMC_SCU_CLOCK_EnableClock+0x8>)
 800045e:	6058      	str	r0, [r3, #4]
 8000460:	4770      	bx	lr
 8000462:	bf00      	nop
 8000464:	50004600 	.word	0x50004600

08000468 <XMC_SCU_CLOCK_GatePeripheralClock>:

#if defined(CLOCK_GATING_SUPPORTED)
/* API to gate a given module clock */
void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
  uint32_t index = (peripheral & 0xf0000000UL) >> 28UL;
 8000468:	0f03      	lsrs	r3, r0, #28
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);

  *(uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
 800046a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800046e:	4a03      	ldr	r2, [pc, #12]	; (800047c <XMC_SCU_CLOCK_GatePeripheralClock+0x14>)
#if defined(CLOCK_GATING_SUPPORTED)
/* API to gate a given module clock */
void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
  uint32_t index = (peripheral & 0xf0000000UL) >> 28UL;
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 8000470:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000

  *(uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
 8000474:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop
 800047c:	50004644 	.word	0x50004644

08000480 <XMC_SCU_CLOCK_UngatePeripheralClock>:
}

/* API to ungate a given module clock */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
  uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
 8000480:	0f03      	lsrs	r3, r0, #28
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);

  *(uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
 8000482:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000486:	4a03      	ldr	r2, [pc, #12]	; (8000494 <XMC_SCU_CLOCK_UngatePeripheralClock+0x14>)

/* API to ungate a given module clock */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
  uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 8000488:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000

  *(uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
 800048c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000490:	4770      	bx	lr
 8000492:	bf00      	nop
 8000494:	50004648 	.word	0x50004648

08000498 <XMC_SCU_CLOCK_StartUsbPll>:

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8000498:	4b0f      	ldr	r3, [pc, #60]	; (80004d8 <XMC_SCU_CLOCK_StartUsbPll+0x40>)
 800049a:	695a      	ldr	r2, [r3, #20]
 800049c:	f042 0201 	orr.w	r2, r2, #1
 80004a0:	615a      	str	r2, [r3, #20]

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 80004a2:	695a      	ldr	r2, [r3, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 80004a4:	3801      	subs	r0, #1
 80004a6:	0600      	lsls	r0, r0, #24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 80004a8:	3901      	subs	r1, #1
{
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 80004aa:	f042 0210 	orr.w	r2, r2, #16

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 80004ae:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
{
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 80004b2:	615a      	str	r2, [r3, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 80004b4:	6158      	str	r0, [r3, #20]
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 80004b6:	695a      	ldr	r2, [r3, #20]
 80004b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80004bc:	615a      	str	r2, [r3, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 80004be:	695a      	ldr	r2, [r3, #20]
 80004c0:	f022 0210 	bic.w	r2, r2, #16
 80004c4:	615a      	str	r2, [r3, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 80004c6:	695a      	ldr	r2, [r3, #20]
 80004c8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80004cc:	615a      	str	r2, [r3, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 80004ce:	691a      	ldr	r2, [r3, #16]
 80004d0:	0752      	lsls	r2, r2, #29
 80004d2:	d5fc      	bpl.n	80004ce <XMC_SCU_CLOCK_StartUsbPll+0x36>
  {
    /* wait for PLL Lock */
  }

}
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop
 80004d8:	50004710 	.word	0x50004710

080004dc <XMC_SCU_POWER_EnableUsb>:

/* API to enable USB Phy and comparator */
void XMC_SCU_POWER_EnableUsb(void)
{
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 80004dc:	4b02      	ldr	r3, [pc, #8]	; (80004e8 <XMC_SCU_POWER_EnableUsb+0xc>)
 80004de:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80004e2:	605a      	str	r2, [r3, #4]
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop
 80004e8:	50004200 	.word	0x50004200

080004ec <XMC_SCU_POWER_DisableUsb>:

/* API to power down USB Phy and comparator */
void XMC_SCU_POWER_DisableUsb(void)
{
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 80004ec:	4b02      	ldr	r3, [pc, #8]	; (80004f8 <XMC_SCU_POWER_DisableUsb+0xc>)
 80004ee:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80004f2:	609a      	str	r2, [r3, #8]
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop
 80004f8:	50004200 	.word	0x50004200

080004fc <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 80004fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004fe:	b083      	sub	sp, #12
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8000500:	4c64      	ldr	r4, [pc, #400]	; (8000694 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 8000502:	9e08      	ldr	r6, [sp, #32]

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 8000504:	b1c0      	cbz	r0, 8000538 <XMC_SCU_CLOCK_StartSystemPll+0x3c>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8000506:	68e0      	ldr	r0, [r4, #12]
 8000508:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 800050c:	f040 0001 	orr.w	r0, r0, #1
  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8000510:	2901      	cmp	r1, #1
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8000512:	60e0      	str	r0, [r4, #12]
  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8000514:	f000 8086 	beq.w	8000624 <XMC_SCU_CLOCK_StartSystemPll+0x128>

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000518:	4a5e      	ldr	r2, [pc, #376]	; (8000694 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 800051a:	6893      	ldr	r3, [r2, #8]
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 800051c:	3e01      	subs	r6, #1

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 800051e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000522:	431e      	orrs	r6, r3
 8000524:	6096      	str	r6, [r2, #8]
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000526:	6853      	ldr	r3, [r2, #4]
 8000528:	f043 0301 	orr.w	r3, r3, #1
 800052c:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 800052e:	6813      	ldr	r3, [r2, #0]
 8000530:	07db      	lsls	r3, r3, #31
 8000532:	d5fc      	bpl.n	800052e <XMC_SCU_CLOCK_StartSystemPll+0x32>
    {
      /* wait for prescaler mode */
    }
  }
}
 8000534:	b003      	add	sp, #12
 8000536:	bdf0      	pop	{r4, r5, r6, r7, pc}
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8000538:	68e0      	ldr	r0, [r4, #12]
 800053a:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 800053e:	f020 0001 	bic.w	r0, r0, #1
  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8000542:	2901      	cmp	r1, #1
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8000544:	60e0      	str	r0, [r4, #12]
  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8000546:	d1e7      	bne.n	8000518 <XMC_SCU_CLOCK_StartSystemPll+0x1c>
 8000548:	e88d 000c 	stmia.w	sp, {r2, r3}
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 800054c:	f004 f8d8 	bl	8004700 <OSCHP_GetFrequency>
 8000550:	4d51      	ldr	r5, [pc, #324]	; (8000698 <XMC_SCU_CLOCK_StartSystemPll+0x19c>)
 8000552:	fba5 3500 	umull	r3, r5, r5, r0
 8000556:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800055a:	0cad      	lsrs	r5, r5, #18
 800055c:	05ad      	lsls	r5, r5, #22
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 800055e:	494d      	ldr	r1, [pc, #308]	; (8000694 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 8000560:	4c4e      	ldr	r4, [pc, #312]	; (800069c <XMC_SCU_CLOCK_StartSystemPll+0x1a0>)

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000562:	684f      	ldr	r7, [r1, #4]

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000564:	484e      	ldr	r0, [pc, #312]	; (80006a0 <XMC_SCU_CLOCK_StartSystemPll+0x1a4>)
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000566:	f047 0701 	orr.w	r7, r7, #1
 800056a:	604f      	str	r7, [r1, #4]

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 800056c:	684f      	ldr	r7, [r1, #4]
 800056e:	f047 0710 	orr.w	r7, r7, #16
 8000572:	604f      	str	r7, [r1, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000574:	f8d1 e008 	ldr.w	lr, [r1, #8]
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 8000578:	fb03 f505 	mul.w	r5, r3, r5

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 800057c:	1e57      	subs	r7, r2, #1
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 800057e:	fbb5 f5f2 	udiv	r5, r5, r2

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000582:	ea0e 0000 	and.w	r0, lr, r0
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 8000586:	fba4 4205 	umull	r4, r2, r4, r5
 800058a:	ea40 6007 	orr.w	r0, r0, r7, lsl #24
    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 800058e:	1e5c      	subs	r4, r3, #1
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 8000590:	0e93      	lsrs	r3, r2, #26
 8000592:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 8000596:	3b01      	subs	r3, #1

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000598:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800059c:	608b      	str	r3, [r1, #8]
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800059e:	684b      	ldr	r3, [r1, #4]
 80005a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005a4:	604b      	str	r3, [r1, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 80005a6:	684b      	ldr	r3, [r1, #4]
 80005a8:	f023 0310 	bic.w	r3, r3, #16
 80005ac:	604b      	str	r3, [r1, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 80005ae:	684b      	ldr	r3, [r1, #4]
 80005b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005b4:	604b      	str	r3, [r1, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 80005b6:	6808      	ldr	r0, [r1, #0]
 80005b8:	4b36      	ldr	r3, [pc, #216]	; (8000694 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 80005ba:	0742      	lsls	r2, r0, #29
 80005bc:	d5fb      	bpl.n	80005b6 <XMC_SCU_CLOCK_StartSystemPll+0xba>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80005be:	685a      	ldr	r2, [r3, #4]
 80005c0:	f022 0201 	bic.w	r2, r2, #1
 80005c4:	605a      	str	r2, [r3, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 80005c6:	4619      	mov	r1, r3
 80005c8:	680b      	ldr	r3, [r1, #0]
 80005ca:	4a32      	ldr	r2, [pc, #200]	; (8000694 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 80005cc:	f013 0401 	ands.w	r4, r3, #1
 80005d0:	d1fa      	bne.n	80005c8 <XMC_SCU_CLOCK_StartSystemPll+0xcc>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 80005d2:	4b34      	ldr	r3, [pc, #208]	; (80006a4 <XMC_SCU_CLOCK_StartSystemPll+0x1a8>)
 80005d4:	fba3 1305 	umull	r1, r3, r3, r5
 80005d8:	0edb      	lsrs	r3, r3, #27
    if (kdiv < kdiv_temp)
 80005da:	429e      	cmp	r6, r3
 80005dc:	d33f      	bcc.n	800065e <XMC_SCU_CLOCK_StartSystemPll+0x162>
 80005de:	4f32      	ldr	r7, [pc, #200]	; (80006a8 <XMC_SCU_CLOCK_StartSystemPll+0x1ac>)
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 80005e0:	4b32      	ldr	r3, [pc, #200]	; (80006ac <XMC_SCU_CLOCK_StartSystemPll+0x1b0>)
 80005e2:	086d      	lsrs	r5, r5, #1
 80005e4:	fba3 2305 	umull	r2, r3, r3, r5
 80005e8:	0edb      	lsrs	r3, r3, #27
    if (kdiv < kdiv_temp)
 80005ea:	429e      	cmp	r6, r3
 80005ec:	d31d      	bcc.n	800062a <XMC_SCU_CLOCK_StartSystemPll+0x12e>
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 80005ee:	4a29      	ldr	r2, [pc, #164]	; (8000694 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 80005f0:	6893      	ldr	r3, [r2, #8]
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 80005f2:	3e01      	subs	r6, #1
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 80005f4:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80005f8:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 80005fc:	6096      	str	r6, [r2, #8]
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
  uint32_t i;

  SystemCoreClockUpdate();
 80005fe:	f001 fe71 	bl	80022e4 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	4a24      	ldr	r2, [pc, #144]	; (8000698 <XMC_SCU_CLOCK_StartSystemPll+0x19c>)
 8000606:	fba2 3203 	umull	r3, r2, r2, r3
 800060a:	0c92      	lsrs	r2, r2, #18
 800060c:	2332      	movs	r3, #50	; 0x32
 800060e:	fb03 f202 	mul.w	r2, r3, r2

  for (i = 0U; i < delay; ++i)
 8000612:	2300      	movs	r3, #0
 8000614:	2a00      	cmp	r2, #0
 8000616:	d08d      	beq.n	8000534 <XMC_SCU_CLOCK_StartSystemPll+0x38>
  {
    __NOP();
 8000618:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 800061a:	3301      	adds	r3, #1
 800061c:	4293      	cmp	r3, r2
 800061e:	d1fb      	bne.n	8000618 <XMC_SCU_CLOCK_StartSystemPll+0x11c>
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
    {
      /* wait for prescaler mode */
    }
  }
}
 8000620:	b003      	add	sp, #12
 8000622:	bdf0      	pop	{r4, r5, r6, r7, pc}
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 8000624:	f04f 65c0 	mov.w	r5, #100663296	; 0x6000000
 8000628:	e799      	b.n	800055e <XMC_SCU_CLOCK_StartSystemPll+0x62>
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 800062a:	491a      	ldr	r1, [pc, #104]	; (8000694 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 800062c:	688a      	ldr	r2, [r1, #8]
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 800062e:	3b01      	subs	r3, #1
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000630:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000634:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000638:	608b      	str	r3, [r1, #8]
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
  uint32_t i;

  SystemCoreClockUpdate();
 800063a:	f001 fe53 	bl	80022e4 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	4a15      	ldr	r2, [pc, #84]	; (8000698 <XMC_SCU_CLOCK_StartSystemPll+0x19c>)
 8000642:	fba2 3203 	umull	r3, r2, r2, r3
 8000646:	0c92      	lsrs	r2, r2, #18
 8000648:	2332      	movs	r3, #50	; 0x32
 800064a:	fb03 f202 	mul.w	r2, r3, r2

  for (i = 0U; i < delay; ++i)
 800064e:	2a00      	cmp	r2, #0
 8000650:	d0cd      	beq.n	80005ee <XMC_SCU_CLOCK_StartSystemPll+0xf2>
 8000652:	2300      	movs	r3, #0
  {
    __NOP();
 8000654:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 8000656:	3301      	adds	r3, #1
 8000658:	4293      	cmp	r3, r2
 800065a:	d1fb      	bne.n	8000654 <XMC_SCU_CLOCK_StartSystemPll+0x158>
 800065c:	e7c7      	b.n	80005ee <XMC_SCU_CLOCK_StartSystemPll+0xf2>
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 800065e:	6891      	ldr	r1, [r2, #8]
void XMC_SCU_lDelay(uint32_t delay)
{
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8000660:	4f11      	ldr	r7, [pc, #68]	; (80006a8 <XMC_SCU_CLOCK_StartSystemPll+0x1ac>)
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000662:	f421 01fe 	bic.w	r1, r1, #8323072	; 0x7f0000
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8000666:	3b01      	subs	r3, #1
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000668:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800066c:	6093      	str	r3, [r2, #8]
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
  uint32_t i;

  SystemCoreClockUpdate();
 800066e:	f001 fe39 	bl	80022e4 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	4a08      	ldr	r2, [pc, #32]	; (8000698 <XMC_SCU_CLOCK_StartSystemPll+0x19c>)
 8000676:	fba2 3203 	umull	r3, r2, r2, r3
 800067a:	0c92      	lsrs	r2, r2, #18
 800067c:	2332      	movs	r3, #50	; 0x32
 800067e:	fb03 f202 	mul.w	r2, r3, r2

  for (i = 0U; i < delay; ++i)
 8000682:	2a00      	cmp	r2, #0
 8000684:	d0ac      	beq.n	80005e0 <XMC_SCU_CLOCK_StartSystemPll+0xe4>
 8000686:	4623      	mov	r3, r4
  {
    __NOP();
 8000688:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 800068a:	3301      	adds	r3, #1
 800068c:	4293      	cmp	r3, r2
 800068e:	d1fb      	bne.n	8000688 <XMC_SCU_CLOCK_StartSystemPll+0x18c>
 8000690:	e7a6      	b.n	80005e0 <XMC_SCU_CLOCK_StartSystemPll+0xe4>
 8000692:	bf00      	nop
 8000694:	50004710 	.word	0x50004710
 8000698:	431bde83 	.word	0x431bde83
 800069c:	aaaaaaab 	.word	0xaaaaaaab
 80006a0:	f08080ff 	.word	0xf08080ff
 80006a4:	88888889 	.word	0x88888889
 80006a8:	2003ffc0 	.word	0x2003ffc0
 80006ac:	b60b60b7 	.word	0xb60b60b7

080006b0 <XMC_SCU_CLOCK_Init>:
}

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 80006b0:	4978      	ldr	r1, [pc, #480]	; (8000894 <XMC_SCU_CLOCK_Init+0x1e4>)

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80006b2:	4a79      	ldr	r2, [pc, #484]	; (8000898 <XMC_SCU_CLOCK_Init+0x1e8>)
}

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 80006b4:	68cb      	ldr	r3, [r1, #12]
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 80006b6:	b5f0      	push	{r4, r5, r6, r7, lr}
}

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 80006b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006bc:	60cb      	str	r3, [r1, #12]

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80006be:	6813      	ldr	r3, [r2, #0]
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 80006c0:	4605      	mov	r5, r0

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80006c2:	07d8      	lsls	r0, r3, #31
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 80006c4:	b083      	sub	sp, #12

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80006c6:	d404      	bmi.n	80006d2 <XMC_SCU_CLOCK_Init+0x22>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 80006c8:	2301      	movs	r3, #1
 80006ca:	6053      	str	r3, [r2, #4]
    
    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80006cc:	6813      	ldr	r3, [r2, #0]
 80006ce:	07db      	lsls	r3, r3, #31
 80006d0:	d5fc      	bpl.n	80006cc <XMC_SCU_CLOCK_Init+0x1c>
      /* wait until HIB domain is enabled */
    }    
  }
  
  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 80006d2:	4a72      	ldr	r2, [pc, #456]	; (800089c <XMC_SCU_CLOCK_Init+0x1ec>)
 80006d4:	6813      	ldr	r3, [r2, #0]
 80006d6:	0599      	lsls	r1, r3, #22
 80006d8:	d505      	bpl.n	80006e6 <XMC_SCU_CLOCK_Init+0x36>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 80006da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80006de:	6093      	str	r3, [r2, #8]
    while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 80006e0:	6813      	ldr	r3, [r2, #0]
 80006e2:	059f      	lsls	r7, r3, #22
 80006e4:	d4fc      	bmi.n	80006e0 <XMC_SCU_CLOCK_Init+0x30>

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);

  XMC_SCU_HIB_EnableHibernateDomain();

  if (config->enable_osculp == true)
 80006e6:	79eb      	ldrb	r3, [r5, #7]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	f040 8091 	bne.w	8000810 <XMC_SCU_CLOCK_Init+0x160>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
  }
  
  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 80006ee:	7a68      	ldrb	r0, [r5, #9]
}

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80006f0:	4a6b      	ldr	r2, [pc, #428]	; (80008a0 <XMC_SCU_CLOCK_Init+0x1f0>)
 80006f2:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 80006f6:	071b      	lsls	r3, r3, #28
 80006f8:	d4fb      	bmi.n	80006f2 <XMC_SCU_CLOCK_Init+0x42>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 80006fa:	496a      	ldr	r1, [pc, #424]	; (80008a4 <XMC_SCU_CLOCK_Init+0x1f4>)
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
  return(SCU_GENERAL->MIRRSTS);
 80006fc:	4b68      	ldr	r3, [pc, #416]	; (80008a0 <XMC_SCU_CLOCK_Init+0x1f0>)
 80006fe:	68ca      	ldr	r2, [r1, #12]
 8000700:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000704:	4302      	orrs	r2, r0
 8000706:	60ca      	str	r2, [r1, #12]
 8000708:	f8d3 40c4 	ldr.w	r4, [r3, #196]	; 0xc4
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
  }
  
  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
  while (XMC_SCU_GetMirrorStatus() != 0)
 800070c:	2c00      	cmp	r4, #0
 800070e:	d1fb      	bne.n	8000708 <XMC_SCU_CLOCK_Init+0x58>

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8000710:	4a65      	ldr	r2, [pc, #404]	; (80008a8 <XMC_SCU_CLOCK_Init+0x1f8>)
  while (XMC_SCU_GetMirrorStatus() != 0)
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */    
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 8000712:	7a29      	ldrb	r1, [r5, #8]

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8000714:	6853      	ldr	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8000716:	2901      	cmp	r1, #1

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8000718:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800071c:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 800071e:	f000 809f 	beq.w	8000860 <XMC_SCU_CLOCK_Init+0x1b0>
 8000722:	4e62      	ldr	r6, [pc, #392]	; (80008ac <XMC_SCU_CLOCK_Init+0x1fc>)
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
  uint32_t i;

  SystemCoreClockUpdate();
 8000724:	f001 fdde 	bl	80022e4 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8000728:	6833      	ldr	r3, [r6, #0]
 800072a:	4a61      	ldr	r2, [pc, #388]	; (80008b0 <XMC_SCU_CLOCK_Init+0x200>)
 800072c:	fba2 3203 	umull	r3, r2, r2, r3
 8000730:	0c92      	lsrs	r2, r2, #18
 8000732:	2364      	movs	r3, #100	; 0x64
 8000734:	fb03 f202 	mul.w	r2, r3, r2

  for (i = 0U; i < delay; ++i)
 8000738:	b122      	cbz	r2, 8000744 <XMC_SCU_CLOCK_Init+0x94>
 800073a:	2300      	movs	r3, #0
  {
    __NOP();
 800073c:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 800073e:	3301      	adds	r3, #1
 8000740:	4293      	cmp	r3, r2
 8000742:	d1fb      	bne.n	800073c <XMC_SCU_CLOCK_Init+0x8c>
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8000744:	4b53      	ldr	r3, [pc, #332]	; (8000894 <XMC_SCU_CLOCK_Init+0x1e4>)
    /* Wait until update of the stanby clock source is done in the HIB domain */    
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 8000746:	7c2c      	ldrb	r4, [r5, #16]
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8000748:	68da      	ldr	r2, [r3, #12]
  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);

  if (config->enable_oschp == true)
 800074a:	79a8      	ldrb	r0, [r5, #6]
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 800074c:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 8000750:	1e62      	subs	r2, r4, #1
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8000752:	430a      	orrs	r2, r1
 8000754:	60da      	str	r2, [r3, #12]
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8000756:	691a      	ldr	r2, [r3, #16]
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 8000758:	7c6c      	ldrb	r4, [r5, #17]
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 800075a:	f022 0101 	bic.w	r1, r2, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 800075e:	1e62      	subs	r2, r4, #1
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8000760:	430a      	orrs	r2, r1
 8000762:	611a      	str	r2, [r3, #16]
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8000764:	6a1a      	ldr	r2, [r3, #32]

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 8000766:	7cac      	ldrb	r4, [r5, #18]
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8000768:	f022 0101 	bic.w	r1, r2, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 800076c:	1e62      	subs	r2, r4, #1
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 800076e:	430a      	orrs	r2, r1
 8000770:	621a      	str	r2, [r3, #32]
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8000772:	695a      	ldr	r2, [r3, #20]
  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 8000774:	7cec      	ldrb	r4, [r5, #19]
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8000776:	f022 0101 	bic.w	r1, r2, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 800077a:	1e62      	subs	r2, r4, #1
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 800077c:	430a      	orrs	r2, r1
 800077e:	615a      	str	r2, [r3, #20]
  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);

  if (config->enable_oschp == true)
 8000780:	bb28      	cbnz	r0, 80007ce <XMC_SCU_CLOCK_Init+0x11e>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
    while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 8000782:	78e9      	ldrb	r1, [r5, #3]
 8000784:	b9a1      	cbnz	r1, 80007b0 <XMC_SCU_CLOCK_Init+0x100>
}

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000786:	4a48      	ldr	r2, [pc, #288]	; (80008a8 <XMC_SCU_CLOCK_Init+0x1f8>)
 8000788:	6853      	ldr	r3, [r2, #4]
 800078a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800078e:	f043 0302 	orr.w	r3, r3, #2
 8000792:	6053      	str	r3, [r2, #4]
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 8000794:	68eb      	ldr	r3, [r5, #12]
 8000796:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800079a:	d104      	bne.n	80007a6 <XMC_SCU_CLOCK_Init+0xf6>
}

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 800079c:	4a3d      	ldr	r2, [pc, #244]	; (8000894 <XMC_SCU_CLOCK_Init+0x1e4>)
 800079e:	68d3      	ldr	r3, [r2, #12]
 80007a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007a4:	60d3      	str	r3, [r2, #12]
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
  }
  SystemCoreClockUpdate();
}
 80007a6:	b003      	add	sp, #12
 80007a8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
  }
  SystemCoreClockUpdate();
 80007ac:	f001 bd9a 	b.w	80022e4 <SystemCoreClockUpdate>
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80007b0:	4a3d      	ldr	r2, [pc, #244]	; (80008a8 <XMC_SCU_CLOCK_Init+0x1f8>)
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80007b2:	88a8      	ldrh	r0, [r5, #4]
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80007b4:	6853      	ldr	r3, [r2, #4]
 80007b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007ba:	f023 0302 	bic.w	r3, r3, #2
 80007be:	6053      	str	r3, [r2, #4]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80007c0:	78ac      	ldrb	r4, [r5, #2]
 80007c2:	786a      	ldrb	r2, [r5, #1]
 80007c4:	782b      	ldrb	r3, [r5, #0]
 80007c6:	9400      	str	r4, [sp, #0]
 80007c8:	f7ff fe98 	bl	80004fc <XMC_SCU_CLOCK_StartSystemPll>
 80007cc:	e7e2      	b.n	8000794 <XMC_SCU_CLOCK_Init+0xe4>
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 80007ce:	4c36      	ldr	r4, [pc, #216]	; (80008a8 <XMC_SCU_CLOCK_Init+0x1f8>)

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 80007d0:	4f38      	ldr	r7, [pc, #224]	; (80008b4 <XMC_SCU_CLOCK_Init+0x204>)
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 80007d2:	6863      	ldr	r3, [r4, #4]
 80007d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007d8:	6063      	str	r3, [r4, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 80007da:	687e      	ldr	r6, [r7, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 80007dc:	f003 ff90 	bl	8004700 <OSCHP_GetFrequency>
 80007e0:	4a35      	ldr	r2, [pc, #212]	; (80008b8 <XMC_SCU_CLOCK_Init+0x208>)
 80007e2:	fba2 3200 	umull	r3, r2, r2, r0
 80007e6:	0d12      	lsrs	r2, r2, #20
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 80007e8:	f426 2370 	bic.w	r3, r6, #983040	; 0xf0000
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 80007ec:	3a01      	subs	r2, #1
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 80007ee:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80007f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007f6:	607b      	str	r3, [r7, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 80007f8:	6863      	ldr	r3, [r4, #4]
 80007fa:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80007fe:	6063      	str	r3, [r4, #4]
}

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 8000800:	4622      	mov	r2, r4
 8000802:	6813      	ldr	r3, [r2, #0]
 8000804:	f403 7360 	and.w	r3, r3, #896	; 0x380
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);

  if (config->enable_oschp == true)
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
    while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 8000808:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 800080c:	d1f9      	bne.n	8000802 <XMC_SCU_CLOCK_Init+0x152>
 800080e:	e7b8      	b.n	8000782 <XMC_SCU_CLOCK_Init+0xd2>
}

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8000810:	492a      	ldr	r1, [pc, #168]	; (80008bc <XMC_SCU_CLOCK_Init+0x20c>)
/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
  /* Enable OSC_ULP */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED);
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8000812:	4a24      	ldr	r2, [pc, #144]	; (80008a4 <XMC_SCU_CLOCK_Init+0x1f4>)
}

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8000814:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000818:	60cb      	str	r3, [r1, #12]
/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
  /* Enable OSC_ULP */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED);
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 800081a:	69d3      	ldr	r3, [r2, #28]
 800081c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000820:	61d3      	str	r3, [r2, #28]
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
  return (SCU_INTERRUPT->SRRAW);
 8000822:	684a      	ldr	r2, [r1, #4]
 8000824:	4b25      	ldr	r3, [pc, #148]	; (80008bc <XMC_SCU_CLOCK_Init+0x20c>)
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
  /* Enable OSC_ULP */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED);
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);
 8000826:	0216      	lsls	r6, r2, #8
 8000828:	d5fb      	bpl.n	8000822 <XMC_SCU_CLOCK_Init+0x172>

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 800082a:	491e      	ldr	r1, [pc, #120]	; (80008a4 <XMC_SCU_CLOCK_Init+0x1f4>)
}

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 800082c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 8000830:	2008      	movs	r0, #8
}

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8000832:	60da      	str	r2, [r3, #12]
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
  return (SCU_INTERRUPT->SRRAW);
 8000834:	461a      	mov	r2, r3
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 8000836:	6048      	str	r0, [r1, #4]
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
  return (SCU_INTERRUPT->SRRAW);
 8000838:	6851      	ldr	r1, [r2, #4]
 800083a:	4b20      	ldr	r3, [pc, #128]	; (80008bc <XMC_SCU_CLOCK_Init+0x20c>)
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);
 800083c:	038c      	lsls	r4, r1, #14
 800083e:	d5fb      	bpl.n	8000838 <XMC_SCU_CLOCK_Init+0x188>
}

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8000840:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);

  /* Enable ULP WDG */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED);
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8000844:	4917      	ldr	r1, [pc, #92]	; (80008a4 <XMC_SCU_CLOCK_Init+0x1f4>)
}

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8000846:	60da      	str	r2, [r3, #12]
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);

  /* Enable ULP WDG */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED);
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8000848:	68ca      	ldr	r2, [r1, #12]
 800084a:	f042 0208 	orr.w	r2, r2, #8
 800084e:	60ca      	str	r2, [r1, #12]
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
  return (SCU_INTERRUPT->SRRAW);
 8000850:	685a      	ldr	r2, [r3, #4]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);

  /* Enable ULP WDG */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED);
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED) == 0);
 8000852:	0310      	lsls	r0, r2, #12
 8000854:	d5fc      	bpl.n	8000850 <XMC_SCU_CLOCK_Init+0x1a0>

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8000856:	4a13      	ldr	r2, [pc, #76]	; (80008a4 <XMC_SCU_CLOCK_Init+0x1f4>)
 8000858:	6813      	ldr	r3, [r2, #0]
  XMC_SCU_HIB_EnableHibernateDomain();

  if (config->enable_osculp == true)
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 800085a:	0719      	lsls	r1, r3, #28
 800085c:	d4fc      	bmi.n	8000858 <XMC_SCU_CLOCK_Init+0x1a8>
 800085e:	e746      	b.n	80006ee <XMC_SCU_CLOCK_Init+0x3e>
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8000860:	6853      	ldr	r3, [r2, #4]
void XMC_SCU_lDelay(uint32_t delay)
{
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8000862:	4e12      	ldr	r6, [pc, #72]	; (80008ac <XMC_SCU_CLOCK_Init+0x1fc>)
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8000864:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000868:	6053      	str	r3, [r2, #4]
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
  uint32_t i;

  SystemCoreClockUpdate();
 800086a:	f001 fd3b 	bl	80022e4 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 800086e:	4a10      	ldr	r2, [pc, #64]	; (80008b0 <XMC_SCU_CLOCK_Init+0x200>)
 8000870:	6833      	ldr	r3, [r6, #0]
 8000872:	fba2 2303 	umull	r2, r3, r2, r3
 8000876:	0c9a      	lsrs	r2, r3, #18
 8000878:	2364      	movs	r3, #100	; 0x64
 800087a:	fb03 f302 	mul.w	r3, r3, r2

  for (i = 0U; i < delay; ++i)
 800087e:	b11b      	cbz	r3, 8000888 <XMC_SCU_CLOCK_Init+0x1d8>
  {
    __NOP();
 8000880:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 8000882:	3401      	adds	r4, #1
 8000884:	429c      	cmp	r4, r3
 8000886:	d1fb      	bne.n	8000880 <XMC_SCU_CLOCK_Init+0x1d0>
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
    XMC_SCU_lDelay(100UL);

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8000888:	4a07      	ldr	r2, [pc, #28]	; (80008a8 <XMC_SCU_CLOCK_Init+0x1f8>)
 800088a:	6853      	ldr	r3, [r2, #4]
 800088c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000890:	6053      	str	r3, [r2, #4]
 8000892:	e747      	b.n	8000724 <XMC_SCU_CLOCK_Init+0x74>
 8000894:	50004600 	.word	0x50004600
 8000898:	50004200 	.word	0x50004200
 800089c:	50004400 	.word	0x50004400
 80008a0:	50004000 	.word	0x50004000
 80008a4:	50004300 	.word	0x50004300
 80008a8:	50004710 	.word	0x50004710
 80008ac:	2003ffc0 	.word	0x2003ffc0
 80008b0:	431bde83 	.word	0x431bde83
 80008b4:	50004700 	.word	0x50004700
 80008b8:	6b5fca6b 	.word	0x6b5fca6b
 80008bc:	50004074 	.word	0x50004074

080008c0 <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
 80008c0:	b538      	push	{r3, r4, r5, lr}
 80008c2:	4604      	mov	r4, r0
{
  XMC_ASSERT("XMC_CCU4_EnableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if UC_FAMILY == XMC4
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 80008c4:	2010      	movs	r0, #16
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
 80008c6:	460d      	mov	r5, r1
{
  XMC_ASSERT("XMC_CCU4_EnableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if UC_FAMILY == XMC4
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 80008c8:	f7ff fdc8 	bl	800045c <XMC_SCU_CLOCK_EnableClock>
  }
}

__STATIC_INLINE void XMC_CCU4_lUngateClock(const XMC_CCU4_MODULE_t *const module)
{
  if (module == CCU40)
 80008cc:	4b19      	ldr	r3, [pc, #100]	; (8000934 <XMC_CCU4_Init+0x74>)
 80008ce:	429c      	cmp	r4, r3
 80008d0:	d01a      	beq.n	8000908 <XMC_CCU4_Init+0x48>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU40);
  }
#if defined(CCU41)
  else if (module == CCU41)
 80008d2:	4b19      	ldr	r3, [pc, #100]	; (8000938 <XMC_CCU4_Init+0x78>)
 80008d4:	429c      	cmp	r4, r3
 80008d6:	d01e      	beq.n	8000916 <XMC_CCU4_Init+0x56>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU41);
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
 80008d8:	4b18      	ldr	r3, [pc, #96]	; (800093c <XMC_CCU4_Init+0x7c>)
 80008da:	429c      	cmp	r4, r3
 80008dc:	d022      	beq.n	8000924 <XMC_CCU4_Init+0x64>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU42);
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
 80008de:	4b18      	ldr	r3, [pc, #96]	; (8000940 <XMC_CCU4_Init+0x80>)
 80008e0:	429c      	cmp	r4, r3
 80008e2:	d00a      	beq.n	80008fa <XMC_CCU4_Init+0x3a>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC |= (uint32_t) CCU4_GIDLC_SPRB_Msk;
 80008e4:	68e3      	ldr	r3, [r4, #12]
 80008e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008ea:	60e3      	str	r3, [r4, #12]
  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
  
  gctrl = module->GCTRL;
 80008ec:	6821      	ldr	r1, [r4, #0]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
 80008ee:	f421 4140 	bic.w	r1, r1, #49152	; 0xc000
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
 80008f2:	ea41 3185 	orr.w	r1, r1, r5, lsl #14
  
  module->GCTRL = gctrl;
 80008f6:	6021      	str	r1, [r4, #0]
 80008f8:	bd38      	pop	{r3, r4, r5, pc}
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU43);
 80008fa:	4812      	ldr	r0, [pc, #72]	; (8000944 <XMC_CCU4_Init+0x84>)
 80008fc:	f7ff fdc0 	bl	8000480 <XMC_SCU_CLOCK_UngatePeripheralClock>
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
 8000900:	4810      	ldr	r0, [pc, #64]	; (8000944 <XMC_CCU4_Init+0x84>)
 8000902:	f7ff fd47 	bl	8000394 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000906:	e7ed      	b.n	80008e4 <XMC_CCU4_Init+0x24>

__STATIC_INLINE void XMC_CCU4_lUngateClock(const XMC_CCU4_MODULE_t *const module)
{
  if (module == CCU40)
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU40);
 8000908:	2004      	movs	r0, #4
 800090a:	f7ff fdb9 	bl	8000480 <XMC_SCU_CLOCK_UngatePeripheralClock>

__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
  if (module == CCU40)
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 800090e:	2004      	movs	r0, #4
 8000910:	f7ff fd40 	bl	8000394 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000914:	e7e6      	b.n	80008e4 <XMC_CCU4_Init+0x24>
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU40);
  }
#if defined(CCU41)
  else if (module == CCU41)
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU41);
 8000916:	2008      	movs	r0, #8
 8000918:	f7ff fdb2 	bl	8000480 <XMC_SCU_CLOCK_UngatePeripheralClock>
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
  }
#if defined(CCU41)
  else if (module == CCU41)
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 800091c:	2008      	movs	r0, #8
 800091e:	f7ff fd39 	bl	8000394 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000922:	e7df      	b.n	80008e4 <XMC_CCU4_Init+0x24>
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU42);
 8000924:	2010      	movs	r0, #16
 8000926:	f7ff fdab 	bl	8000480 <XMC_SCU_CLOCK_UngatePeripheralClock>
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
 800092a:	2010      	movs	r0, #16
 800092c:	f7ff fd32 	bl	8000394 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000930:	e7d8      	b.n	80008e4 <XMC_CCU4_Init+0x24>
 8000932:	bf00      	nop
 8000934:	4000c000 	.word	0x4000c000
 8000938:	40010000 	.word	0x40010000
 800093c:	40014000 	.word	0x40014000
 8000940:	48004000 	.word	0x48004000
 8000944:	10000001 	.word	0x10000001

08000948 <XMC_CCU4_SLICE_CompareInit>:
}

/* API to configure CC4 Slice as Timer */
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
 8000948:	b470      	push	{r4, r5, r6}
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 800094a:	794b      	ldrb	r3, [r1, #5]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 800094c:	790e      	ldrb	r6, [r1, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
 800094e:	6809      	ldr	r1, [r1, #0]
 8000950:	6141      	str	r1, [r0, #20]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
 8000952:	461c      	mov	r4, r3
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 8000954:	461d      	mov	r5, r3
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 8000956:	4632      	mov	r2, r6
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 8000958:	f3c3 1340 	ubfx	r3, r3, #5, #1
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 800095c:	f006 060f 	and.w	r6, r6, #15
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 8000960:	f005 050f 	and.w	r5, r5, #15
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
 8000964:	f3c4 1100 	ubfx	r1, r4, #4, #1
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 8000968:	051b      	lsls	r3, r3, #20
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 800096a:	0912      	lsrs	r2, r2, #4
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 800096c:	6043      	str	r3, [r0, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 800096e:	6246      	str	r6, [r0, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 8000970:	6205      	str	r5, [r0, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
 8000972:	6181      	str	r1, [r0, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
}
 8000974:	bc70      	pop	{r4, r5, r6}
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 8000976:	62c2      	str	r2, [r0, #44]	; 0x2c
}
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop

0800097c <XMC_CCU4_SLICE_SetPrescaler>:
{
  uint32_t fpc;
  
  XMC_ASSERT("XMC_CCU4_SLICE_SetPrescaler:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));

  fpc = slice->FPC;
 800097c:	6a83      	ldr	r3, [r0, #40]	; 0x28
  fpc &= ~((uint32_t) CCU4_CC4_FPC_PVAL_Msk);
 800097e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  fpc |= ((uint32_t) div_val) << CCU4_CC4_FPC_PVAL_Pos;
 8000982:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  slice->FPC = fpc;
 8000986:	6283      	str	r3, [r0, #40]	; 0x28
  /* 
   * In any case, update the initial value of the divider which is to be loaded once the prescaler increments to the 
   * compare value.
   */
  slice->PSC = (uint32_t) div_val;
 8000988:	6241      	str	r1, [r0, #36]	; 0x24
 800098a:	4770      	bx	lr

0800098c <XMC_CCU4_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
 800098c:	2909      	cmp	r1, #9
 800098e:	b430      	push	{r4, r5}

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  
  srs = slice->SRS;
 8000990:	f8d0 40a8 	ldr.w	r4, [r0, #168]	; 0xa8
 8000994:	d80d      	bhi.n	80009b2 <XMC_CCU4_SLICE_SetInterruptNode+0x26>
 8000996:	4b09      	ldr	r3, [pc, #36]	; (80009bc <XMC_CCU4_SLICE_SetInterruptNode+0x30>)
 8000998:	4d09      	ldr	r5, [pc, #36]	; (80009c0 <XMC_CCU4_SLICE_SetInterruptNode+0x34>)
 800099a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800099e:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 80009a2:	43db      	mvns	r3, r3
      mask = ((uint32_t) CCU4_CC4_SRS_E2SR_Msk);
      pos  = CCU4_CC4_SRS_E2SR_Pos;
      break;
  }
  
  srs &= ~mask; 
 80009a4:	4023      	ands	r3, r4
  srs |= (uint32_t)sr << pos;
 80009a6:	408a      	lsls	r2, r1
 80009a8:	431a      	orrs	r2, r3
  slice->SRS = srs;
 80009aa:	f8c0 20a8 	str.w	r2, [r0, #168]	; 0xa8
}
 80009ae:	bc30      	pop	{r4, r5}
 80009b0:	4770      	bx	lr

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  
  srs = slice->SRS;
 80009b2:	210c      	movs	r1, #12
 80009b4:	f46f 5340 	mvn.w	r3, #12288	; 0x3000
 80009b8:	e7f4      	b.n	80009a4 <XMC_CCU4_SLICE_SetInterruptNode+0x18>
 80009ba:	bf00      	nop
 80009bc:	0800c764 	.word	0x0800c764
 80009c0:	0800c73c 	.word	0x0800c73c

080009c4 <XMC_CCU8_Init>:
#endif
}

/* API to initialize CCU8 global resources  */
void XMC_CCU8_Init(XMC_CCU8_MODULE_t *const module, const XMC_CCU8_SLICE_MCMS_ACTION_t mcs_action)
{
 80009c4:	b538      	push	{r3, r4, r5, lr}
 80009c6:	4604      	mov	r4, r0
{
  XMC_ASSERT("XMC_CCU8_EnableModule:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));

#if (UC_FAMILY == XMC4)
  /* Enable CCU8 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 80009c8:	2010      	movs	r0, #16
#endif
}

/* API to initialize CCU8 global resources  */
void XMC_CCU8_Init(XMC_CCU8_MODULE_t *const module, const XMC_CCU8_SLICE_MCMS_ACTION_t mcs_action)
{
 80009ca:	460d      	mov	r5, r1
{
  XMC_ASSERT("XMC_CCU8_EnableModule:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));

#if (UC_FAMILY == XMC4)
  /* Enable CCU8 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 80009cc:	f7ff fd46 	bl	800045c <XMC_SCU_CLOCK_EnableClock>
  }
}

__STATIC_INLINE void XMC_CCU8_lUngateClock(XMC_CCU8_MODULE_t *const module)
{
  if (module == CCU80)
 80009d0:	4b10      	ldr	r3, [pc, #64]	; (8000a14 <XMC_CCU8_Init+0x50>)
 80009d2:	429c      	cmp	r4, r3
 80009d4:	d016      	beq.n	8000a04 <XMC_CCU8_Init+0x40>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU80);
  }
#if defined(CCU81)
  else if (module == CCU81)
 80009d6:	4b10      	ldr	r3, [pc, #64]	; (8000a18 <XMC_CCU8_Init+0x54>)
 80009d8:	429c      	cmp	r4, r3
 80009da:	d00a      	beq.n	80009f2 <XMC_CCU8_Init+0x2e>
 *  XMC_CCU8_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU8_StartPrescaler(XMC_CCU8_MODULE_t *const module)
{
  XMC_ASSERT("XMC_CCU8_StartPrescaler:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
  module->GIDLC |= (uint32_t) CCU8_GIDLC_SPRB_Msk;
 80009dc:	68e3      	ldr	r3, [r4, #12]
 80009de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009e2:	60e3      	str	r3, [r4, #12]
  /* Enable CCU8 module */
  XMC_CCU8_EnableModule(module);
  /* Start the prescaler */
  XMC_CCU8_StartPrescaler(module);
  
  gctrl = module->GCTRL;
 80009e4:	6823      	ldr	r3, [r4, #0]
  gctrl &= ~((uint32_t) CCU8_GCTRL_MSDE_Msk);
 80009e6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  gctrl |= (uint32_t)mcs_action << CCU8_GCTRL_MSDE_Pos;
 80009ea:	ea43 3185 	orr.w	r1, r3, r5, lsl #14
  
  module->GCTRL = gctrl;
 80009ee:	6021      	str	r1, [r4, #0]
 80009f0:	bd38      	pop	{r3, r4, r5, pc}
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU80);
  }
#if defined(CCU81)
  else if (module == CCU81)
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU81);
 80009f2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80009f6:	f7ff fd43 	bl	8000480 <XMC_SCU_CLOCK_UngatePeripheralClock>
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU80);
  }
#if defined(CCU81)
  else if (module == CCU81)
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU81);
 80009fa:	f44f 7080 	mov.w	r0, #256	; 0x100
 80009fe:	f7ff fcc9 	bl	8000394 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000a02:	e7eb      	b.n	80009dc <XMC_CCU8_Init+0x18>

__STATIC_INLINE void XMC_CCU8_lUngateClock(XMC_CCU8_MODULE_t *const module)
{
  if (module == CCU80)
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU80);
 8000a04:	2080      	movs	r0, #128	; 0x80
 8000a06:	f7ff fd3b 	bl	8000480 <XMC_SCU_CLOCK_UngatePeripheralClock>

__STATIC_INLINE void XMC_CCU8_lDeassertReset(const XMC_CCU8_MODULE_t *const module)
{
  if (module == CCU80)
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU80);
 8000a0a:	2080      	movs	r0, #128	; 0x80
 8000a0c:	f7ff fcc2 	bl	8000394 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000a10:	e7e4      	b.n	80009dc <XMC_CCU8_Init+0x18>
 8000a12:	bf00      	nop
 8000a14:	40020000 	.word	0x40020000
 8000a18:	40024000 	.word	0x40024000

08000a1c <XMC_CCU8_SLICE_CompareInit>:
  /* Stops the timer */
  XMC_CCU8_SLICE_StopTimer(slice);
  /* Program the timer mode */
  slice->TC = compare_init->tc;
  /* Enable the timer concatenation */
  slice->CMC =  (uint32_t)compare_init->timer_concatenation << CCU8_CC8_CMC_TCE_Pos;
 8000a1c:	7b4b      	ldrb	r3, [r1, #13]
}

/* API to configure CC8 Slice in Compare mode */
void XMC_CCU8_SLICE_CompareInit(XMC_CCU8_SLICE_t *const slice,
                                const XMC_CCU8_SLICE_COMPARE_CONFIG_t *const compare_init)
{
 8000a1e:	b470      	push	{r4, r5, r6}
  /* Program the timer mode */
  slice->TC = compare_init->tc;
  /* Enable the timer concatenation */
  slice->CMC =  (uint32_t)compare_init->timer_concatenation << CCU8_CC8_CMC_TCE_Pos;
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 8000a20:	7b0d      	ldrb	r5, [r1, #12]
 *  XMC_CCU8_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU8_SLICE_StopTimer(XMC_CCU8_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU8_SLICE_StopTimer:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU8_CC8_TCCLR_TRBC_Msk;
 8000a22:	2601      	movs	r6, #1
 8000a24:	6106      	str	r6, [r0, #16]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 8000a26:	462c      	mov	r4, r5
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 8000a28:	461a      	mov	r2, r3
  /* Stops the timer */
  XMC_CCU8_SLICE_StopTimer(slice);
  /* Program the timer mode */
  slice->TC = compare_init->tc;
  /* Enable the timer concatenation */
  slice->CMC =  (uint32_t)compare_init->timer_concatenation << CCU8_CC8_CMC_TCE_Pos;
 8000a2a:	f3c3 1300 	ubfx	r3, r3, #4, #1
  XMC_ASSERT("XMC_CCU8_SLICE_CompareInit:Timer Init Pointer is NULL",
             (XMC_CCU8_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);
  /* Stops the timer */
  XMC_CCU8_SLICE_StopTimer(slice);
  /* Program the timer mode */
  slice->TC = compare_init->tc;
 8000a2e:	680e      	ldr	r6, [r1, #0]
 8000a30:	6146      	str	r6, [r0, #20]
  /* Enable the timer concatenation */
  slice->CMC =  (uint32_t)compare_init->timer_concatenation << CCU8_CC8_CMC_TCE_Pos;
 8000a32:	051b      	lsls	r3, r3, #20
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 8000a34:	f005 050f 	and.w	r5, r5, #15
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 8000a38:	0924      	lsrs	r4, r4, #4
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 8000a3a:	f002 020f 	and.w	r2, r2, #15
  /* Stops the timer */
  XMC_CCU8_SLICE_StopTimer(slice);
  /* Program the timer mode */
  slice->TC = compare_init->tc;
  /* Enable the timer concatenation */
  slice->CMC =  (uint32_t)compare_init->timer_concatenation << CCU8_CC8_CMC_TCE_Pos;
 8000a3e:	6043      	str	r3, [r0, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 8000a40:	6245      	str	r5, [r0, #36]	; 0x24
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 8000a42:	62c4      	str	r4, [r0, #44]	; 0x2c
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 8000a44:	6202      	str	r2, [r0, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->psl;
 8000a46:	684b      	ldr	r3, [r1, #4]
 8000a48:	6183      	str	r3, [r0, #24]
  /* Asymmetric PWM and Slice output routing configuration */
#if defined(CCU8V3) /* Defined for XMC1400 devices only */
  slice->CHC = (uint32_t) compare_init->chc;
#else
  slice->CHC = (uint32_t)((uint32_t)compare_init->chc ^ XMC_CCU8_SLICE_CHC_CONFIG_MASK);
 8000a4a:	688b      	ldr	r3, [r1, #8]
 8000a4c:	f083 0314 	eor.w	r3, r3, #20
 8000a50:	6483      	str	r3, [r0, #72]	; 0x48
#endif
}
 8000a52:	bc70      	pop	{r4, r5, r6}
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <XMC_CCU8_SLICE_SetTimerPeriodMatch>:

/* Programs period match value of the timer  */
void XMC_CCU8_SLICE_SetTimerPeriodMatch(XMC_CCU8_SLICE_t *const slice, const uint16_t period_val)
{
  XMC_ASSERT("XMC_CCU8_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
 8000a58:	6341      	str	r1, [r0, #52]	; 0x34
 8000a5a:	4770      	bx	lr

08000a5c <XMC_CCU8_SLICE_SetPrescaler>:
  uint32_t fpc;

  XMC_ASSERT("XMC_CCU8_SLICE_SetPrescaler:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));

  /* If the prescaler is not running, update directly the divider*/
  fpc = slice->FPC;
 8000a5c:	6a83      	ldr	r3, [r0, #40]	; 0x28
  fpc &= ~((uint32_t) CCU8_CC8_FPC_PVAL_Msk);
 8000a5e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  fpc |= ((uint32_t) div_val) << CCU8_CC8_FPC_PVAL_Pos;
 8000a62:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  slice->FPC = fpc;
 8000a66:	6283      	str	r3, [r0, #40]	; 0x28

  /*
   * In any case, update the initial value of the divider which is to be loaded once the prescaler increments to the
   * compare value.
   */
  slice->PSC = (uint32_t) div_val;
 8000a68:	6241      	str	r1, [r0, #36]	; 0x24
 8000a6a:	4770      	bx	lr

08000a6c <XMC_CCU8_SLICE_SetTimerCompareMatch>:
                                         const uint16_t compare_val)
{
  XMC_ASSERT("XMC_CCU8_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU8_SLICE_SetTimerCompareMatch:Invalid channel", XMC_CCU8_SLICE_CHECK_COMP_CHANNEL(channel));

  if (XMC_CCU8_SLICE_COMPARE_CHANNEL_1 == channel)
 8000a6c:	b109      	cbz	r1, 8000a72 <XMC_CCU8_SLICE_SetTimerCompareMatch+0x6>
  {
    slice->CR1S = (uint32_t) compare_val;
  }
  else
  {
    slice->CR2S = (uint32_t) compare_val;
 8000a6e:	6442      	str	r2, [r0, #68]	; 0x44
 8000a70:	4770      	bx	lr
  XMC_ASSERT("XMC_CCU8_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU8_SLICE_SetTimerCompareMatch:Invalid channel", XMC_CCU8_SLICE_CHECK_COMP_CHANNEL(channel));

  if (XMC_CCU8_SLICE_COMPARE_CHANNEL_1 == channel)
  {
    slice->CR1S = (uint32_t) compare_val;
 8000a72:	63c2      	str	r2, [r0, #60]	; 0x3c
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <XMC_CCU8_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU8_SLICE_SetInterruptNode(XMC_CCU8_SLICE_t *const slice,
                                     const XMC_CCU8_SLICE_IRQ_ID_t event,
                                     const XMC_CCU8_SLICE_SR_ID_t sr)
{
 8000a78:	2909      	cmp	r1, #9
 8000a7a:	b430      	push	{r4, r5}

  XMC_ASSERT("XMC_CCU8_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU8_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU8_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU8_SLICE_SetInterruptNode:Invalid event", XMC_CCU8_SLICE_CHECK_INTERRUPT(event));

  srs = slice->SRS;
 8000a7c:	f8d0 40a8 	ldr.w	r4, [r0, #168]	; 0xa8
 8000a80:	d80d      	bhi.n	8000a9e <XMC_CCU8_SLICE_SetInterruptNode+0x26>
 8000a82:	4b09      	ldr	r3, [pc, #36]	; (8000aa8 <XMC_CCU8_SLICE_SetInterruptNode+0x30>)
 8000a84:	4d09      	ldr	r5, [pc, #36]	; (8000aac <XMC_CCU8_SLICE_SetInterruptNode+0x34>)
 8000a86:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000a8a:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 8000a8e:	43db      	mvns	r3, r3
      mask = ((uint32_t) CCU8_CC8_SRS_E2SR_Msk);
      pos  = CCU8_CC8_SRS_E2SR_Pos;
      break;
  }
  
  srs &= ~mask;
 8000a90:	4023      	ands	r3, r4
  srs |= (uint32_t)sr << pos;
 8000a92:	408a      	lsls	r2, r1
 8000a94:	431a      	orrs	r2, r3
  
  slice->SRS = srs;
 8000a96:	f8c0 20a8 	str.w	r2, [r0, #168]	; 0xa8
}
 8000a9a:	bc30      	pop	{r4, r5}
 8000a9c:	4770      	bx	lr

  XMC_ASSERT("XMC_CCU8_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU8_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU8_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU8_SLICE_SetInterruptNode:Invalid event", XMC_CCU8_SLICE_CHECK_INTERRUPT(event));

  srs = slice->SRS;
 8000a9e:	210c      	movs	r1, #12
 8000aa0:	f46f 5340 	mvn.w	r3, #12288	; 0x3000
 8000aa4:	e7f4      	b.n	8000a90 <XMC_CCU8_SLICE_SetInterruptNode+0x18>
 8000aa6:	bf00      	nop
 8000aa8:	0800c78c 	.word	0x0800c78c
 8000aac:	0800c7b4 	.word	0x0800c7b4

08000ab0 <XMC_FCE_Init>:
/*
 * Initialize the FCE peripheral:
 * Update FCE configuration and initialize seed value
 */
XMC_FCE_STATUS_t XMC_FCE_Init(const XMC_FCE_t *const engine)
{
 8000ab0:	4603      	mov	r3, r0
  engine->kernel_ptr->CFG = engine->fce_cfg_update.regval;
  engine->kernel_ptr->CRC = engine->seedvalue;
  
  return XMC_FCE_STATUS_OK;
}
 8000ab2:	2000      	movs	r0, #0
 * Initialize the FCE peripheral:
 * Update FCE configuration and initialize seed value
 */
XMC_FCE_STATUS_t XMC_FCE_Init(const XMC_FCE_t *const engine)
{
  engine->kernel_ptr->CFG = engine->fce_cfg_update.regval;
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	6859      	ldr	r1, [r3, #4]
  engine->kernel_ptr->CRC = engine->seedvalue;
 8000ab8:	689b      	ldr	r3, [r3, #8]
 * Initialize the FCE peripheral:
 * Update FCE configuration and initialize seed value
 */
XMC_FCE_STATUS_t XMC_FCE_Init(const XMC_FCE_t *const engine)
{
  engine->kernel_ptr->CFG = engine->fce_cfg_update.regval;
 8000aba:	6091      	str	r1, [r2, #8]
  engine->kernel_ptr->CRC = engine->seedvalue;
 8000abc:	6193      	str	r3, [r2, #24]
  
  return XMC_FCE_STATUS_OK;
}
 8000abe:	4770      	bx	lr

08000ac0 <XMC_FCE_Enable>:

}

/* Enable FCE */
void XMC_FCE_Enable(void)
{
 8000ac0:	b510      	push	{r4, lr}
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_FCE);
 8000ac2:	4c06      	ldr	r4, [pc, #24]	; (8000adc <XMC_FCE_Enable+0x1c>)
 8000ac4:	4620      	mov	r0, r4
 8000ac6:	f7ff fcdb 	bl	8000480 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif

  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_FCE);
 8000aca:	4620      	mov	r0, r4
 8000acc:	f7ff fc62 	bl	8000394 <XMC_SCU_RESET_DeassertPeripheralReset>

  FCE->CLC &= (uint32_t)~FCE_CLC_DISR_Msk;
 8000ad0:	4a03      	ldr	r2, [pc, #12]	; (8000ae0 <XMC_FCE_Enable+0x20>)
 8000ad2:	6813      	ldr	r3, [r2, #0]
 8000ad4:	f023 0301 	bic.w	r3, r3, #1
 8000ad8:	6013      	str	r3, [r2, #0]
 8000ada:	bd10      	pop	{r4, pc}
 8000adc:	20000040 	.word	0x20000040
 8000ae0:	50020000 	.word	0x50020000

08000ae4 <XMC_FCE_CalculateCRC32>:
                                                               (engine->kernel_ptr == XMC_FCE_CRC32_1)));
  XMC_ASSERT("XMC_FCE_CalculateCRC32: Length field is empty", (length != 0));
  XMC_ASSERT("XMC_FCE_CalculateCRC32: Length is not aligned", ((length & 0x3U) == 0));

  /* Check length is a multiple of 4 */
  if ((length == 0) || ((length & 0x3U) != 0U))
 8000ae4:	b90a      	cbnz	r2, 8000aea <XMC_FCE_CalculateCRC32+0x6>
  {
    status = XMC_FCE_STATUS_ERROR;
 8000ae6:	2002      	movs	r0, #2
 8000ae8:	4770      	bx	lr
                                                               (engine->kernel_ptr == XMC_FCE_CRC32_1)));
  XMC_ASSERT("XMC_FCE_CalculateCRC32: Length field is empty", (length != 0));
  XMC_ASSERT("XMC_FCE_CalculateCRC32: Length is not aligned", ((length & 0x3U) == 0));

  /* Check length is a multiple of 4 */
  if ((length == 0) || ((length & 0x3U) != 0U))
 8000aea:	f012 0f03 	tst.w	r2, #3
 8000aee:	d1fa      	bne.n	8000ae6 <XMC_FCE_CalculateCRC32+0x2>
/* Calculate and return the IEEE 802.3 Ethernet CRC32 checksum */
XMC_FCE_STATUS_t XMC_FCE_CalculateCRC32(const XMC_FCE_t *const engine,
                                        const uint32_t *data,
										uint32_t length,
										uint32_t *result)
{
 8000af0:	b410      	push	{r4}
 8000af2:	6804      	ldr	r4, [r0, #0]
  }
  else
  {
    while (0UL != length)
    {
      engine->kernel_ptr->IR = *data;
 8000af4:	f851 0b04 	ldr.w	r0, [r1], #4
 8000af8:	6020      	str	r0, [r4, #0]
  {
    status = XMC_FCE_STATUS_ERROR;
  }
  else
  {
    while (0UL != length)
 8000afa:	3a04      	subs	r2, #4
 8000afc:	d1fa      	bne.n	8000af4 <XMC_FCE_CalculateCRC32+0x10>
      engine->kernel_ptr->IR = *data;
      data++;
      length -= 4U;
    }

    *result = engine->kernel_ptr->CRC;
 8000afe:	69a1      	ldr	r1, [r4, #24]
 8000b00:	6019      	str	r1, [r3, #0]
XMC_FCE_STATUS_t XMC_FCE_CalculateCRC32(const XMC_FCE_t *const engine,
                                        const uint32_t *data,
										uint32_t length,
										uint32_t *result)
{
  XMC_FCE_STATUS_t status = XMC_FCE_STATUS_OK;
 8000b02:	4610      	mov	r0, r2

    *result = engine->kernel_ptr->CRC;
  }
  
  return status;
}
 8000b04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <XMC_GPIO_SetMode>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
 8000b0c:	f001 03fc 	and.w	r3, r1, #252	; 0xfc
 8000b10:	4418      	add	r0, r3
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 8000b12:	f001 0103 	and.w	r1, r1, #3
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
 8000b16:	b410      	push	{r4}
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 8000b18:	00c9      	lsls	r1, r1, #3
 8000b1a:	6904      	ldr	r4, [r0, #16]
 8000b1c:	23f8      	movs	r3, #248	; 0xf8
 8000b1e:	408b      	lsls	r3, r1
 8000b20:	ea24 0303 	bic.w	r3, r4, r3
 8000b24:	6103      	str	r3, [r0, #16]
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8000b26:	6903      	ldr	r3, [r0, #16]
}
 8000b28:	f85d 4b04 	ldr.w	r4, [sp], #4
{
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8000b2c:	408a      	lsls	r2, r1
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	6103      	str	r3, [r0, #16]
}
 8000b32:	4770      	bx	lr

08000b34 <XMC_GPIO_SetHardwareControl>:

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 8000b34:	b410      	push	{r4}
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8000b36:	0049      	lsls	r1, r1, #1
 8000b38:	6f44      	ldr	r4, [r0, #116]	; 0x74
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	408b      	lsls	r3, r1
 8000b3e:	ea24 0303 	bic.w	r3, r4, r3
 8000b42:	6743      	str	r3, [r0, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 8000b44:	6f43      	ldr	r3, [r0, #116]	; 0x74
}
 8000b46:	f85d 4b04 	ldr.w	r4, [sp], #4
{
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 8000b4a:	408a      	lsls	r2, r1
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	6743      	str	r3, [r0, #116]	; 0x74
}
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop

08000b54 <XMC_I2C_CH_Init>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 *********************************************************************************************************************/
/* Initializes the USIC channel by setting the data format, slave address, baudrate, transfer buffer */
void XMC_I2C_CH_Init(XMC_USIC_CH_t *const channel, const XMC_I2C_CH_CONFIG_t *const config)
{
 8000b54:	b538      	push	{r3, r4, r5, lr}
 8000b56:	460d      	mov	r5, r1
 8000b58:	4604      	mov	r4, r0
  XMC_USIC_CH_Enable(channel);
 8000b5a:	f001 fad7 	bl	800210c <XMC_USIC_CH_Enable>
                  ((uint32_t)WORDLENGTH << (uint32_t)USIC_CH_SCTR_WLE_Pos) | /* 8 data bits */
                  USIC_CH_SCTR_FLE_Msk |           /* unlimited data flow */
                  USIC_CH_SCTR_SDIR_Msk |          /* MSB shifted first */
                  USIC_CH_SCTR_PDL_Msk;            /* Passive Data Level */

  XMC_I2C_CH_SetSlaveAddress(channel, config->address);
 8000b5e:	88ab      	ldrh	r3, [r5, #4]
void XMC_I2C_CH_Init(XMC_USIC_CH_t *const channel, const XMC_I2C_CH_CONFIG_t *const config)
{
  XMC_USIC_CH_Enable(channel);
  
  /* Data format configuration */
  channel->SCTR = ((uint32_t)TRANSMISSION_MODE << (uint32_t)USIC_CH_SCTR_TRM_Pos) | /* Transmision mode */
 8000b60:	4a18      	ldr	r2, [pc, #96]	; (8000bc4 <XMC_I2C_CH_Init+0x70>)
 8000b62:	6362      	str	r2, [r4, #52]	; 0x34
  channel->CCR = 0x0U;
}
/* Sets the slave address */
void XMC_I2C_CH_SetSlaveAddress(XMC_USIC_CH_t *const channel, const uint16_t address)
{
  if ((address & XMC_I2C_10BIT_ADDR_MASK) == XMC_I2C_10BIT_ADDR_GROUP)
 8000b64:	f403 42f8 	and.w	r2, r3, #31744	; 0x7c00
 8000b68:	f5b2 4ff0 	cmp.w	r2, #30720	; 0x7800
 8000b6c:	d023      	beq.n	8000bb6 <XMC_I2C_CH_Init+0x62>
  {
    channel->PCR_IICMode = (address & 0xffU) | ((address << 1) & 0xfe00U);
  }
  else
  {
    channel->PCR_IICMode = ((uint32_t)address) << XMC_I2C_7BIT_ADDR_Pos;
 8000b6e:	021b      	lsls	r3, r3, #8
 8000b70:	63e3      	str	r3, [r4, #60]	; 0x3c
                  USIC_CH_SCTR_FLE_Msk |           /* unlimited data flow */
                  USIC_CH_SCTR_SDIR_Msk |          /* MSB shifted first */
                  USIC_CH_SCTR_PDL_Msk;            /* Passive Data Level */

  XMC_I2C_CH_SetSlaveAddress(channel, config->address);
  (void)XMC_I2C_CH_SetBaudrate(channel, config->baudrate);
 8000b72:	6829      	ldr	r1, [r5, #0]
{
  XMC_I2C_CH_STATUS_t status;
  
  status = XMC_I2C_CH_STATUS_ERROR;
  
  if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_STANDARD)
 8000b74:	4b14      	ldr	r3, [pc, #80]	; (8000bc8 <XMC_I2C_CH_Init+0x74>)
 8000b76:	4299      	cmp	r1, r3
 8000b78:	d914      	bls.n	8000ba4 <XMC_I2C_CH_Init+0x50>
    if (XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_STANDARD) == XMC_USIC_CH_STATUS_OK)
    {
      status = XMC_I2C_CH_STATUS_OK;
    }
  }
  else if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_FAST)
 8000b7a:	4b14      	ldr	r3, [pc, #80]	; (8000bcc <XMC_I2C_CH_Init+0x78>)
 8000b7c:	4299      	cmp	r1, r3
 8000b7e:	d908      	bls.n	8000b92 <XMC_I2C_CH_Init+0x3e>

  XMC_I2C_CH_SetSlaveAddress(channel, config->address);
  (void)XMC_I2C_CH_SetBaudrate(channel, config->baudrate);
    
  /* Enable transfer buffer */
  channel->TCSR = ((uint32_t)SET_TDV << (uint32_t)USIC_CH_TCSR_TDEN_Pos) | USIC_CH_TCSR_TDSSM_Msk;
 8000b80:	f44f 61a0 	mov.w	r1, #1280	; 0x500

  /* Clear status flags */
  channel->PSCR = 0xFFFFFFFFU;
 8000b84:	f04f 32ff 	mov.w	r2, #4294967295

  /* Disable parity generation */
  channel->CCR = 0x0U;
 8000b88:	2300      	movs	r3, #0

  XMC_I2C_CH_SetSlaveAddress(channel, config->address);
  (void)XMC_I2C_CH_SetBaudrate(channel, config->baudrate);
    
  /* Enable transfer buffer */
  channel->TCSR = ((uint32_t)SET_TDV << (uint32_t)USIC_CH_TCSR_TDEN_Pos) | USIC_CH_TCSR_TDSSM_Msk;
 8000b8a:	63a1      	str	r1, [r4, #56]	; 0x38

  /* Clear status flags */
  channel->PSCR = 0xFFFFFFFFU;
 8000b8c:	64e2      	str	r2, [r4, #76]	; 0x4c

  /* Disable parity generation */
  channel->CCR = 0x0U;
 8000b8e:	6423      	str	r3, [r4, #64]	; 0x40
 8000b90:	bd38      	pop	{r3, r4, r5, pc}
      status = XMC_I2C_CH_STATUS_OK;
    }
  }
  else if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_FAST)
  {
    channel->PCR_IICMode |= (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk;
 8000b92:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000b94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b98:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_FAST) == XMC_USIC_CH_STATUS_OK)
 8000b9a:	4620      	mov	r0, r4
 8000b9c:	2219      	movs	r2, #25
 8000b9e:	f001 faf7 	bl	8002190 <XMC_USIC_CH_SetBaudrate>
 8000ba2:	e7ed      	b.n	8000b80 <XMC_I2C_CH_Init+0x2c>
  
  status = XMC_I2C_CH_STATUS_ERROR;
  
  if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_STANDARD)
  {
		channel->PCR_IICMode &= (uint32_t)~USIC_CH_PCR_IICMode_STIM_Msk;
 8000ba4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000ba6:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000baa:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_STANDARD) == XMC_USIC_CH_STATUS_OK)
 8000bac:	4620      	mov	r0, r4
 8000bae:	220a      	movs	r2, #10
 8000bb0:	f001 faee 	bl	8002190 <XMC_USIC_CH_SetBaudrate>
 8000bb4:	e7e4      	b.n	8000b80 <XMC_I2C_CH_Init+0x2c>
/* Sets the slave address */
void XMC_I2C_CH_SetSlaveAddress(XMC_USIC_CH_t *const channel, const uint16_t address)
{
  if ((address & XMC_I2C_10BIT_ADDR_MASK) == XMC_I2C_10BIT_ADDR_GROUP)
  {
    channel->PCR_IICMode = (address & 0xffU) | ((address << 1) & 0xfe00U);
 8000bb6:	005a      	lsls	r2, r3, #1
 8000bb8:	f402 427e 	and.w	r2, r2, #65024	; 0xfe00
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	63e3      	str	r3, [r4, #60]	; 0x3c
 8000bc2:	e7d6      	b.n	8000b72 <XMC_I2C_CH_Init+0x1e>
 8000bc4:	073f0303 	.word	0x073f0303
 8000bc8:	000186a0 	.word	0x000186a0
 8000bcc:	00061a80 	.word	0x00061a80

08000bd0 <XMC_I2C_CH_SetBaudrate>:
  
  return (uint16_t)address;
}
/* Sets the baudrate and oversampling based on standard speed or fast speed */
XMC_I2C_CH_STATUS_t XMC_I2C_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate)
{
 8000bd0:	b510      	push	{r4, lr}
  XMC_I2C_CH_STATUS_t status;
  
  status = XMC_I2C_CH_STATUS_ERROR;
  
  if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_STANDARD)
 8000bd2:	4c0f      	ldr	r4, [pc, #60]	; (8000c10 <XMC_I2C_CH_SetBaudrate+0x40>)
 8000bd4:	42a1      	cmp	r1, r4
 8000bd6:	d90f      	bls.n	8000bf8 <XMC_I2C_CH_SetBaudrate+0x28>
    if (XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_STANDARD) == XMC_USIC_CH_STATUS_OK)
    {
      status = XMC_I2C_CH_STATUS_OK;
    }
  }
  else if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_FAST)
 8000bd8:	4c0e      	ldr	r4, [pc, #56]	; (8000c14 <XMC_I2C_CH_SetBaudrate+0x44>)
 8000bda:	42a1      	cmp	r1, r4
 8000bdc:	d901      	bls.n	8000be2 <XMC_I2C_CH_SetBaudrate+0x12>
      status = XMC_I2C_CH_STATUS_OK;
    }
  }
  else 
  {
    status = XMC_I2C_CH_STATUS_ERROR;
 8000bde:	2001      	movs	r0, #1
  }
  
  return status;
}
 8000be0:	bd10      	pop	{r4, pc}
      status = XMC_I2C_CH_STATUS_OK;
    }
  }
  else if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_FAST)
  {
    channel->PCR_IICMode |= (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk;
 8000be2:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000be4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000be8:	63c3      	str	r3, [r0, #60]	; 0x3c
    if (XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_FAST) == XMC_USIC_CH_STATUS_OK)
 8000bea:	2219      	movs	r2, #25
 8000bec:	f001 fad0 	bl	8002190 <XMC_USIC_CH_SetBaudrate>
  if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_STANDARD)
  {
		channel->PCR_IICMode &= (uint32_t)~USIC_CH_PCR_IICMode_STIM_Msk;
    if (XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_STANDARD) == XMC_USIC_CH_STATUS_OK)
    {
      status = XMC_I2C_CH_STATUS_OK;
 8000bf0:	3000      	adds	r0, #0
 8000bf2:	bf18      	it	ne
 8000bf4:	2001      	movne	r0, #1
 8000bf6:	bd10      	pop	{r4, pc}
  
  status = XMC_I2C_CH_STATUS_ERROR;
  
  if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_STANDARD)
  {
		channel->PCR_IICMode &= (uint32_t)~USIC_CH_PCR_IICMode_STIM_Msk;
 8000bf8:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000bfa:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000bfe:	63c3      	str	r3, [r0, #60]	; 0x3c
    if (XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_STANDARD) == XMC_USIC_CH_STATUS_OK)
 8000c00:	220a      	movs	r2, #10
 8000c02:	f001 fac5 	bl	8002190 <XMC_USIC_CH_SetBaudrate>
    {
      status = XMC_I2C_CH_STATUS_OK;
 8000c06:	3000      	adds	r0, #0
 8000c08:	bf18      	it	ne
 8000c0a:	2001      	movne	r0, #1
 8000c0c:	bd10      	pop	{r4, pc}
 8000c0e:	bf00      	nop
 8000c10:	000186a0 	.word	0x000186a0
 8000c14:	00061a80 	.word	0x00061a80

08000c18 <XMC_I2C_CH_MasterStart>:
  {
    temp |= 0x1U;
  }

  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8000c18:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
void XMC_I2C_CH_MasterStart(XMC_USIC_CH_t *const channel, const uint16_t addr, const XMC_I2C_CH_CMD_t command)
{
  uint32_t temp;
  
  temp = addr | (uint32_t)XMC_I2C_CH_TDF_MASTER_START;
  if (command == XMC_I2C_CH_CMD_READ)
 8000c1c:	2a01      	cmp	r2, #1
  {
    temp |= 0x1U;
 8000c1e:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8000c22:	bf08      	it	eq
 8000c24:	f041 0101 	orreq.w	r1, r1, #1
  }

  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8000c28:	f013 6fe0 	tst.w	r3, #117440512	; 0x7000000
 8000c2c:	d002      	beq.n	8000c34 <XMC_I2C_CH_MasterStart+0x1c>

    channel->TBUF[0] = temp;
  }
  else
  {
    channel->IN[0U] = temp;
 8000c2e:	f8c0 1180 	str.w	r1, [r0, #384]	; 0x180
 8000c32:	4770      	bx	lr
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8000c34:	6b83      	ldr	r3, [r0, #56]	; 0x38
  }

  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8000c36:	061b      	lsls	r3, r3, #24
 8000c38:	d4fc      	bmi.n	8000c34 <XMC_I2C_CH_MasterStart+0x1c>
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
  channel->PSCR |= flag;
 8000c3a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8000c3c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c40:	64c3      	str	r3, [r0, #76]	; 0x4c
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);

    channel->TBUF[0] = temp;
 8000c42:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
 8000c46:	4770      	bx	lr

08000c48 <XMC_I2C_CH_MasterRepeatedStart>:
  {
    tmp |= 0x1U;
  }

  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8000c48:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
/* Sends master repeated start condition along with read/write command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterRepeatedStart(XMC_USIC_CH_t *const channel, const uint16_t addr, const XMC_I2C_CH_CMD_t command)
{
  uint32_t tmp;
  tmp = addr | (uint32_t)XMC_I2C_CH_TDF_MASTER_RESTART;
  if (command == XMC_I2C_CH_CMD_READ)
 8000c4c:	2a01      	cmp	r2, #1
  {
    tmp |= 0x1U;
 8000c4e:	f441 61a0 	orr.w	r1, r1, #1280	; 0x500
 8000c52:	bf08      	it	eq
 8000c54:	f041 0101 	orreq.w	r1, r1, #1
  }

  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8000c58:	f013 6fe0 	tst.w	r3, #117440512	; 0x7000000
 8000c5c:	d002      	beq.n	8000c64 <XMC_I2C_CH_MasterRepeatedStart+0x1c>

    channel->TBUF[0] = tmp;
  }
  else
  {
    channel->IN[0U] = tmp;
 8000c5e:	f8c0 1180 	str.w	r1, [r0, #384]	; 0x180
 8000c62:	4770      	bx	lr
 8000c64:	6b83      	ldr	r3, [r0, #56]	; 0x38
  }

  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
  {  
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8000c66:	061b      	lsls	r3, r3, #24
 8000c68:	d4fc      	bmi.n	8000c64 <XMC_I2C_CH_MasterRepeatedStart+0x1c>
 8000c6a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8000c6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c70:	64c3      	str	r3, [r0, #76]	; 0x4c
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);

    channel->TBUF[0] = tmp;
 8000c72:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
 8000c76:	4770      	bx	lr

08000c78 <XMC_I2C_CH_MasterStop>:

/* Sends master stop command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterStop(XMC_USIC_CH_t *const channel)
{
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8000c78:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8000c7c:	f013 6fe0 	tst.w	r3, #117440512	; 0x7000000
 8000c80:	d004      	beq.n	8000c8c <XMC_I2C_CH_MasterStop+0x14>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_STOP;
  }
  else
  {
    channel->IN[0U] = (uint32_t)XMC_I2C_CH_TDF_MASTER_STOP;
 8000c82:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000c86:	f8c0 3180 	str.w	r3, [r0, #384]	; 0x180
 8000c8a:	4770      	bx	lr
 8000c8c:	6b83      	ldr	r3, [r0, #56]	; 0x38
void XMC_I2C_CH_MasterStop(XMC_USIC_CH_t *const channel)
{
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8000c8e:	061b      	lsls	r3, r3, #24
 8000c90:	d4fc      	bmi.n	8000c8c <XMC_I2C_CH_MasterStop+0x14>
 8000c92:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_STOP;
 8000c94:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8000c98:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c9c:	64c3      	str	r3, [r0, #76]	; 0x4c
 8000c9e:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
 8000ca2:	4770      	bx	lr

08000ca4 <XMC_I2C_CH_MasterTransmit>:

/* Sends master send command along with data to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterTransmit(XMC_USIC_CH_t *const channel, const uint8_t data)
{
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8000ca4:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8000ca8:	f013 6fe0 	tst.w	r3, #117440512	; 0x7000000
 8000cac:	d002      	beq.n	8000cb4 <XMC_I2C_CH_MasterTransmit+0x10>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_SEND | data;
  }
  else
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_SEND | data;
 8000cae:	f8c0 1180 	str.w	r1, [r0, #384]	; 0x180
 8000cb2:	4770      	bx	lr
 8000cb4:	6b83      	ldr	r3, [r0, #56]	; 0x38
void XMC_I2C_CH_MasterTransmit(XMC_USIC_CH_t *const channel, const uint8_t data)
{
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
  {    
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8000cb6:	061b      	lsls	r3, r3, #24
 8000cb8:	d4fc      	bmi.n	8000cb4 <XMC_I2C_CH_MasterTransmit+0x10>
 8000cba:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8000cbc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000cc0:	64c3      	str	r3, [r0, #76]	; 0x4c
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_SEND | data;
 8000cc2:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
 8000cc6:	4770      	bx	lr

08000cc8 <XMC_I2C_CH_MasterReceiveAck>:

/* Sends master receive ack command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterReceiveAck(XMC_USIC_CH_t *const channel)
{
/* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8000cc8:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8000ccc:	f013 6fe0 	tst.w	r3, #117440512	; 0x7000000
 8000cd0:	d004      	beq.n	8000cdc <XMC_I2C_CH_MasterReceiveAck+0x14>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_ACK;
  }
  else
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_ACK;
 8000cd2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cd6:	f8c0 3180 	str.w	r3, [r0, #384]	; 0x180
 8000cda:	4770      	bx	lr
 8000cdc:	6b83      	ldr	r3, [r0, #56]	; 0x38
void XMC_I2C_CH_MasterReceiveAck(XMC_USIC_CH_t *const channel)
{
/* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
  {    
    while(XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8000cde:	061b      	lsls	r3, r3, #24
 8000ce0:	d4fc      	bmi.n	8000cdc <XMC_I2C_CH_MasterReceiveAck+0x14>
 8000ce2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_ACK;
 8000ce4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ce8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000cec:	64c3      	str	r3, [r0, #76]	; 0x4c
 8000cee:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
 8000cf2:	4770      	bx	lr

08000cf4 <XMC_I2C_CH_MasterReceiveNack>:

/* Sends master receive nack command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterReceiveNack(XMC_USIC_CH_t *const channel)
{
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8000cf4:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8000cf8:	f013 6fe0 	tst.w	r3, #117440512	; 0x7000000
 8000cfc:	d004      	beq.n	8000d08 <XMC_I2C_CH_MasterReceiveNack+0x14>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_NACK;
  }
  else 
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_NACK;
 8000cfe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d02:	f8c0 3180 	str.w	r3, [r0, #384]	; 0x180
 8000d06:	4770      	bx	lr
 8000d08:	6b83      	ldr	r3, [r0, #56]	; 0x38
void XMC_I2C_CH_MasterReceiveNack(XMC_USIC_CH_t *const channel)
{
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
  {    
    while(XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8000d0a:	061b      	lsls	r3, r3, #24
 8000d0c:	d4fc      	bmi.n	8000d08 <XMC_I2C_CH_MasterReceiveNack+0x14>
 8000d0e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_NACK;
 8000d10:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000d14:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000d18:	64c3      	str	r3, [r0, #76]	; 0x4c
 8000d1a:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
 8000d1e:	4770      	bx	lr

08000d20 <XMC_I2C_CH_GetReceivedData>:
uint8_t XMC_I2C_CH_GetReceivedData(const XMC_USIC_CH_t *const channel)
{
  uint8_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 8000d20:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8000d24:	f013 6fe0 	tst.w	r3, #117440512	; 0x7000000
  {
    retval = (uint8_t)channel->RBUF;
 8000d28:	bf0c      	ite	eq
 8000d2a:	6d40      	ldreq	r0, [r0, #84]	; 0x54
  }
  else
  {
    retval = (uint8_t)channel->OUTR;
 8000d2c:	f8d0 011c 	ldrne.w	r0, [r0, #284]	; 0x11c
 8000d30:	b2c0      	uxtb	r0, r0
  }

  return retval;
}
 8000d32:	4770      	bx	lr

08000d34 <XMC_I2C_CH_EnableEvent>:
  return status;
}

void XMC_I2C_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->CCR |= (event&0x1fc00U);
 8000d34:	6c03      	ldr	r3, [r0, #64]	; 0x40
  channel->PCR_IICMode |= ((event) & 0x41fc0000U);
 8000d36:	4a06      	ldr	r2, [pc, #24]	; (8000d50 <XMC_I2C_CH_EnableEvent+0x1c>)
  }
  return status;
}

void XMC_I2C_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8000d38:	b410      	push	{r4}
  channel->CCR |= (event&0x1fc00U);
 8000d3a:	f401 34fe 	and.w	r4, r1, #130048	; 0x1fc00
 8000d3e:	4323      	orrs	r3, r4
 8000d40:	6403      	str	r3, [r0, #64]	; 0x40
  channel->PCR_IICMode |= ((event) & 0x41fc0000U);
 8000d42:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
}
 8000d44:	f85d 4b04 	ldr.w	r4, [sp], #4
}

void XMC_I2C_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->CCR |= (event&0x1fc00U);
  channel->PCR_IICMode |= ((event) & 0x41fc0000U);
 8000d48:	400a      	ands	r2, r1
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	63c3      	str	r3, [r0, #60]	; 0x3c
}
 8000d4e:	4770      	bx	lr
 8000d50:	41fc0000 	.word	0x41fc0000

08000d54 <XMC_I2C_CH_DisableEvent>:

void XMC_I2C_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->CCR &= (uint32_t)~(event&0x1fc00U);
 8000d54:	6c03      	ldr	r3, [r0, #64]	; 0x40
  channel->PCR_IICMode &= (uint32_t)~((event) & 0x41fc0000U);
 8000d56:	4a07      	ldr	r2, [pc, #28]	; (8000d74 <XMC_I2C_CH_DisableEvent+0x20>)
  channel->CCR |= (event&0x1fc00U);
  channel->PCR_IICMode |= ((event) & 0x41fc0000U);
}

void XMC_I2C_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8000d58:	b410      	push	{r4}
  channel->CCR &= (uint32_t)~(event&0x1fc00U);
 8000d5a:	f401 34fe 	and.w	r4, r1, #130048	; 0x1fc00
 8000d5e:	ea23 0304 	bic.w	r3, r3, r4
 8000d62:	6403      	str	r3, [r0, #64]	; 0x40
  channel->PCR_IICMode &= (uint32_t)~((event) & 0x41fc0000U);
 8000d64:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
}
 8000d66:	f85d 4b04 	ldr.w	r4, [sp], #4
}

void XMC_I2C_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->CCR &= (uint32_t)~(event&0x1fc00U);
  channel->PCR_IICMode &= (uint32_t)~((event) & 0x41fc0000U);
 8000d6a:	400a      	ands	r2, r1
 8000d6c:	ea23 0302 	bic.w	r3, r3, r2
 8000d70:	63c3      	str	r3, [r0, #60]	; 0x3c
}
 8000d72:	4770      	bx	lr
 8000d74:	41fc0000 	.word	0x41fc0000

08000d78 <XMC_UART_CH_Init>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 *********************************************************************************************************************/

void XMC_UART_CH_Init(XMC_USIC_CH_t *channel, const XMC_UART_CH_CONFIG_t *const config)
{
 8000d78:	b570      	push	{r4, r5, r6, lr}
 8000d7a:	460d      	mov	r5, r1
 8000d7c:	4604      	mov	r4, r0
  uint32_t oversampling = XMC_UART_CH_OVERSAMPLING;

  /* USIC channel switched on*/
  XMC_USIC_CH_Enable(channel);
 8000d7e:	f001 f9c5 	bl	800210c <XMC_USIC_CH_Enable>
  
  if(config->oversampling != 0U)
 8000d82:	79ea      	ldrb	r2, [r5, #7]
 8000d84:	b332      	cbz	r2, 8000dd4 <XMC_UART_CH_Init+0x5c>
 8000d86:	0856      	lsrs	r6, r2, #1
 8000d88:	3601      	adds	r6, #1
 8000d8a:	0236      	lsls	r6, r6, #8
  {
    oversampling = (uint32_t)config->oversampling;
  }
  
  /* Configure baud rate */
  (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, oversampling);
 8000d8c:	4620      	mov	r0, r4
 8000d8e:	6829      	ldr	r1, [r5, #0]
 8000d90:	f001 f9fe 	bl	8002190 <XMC_USIC_CH_SetBaudrate>
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision 
   * Enable Transfer Status BUSY
   */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
 8000d94:	79ab      	ldrb	r3, [r5, #6]
 8000d96:	3b01      	subs	r3, #1
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8000d9e:	f043 0301 	orr.w	r3, r3, #1
 8000da2:	4333      	orrs	r3, r6
 8000da4:	63e3      	str	r3, [r4, #60]	; 0x3c
  /* Set passive data level, high
     Set word length. Data bits - 1
     If frame length is > 0, frame_lemgth-1; else, FLE = WLE (Data bits - 1)
     Transmission Mode: The shift control signal is considered active if it
     is at 1-level. This is the setting to be programmed to allow data transfers */
  channel->SCTR = (uint32_t)((((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_WLE_Pos) |
 8000da6:	792b      	ldrb	r3, [r5, #4]
 8000da8:	3b01      	subs	r3, #1
 8000daa:	061b      	lsls	r3, r3, #24
 8000dac:	f443 7381 	orr.w	r3, r3, #258	; 0x102
 8000db0:	6363      	str	r3, [r4, #52]	; 0x34
                             ((0x1UL << USIC_CH_SCTR_TRM_Pos) | USIC_CH_SCTR_PDL_Msk));

  if (config->frame_length != 0U)
 8000db2:	796b      	ldrb	r3, [r5, #5]
 8000db4:	b903      	cbnz	r3, 8000db8 <XMC_UART_CH_Init+0x40>
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->frame_length - 1UL) << USIC_CH_SCTR_FLE_Pos);
  }
  else
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_FLE_Pos);
 8000db6:	792b      	ldrb	r3, [r5, #4]
 8000db8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000dba:	3b01      	subs	r3, #1
 8000dbc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000dc0:	6363      	str	r3, [r4, #52]	; 0x34
  }

  /* Enable transfer buffer */
  channel->TCSR = (0x1UL << USIC_CH_TCSR_TDEN_Pos) |
 8000dc2:	f44f 61a0 	mov.w	r1, #1280	; 0x500

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
 8000dc6:	892b      	ldrh	r3, [r5, #8]
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_FLE_Pos);
  }

  /* Enable transfer buffer */
  channel->TCSR = (0x1UL << USIC_CH_TCSR_TDEN_Pos) |
 8000dc8:	63a1      	str	r1, [r4, #56]	; 0x38
                  USIC_CH_TCSR_TDSSM_Msk;

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
 8000dca:	f04f 32ff 	mov.w	r2, #4294967295
 8000dce:	64e2      	str	r2, [r4, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
 8000dd0:	6423      	str	r3, [r4, #64]	; 0x40
 8000dd2:	bd70      	pop	{r4, r5, r6, pc}
 8000dd4:	f44f 6610 	mov.w	r6, #2304	; 0x900
 * API IMPLEMENTATION
 *********************************************************************************************************************/

void XMC_UART_CH_Init(XMC_USIC_CH_t *channel, const XMC_UART_CH_CONFIG_t *const config)
{
  uint32_t oversampling = XMC_UART_CH_OVERSAMPLING;
 8000dd8:	2210      	movs	r2, #16
 8000dda:	e7d7      	b.n	8000d8c <XMC_UART_CH_Init+0x14>

08000ddc <XMC_UART_CH_Transmit>:
}

void XMC_UART_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data)
{
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0UL)
 8000ddc:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8000de0:	f013 6fe0 	tst.w	r3, #117440512	; 0x7000000
 8000de4:	d002      	beq.n	8000dec <XMC_UART_CH_Transmit+0x10>
    /*Transmit data */
    channel->TBUF[0U] = data;
  }
  else
  {
    channel->IN[0U] = data;
 8000de6:	f8c0 1180 	str.w	r1, [r0, #384]	; 0x180
 8000dea:	4770      	bx	lr
 8000dec:	6b83      	ldr	r3, [r0, #56]	; 0x38
{
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0UL)
  {
    /* Wait till the Transmit Buffer is free for transmission */
    while(XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8000dee:	061b      	lsls	r3, r3, #24
 8000df0:	d4fc      	bmi.n	8000dec <XMC_UART_CH_Transmit+0x10>
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_DisableEvent(),  XMC_UART_CH_GetStatusFlag()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
{
  channel->PSCR = flag;
 8000df2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000df6:	64c3      	str	r3, [r0, #76]	; 0x4c
  
    /* Clear the Transmit Buffer indication flag */
    XMC_UART_CH_ClearStatusFlag(channel, (uint32_t)XMC_UART_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
  
    /*Transmit data */
    channel->TBUF[0U] = data;
 8000df8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop

08000e00 <XMC_UART_CH_GetReceivedData>:
uint16_t XMC_UART_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
{
  uint16_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 8000e00:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8000e04:	f013 6fe0 	tst.w	r3, #117440512	; 0x7000000
  {
    retval = (uint16_t)channel->RBUF;
 8000e08:	bf0c      	ite	eq
 8000e0a:	6d40      	ldreq	r0, [r0, #84]	; 0x54
  }
  else
  {
    retval = (uint16_t)channel->OUTR;
 8000e0c:	f8d0 011c 	ldrne.w	r0, [r0, #284]	; 0x11c
 8000e10:	b280      	uxth	r0, r0
  }

  return retval;
}
 8000e12:	4770      	bx	lr

08000e14 <XMC_USBD_GetCapabilities>:
  cap.event_remote_wakeup = 1U;
  cap.event_reset = 1U;
  cap.event_resume = 1U;
  cap.event_suspend = 1U;
  cap.reserved = 0U;
  return cap;
 8000e14:	2000      	movs	r0, #0
 8000e16:	f36f 0000 	bfc	r0, #0, #1
 8000e1a:	f36f 0041 	bfc	r0, #1, #1
 8000e1e:	f040 001c 	orr.w	r0, r0, #28
 8000e22:	f36f 1045 	bfc	r0, #5, #1
 8000e26:	f440 70e0 	orr.w	r0, r0, #448	; 0x1c0
}
 8000e2a:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8000e2e:	4770      	bx	lr

08000e30 <XMC_USBD_DeviceConnect>:
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceConnect() 
{
  /* Just disable softdisconnect */
  dctl_data_t dctl;
	dctl.d32 = xmc_device.device_register->dctl;
 8000e30:	4b04      	ldr	r3, [pc, #16]	; (8000e44 <XMC_USBD_DeviceConnect+0x14>)
 8000e32:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 8000e36:	6853      	ldr	r3, [r2, #4]
  dctl.b.sftdiscon = 0U;
 8000e38:	f36f 0341 	bfc	r3, #1, #1
  xmc_device.device_register->dctl = dctl.d32;
 8000e3c:	6053      	str	r3, [r2, #4]
  return XMC_USBD_STATUS_OK;
}
 8000e3e:	2000      	movs	r0, #0
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	1fff10ec 	.word	0x1fff10ec

08000e48 <XMC_USBD_DeviceDisconnect>:
 * Disconnects the USB device from host
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceDisconnect() 
{
  dctl_data_t dctl;
	dctl.d32 = xmc_device.device_register->dctl;
 8000e48:	4b04      	ldr	r3, [pc, #16]	; (8000e5c <XMC_USBD_DeviceDisconnect+0x14>)
 8000e4a:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 8000e4e:	6853      	ldr	r3, [r2, #4]
  dctl.b.sftdiscon = 1U;
 8000e50:	f043 0302 	orr.w	r3, r3, #2
  xmc_device.device_register->dctl = dctl.d32;
 8000e54:	6053      	str	r3, [r2, #4]
  return XMC_USBD_STATUS_OK;
}
 8000e56:	2000      	movs	r0, #0
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	1fff10ec 	.word	0x1fff10ec

08000e60 <XMC_USBD_DeviceGetState>:
 **/
XMC_USBD_STATE_t XMC_USBD_DeviceGetState(const XMC_USBD_t *const obj) 
{
  XMC_USBD_STATE_t state={0U};
  state.speed = XMC_USBD_SPEED_FULL;
  state.connected = xmc_device.IsConnected;
 8000e60:	4a44      	ldr	r2, [pc, #272]	; (8000f74 <XMC_USBD_DeviceGetState+0x114>)
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj) 
{
  uint8_t i;
  uint8_t result = 0U;
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8000e62:	7b01      	ldrb	r1, [r0, #12]

/**
 * Gets the USB device state.
 **/
XMC_USBD_STATE_t XMC_USBD_DeviceGetState(const XMC_USBD_t *const obj) 
{
 8000e64:	b470      	push	{r4, r5, r6}
  XMC_USBD_STATE_t state={0U};
  state.speed = XMC_USBD_SPEED_FULL;
  state.connected = xmc_device.IsConnected;
 8000e66:	f892 41fe 	ldrb.w	r4, [r2, #510]	; 0x1fe
/**
 * Gets the USB device state.
 **/
XMC_USBD_STATE_t XMC_USBD_DeviceGetState(const XMC_USBD_t *const obj) 
{
  XMC_USBD_STATE_t state={0U};
 8000e6a:	2000      	movs	r0, #0
  state.speed = XMC_USBD_SPEED_FULL;
  state.connected = xmc_device.IsConnected;
 8000e6c:	f004 0401 	and.w	r4, r4, #1
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj) 
{
  uint8_t i;
  uint8_t result = 0U;
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8000e70:	2900      	cmp	r1, #0
 8000e72:	d07c      	beq.n	8000f6e <XMC_USBD_DeviceGetState+0x10e>
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8000e74:	6853      	ldr	r3, [r2, #4]
 8000e76:	071e      	lsls	r6, r3, #28
 8000e78:	bf56      	itet	pl
 8000e7a:	6853      	ldrpl	r3, [r2, #4]
    {
      result = 1U;
 8000e7c:	2301      	movmi	r3, #1
{
  uint8_t i;
  uint8_t result = 0U;
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8000e7e:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj) 
{
  uint8_t i;
  uint8_t result = 0U;
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8000e82:	2901      	cmp	r1, #1
 8000e84:	d954      	bls.n	8000f30 <XMC_USBD_DeviceGetState+0xd0>
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8000e86:	6b95      	ldr	r5, [r2, #56]	; 0x38
 8000e88:	4e3a      	ldr	r6, [pc, #232]	; (8000f74 <XMC_USBD_DeviceGetState+0x114>)
 8000e8a:	072d      	lsls	r5, r5, #28
 8000e8c:	d461      	bmi.n	8000f52 <XMC_USBD_DeviceGetState+0xf2>
 8000e8e:	6bb5      	ldr	r5, [r6, #56]	; 0x38
    {
      result = 1U;
 8000e90:	f015 0f10 	tst.w	r5, #16
 8000e94:	bf18      	it	ne
 8000e96:	2301      	movne	r3, #1
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj) 
{
  uint8_t i;
  uint8_t result = 0U;
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8000e98:	2902      	cmp	r1, #2
 8000e9a:	d049      	beq.n	8000f30 <XMC_USBD_DeviceGetState+0xd0>
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8000e9c:	6ed5      	ldr	r5, [r2, #108]	; 0x6c
 8000e9e:	4e35      	ldr	r6, [pc, #212]	; (8000f74 <XMC_USBD_DeviceGetState+0x114>)
 8000ea0:	072d      	lsls	r5, r5, #28
 8000ea2:	d462      	bmi.n	8000f6a <XMC_USBD_DeviceGetState+0x10a>
 8000ea4:	6ef5      	ldr	r5, [r6, #108]	; 0x6c
    {
      result = 1U;
 8000ea6:	f015 0f10 	tst.w	r5, #16
 8000eaa:	bf18      	it	ne
 8000eac:	2301      	movne	r3, #1
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj) 
{
  uint8_t i;
  uint8_t result = 0U;
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8000eae:	2903      	cmp	r1, #3
 8000eb0:	d03e      	beq.n	8000f30 <XMC_USBD_DeviceGetState+0xd0>
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8000eb2:	f8d2 50a0 	ldr.w	r5, [r2, #160]	; 0xa0
 8000eb6:	4e2f      	ldr	r6, [pc, #188]	; (8000f74 <XMC_USBD_DeviceGetState+0x114>)
 8000eb8:	072d      	lsls	r5, r5, #28
 8000eba:	d454      	bmi.n	8000f66 <XMC_USBD_DeviceGetState+0x106>
 8000ebc:	f8d6 50a0 	ldr.w	r5, [r6, #160]	; 0xa0
    {
      result = 1U;
 8000ec0:	f015 0f10 	tst.w	r5, #16
 8000ec4:	bf18      	it	ne
 8000ec6:	2301      	movne	r3, #1
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj) 
{
  uint8_t i;
  uint8_t result = 0U;
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8000ec8:	2904      	cmp	r1, #4
 8000eca:	d031      	beq.n	8000f30 <XMC_USBD_DeviceGetState+0xd0>
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8000ecc:	f8d2 50d4 	ldr.w	r5, [r2, #212]	; 0xd4
 8000ed0:	4e28      	ldr	r6, [pc, #160]	; (8000f74 <XMC_USBD_DeviceGetState+0x114>)
 8000ed2:	072d      	lsls	r5, r5, #28
 8000ed4:	d445      	bmi.n	8000f62 <XMC_USBD_DeviceGetState+0x102>
 8000ed6:	f8d6 50d4 	ldr.w	r5, [r6, #212]	; 0xd4
    {
      result = 1U;
 8000eda:	f015 0f10 	tst.w	r5, #16
 8000ede:	bf18      	it	ne
 8000ee0:	2301      	movne	r3, #1
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj) 
{
  uint8_t i;
  uint8_t result = 0U;
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8000ee2:	2905      	cmp	r1, #5
 8000ee4:	d024      	beq.n	8000f30 <XMC_USBD_DeviceGetState+0xd0>
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8000ee6:	f8d2 5108 	ldr.w	r5, [r2, #264]	; 0x108
 8000eea:	4e22      	ldr	r6, [pc, #136]	; (8000f74 <XMC_USBD_DeviceGetState+0x114>)
 8000eec:	072d      	lsls	r5, r5, #28
 8000eee:	d436      	bmi.n	8000f5e <XMC_USBD_DeviceGetState+0xfe>
 8000ef0:	f8d6 5108 	ldr.w	r5, [r6, #264]	; 0x108
    {
      result = 1U;
 8000ef4:	f015 0f10 	tst.w	r5, #16
 8000ef8:	bf18      	it	ne
 8000efa:	2301      	movne	r3, #1
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj) 
{
  uint8_t i;
  uint8_t result = 0U;
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8000efc:	2906      	cmp	r1, #6
 8000efe:	d017      	beq.n	8000f30 <XMC_USBD_DeviceGetState+0xd0>
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8000f00:	f8d2 513c 	ldr.w	r5, [r2, #316]	; 0x13c
 8000f04:	4e1b      	ldr	r6, [pc, #108]	; (8000f74 <XMC_USBD_DeviceGetState+0x114>)
 8000f06:	072d      	lsls	r5, r5, #28
 8000f08:	d427      	bmi.n	8000f5a <XMC_USBD_DeviceGetState+0xfa>
 8000f0a:	f8d6 513c 	ldr.w	r5, [r6, #316]	; 0x13c
    {
      result = 1U;
 8000f0e:	f015 0f10 	tst.w	r5, #16
 8000f12:	bf18      	it	ne
 8000f14:	2301      	movne	r3, #1
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj) 
{
  uint8_t i;
  uint8_t result = 0U;
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8000f16:	2907      	cmp	r1, #7
 8000f18:	d00a      	beq.n	8000f30 <XMC_USBD_DeviceGetState+0xd0>
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8000f1a:	f8d2 1170 	ldr.w	r1, [r2, #368]	; 0x170
 8000f1e:	4d15      	ldr	r5, [pc, #84]	; (8000f74 <XMC_USBD_DeviceGetState+0x114>)
 8000f20:	0709      	lsls	r1, r1, #28
 8000f22:	d418      	bmi.n	8000f56 <XMC_USBD_DeviceGetState+0xf6>
 8000f24:	f8d5 1170 	ldr.w	r1, [r5, #368]	; 0x170
    {
      result = 1U;
 8000f28:	f011 0f10 	tst.w	r1, #16
 8000f2c:	bf18      	it	ne
 8000f2e:	2301      	movne	r3, #1
 8000f30:	f003 0301 	and.w	r3, r3, #1
{
  XMC_USBD_STATE_t state={0U};
  state.speed = XMC_USBD_SPEED_FULL;
  state.connected = xmc_device.IsConnected;
  state.active = XMC_USBD_lDeviceActive(obj);
  state.powered = xmc_device.IsPowered;
 8000f34:	f892 21fe 	ldrb.w	r2, [r2, #510]	; 0x1fe
  return state;
 8000f38:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8000f3c:	f362 0000 	bfi	r0, r2, #0, #1
 8000f40:	f364 0041 	bfi	r0, r4, #1, #1
 8000f44:	f363 0082 	bfi	r0, r3, #2, #1
 8000f48:	2301      	movs	r3, #1
 8000f4a:	f363 00c4 	bfi	r0, r3, #3, #2
}
 8000f4e:	bc70      	pop	{r4, r5, r6}
 8000f50:	4770      	bx	lr
  uint8_t result = 0U;
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
    {
      result = 1U;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e7a0      	b.n	8000e98 <XMC_USBD_DeviceGetState+0x38>
 8000f56:	2301      	movs	r3, #1
 8000f58:	e7ea      	b.n	8000f30 <XMC_USBD_DeviceGetState+0xd0>
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e7db      	b.n	8000f16 <XMC_USBD_DeviceGetState+0xb6>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e7cc      	b.n	8000efc <XMC_USBD_DeviceGetState+0x9c>
 8000f62:	2301      	movs	r3, #1
 8000f64:	e7bd      	b.n	8000ee2 <XMC_USBD_DeviceGetState+0x82>
 8000f66:	2301      	movs	r3, #1
 8000f68:	e7ae      	b.n	8000ec8 <XMC_USBD_DeviceGetState+0x68>
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e79f      	b.n	8000eae <XMC_USBD_DeviceGetState+0x4e>
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj) 
{
  uint8_t i;
  uint8_t result = 0U;
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8000f6e:	4603      	mov	r3, r0
 8000f70:	e7e0      	b.n	8000f34 <XMC_USBD_DeviceGetState+0xd4>
 8000f72:	bf00      	nop
 8000f74:	1fff10ec 	.word	0x1fff10ec

08000f78 <XMC_USBD_DeviceSetAddress>:
 * Sets the USB device address.
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceSetAddress(const uint8_t address,const XMC_USBD_SET_ADDRESS_STAGE_t stage) 
{
  dcfg_data_t data;
  data.d32 = xmc_device.device_register->dcfg;
 8000f78:	4b04      	ldr	r3, [pc, #16]	; (8000f8c <XMC_USBD_DeviceSetAddress+0x14>)
 8000f7a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8000f7e:	681a      	ldr	r2, [r3, #0]
  if (stage == XMC_USBD_SET_ADDRESS_STAGE_SETUP)
 8000f80:	b911      	cbnz	r1, 8000f88 <XMC_USBD_DeviceSetAddress+0x10>
  {
    data.b.devaddr = address;
 8000f82:	f360 120a 	bfi	r2, r0, #4, #7
    xmc_device.device_register->dcfg = data.d32;
 8000f86:	601a      	str	r2, [r3, #0]
  }
	return XMC_USBD_STATUS_OK;
}
 8000f88:	2000      	movs	r0, #0
 8000f8a:	4770      	bx	lr
 8000f8c:	1fff10ec 	.word	0x1fff10ec

08000f90 <XMC_USBD_EndpointStall>:
 * Set/clear stall on the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointStall(const uint8_t ep_addr, const bool stall) 
{
  depctl_data_t data;
  XMC_USBD_EP_t *ep = &xmc_device.ep[(ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK)];
 8000f90:	f000 020f 	and.w	r2, r0, #15
  if (stall)
 8000f94:	b1e9      	cbz	r1, 8000fd2 <XMC_USBD_EndpointStall+0x42>
  {
    if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8000f96:	2334      	movs	r3, #52	; 0x34
{
  depctl_data_t data;
  XMC_USBD_EP_t *ep = &xmc_device.ep[(ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK)];
  if (stall)
  {
    if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
 8000f98:	f010 0f80 	tst.w	r0, #128	; 0x80
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8000f9c:	fb03 f302 	mul.w	r3, r3, r2
 8000fa0:	481d      	ldr	r0, [pc, #116]	; (8001018 <XMC_USBD_EndpointStall+0x88>)
 8000fa2:	5cc3      	ldrb	r3, [r0, r3]
 8000fa4:	f003 030f 	and.w	r3, r3, #15
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
    }
    else
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8000fa8:	bf0b      	itete	eq
 8000faa:	eb00 0383 	addeq.w	r3, r0, r3, lsl #2
  if (stall)
  {
    if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8000fae:	336a      	addne	r3, #106	; 0x6a
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
    }
    else
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8000fb0:	f8d3 11c4 	ldreq.w	r1, [r3, #452]	; 0x1c4
  if (stall)
  {
    if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8000fb4:	f850 1023 	ldrne.w	r1, [r0, r3, lsl #2]
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
    }
    else
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8000fb8:	680b      	ldr	r3, [r1, #0]
      data.b.stall = 1U;
 8000fba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8000fbe:	600b      	str	r3, [r1, #0]
    }
    ep->isStalled = 1U;
 8000fc0:	2334      	movs	r3, #52	; 0x34
 8000fc2:	fb03 0202 	mla	r2, r3, r2, r0
			xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
		}
		ep->isStalled = 0U;
	}
	return XMC_USBD_STATUS_OK;
}
 8000fc6:	2000      	movs	r0, #0
      /*set stall bit */
      data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
      data.b.stall = 1U;
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
    }
    ep->isStalled = 1U;
 8000fc8:	7913      	ldrb	r3, [r2, #4]
 8000fca:	f043 0320 	orr.w	r3, r3, #32
 8000fce:	7113      	strb	r3, [r2, #4]
			xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
		}
		ep->isStalled = 0U;
	}
	return XMC_USBD_STATUS_OK;
}
 8000fd0:	4770      	bx	lr

/**
 * Set/clear stall on the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointStall(const uint8_t ep_addr, const bool stall) 
{
 8000fd2:	b410      	push	{r4}
  else
  {
    /* just clear stall bit */
		if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
		{
			data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8000fd4:	2334      	movs	r3, #52	; 0x34
    ep->isStalled = 1U;
  }
  else
  {
    /* just clear stall bit */
		if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
 8000fd6:	f010 0f80 	tst.w	r0, #128	; 0x80
		{
			data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8000fda:	fb03 f302 	mul.w	r3, r3, r2
 8000fde:	480e      	ldr	r0, [pc, #56]	; (8001018 <XMC_USBD_EndpointStall+0x88>)
 8000fe0:	5cc3      	ldrb	r3, [r0, r3]
 8000fe2:	f003 030f 	and.w	r3, r3, #15
			data.b.setd0pid = 1U; /* reset pid to 0 */
			xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
		}
		else
		{
			data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8000fe6:	bf0b      	itete	eq
 8000fe8:	eb00 0383 	addeq.w	r3, r0, r3, lsl #2
  else
  {
    /* just clear stall bit */
		if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
		{
			data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8000fec:	336a      	addne	r3, #106	; 0x6a
			data.b.setd0pid = 1U; /* reset pid to 0 */
			xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
		}
		else
		{
			data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8000fee:	f8d3 41c4 	ldreq.w	r4, [r3, #452]	; 0x1c4
  else
  {
    /* just clear stall bit */
		if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
		{
			data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8000ff2:	f850 4023 	ldrne.w	r4, [r0, r3, lsl #2]
			data.b.setd0pid = 1U; /* reset pid to 0 */
			xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
		}
		else
		{
			data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8000ff6:	6823      	ldr	r3, [r4, #0]
			data.b.stall = 0U;
 8000ff8:	f361 5355 	bfi	r3, r1, #21, #1
			data.b.setd0pid = 1U; /* reset pid to 0 */
 8000ffc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
			xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8001000:	6023      	str	r3, [r4, #0]
		}
		ep->isStalled = 0U;
 8001002:	2334      	movs	r3, #52	; 0x34
 8001004:	fb03 0202 	mla	r2, r3, r2, r0
	}
	return XMC_USBD_STATUS_OK;
}
 8001008:	f85d 4b04 	ldr.w	r4, [sp], #4
			data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
			data.b.stall = 0U;
			data.b.setd0pid = 1U; /* reset pid to 0 */
			xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
		}
		ep->isStalled = 0U;
 800100c:	7913      	ldrb	r3, [r2, #4]
 800100e:	f36f 1345 	bfc	r3, #5, #1
	}
	return XMC_USBD_STATUS_OK;
}
 8001012:	2000      	movs	r0, #0
			data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
			data.b.stall = 0U;
			data.b.setd0pid = 1U; /* reset pid to 0 */
			xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
		}
		ep->isStalled = 0U;
 8001014:	7113      	strb	r3, [r2, #4]
	}
	return XMC_USBD_STATUS_OK;
}
 8001016:	4770      	bx	lr
 8001018:	1fff10ec 	.word	0x1fff10ec

0800101c <XMC_USBD_EndpointAbort>:

/**
 * Aborts the data transfer on the selected endpoint
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointAbort(const uint8_t ep_addr) {
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 800101c:	f000 000f 	and.w	r0, r0, #15
  if (ep->address_u.address_st.direction)
 8001020:	2234      	movs	r2, #52	; 0x34
 8001022:	fb02 f200 	mul.w	r2, r2, r0
 8001026:	4b0d      	ldr	r3, [pc, #52]	; (800105c <XMC_USBD_EndpointAbort+0x40>)
 8001028:	5c99      	ldrb	r1, [r3, r2]
 800102a:	441a      	add	r2, r3
 800102c:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep->inInUse = 0U;
 8001030:	6851      	ldr	r1, [r2, #4]
  }
  if (!ep->address_u.address_st.direction)
  {
    ep->outInUse = 0U;
 8001032:	bf0c      	ite	eq
 8001034:	f021 0110 	biceq.w	r1, r1, #16
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointAbort(const uint8_t ep_addr) {
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
  if (ep->address_u.address_st.direction)
  {
    ep->inInUse = 0U;
 8001038:	f021 0108 	bicne.w	r1, r1, #8
 800103c:	6051      	str	r1, [r2, #4]
  }
  if (!ep->address_u.address_st.direction)
  {
    ep->outInUse = 0U;
  }
  ep->isStalled = 0U;
 800103e:	2234      	movs	r2, #52	; 0x34
 8001040:	fb02 3300 	mla	r3, r2, r0, r3
  ep->outBytesAvailable = 0U;
 8001044:	2000      	movs	r0, #0
  }
  if (!ep->address_u.address_st.direction)
  {
    ep->outInUse = 0U;
  }
  ep->isStalled = 0U;
 8001046:	791a      	ldrb	r2, [r3, #4]
  ep->outBytesAvailable = 0U;
  ep->outOffset = 0U;
  ep->xferLength = 0U;
  ep->xferCount = 0U;
 8001048:	62d8      	str	r0, [r3, #44]	; 0x2c
  }
  if (!ep->address_u.address_st.direction)
  {
    ep->outInUse = 0U;
  }
  ep->isStalled = 0U;
 800104a:	f36f 1245 	bfc	r2, #5, #1
 800104e:	711a      	strb	r2, [r3, #4]
  ep->outBytesAvailable = 0U;
 8001050:	6118      	str	r0, [r3, #16]
  ep->outOffset = 0U;
 8001052:	6198      	str	r0, [r3, #24]
  ep->xferLength = 0U;
 8001054:	6298      	str	r0, [r3, #40]	; 0x28
  ep->xferCount = 0U;
  ep->xferTotal = 0U;
 8001056:	6318      	str	r0, [r3, #48]	; 0x30

  return XMC_USBD_STATUS_OK;
}
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	1fff10ec 	.word	0x1fff10ec

08001060 <XMC_USBD_EndpointUnconfigure>:

/**
 * Unconfigure the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointUnconfigure(const uint8_t ep_addr) 
{
 8001060:	b5f0      	push	{r4, r5, r6, r7, lr}
  depctl_data_t data;
	daint_data_t daintmsk;
	XMC_USBD_STATUS_t result;
	uint32_t number_temp;
  data.d32 = 0U;  
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 8001062:	4b3d      	ldr	r3, [pc, #244]	; (8001158 <XMC_USBD_EndpointUnconfigure+0xf8>)
/**
 * Unconfigure the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointUnconfigure(const uint8_t ep_addr) 
{
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 8001064:	f000 000f 	and.w	r0, r0, #15
	daint_data_t daintmsk;
	XMC_USBD_STATUS_t result;
	uint32_t number_temp;
  data.d32 = 0U;  
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 8001068:	2134      	movs	r1, #52	; 0x34
 800106a:	fb01 f100 	mul.w	r1, r1, r0
 800106e:	185a      	adds	r2, r3, r1
 8001070:	f813 e001 	ldrb.w	lr, [r3, r1]
  /* if not configured return an error */
  if (!ep->isConfigured)
 8001074:	7914      	ldrb	r4, [r2, #4]
  depctl_data_t data;
	daint_data_t daintmsk;
	XMC_USBD_STATUS_t result;
	uint32_t number_temp;
  data.d32 = 0U;  
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 8001076:	f8d3 71a4 	ldr.w	r7, [r3, #420]	; 0x1a4
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
  /* if not configured return an error */
  if (!ep->isConfigured)
 800107a:	f014 0f04 	tst.w	r4, #4
	daint_data_t daintmsk;
	XMC_USBD_STATUS_t result;
	uint32_t number_temp;
  data.d32 = 0U;  
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 800107e:	f00e 060f 	and.w	r6, lr, #15
  depctl_data_t data;
	daint_data_t daintmsk;
	XMC_USBD_STATUS_t result;
	uint32_t number_temp;
  data.d32 = 0U;  
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 8001082:	69fd      	ldr	r5, [r7, #28]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
  depctl_data_t data;
	daint_data_t daintmsk;
	XMC_USBD_STATUS_t result;
	uint32_t number_temp;
  data.d32 = 0U;  
 8001084:	f04f 0100 	mov.w	r1, #0
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
  /* if not configured return an error */
  if (!ep->isConfigured)
 8001088:	d05a      	beq.n	8001140 <XMC_USBD_EndpointUnconfigure+0xe0>
    data.b.usbactep = 0U;
    data.b.epdis =  1U;
    data.b.snak =  1U;
    data.b.stall =  0U;
    ep->isConfigured =  0U;
    ep->isStalled =  0U;
 800108a:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
 800108e:	f36f 1445 	bfc	r4, #5, #1
 8001092:	7114      	strb	r4, [r2, #4]
    ep->outInUse =  0U;
 8001094:	6854      	ldr	r4, [r2, #4]
 8001096:	f024 0410 	bic.w	r4, r4, #16
 800109a:	6054      	str	r4, [r2, #4]
    ep->inInUse =  0U;
 800109c:	6854      	ldr	r4, [r2, #4]
     result = XMC_USBD_STATUS_ERROR;
  }
  else
  {
    /* disable the endpoint, deactivate it and only send naks */
    data.b.usbactep = 0U;
 800109e:	f361 31cf 	bfi	r1, r1, #15, #1
    data.b.epdis =  1U;
    data.b.snak =  1U;
 80010a2:	f041 4190 	orr.w	r1, r1, #1207959552	; 0x48000000
    data.b.stall =  0U;
    ep->isConfigured =  0U;
    ep->isStalled =  0U;
    ep->outInUse =  0U;
    ep->inInUse =  0U;
 80010a6:	f024 0408 	bic.w	r4, r4, #8
	daint_data_t daintmsk;
	XMC_USBD_STATUS_t result;
	uint32_t number_temp;
  data.d32 = 0U;  
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 80010aa:	f04f 0c01 	mov.w	ip, #1
    ep->isConfigured =  0U;
    ep->isStalled =  0U;
    ep->outInUse =  0U;
    ep->inInUse =  0U;
    /* chose register based on the direction. Control Endpoint need both */
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80010ae:	f01e 0f80 	tst.w	lr, #128	; 0x80
  {
    /* disable the endpoint, deactivate it and only send naks */
    data.b.usbactep = 0U;
    data.b.epdis =  1U;
    data.b.snak =  1U;
    data.b.stall =  0U;
 80010b2:	f36f 5155 	bfc	r1, #21, #1
    ep->isConfigured =  0U;
    ep->isStalled =  0U;
    ep->outInUse =  0U;
    ep->inInUse =  0U;
 80010b6:	6054      	str	r4, [r2, #4]
	daint_data_t daintmsk;
	XMC_USBD_STATUS_t result;
	uint32_t number_temp;
  data.d32 = 0U;  
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 80010b8:	fa0c fc06 	lsl.w	ip, ip, r6
    ep->isConfigured =  0U;
    ep->isStalled =  0U;
    ep->outInUse =  0U;
    ep->inInUse =  0U;
    /* chose register based on the direction. Control Endpoint need both */
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80010bc:	d02f      	beq.n	800111e <XMC_USBD_EndpointUnconfigure+0xbe>
    {
      /* disable endpoint configuration */
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 80010be:	f106 0e6a 	add.w	lr, r6, #106	; 0x6a
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 80010c2:	ea6f 040c 	mvn.w	r4, ip
    ep->inInUse =  0U;
    /* chose register based on the direction. Control Endpoint need both */
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
    {
      /* disable endpoint configuration */
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 80010c6:	f853 e02e 	ldr.w	lr, [r3, lr, lsl #2]
 80010ca:	f8ce 1000 	str.w	r1, [lr]
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
    }
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80010ce:	7912      	ldrb	r2, [r2, #4]
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
    {
      /* disable endpoint configuration */
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 80010d0:	fa1f fe84 	uxth.w	lr, r4
 80010d4:	ea0e 0c05 	and.w	ip, lr, r5
    }
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80010d8:	0792      	lsls	r2, r2, #30
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
    {
      /* disable endpoint configuration */
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 80010da:	f36c 050f 	bfi	r5, ip, #0, #16
    }
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80010de:	d10d      	bne.n	80010fc <XMC_USBD_EndpointUnconfigure+0x9c>
    {
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
      daintmsk.ep.out = (uint16_t)((uint32_t)daintmsk.ep.out & (~(uint32_t)number_temp));
      if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 80010e0:	4a1e      	ldr	r2, [pc, #120]	; (800115c <XMC_USBD_EndpointUnconfigure+0xfc>)
 80010e2:	6812      	ldr	r2, [r2, #0]
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
    }
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
    {
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 80010e4:	eb03 0686 	add.w	r6, r3, r6, lsl #2
      daintmsk.ep.out = (uint16_t)((uint32_t)daintmsk.ep.out & (~(uint32_t)number_temp));
      if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 80010e8:	7b52      	ldrb	r2, [r2, #13]
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
    }
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
    {
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 80010ea:	f8d6 61c4 	ldr.w	r6, [r6, #452]	; 0x1c4
      daintmsk.ep.out = (uint16_t)((uint32_t)daintmsk.ep.out & (~(uint32_t)number_temp));
 80010ee:	ea0e 4e15 	and.w	lr, lr, r5, lsr #16
      if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 80010f2:	2a01      	cmp	r2, #1
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
    }
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
    {
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 80010f4:	6031      	str	r1, [r6, #0]
      daintmsk.ep.out = (uint16_t)((uint32_t)daintmsk.ep.out & (~(uint32_t)number_temp));
 80010f6:	f36e 451f 	bfi	r5, lr, #16, #16
      if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 80010fa:	d028      	beq.n	800114e <XMC_USBD_EndpointUnconfigure+0xee>
      {
        xmc_device.device_register->dtknqr4_fifoemptymsk &= ~number_temp;
      }
    }
    xmc_device.device_register->daintmsk = daintmsk.d32;
    XMC_USBD_lUnassignFifo(ep->txFifoNum); /* free fifo */
 80010fc:	2234      	movs	r2, #52	; 0x34
 80010fe:	fb02 3000 	mla	r0, r2, r0, r3
      if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
      {
        xmc_device.device_register->dtknqr4_fifoemptymsk &= ~number_temp;
      }
    }
    xmc_device.device_register->daintmsk = daintmsk.d32;
 8001102:	61fd      	str	r5, [r7, #28]
    XMC_USBD_lUnassignFifo(ep->txFifoNum); /* free fifo */
 8001104:	8880      	ldrh	r0, [r0, #4]
 * Mark an used tx fifo as free.
 * @param[in] fifo_nr Fifo number to free
 */
static void XMC_USBD_lUnassignFifo(const uint8_t fifo_nr) 
{
  xmc_device.txfifomsk = (uint16_t)((uint32_t)xmc_device.txfifomsk & (uint32_t)(~((uint32_t)((uint32_t)1U << fifo_nr))));
 8001106:	f8b3 11fc 	ldrh.w	r1, [r3, #508]	; 0x1fc
 800110a:	f3c0 1083 	ubfx	r0, r0, #6, #4
 800110e:	2201      	movs	r2, #1
 8001110:	4082      	lsls	r2, r0
 8001112:	ea21 0202 	bic.w	r2, r1, r2
 8001116:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
        xmc_device.device_register->dtknqr4_fifoemptymsk &= ~number_temp;
      }
    }
    xmc_device.device_register->daintmsk = daintmsk.d32;
    XMC_USBD_lUnassignFifo(ep->txFifoNum); /* free fifo */
    result = XMC_USBD_STATUS_OK;
 800111a:	2000      	movs	r0, #0
 800111c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ep->isConfigured =  0U;
    ep->isStalled =  0U;
    ep->outInUse =  0U;
    ep->inInUse =  0U;
    /* chose register based on the direction. Control Endpoint need both */
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 800111e:	7912      	ldrb	r2, [r2, #4]
 8001120:	0794      	lsls	r4, r2, #30
 8001122:	d10f      	bne.n	8001144 <XMC_USBD_EndpointUnconfigure+0xe4>
    {
      /* disable endpoint configuration */
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 8001124:	f106 026a 	add.w	r2, r6, #106	; 0x6a
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 8001128:	ea6f 040c 	mvn.w	r4, ip
 800112c:	fa1f fe84 	uxth.w	lr, r4
    ep->inInUse =  0U;
    /* chose register based on the direction. Control Endpoint need both */
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
    {
      /* disable endpoint configuration */
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 8001130:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 8001134:	ea0e 0c05 	and.w	ip, lr, r5
 8001138:	f36c 050f 	bfi	r5, ip, #0, #16
    ep->inInUse =  0U;
    /* chose register based on the direction. Control Endpoint need both */
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
    {
      /* disable endpoint configuration */
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 800113c:	6011      	str	r1, [r2, #0]
 800113e:	e7cf      	b.n	80010e0 <XMC_USBD_EndpointUnconfigure+0x80>
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
  /* if not configured return an error */
  if (!ep->isConfigured)
  {
     result = XMC_USBD_STATUS_ERROR;
 8001140:	2001      	movs	r0, #1
 8001142:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001144:	ea6f 040c 	mvn.w	r4, ip
 8001148:	fa1f fe84 	uxth.w	lr, r4
 800114c:	e7c8      	b.n	80010e0 <XMC_USBD_EndpointUnconfigure+0x80>
    {
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
      daintmsk.ep.out = (uint16_t)((uint32_t)daintmsk.ep.out & (~(uint32_t)number_temp));
      if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
      {
        xmc_device.device_register->dtknqr4_fifoemptymsk &= ~number_temp;
 800114e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001150:	4014      	ands	r4, r2
 8001152:	637c      	str	r4, [r7, #52]	; 0x34
 8001154:	e7d2      	b.n	80010fc <XMC_USBD_EndpointUnconfigure+0x9c>
 8001156:	bf00      	nop
 8001158:	1fff10ec 	.word	0x1fff10ec
 800115c:	1fff10e8 	.word	0x1fff10e8

08001160 <XMC_USBD_GetFrameNumber>:
 **/
uint16_t XMC_USBD_GetFrameNumber(void) 
{
  uint16_t result;
  dsts_data_t dsts;
  dsts.d32 = xmc_device.device_register->dsts;
 8001160:	4b03      	ldr	r3, [pc, #12]	; (8001170 <XMC_USBD_GetFrameNumber+0x10>)
 8001162:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001166:	6898      	ldr	r0, [r3, #8]
  result = (uint16_t)dsts.b.soffn;
  return result;
}
 8001168:	f3c0 200d 	ubfx	r0, r0, #8, #14
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	1fff10ec 	.word	0x1fff10ec

08001174 <XMC_USBD_IsEnumDone>:
 * This should not be used for the actual USB enumeration completion status. For the actual USB enumeration status,
 * the application layer should check for the completion of USB standard request Set configuration.
 **/
uint32_t XMC_USBD_IsEnumDone(void)
{
  return (uint32_t)((uint8_t)xmc_device.IsConnected && (uint8_t)xmc_device.IsPowered);
 8001174:	4b05      	ldr	r3, [pc, #20]	; (800118c <XMC_USBD_IsEnumDone+0x18>)
 8001176:	f893 01fe 	ldrb.w	r0, [r3, #510]	; 0x1fe
 800117a:	f000 0005 	and.w	r0, r0, #5
}
 800117e:	f1a0 0005 	sub.w	r0, r0, #5
 8001182:	fab0 f080 	clz	r0, r0
 8001186:	0940      	lsrs	r0, r0, #5
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	1fff10ec 	.word	0x1fff10ec

08001190 <XMC_USBD_Uninitialize>:
 **/
XMC_USBD_STATUS_t XMC_USBD_Uninitialize() 
{
  /* Disconnect the device */
  dctl_data_t dctl;
	dctl.d32 = xmc_device.device_register->dctl;
 8001190:	4807      	ldr	r0, [pc, #28]	; (80011b0 <XMC_USBD_Uninitialize+0x20>)
 8001192:	f8d0 21a4 	ldr.w	r2, [r0, #420]	; 0x1a4

/**
 * Uninitializes the USB device
 **/
XMC_USBD_STATUS_t XMC_USBD_Uninitialize() 
{
 8001196:	b508      	push	{r3, lr}
  /* Disconnect the device */
  dctl_data_t dctl;
	dctl.d32 = xmc_device.device_register->dctl;
 8001198:	6853      	ldr	r3, [r2, #4]
  dctl.b.sftdiscon = 1U;
 800119a:	f043 0302 	orr.w	r3, r3, #2
  xmc_device.device_register->dctl = dctl.d32;
 800119e:	6053      	str	r3, [r2, #4]
  /* clean up */
  memset((void*)&xmc_device,0U,sizeof(xmc_device));
 80011a0:	2100      	movs	r1, #0
 80011a2:	f44f 7202 	mov.w	r2, #520	; 0x208
 80011a6:	f00b fa08 	bl	800c5ba <memset>
  return XMC_USBD_STATUS_OK;
}
 80011aa:	2000      	movs	r0, #0
 80011ac:	bd08      	pop	{r3, pc}
 80011ae:	bf00      	nop
 80011b0:	1fff10ec 	.word	0x1fff10ec

080011b4 <XMC_USBD_EndpointConfigure>:
 * Configures the given endpoint
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointConfigure(const uint8_t ep_addr,
		                                     const XMC_USBD_ENDPOINT_TYPE_t ep_type,
		                                     const uint16_t ep_max_packet_size) 
{
 80011b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  daint_data_t daintmsk;
  XMC_USBD_EP_t *ep;
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 80011b8:	4d9a      	ldr	r5, [pc, #616]	; (8001424 <XMC_USBD_EndpointConfigure+0x270>)
  else
  {
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE_EP0;
  }
  /* transfer buffer */
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
 80011ba:	f8df 826c 	ldr.w	r8, [pc, #620]	; 8001428 <XMC_USBD_EndpointConfigure+0x274>
		                                     const XMC_USBD_ENDPOINT_TYPE_t ep_type,
		                                     const uint16_t ep_max_packet_size) 
{
  daint_data_t daintmsk;
  XMC_USBD_EP_t *ep;
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 80011be:	f8d5 31a4 	ldr.w	r3, [r5, #420]	; 0x1a4
  }
  /* transfer buffer */
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
  /* buffer size*/
  ep->inBufferSize = XMC_USBD_EP_IN_BUFFERSIZE[ep->address_u.address_st.number];
 80011c2:	f8df a268 	ldr.w	sl, [pc, #616]	; 800142c <XMC_USBD_EndpointConfigure+0x278>
		                                     const XMC_USBD_ENDPOINT_TYPE_t ep_type,
		                                     const uint16_t ep_max_packet_size) 
{
  daint_data_t daintmsk;
  XMC_USBD_EP_t *ep;
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 80011c6:	f8d3 e01c 	ldr.w	lr, [r3, #28]
  /* transfer buffer */
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
  /* buffer size*/
  ep->inBufferSize = XMC_USBD_EP_IN_BUFFERSIZE[ep->address_u.address_st.number];
  ep->outBufferSize = XMC_USBD_EP_OUT_BUFFERSIZE[ep->address_u.address_st.number];
 80011ca:	f8df 9264 	ldr.w	r9, [pc, #612]	; 8001430 <XMC_USBD_EndpointConfigure+0x27c>
		                                     const uint16_t ep_max_packet_size) 
{
  daint_data_t daintmsk;
  XMC_USBD_EP_t *ep;
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
  ep =&xmc_device.ep[ep_addr & (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 80011ce:	f000 0c0f 	and.w	ip, r0, #15
  memset((void*)ep,0x0U,sizeof(XMC_USBD_EP_t)); /* clear endpoint structure */
 80011d2:	2734      	movs	r7, #52	; 0x34
 80011d4:	fb07 f70c 	mul.w	r7, r7, ip
 80011d8:	19ee      	adds	r6, r5, r7
 80011da:	f106 0308 	add.w	r3, r6, #8
 80011de:	2400      	movs	r4, #0
 80011e0:	51ec      	str	r4, [r5, r7]
 80011e2:	6074      	str	r4, [r6, #4]
 80011e4:	f843 4b04 	str.w	r4, [r3], #4
 80011e8:	f843 4b04 	str.w	r4, [r3], #4
 80011ec:	f843 4b04 	str.w	r4, [r3], #4
 80011f0:	f843 4b04 	str.w	r4, [r3], #4
 80011f4:	f843 4b04 	str.w	r4, [r3], #4
 80011f8:	f843 4b04 	str.w	r4, [r3], #4
 80011fc:	f843 4b04 	str.w	r4, [r3], #4
 8001200:	f843 4b04 	str.w	r4, [r3], #4
 8001204:	f843 4b04 	str.w	r4, [r3], #4
 8001208:	f843 4b04 	str.w	r4, [r3], #4
 800120c:	601c      	str	r4, [r3, #0]
  /* do ep configuration */
  ep->address_u.address = ep_addr;
  ep->isConfigured = 1U;
 800120e:	7933      	ldrb	r3, [r6, #4]
  XMC_USBD_EP_t *ep;
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
  ep =&xmc_device.ep[ep_addr & (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
  memset((void*)ep,0x0U,sizeof(XMC_USBD_EP_t)); /* clear endpoint structure */
  /* do ep configuration */
  ep->address_u.address = ep_addr;
 8001210:	55e8      	strb	r0, [r5, r7]
  ep->isConfigured = 1U;
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	7133      	strb	r3, [r6, #4]
  ep->maxPacketSize = (uint8_t)ep_max_packet_size;
 8001218:	6874      	ldr	r4, [r6, #4]
 800121a:	4633      	mov	r3, r6
 800121c:	f362 24d1 	bfi	r4, r2, #11, #7
 8001220:	f843 4f04 	str.w	r4, [r3, #4]!
  {
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE;
  }
  else
  {
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE_EP0;
 8001224:	2800      	cmp	r0, #0
 8001226:	685c      	ldr	r4, [r3, #4]
 8001228:	f64f 70c0 	movw	r0, #65472	; 0xffc0
 800122c:	bf08      	it	eq
 800122e:	2040      	moveq	r0, #64	; 0x40
 8001230:	f360 0412 	bfi	r4, r0, #0, #19
 8001234:	605c      	str	r4, [r3, #4]
  }
  /* transfer buffer */
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
 8001236:	5deb      	ldrb	r3, [r5, r7]
 8001238:	f003 030f 	and.w	r3, r3, #15
 800123c:	0218      	lsls	r0, r3, #8
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
 800123e:	f508 6be0 	add.w	fp, r8, #1792	; 0x700
  else
  {
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE_EP0;
  }
  /* transfer buffer */
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
 8001242:	eb08 0400 	add.w	r4, r8, r0
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
 8001246:	eb00 080b 	add.w	r8, r0, fp
  /* buffer size*/
  ep->inBufferSize = XMC_USBD_EP_IN_BUFFERSIZE[ep->address_u.address_st.number];
 800124a:	f85a 0023 	ldr.w	r0, [sl, r3, lsl #2]
 800124e:	6230      	str	r0, [r6, #32]
  ep->outBufferSize = XMC_USBD_EP_OUT_BUFFERSIZE[ep->address_u.address_st.number];
 8001250:	f859 0023 	ldr.w	r0, [r9, r3, lsl #2]
 8001254:	6170      	str	r0, [r6, #20]
  else
  {
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE_EP0;
  }
  /* transfer buffer */
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
 8001256:	61f4      	str	r4, [r6, #28]
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
 8001258:	f8c6 800c 	str.w	r8, [r6, #12]
  /* buffer size*/
  ep->inBufferSize = XMC_USBD_EP_IN_BUFFERSIZE[ep->address_u.address_st.number];
  ep->outBufferSize = XMC_USBD_EP_OUT_BUFFERSIZE[ep->address_u.address_st.number];
  /* is in */
  if ((ep->address_u.address_st.direction == 1U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 800125c:	5de8      	ldrb	r0, [r5, r7]
 800125e:	0600      	lsls	r0, r0, #24
 8001260:	d41f      	bmi.n	80012a2 <XMC_USBD_EndpointConfigure+0xee>
 8001262:	2900      	cmp	r1, #0
 8001264:	d07f      	beq.n	8001366 <XMC_USBD_EndpointConfigure+0x1b2>
  }
  if ((ep->address_u.address_st.direction == 0U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
  {
    /* is out */
		depctl_data_t data;
		data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8001266:	eb05 0483 	add.w	r4, r5, r3, lsl #2
 800126a:	2001      	movs	r0, #1
 800126c:	f8d4 61c4 	ldr.w	r6, [r4, #452]	; 0x1c4
 8001270:	6834      	ldr	r4, [r6, #0]
 8001272:	4098      	lsls	r0, r3
		/*enable endpoint */
		data.b.usbactep = 1U;
 8001274:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
		/* set ep type */
		data.b.eptype = (uint8_t)ep_type;
 8001278:	f361 4493 	bfi	r4, r1, #18, #2
 800127c:	b280      	uxth	r0, r0
					break;
			}
		}
		else
		{
			data.b.mps = ep_max_packet_size;
 800127e:	f362 040a 	bfi	r4, r2, #0, #11
		}
		/* set first data0 pid */
		data.b.setd0pid = 1U;
 8001282:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
		/* clear stall */
		data.b.stall =(uint8_t) 0U;
 8001286:	f36f 5455 	bfc	r4, #21, #1
		xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32; /* configure endpoint */
		daintmsk.ep.out |=(uint16_t) ((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts */
 800128a:	ea40 401e 	orr.w	r0, r0, lr, lsr #16
		}
		/* set first data0 pid */
		data.b.setd0pid = 1U;
		/* clear stall */
		data.b.stall =(uint8_t) 0U;
		xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32; /* configure endpoint */
 800128e:	6034      	str	r4, [r6, #0]
		daintmsk.ep.out |=(uint16_t) ((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts */
 8001290:	f360 4e1f 	bfi	lr, r0, #16, #16
  }
  xmc_device.device_register->daintmsk = daintmsk.d32;
 8001294:	f8d5 31a4 	ldr.w	r3, [r5, #420]	; 0x1a4
  return XMC_USBD_STATUS_OK;
}
 8001298:	2000      	movs	r0, #0
		/* clear stall */
		data.b.stall =(uint8_t) 0U;
		xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32; /* configure endpoint */
		daintmsk.ep.out |=(uint16_t) ((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts */
  }
  xmc_device.device_register->daintmsk = daintmsk.d32;
 800129a:	f8c3 e01c 	str.w	lr, [r3, #28]
  return XMC_USBD_STATUS_OK;
}
 800129e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  ep->outBufferSize = XMC_USBD_EP_OUT_BUFFERSIZE[ep->address_u.address_st.number];
  /* is in */
  if ((ep->address_u.address_st.direction == 1U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
  {
    depctl_data_t data;
    data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 80012a2:	f103 006a 	add.w	r0, r3, #106	; 0x6a
 80012a6:	f855 6020 	ldr.w	r6, [r5, r0, lsl #2]
 80012aa:	6834      	ldr	r4, [r6, #0]
		/*enable endpoint */
		data.b.usbactep = 1U;
 80012ac:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
		/* set ep type */
		data.b.eptype = (uint8_t)ep_type;
 80012b0:	f361 4493 	bfi	r4, r1, #18, #2
		/* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
 80012b4:	2900      	cmp	r1, #0
 80012b6:	d05f      	beq.n	8001378 <XMC_USBD_EndpointConfigure+0x1c4>
				break;
			}
		}
		else
		{
			data.b.mps = ep_max_packet_size;
 80012b8:	f362 040a 	bfi	r4, r2, #0, #11
 80012bc:	f8b5 01fc 	ldrh.w	r0, [r5, #508]	; 0x1fc
		}
		/* set first data0 pid */
		data.b.setd0pid = 1U;
 80012c0:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
static uint8_t XMC_USBD_lAssignTXFifo(void) 
{
  uint16_t mask = 1U;
  uint8_t i = 0U;
  uint8_t result = 0U;
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
 80012c4:	f010 0701 	ands.w	r7, r0, #1
			data.b.mps = ep_max_packet_size;
		}
		/* set first data0 pid */
		data.b.setd0pid = 1U;
		/* clear stall */
		data.b.stall = 0U;
 80012c8:	f36f 5455 	bfc	r4, #21, #1
static uint8_t XMC_USBD_lAssignTXFifo(void) 
{
  uint16_t mask = 1U;
  uint8_t i = 0U;
  uint8_t result = 0U;
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
 80012cc:	f000 808e 	beq.w	80013ec <XMC_USBD_EndpointConfigure+0x238>
 80012d0:	0787      	lsls	r7, r0, #30
 80012d2:	f140 808e 	bpl.w	80013f2 <XMC_USBD_EndpointConfigure+0x23e>
 80012d6:	0747      	lsls	r7, r0, #29
 80012d8:	f140 808f 	bpl.w	80013fa <XMC_USBD_EndpointConfigure+0x246>
 80012dc:	0707      	lsls	r7, r0, #28
 80012de:	f140 8090 	bpl.w	8001402 <XMC_USBD_EndpointConfigure+0x24e>
 80012e2:	06c7      	lsls	r7, r0, #27
 80012e4:	f140 8091 	bpl.w	800140a <XMC_USBD_EndpointConfigure+0x256>
 80012e8:	0687      	lsls	r7, r0, #26
 80012ea:	f140 8092 	bpl.w	8001412 <XMC_USBD_EndpointConfigure+0x25e>
 80012ee:	0647      	lsls	r7, r0, #25
 80012f0:	f140 8093 	bpl.w	800141a <XMC_USBD_EndpointConfigure+0x266>
  {
    mask = (uint16_t)(mask << 1U);
    i++;
  }
  if ((xmc_device.txfifomsk & mask) == 0U)
 80012f4:	0607      	lsls	r7, r0, #24
 80012f6:	d449      	bmi.n	800138c <XMC_USBD_EndpointConfigure+0x1d8>
 80012f8:	2707      	movs	r7, #7
  uint16_t mask = 1U;
  uint8_t i = 0U;
  uint8_t result = 0U;
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
  {
    mask = (uint16_t)(mask << 1U);
 80012fa:	f04f 0880 	mov.w	r8, #128	; 0x80
    i++;
  }
  if ((xmc_device.txfifomsk & mask) == 0U)
  {
    xmc_device.txfifomsk |= mask;
 80012fe:	ea48 0000 	orr.w	r0, r8, r0
 8001302:	f8a5 01fc 	strh.w	r0, [r5, #508]	; 0x1fc
		/* set first data0 pid */
		data.b.setd0pid = 1U;
		/* clear stall */
		data.b.stall = 0U;
		/* set tx fifo */
		ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
 8001306:	2034      	movs	r0, #52	; 0x34
 8001308:	fb00 fc0c 	mul.w	ip, r0, ip
 800130c:	eb05 090c 	add.w	r9, r5, ip
		data.b.txfnum = ep->txFifoNum;
 8001310:	f367 5499 	bfi	r4, r7, #22, #4
		/* set first data0 pid */
		data.b.setd0pid = 1U;
		/* clear stall */
		data.b.stall = 0U;
		/* set tx fifo */
		ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
 8001314:	f8b9 a004 	ldrh.w	sl, [r9, #4]
 8001318:	f8df 8108 	ldr.w	r8, [pc, #264]	; 8001424 <XMC_USBD_EndpointConfigure+0x270>
 800131c:	f367 1a89 	bfi	sl, r7, #6, #4
 8001320:	f8a9 a004 	strh.w	sl, [r9, #4]
		data.b.txfnum = ep->txFifoNum;
		xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32; /* configure endpoint */
		daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 8001324:	2001      	movs	r0, #1
		/* clear stall */
		data.b.stall = 0U;
		/* set tx fifo */
		ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
		data.b.txfnum = ep->txFifoNum;
		xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32; /* configure endpoint */
 8001326:	6034      	str	r4, [r6, #0]
		daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 8001328:	4098      	lsls	r0, r3
  }
  if ((ep->address_u.address_st.direction == 0U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 800132a:	f815 400c 	ldrb.w	r4, [r5, ip]
		data.b.stall = 0U;
		/* set tx fifo */
		ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
		data.b.txfnum = ep->txFifoNum;
		xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32; /* configure endpoint */
		daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 800132e:	b280      	uxth	r0, r0
 8001330:	ea40 060e 	orr.w	r6, r0, lr
  }
  if ((ep->address_u.address_st.direction == 0U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001334:	0624      	lsls	r4, r4, #24
		data.b.stall = 0U;
		/* set tx fifo */
		ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
		data.b.txfnum = ep->txFifoNum;
		xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32; /* configure endpoint */
		daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 8001336:	f366 0e0f 	bfi	lr, r6, #0, #16
  }
  if ((ep->address_u.address_st.direction == 0U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 800133a:	d529      	bpl.n	8001390 <XMC_USBD_EndpointConfigure+0x1dc>
 800133c:	2900      	cmp	r1, #0
 800133e:	d1a9      	bne.n	8001294 <XMC_USBD_EndpointConfigure+0xe0>
  {
    /* is out */
		depctl_data_t data;
		data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8001340:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8001344:	f8d3 61c4 	ldr.w	r6, [r3, #452]	; 0x1c4
 8001348:	6834      	ldr	r4, [r6, #0]
		/*enable endpoint */
		data.b.usbactep = 1U;
 800134a:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
		/* set ep type */
		data.b.eptype = (uint8_t)ep_type;
 800134e:	f361 4493 	bfi	r4, r1, #18, #2
    /* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
		{
			switch(ep_max_packet_size)
 8001352:	2a10      	cmp	r2, #16
 8001354:	d03c      	beq.n	80013d0 <XMC_USBD_EndpointConfigure+0x21c>
 8001356:	d934      	bls.n	80013c2 <XMC_USBD_EndpointConfigure+0x20e>
 8001358:	2a20      	cmp	r2, #32
 800135a:	d02e      	beq.n	80013ba <XMC_USBD_EndpointConfigure+0x206>
 800135c:	2a40      	cmp	r2, #64	; 0x40
 800135e:	d190      	bne.n	8001282 <XMC_USBD_EndpointConfigure+0xce>
			{
				case (64U):
					data.b.mps = 0x0U;
 8001360:	f36f 040a 	bfc	r4, #0, #11
					break;
 8001364:	e78d      	b.n	8001282 <XMC_USBD_EndpointConfigure+0xce>
  ep->outBufferSize = XMC_USBD_EP_OUT_BUFFERSIZE[ep->address_u.address_st.number];
  /* is in */
  if ((ep->address_u.address_st.direction == 1U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
  {
    depctl_data_t data;
    data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001366:	f103 006a 	add.w	r0, r3, #106	; 0x6a
 800136a:	f855 6020 	ldr.w	r6, [r5, r0, lsl #2]
 800136e:	6834      	ldr	r4, [r6, #0]
		/*enable endpoint */
		data.b.usbactep = 1U;
 8001370:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
		/* set ep type */
		data.b.eptype = (uint8_t)ep_type;
 8001374:	f361 4493 	bfi	r4, r1, #18, #2
		/* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
    {
			switch(ep_max_packet_size)
 8001378:	2a10      	cmp	r2, #16
 800137a:	d031      	beq.n	80013e0 <XMC_USBD_EndpointConfigure+0x22c>
 800137c:	d915      	bls.n	80013aa <XMC_USBD_EndpointConfigure+0x1f6>
 800137e:	2a20      	cmp	r2, #32
 8001380:	d02a      	beq.n	80013d8 <XMC_USBD_EndpointConfigure+0x224>
 8001382:	2a40      	cmp	r2, #64	; 0x40
 8001384:	d19a      	bne.n	80012bc <XMC_USBD_EndpointConfigure+0x108>
			{
				case (64U):
				data.b.mps = 0x0U;
 8001386:	f36f 040a 	bfc	r4, #0, #11
				break;
 800138a:	e797      	b.n	80012bc <XMC_USBD_EndpointConfigure+0x108>
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
  {
    mask = (uint16_t)(mask << 1U);
    i++;
  }
  if ((xmc_device.txfifomsk & mask) == 0U)
 800138c:	2700      	movs	r7, #0
 800138e:	e7ba      	b.n	8001306 <XMC_USBD_EndpointConfigure+0x152>
  }
  if ((ep->address_u.address_st.direction == 0U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
  {
    /* is out */
		depctl_data_t data;
		data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8001390:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8001394:	f8d3 61c4 	ldr.w	r6, [r3, #452]	; 0x1c4
 8001398:	6834      	ldr	r4, [r6, #0]
		/*enable endpoint */
		data.b.usbactep = 1U;
 800139a:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
		/* set ep type */
		data.b.eptype = (uint8_t)ep_type;
 800139e:	f361 4493 	bfi	r4, r1, #18, #2
    /* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
 80013a2:	2900      	cmp	r1, #0
 80013a4:	f47f af6b 	bne.w	800127e <XMC_USBD_EndpointConfigure+0xca>
 80013a8:	e7d3      	b.n	8001352 <XMC_USBD_EndpointConfigure+0x19e>
		/* set ep type */
		data.b.eptype = (uint8_t)ep_type;
		/* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
    {
			switch(ep_max_packet_size)
 80013aa:	2a08      	cmp	r2, #8
 80013ac:	d186      	bne.n	80012bc <XMC_USBD_EndpointConfigure+0x108>
				break;
				case (16U):
				data.b.mps = 0x2U;
				break;
				case (8U):
				data.b.mps = 0x3U;
 80013ae:	2703      	movs	r7, #3
 80013b0:	f855 6020 	ldr.w	r6, [r5, r0, lsl #2]
 80013b4:	f367 040a 	bfi	r4, r7, #0, #11
				break;
 80013b8:	e780      	b.n	80012bc <XMC_USBD_EndpointConfigure+0x108>
			{
				case (64U):
					data.b.mps = 0x0U;
					break;
				case (32U):
					data.b.mps = 0x1U;
 80013ba:	2301      	movs	r3, #1
 80013bc:	f363 040a 	bfi	r4, r3, #0, #11
					break;
 80013c0:	e75f      	b.n	8001282 <XMC_USBD_EndpointConfigure+0xce>
		/* set ep type */
		data.b.eptype = (uint8_t)ep_type;
    /* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
		{
			switch(ep_max_packet_size)
 80013c2:	2a08      	cmp	r2, #8
 80013c4:	f47f af5d 	bne.w	8001282 <XMC_USBD_EndpointConfigure+0xce>
					break;
				case (16U):
					data.b.mps = 0x2U;
					break;
				case (8U):
					data.b.mps = 0x3U;
 80013c8:	2303      	movs	r3, #3
 80013ca:	f363 040a 	bfi	r4, r3, #0, #11
					break;
 80013ce:	e758      	b.n	8001282 <XMC_USBD_EndpointConfigure+0xce>
					break;
				case (32U):
					data.b.mps = 0x1U;
					break;
				case (16U):
					data.b.mps = 0x2U;
 80013d0:	2302      	movs	r3, #2
 80013d2:	f363 040a 	bfi	r4, r3, #0, #11
					break;
 80013d6:	e754      	b.n	8001282 <XMC_USBD_EndpointConfigure+0xce>
			{
				case (64U):
				data.b.mps = 0x0U;
				break;
				case (32U):
				data.b.mps = 0x1U;
 80013d8:	2001      	movs	r0, #1
 80013da:	f360 040a 	bfi	r4, r0, #0, #11
				break;
 80013de:	e76d      	b.n	80012bc <XMC_USBD_EndpointConfigure+0x108>
				case (16U):
				data.b.mps = 0x2U;
 80013e0:	2702      	movs	r7, #2
 80013e2:	f855 6020 	ldr.w	r6, [r5, r0, lsl #2]
 80013e6:	f367 040a 	bfi	r4, r7, #0, #11
				break;
 80013ea:	e767      	b.n	80012bc <XMC_USBD_EndpointConfigure+0x108>
 *
 * @return Fifo number for a free fifo
 */
static uint8_t XMC_USBD_lAssignTXFifo(void) 
{
  uint16_t mask = 1U;
 80013ec:	f04f 0801 	mov.w	r8, #1
 80013f0:	e785      	b.n	80012fe <XMC_USBD_EndpointConfigure+0x14a>
  uint8_t i = 0U;
  uint8_t result = 0U;
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
  {
    mask = (uint16_t)(mask << 1U);
    i++;
 80013f2:	2701      	movs	r7, #1
  uint16_t mask = 1U;
  uint8_t i = 0U;
  uint8_t result = 0U;
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
  {
    mask = (uint16_t)(mask << 1U);
 80013f4:	f04f 0802 	mov.w	r8, #2
 80013f8:	e781      	b.n	80012fe <XMC_USBD_EndpointConfigure+0x14a>
    i++;
 80013fa:	2702      	movs	r7, #2
  uint16_t mask = 1U;
  uint8_t i = 0U;
  uint8_t result = 0U;
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
  {
    mask = (uint16_t)(mask << 1U);
 80013fc:	f04f 0804 	mov.w	r8, #4
 8001400:	e77d      	b.n	80012fe <XMC_USBD_EndpointConfigure+0x14a>
    i++;
 8001402:	2703      	movs	r7, #3
  uint16_t mask = 1U;
  uint8_t i = 0U;
  uint8_t result = 0U;
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
  {
    mask = (uint16_t)(mask << 1U);
 8001404:	f04f 0808 	mov.w	r8, #8
 8001408:	e779      	b.n	80012fe <XMC_USBD_EndpointConfigure+0x14a>
    i++;
 800140a:	2704      	movs	r7, #4
  uint16_t mask = 1U;
  uint8_t i = 0U;
  uint8_t result = 0U;
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
  {
    mask = (uint16_t)(mask << 1U);
 800140c:	f04f 0810 	mov.w	r8, #16
 8001410:	e775      	b.n	80012fe <XMC_USBD_EndpointConfigure+0x14a>
    i++;
 8001412:	2705      	movs	r7, #5
  uint16_t mask = 1U;
  uint8_t i = 0U;
  uint8_t result = 0U;
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
  {
    mask = (uint16_t)(mask << 1U);
 8001414:	f04f 0820 	mov.w	r8, #32
 8001418:	e771      	b.n	80012fe <XMC_USBD_EndpointConfigure+0x14a>
    i++;
 800141a:	2706      	movs	r7, #6
  uint16_t mask = 1U;
  uint8_t i = 0U;
  uint8_t result = 0U;
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
  {
    mask = (uint16_t)(mask << 1U);
 800141c:	f04f 0840 	mov.w	r8, #64	; 0x40
 8001420:	e76d      	b.n	80012fe <XMC_USBD_EndpointConfigure+0x14a>
 8001422:	bf00      	nop
 8001424:	1fff10ec 	.word	0x1fff10ec
 8001428:	20000000 	.word	0x20000000
 800142c:	1ffed788 	.word	0x1ffed788
 8001430:	1ffed76c 	.word	0x1ffed76c

08001434 <XMC_USBD_EndpointRead>:

/**
 * Reads the number of bytes from the USB OUT endpoint
 **/
int32_t XMC_USBD_EndpointRead(const uint8_t ep_num,uint8_t * buffer,uint32_t length) 
{
 8001434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_num];
  if (length > ep->outBytesAvailable)
 8001436:	4f0e      	ldr	r7, [pc, #56]	; (8001470 <XMC_USBD_EndpointRead+0x3c>)
 8001438:	2434      	movs	r4, #52	; 0x34
 800143a:	fb04 7400 	mla	r4, r4, r0, r7

/**
 * Reads the number of bytes from the USB OUT endpoint
 **/
int32_t XMC_USBD_EndpointRead(const uint8_t ep_num,uint8_t * buffer,uint32_t length) 
{
 800143e:	4606      	mov	r6, r0
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_num];
  if (length > ep->outBytesAvailable)
 8001440:	6925      	ldr	r5, [r4, #16]
  {
    length = ep->outBytesAvailable;
  }
  memcpy(buffer,&ep->outBuffer[ep->outOffset],length);
 8001442:	69a3      	ldr	r3, [r4, #24]
 8001444:	4295      	cmp	r5, r2
 8001446:	4608      	mov	r0, r1
 8001448:	68e1      	ldr	r1, [r4, #12]
 800144a:	bf28      	it	cs
 800144c:	4615      	movcs	r5, r2
 800144e:	4419      	add	r1, r3
 8001450:	462a      	mov	r2, r5
 8001452:	f00b f8a7 	bl	800c5a4 <memcpy>
  ep->outBytesAvailable -= length;
 8001456:	6923      	ldr	r3, [r4, #16]
 8001458:	1b5b      	subs	r3, r3, r5
 800145a:	6123      	str	r3, [r4, #16]
  if (ep->outBytesAvailable)
 800145c:	b10b      	cbz	r3, 8001462 <XMC_USBD_EndpointRead+0x2e>
  {
    ep->outOffset += length;
 800145e:	69a3      	ldr	r3, [r4, #24]
 8001460:	442b      	add	r3, r5
 8001462:	2234      	movs	r2, #52	; 0x34
 8001464:	fb02 7606 	mla	r6, r2, r6, r7
  else
  {
    ep->outOffset = 0U;
  }
  return (int32_t)length;
}
 8001468:	4628      	mov	r0, r5
 800146a:	61b3      	str	r3, [r6, #24]
 800146c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800146e:	bf00      	nop
 8001470:	1fff10ec 	.word	0x1fff10ec

08001474 <XMC_USBD_Init>:

/**
 * Initializes the USB device
 **/
XMC_USBD_STATUS_t XMC_USBD_Init(XMC_USBD_t *obj)
{
 8001474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001478:	4607      	mov	r7, r0
 800147a:	b083      	sub	sp, #12
 * Enables the USB0 module
 **/
void XMC_USBD_Enable(void) 
{
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 800147c:	4869      	ldr	r0, [pc, #420]	; (8001624 <XMC_USBD_Init+0x1b0>)
	  XMC_USBD_EP_OUT_BUFFERSIZE[i] = XMC_USBD_EP0_BUFFER_SIZE;
	  XMC_USBD_EP_IN_BUFFERSIZE[i] 	= XMC_USBD_EP0_BUFFER_SIZE;
  }

  /* clear device status */
  memset((void*)&xmc_device,0x0U,sizeof(XMC_USBD_DEVICE_t));
 800147e:	4c6a      	ldr	r4, [pc, #424]	; (8001628 <XMC_USBD_Init+0x1b4>)
  usbd_init = obj;

  /* Filling out buffer size */
  for(i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
  {
	  XMC_USBD_EP_OUT_BUFFERSIZE[i] = XMC_USBD_EP0_BUFFER_SIZE;
 8001480:	4e6a      	ldr	r6, [pc, #424]	; (800162c <XMC_USBD_Init+0x1b8>)
	  XMC_USBD_EP_IN_BUFFERSIZE[i] 	= XMC_USBD_EP0_BUFFER_SIZE;
 8001482:	4d6b      	ldr	r5, [pc, #428]	; (8001630 <XMC_USBD_Init+0x1bc>)
 * Enables the USB0 module
 **/
void XMC_USBD_Enable(void) 
{
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 8001484:	f7fe fffc 	bl	8000480 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
  /* Reset and power up */
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 8001488:	4866      	ldr	r0, [pc, #408]	; (8001624 <XMC_USBD_Init+0x1b0>)
 800148a:	f7fe ff83 	bl	8000394 <XMC_SCU_RESET_DeassertPeripheralReset>
  XMC_SCU_POWER_EnableUsb();
 800148e:	f7ff f825 	bl	80004dc <XMC_SCU_POWER_EnableUsb>
  XMC_ASSERT("XMC_USBD_Init: obj.usbd_max_num_eps not of type XMC_USBD_MAX_NUM_EPS_t",
 		      XMC_USBD_CHECK_INPUT_MAX_NUM_EPS(obj->usbd_max_num_eps))
  
  XMC_USBD_Enable();
  
  usbd_init = obj;
 8001492:	4b68      	ldr	r3, [pc, #416]	; (8001634 <XMC_USBD_Init+0x1c0>)
	  XMC_USBD_EP_OUT_BUFFERSIZE[i] = XMC_USBD_EP0_BUFFER_SIZE;
	  XMC_USBD_EP_IN_BUFFERSIZE[i] 	= XMC_USBD_EP0_BUFFER_SIZE;
  }

  /* clear device status */
  memset((void*)&xmc_device,0x0U,sizeof(XMC_USBD_DEVICE_t));
 8001494:	2100      	movs	r1, #0
  XMC_ASSERT("XMC_USBD_Init: obj.usbd_max_num_eps not of type XMC_USBD_MAX_NUM_EPS_t",
 		      XMC_USBD_CHECK_INPUT_MAX_NUM_EPS(obj->usbd_max_num_eps))
  
  XMC_USBD_Enable();
  
  usbd_init = obj;
 8001496:	601f      	str	r7, [r3, #0]
	  XMC_USBD_EP_OUT_BUFFERSIZE[i] = XMC_USBD_EP0_BUFFER_SIZE;
	  XMC_USBD_EP_IN_BUFFERSIZE[i] 	= XMC_USBD_EP0_BUFFER_SIZE;
  }

  /* clear device status */
  memset((void*)&xmc_device,0x0U,sizeof(XMC_USBD_DEVICE_t));
 8001498:	f44f 7202 	mov.w	r2, #520	; 0x208
  usbd_init = obj;

  /* Filling out buffer size */
  for(i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
  {
	  XMC_USBD_EP_OUT_BUFFERSIZE[i] = XMC_USBD_EP0_BUFFER_SIZE;
 800149c:	2340      	movs	r3, #64	; 0x40
	  XMC_USBD_EP_IN_BUFFERSIZE[i] 	= XMC_USBD_EP0_BUFFER_SIZE;
  }

  /* clear device status */
  memset((void*)&xmc_device,0x0U,sizeof(XMC_USBD_DEVICE_t));
 800149e:	4620      	mov	r0, r4
  usbd_init = obj;

  /* Filling out buffer size */
  for(i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
  {
	  XMC_USBD_EP_OUT_BUFFERSIZE[i] = XMC_USBD_EP0_BUFFER_SIZE;
 80014a0:	6033      	str	r3, [r6, #0]
 80014a2:	6073      	str	r3, [r6, #4]
 80014a4:	60b3      	str	r3, [r6, #8]
 80014a6:	60f3      	str	r3, [r6, #12]
 80014a8:	6133      	str	r3, [r6, #16]
 80014aa:	6173      	str	r3, [r6, #20]
 80014ac:	61b3      	str	r3, [r6, #24]
	  XMC_USBD_EP_IN_BUFFERSIZE[i] 	= XMC_USBD_EP0_BUFFER_SIZE;
 80014ae:	602b      	str	r3, [r5, #0]
 80014b0:	606b      	str	r3, [r5, #4]
 80014b2:	60ab      	str	r3, [r5, #8]
 80014b4:	60eb      	str	r3, [r5, #12]
 80014b6:	612b      	str	r3, [r5, #16]
 80014b8:	616b      	str	r3, [r5, #20]
 80014ba:	61ab      	str	r3, [r5, #24]
  }

  /* clear device status */
  memset((void*)&xmc_device,0x0U,sizeof(XMC_USBD_DEVICE_t));
 80014bc:	f00b f87d 	bl	800c5ba <memset>

  /* assign callbacks */
  xmc_device.DeviceEvent_cb = obj->cb_xmc_device_event;
  xmc_device.EndpointEvent_cb = obj->cb_endpoint_event;
  XMC_USBD_BASE_ADDRESS = (uint8_t *)(obj->usbd);
 80014c0:	683b      	ldr	r3, [r7, #0]
  /* Done by driver core */
  /* configure ahb details */  
  gahbcfg.d32 = xmc_device.global_register->gahbcfg;
  gahbcfg.b.glblintrmsk = 1U; /* enable interrupts ( global mask ) */
  gahbcfg.b.nptxfemplvl_txfemplvl = 1U;
  if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80014c2:	7b7d      	ldrb	r5, [r7, #13]
    						(i * XMC_USBD_TX_FIFO_OFFSET));
  }
  /* obj data structure for endpoint 0 */
  /* Done by driver core */
  /* configure ahb details */  
  gahbcfg.d32 = xmc_device.global_register->gahbcfg;
 80014c4:	689a      	ldr	r2, [r3, #8]

  /* clear device status */
  memset((void*)&xmc_device,0x0U,sizeof(XMC_USBD_DEVICE_t));

  /* assign callbacks */
  xmc_device.DeviceEvent_cb = obj->cb_xmc_device_event;
 80014c6:	6878      	ldr	r0, [r7, #4]
  xmc_device.EndpointEvent_cb = obj->cb_endpoint_event;
 80014c8:	68be      	ldr	r6, [r7, #8]
  /* Done by driver core */
  /* configure ahb details */  
  gahbcfg.d32 = xmc_device.global_register->gahbcfg;
  gahbcfg.b.glblintrmsk = 1U; /* enable interrupts ( global mask ) */
  gahbcfg.b.nptxfemplvl_txfemplvl = 1U;
  if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80014ca:	fab5 f185 	clz	r1, r5
  xmc_device.DeviceEvent_cb = obj->cb_xmc_device_event;
  xmc_device.EndpointEvent_cb = obj->cb_endpoint_event;
  XMC_USBD_BASE_ADDRESS = (uint8_t *)(obj->usbd);
  /* assign register address */
  xmc_device.global_register = (dwc_otg_core_global_regs_t*)(obj->usbd);
  xmc_device.device_register = ((dwc_otg_device_global_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
 80014ce:	f503 6a00 	add.w	sl, r3, #2048	; 0x800
  /* Done by driver core */
  /* configure ahb details */  
  gahbcfg.d32 = xmc_device.global_register->gahbcfg;
  gahbcfg.b.glblintrmsk = 1U; /* enable interrupts ( global mask ) */
  gahbcfg.b.nptxfemplvl_txfemplvl = 1U;
  if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80014d2:	0949      	lsrs	r1, r1, #5
  /* assign register address */
  xmc_device.global_register = (dwc_otg_core_global_regs_t*)(obj->usbd);
  xmc_device.device_register = ((dwc_otg_device_global_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
 80014d4:	f503 6910 	add.w	r9, r3, #2304	; 0x900
  /* obj data structure for endpoint 0 */
  /* Done by driver core */
  /* configure ahb details */  
  gahbcfg.d32 = xmc_device.global_register->gahbcfg;
  gahbcfg.b.glblintrmsk = 1U; /* enable interrupts ( global mask ) */
  gahbcfg.b.nptxfemplvl_txfemplvl = 1U;
 80014d8:	f042 0281 	orr.w	r2, r2, #129	; 0x81

  /* clear device status */
  memset((void*)&xmc_device,0x0U,sizeof(XMC_USBD_DEVICE_t));

  /* assign callbacks */
  xmc_device.DeviceEvent_cb = obj->cb_xmc_device_event;
 80014dc:	f8c4 0200 	str.w	r0, [r4, #512]	; 0x200
  xmc_device.EndpointEvent_cb = obj->cb_endpoint_event;
 80014e0:	f8c4 6204 	str.w	r6, [r4, #516]	; 0x204
  XMC_USBD_BASE_ADDRESS = (uint8_t *)(obj->usbd);
  /* assign register address */
  xmc_device.global_register = (dwc_otg_core_global_regs_t*)(obj->usbd);
  xmc_device.device_register = ((dwc_otg_device_global_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
 80014e4:	f8c4 a1a4 	str.w	sl, [r4, #420]	; 0x1a4
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
 80014e8:	f8c4 91a8 	str.w	r9, [r4, #424]	; 0x1a8
 80014ec:	f361 1245 	bfi	r2, r1, #5, #1
 80014f0:	f503 6812 	add.w	r8, r3, #2336	; 0x920
 80014f4:	f503 6c14 	add.w	ip, r3, #2368	; 0x940
 80014f8:	f503 6e16 	add.w	lr, r3, #2400	; 0x960
 80014fc:	f503 6718 	add.w	r7, r3, #2432	; 0x980
 8001500:	f503 601a 	add.w	r0, r3, #2464	; 0x9a0
 8001504:	f503 6b1c 	add.w	fp, r3, #2496	; 0x9c0
    ((uint32_t)DWC_EP_REG_OFFSET*i));
  }
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t*)(XMC_USBD_BASE_ADDRESS +
    									  DWC_DEV_OUT_EP_REG_OFFSET +
 8001508:	f503 6130 	add.w	r1, r3, #2816	; 0xb00
 800150c:	f503 6632 	add.w	r6, r3, #2848	; 0xb20
 8001510:	f503 6a34 	add.w	sl, r3, #2880	; 0xb40
 8001514:	f503 6936 	add.w	r9, r3, #2912	; 0xb60
  /* assign register address */
  xmc_device.global_register = (dwc_otg_core_global_regs_t*)(obj->usbd);
  xmc_device.device_register = ((dwc_otg_device_global_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
 8001518:	f8c4 81ac 	str.w	r8, [r4, #428]	; 0x1ac
 800151c:	f8c4 c1b0 	str.w	ip, [r4, #432]	; 0x1b0
 8001520:	f8c4 e1b4 	str.w	lr, [r4, #436]	; 0x1b4
 8001524:	f8c4 71b8 	str.w	r7, [r4, #440]	; 0x1b8
 8001528:	f8c4 01bc 	str.w	r0, [r4, #444]	; 0x1bc
 800152c:	f8c4 b1c0 	str.w	fp, [r4, #448]	; 0x1c0
    ((uint32_t)DWC_EP_REG_OFFSET*i));
  }
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t*)(XMC_USBD_BASE_ADDRESS +
 8001530:	f8c4 11c4 	str.w	r1, [r4, #452]	; 0x1c4
 8001534:	f8c4 61c8 	str.w	r6, [r4, #456]	; 0x1c8
 8001538:	f8c4 a1cc 	str.w	sl, [r4, #460]	; 0x1cc
 800153c:	f8c4 91d0 	str.w	r9, [r4, #464]	; 0x1d0
    									  ((uint32_t)DWC_EP_REG_OFFSET*i));
  }
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_TX_FIFOS;i++)
  {
    xmc_device.fifo[i] = (uint32_t*)(XMC_USBD_BASE_ADDRESS +
    						XMC_USBD_TX_FIFO_REG_OFFSET +
 8001540:	f503 4180 	add.w	r1, r3, #16384	; 0x4000
    ((uint32_t)DWC_EP_REG_OFFSET*i));
  }
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t*)(XMC_USBD_BASE_ADDRESS +
    									  DWC_DEV_OUT_EP_REG_OFFSET +
 8001544:	f503 6838 	add.w	r8, r3, #2944	; 0xb80
 8001548:	f503 6c3a 	add.w	ip, r3, #2976	; 0xba0
 800154c:	f503 6e3c 	add.w	lr, r3, #3008	; 0xbc0
    									  ((uint32_t)DWC_EP_REG_OFFSET*i));
  }
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_TX_FIFOS;i++)
  {
    xmc_device.fifo[i] = (uint32_t*)(XMC_USBD_BASE_ADDRESS +
    						XMC_USBD_TX_FIFO_REG_OFFSET +
 8001550:	f503 5780 	add.w	r7, r3, #4096	; 0x1000
 8001554:	f503 5000 	add.w	r0, r3, #8192	; 0x2000
 8001558:	f503 5b40 	add.w	fp, r3, #12288	; 0x3000
 800155c:	f503 46a0 	add.w	r6, r3, #20480	; 0x5000
 8001560:	f503 4ac0 	add.w	sl, r3, #24576	; 0x6000
 8001564:	f503 49e0 	add.w	r9, r3, #28672	; 0x7000
    									  DWC_DEV_OUT_EP_REG_OFFSET +
    									  ((uint32_t)DWC_EP_REG_OFFSET*i));
  }
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_TX_FIFOS;i++)
  {
    xmc_device.fifo[i] = (uint32_t*)(XMC_USBD_BASE_ADDRESS +
 8001568:	f8c4 11ec 	str.w	r1, [r4, #492]	; 0x1ec
  /* assign callbacks */
  xmc_device.DeviceEvent_cb = obj->cb_xmc_device_event;
  xmc_device.EndpointEvent_cb = obj->cb_endpoint_event;
  XMC_USBD_BASE_ADDRESS = (uint8_t *)(obj->usbd);
  /* assign register address */
  xmc_device.global_register = (dwc_otg_core_global_regs_t*)(obj->usbd);
 800156c:	f8c4 31a0 	str.w	r3, [r4, #416]	; 0x1a0
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
    ((uint32_t)DWC_EP_REG_OFFSET*i));
  }
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t*)(XMC_USBD_BASE_ADDRESS +
 8001570:	f8c4 81d4 	str.w	r8, [r4, #468]	; 0x1d4
 8001574:	f8c4 c1d8 	str.w	ip, [r4, #472]	; 0x1d8
 8001578:	f8c4 e1dc 	str.w	lr, [r4, #476]	; 0x1dc
    									  DWC_DEV_OUT_EP_REG_OFFSET +
    									  ((uint32_t)DWC_EP_REG_OFFSET*i));
  }
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_TX_FIFOS;i++)
  {
    xmc_device.fifo[i] = (uint32_t*)(XMC_USBD_BASE_ADDRESS +
 800157c:	f8c4 71e0 	str.w	r7, [r4, #480]	; 0x1e0
 8001580:	f8c4 01e4 	str.w	r0, [r4, #484]	; 0x1e4
 8001584:	f8c4 b1e8 	str.w	fp, [r4, #488]	; 0x1e8
 8001588:	f8c4 61f0 	str.w	r6, [r4, #496]	; 0x1f0
 800158c:	f8c4 a1f4 	str.w	sl, [r4, #500]	; 0x1f4
 8001590:	f8c4 91f8 	str.w	r9, [r4, #504]	; 0x1f8
  }
  else
  {
    gahbcfg.b.dmaenable = 0U;
  }
  xmc_device.global_register->gahbcfg = gahbcfg.d32;
 8001594:	609a      	str	r2, [r3, #8]
  /* configure usb details */  
  gusbcfg.d32= xmc_device.global_register->gusbcfg;
 8001596:	68d9      	ldr	r1, [r3, #12]
  gusbcfg.b.force_dev_mode = 1U; /* force us into device mode */
  gusbcfg.b.srpcap = 1U; /* enable session request protocoll */
 8001598:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 800159c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 80015a0:	60d9      	str	r1, [r3, #12]

  /* Device init */
  /* configure device speed */  
  dcfg.d32 = xmc_device.device_register->dcfg;
 80015a2:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  dcfg.b.devspd = XMC_USBD_DCFG_DEVSPD_FS;
 80015a6:	f042 0203 	orr.w	r2, r2, #3
  dcfg.b.descdma = 0U;
 80015aa:	f36f 52d7 	bfc	r2, #23, #1
  xmc_device.device_register->dcfg = dcfg.d32;
 80015ae:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  /* configure device functions */  
  dctl.d32 = xmc_device.device_register->dctl;
 80015b2:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
 */
static void XMC_USBD_lFlushTXFifo(const uint8_t fifo_num) 
{
  volatile grstctl_t data;  
  uint32_t count;
  data.d32 = 0U;
 80015b6:	2100      	movs	r1, #0
  dcfg.b.devspd = XMC_USBD_DCFG_DEVSPD_FS;
  dcfg.b.descdma = 0U;
  xmc_device.device_register->dcfg = dcfg.d32;
  /* configure device functions */  
  dctl.d32 = xmc_device.device_register->dctl;
  dctl.b.sftdiscon = 1U; /* disconnect the device until its connected by the user */
 80015b8:	f042 0202 	orr.w	r2, r2, #2
  /* all other config is done by default register value */
  xmc_device.device_register->dctl = dctl.d32;
 80015bc:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
 */
static void XMC_USBD_lFlushTXFifo(const uint8_t fifo_num) 
{
  volatile grstctl_t data;  
  uint32_t count;
  data.d32 = 0U;
 80015c0:	9100      	str	r1, [sp, #0]
  /*flush fifo */
  data.b.txfflsh = 1U;
 80015c2:	9a00      	ldr	r2, [sp, #0]
 80015c4:	f042 0220 	orr.w	r2, r2, #32
 80015c8:	9200      	str	r2, [sp, #0]
  data.b.txfnum = fifo_num;
 80015ca:	9900      	ldr	r1, [sp, #0]
 80015cc:	f421 61f8 	bic.w	r1, r1, #1984	; 0x7c0
 80015d0:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 80015d4:	9100      	str	r1, [sp, #0]
  xmc_device.global_register->grstctl = data.d32;
 80015d6:	9a00      	ldr	r2, [sp, #0]
 80015d8:	611a      	str	r2, [r3, #16]
  for (count = 0U;count < 1000U; count++){}
  do
  {
   data.d32 = xmc_device.global_register->grstctl;
 80015da:	691a      	ldr	r2, [r3, #16]
 80015dc:	9200      	str	r2, [sp, #0]
  } while (data.b.txfflsh);
 80015de:	9a00      	ldr	r2, [sp, #0]
 80015e0:	f3c2 1240 	ubfx	r2, r2, #5, #1
 80015e4:	2a00      	cmp	r2, #0
 80015e6:	d1f8      	bne.n	80015da <XMC_USBD_Init+0x166>
static void XMC_USBD_lFlushRXFifo(void) 
{
  volatile grstctl_t data;  
  uint32_t count;
	
	data.d32 = 0U;
 80015e8:	9201      	str	r2, [sp, #4]
  data.b.rxfflsh = 1U;
 80015ea:	9a01      	ldr	r2, [sp, #4]
 80015ec:	f042 0210 	orr.w	r2, r2, #16
 80015f0:	9201      	str	r2, [sp, #4]
  /* flush FIFO */
  xmc_device.global_register->grstctl = data.d32;
 80015f2:	9a01      	ldr	r2, [sp, #4]
 80015f4:	611a      	str	r2, [r3, #16]
  do
  {
    for (count = 0U; count < 1000U; count++){}
    data.d32 = xmc_device.global_register->grstctl;
 80015f6:	691a      	ldr	r2, [r3, #16]
 80015f8:	9201      	str	r2, [sp, #4]
  } while (data.b.rxfflsh);
 80015fa:	9801      	ldr	r0, [sp, #4]
 80015fc:	f3c0 1000 	ubfx	r0, r0, #4, #1
 8001600:	2800      	cmp	r0, #0
 8001602:	d1f8      	bne.n	80015f6 <XMC_USBD_Init+0x182>
  gintmsk.b.usbsuspend = 1U;
  gintmsk.b.wkupintr = 1U;
  gintmsk.b.sofintr = 1U;
  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
  {
    gintmsk.b.rxstsqlvl = 1U;
 8001604:	490c      	ldr	r1, [pc, #48]	; (8001638 <XMC_USBD_Init+0x1c4>)
 8001606:	4a0d      	ldr	r2, [pc, #52]	; (800163c <XMC_USBD_Init+0x1c8>)
  /* flush the fifos for proper operation */
  XMC_USBD_lFlushTXFifo((uint8_t)0x10U); /* 0x10 == all fifos, see doc */
  XMC_USBD_lFlushRXFifo();
  /* Enable Global Interrupts */
  /* clear interrupt status bits prior to unmasking */
  xmc_device.global_register->gintmsk = 0U; /* disable all interrupts */
 8001608:	6198      	str	r0, [r3, #24]
  gintmsk.b.usbsuspend = 1U;
  gintmsk.b.wkupintr = 1U;
  gintmsk.b.sofintr = 1U;
  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
  {
    gintmsk.b.rxstsqlvl = 1U;
 800160a:	2d01      	cmp	r5, #1
 800160c:	bf18      	it	ne
 800160e:	460a      	movne	r2, r1
  }
  gintmsk.b.outepintr = 1U;
  gintmsk.b.inepintr = 1U;
 8001610:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
  XMC_USBD_lFlushTXFifo((uint8_t)0x10U); /* 0x10 == all fifos, see doc */
  XMC_USBD_lFlushRXFifo();
  /* Enable Global Interrupts */
  /* clear interrupt status bits prior to unmasking */
  xmc_device.global_register->gintmsk = 0U; /* disable all interrupts */
  xmc_device.global_register->gintsts = 0xFFFFFFFFU; /* clear all interrupts */
 8001614:	f04f 31ff 	mov.w	r1, #4294967295
 8001618:	6159      	str	r1, [r3, #20]
  {
    gintmsk.b.rxstsqlvl = 1U;
  }
  gintmsk.b.outepintr = 1U;
  gintmsk.b.inepintr = 1U;
  xmc_device.global_register->gintmsk = gintmsk.d32;
 800161a:	619a      	str	r2, [r3, #24]
  return XMC_USBD_STATUS_OK;
}
 800161c:	b003      	add	sp, #12
 800161e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001622:	bf00      	nop
 8001624:	20000080 	.word	0x20000080
 8001628:	1fff10ec 	.word	0x1fff10ec
 800162c:	1ffed76c 	.word	0x1ffed76c
 8001630:	1ffed788 	.word	0x1ffed788
 8001634:	1fff10e8 	.word	0x1fff10e8
 8001638:	c0003c0e 	.word	0xc0003c0e
 800163c:	c0003c1e 	.word	0xc0003c1e

08001640 <XMC_USBD_EndpointReadStart>:

/**
 * Prepares the endpoint to read next OUT packet
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointReadStart(const uint8_t ep_addr, uint32_t size) 
{
 8001640:	b4f0      	push	{r4, r5, r6, r7}
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK];
 8001642:	f000 000f 	and.w	r0, r0, #15
  XMC_USBD_STATUS_t result;
	
  if (ep->outInUse || !ep->isConfigured)
 8001646:	2434      	movs	r4, #52	; 0x34
 8001648:	4e33      	ldr	r6, [pc, #204]	; (8001718 <XMC_USBD_EndpointReadStart+0xd8>)
 800164a:	fb04 f400 	mul.w	r4, r4, r0
 800164e:	1932      	adds	r2, r6, r4

/**
 * Prepares the endpoint to read next OUT packet
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointReadStart(const uint8_t ep_addr, uint32_t size) 
{
 8001650:	b082      	sub	sp, #8
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK];
  XMC_USBD_STATUS_t result;
	
  if (ep->outInUse || !ep->isConfigured)
 8001652:	6853      	ldr	r3, [r2, #4]
 8001654:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001658:	2b00      	cmp	r3, #0
 800165a:	d136      	bne.n	80016ca <XMC_USBD_EndpointReadStart+0x8a>
 800165c:	7915      	ldrb	r5, [r2, #4]
 800165e:	076d      	lsls	r5, r5, #29
 8001660:	d533      	bpl.n	80016ca <XMC_USBD_EndpointReadStart+0x8a>
{
  deptsiz_data_t data;
  depctl_data_t epctl;
	
  data.d32 =  0U;
  if ((ep->xferTotal - ep->xferLength) > ep->maxTransferSize)
 8001662:	6895      	ldr	r5, [r2, #8]
 8001664:	9501      	str	r5, [sp, #4]
 8001666:	6955      	ldr	r5, [r2, #20]
    }
    /* set ep values */
    ep->xferTotal = size;
    ep->xferCount = 0U;
    ep->xferLength = 0U;
    ep->xferBuffer = ep->outBuffer;
 8001668:	68d7      	ldr	r7, [r2, #12]
    {
      size = ep->outBufferSize;
    }
    /* set ep values */
    ep->xferTotal = size;
    ep->xferCount = 0U;
 800166a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800166c:	42a9      	cmp	r1, r5
 800166e:	bf28      	it	cs
 8001670:	4629      	movcs	r1, r5
{
  deptsiz_data_t data;
  depctl_data_t epctl;
	
  data.d32 =  0U;
  if ((ep->xferTotal - ep->xferLength) > ep->maxTransferSize)
 8001672:	9d01      	ldr	r5, [sp, #4]
    /* set ep values */
    ep->xferTotal = size;
    ep->xferCount = 0U;
    ep->xferLength = 0U;
    ep->xferBuffer = ep->outBuffer;
    ep->outBytesAvailable = 0U;
 8001674:	6113      	str	r3, [r2, #16]
{
  deptsiz_data_t data;
  depctl_data_t epctl;
	
  data.d32 =  0U;
  if ((ep->xferTotal - ep->xferLength) > ep->maxTransferSize)
 8001676:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800167a:	428d      	cmp	r5, r1
 800167c:	bf28      	it	cs
 800167e:	460d      	movcs	r5, r1
    if (size > ep->outBufferSize)
    {
      size = ep->outBufferSize;
    }
    /* set ep values */
    ep->xferTotal = size;
 8001680:	6311      	str	r1, [r2, #48]	; 0x30
 8001682:	6295      	str	r5, [r2, #40]	; 0x28
    ep->xferCount = 0U;
    ep->xferLength = 0U;
    ep->xferBuffer = ep->outBuffer;
 8001684:	6257      	str	r7, [r2, #36]	; 0x24
  }
  else
  {
    ep->xferLength = ep->xferTotal;
  }
  if (ep->address_u.address_st.number == 0U)
 8001686:	5d34      	ldrb	r4, [r6, r4]
 8001688:	0724      	lsls	r4, r4, #28
 800168a:	d022      	beq.n	80016d2 <XMC_USBD_EndpointReadStart+0x92>
    ep0_data->b.xfersize = (uint8_t)ep->xferTotal;
  }
  else
  {
    /* If requested length is zero, just receive one zero length packet */
    if (ep->xferLength == 0U)
 800168c:	2d00      	cmp	r5, #0
 800168e:	d137      	bne.n	8001700 <XMC_USBD_EndpointReadStart+0xc0>
    {
      data.b.xfersize = 0U;
      data.b.pktcnt = 1U;
 8001690:	2201      	movs	r2, #1
 8001692:	f362 43dc 	bfi	r3, r2, #19, #10
      /* setup endpoint to recive a amount of packages by given size */
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
    }
  }
  if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001696:	4a21      	ldr	r2, [pc, #132]	; (800171c <XMC_USBD_EndpointReadStart+0xdc>)
 8001698:	6812      	ldr	r2, [r2, #0]
 800169a:	7b52      	ldrb	r2, [r2, #13]
 800169c:	bb2a      	cbnz	r2, 80016ea <XMC_USBD_EndpointReadStart+0xaa>
  {
    /* Programm dma address if needed */
    xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepdma = (uint32_t)(ep->xferBuffer);
 800169e:	2234      	movs	r2, #52	; 0x34
 80016a0:	fb02 f000 	mul.w	r0, r2, r0
 80016a4:	1831      	adds	r1, r6, r0
 80016a6:	5c32      	ldrb	r2, [r6, r0]
 80016a8:	6a49      	ldr	r1, [r1, #36]	; 0x24
 80016aa:	f002 020f 	and.w	r2, r2, #15
 80016ae:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80016b2:	f8d2 21c4 	ldr.w	r2, [r2, #452]	; 0x1c4
 80016b6:	6151      	str	r1, [r2, #20]
  }
  /* setup endpoint size and enable endpoint */
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doeptsiz = data.d32;
 80016b8:	6113      	str	r3, [r2, #16]
 
  epctl.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 80016ba:	6813      	ldr	r3, [r2, #0]
    ep->xferCount = 0U;
    ep->xferLength = 0U;
    ep->xferBuffer = ep->outBuffer;
    ep->outBytesAvailable = 0U;
    XMC_USBD_lStartReadXfer(ep);
    result= XMC_USBD_STATUS_OK;
 80016bc:	2000      	movs	r0, #0
  /* setup endpoint size and enable endpoint */
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doeptsiz = data.d32;
 
  epctl.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
  epctl.b.cnak = 1U;
  epctl.b.epena = 1U;
 80016be:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = epctl.d32;
 80016c2:	6013      	str	r3, [r2, #0]
    ep->outBytesAvailable = 0U;
    XMC_USBD_lStartReadXfer(ep);
    result= XMC_USBD_STATUS_OK;
  }
  return result;
}
 80016c4:	b002      	add	sp, #8
 80016c6:	bcf0      	pop	{r4, r5, r6, r7}
 80016c8:	4770      	bx	lr
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK];
  XMC_USBD_STATUS_t result;
	
  if (ep->outInUse || !ep->isConfigured)
  {
    result = XMC_USBD_STATUS_ERROR;
 80016ca:	2001      	movs	r0, #1
    ep->outBytesAvailable = 0U;
    XMC_USBD_lStartReadXfer(ep);
    result= XMC_USBD_STATUS_OK;
  }
  return result;
}
 80016cc:	b002      	add	sp, #8
 80016ce:	bcf0      	pop	{r4, r5, r6, r7}
 80016d0:	4770      	bx	lr
  if (ep->address_u.address_st.number == 0U)
  {
	/* Setup the endpoint to receive 3 setup packages and one normal package.*/
	/* Cast the data pointer to use only one variable */
    deptsiz0_data_t *ep0_data = (deptsiz0_data_t*)&data;
    ep0_data->b.pktcnt = 0x1U;
 80016d2:	2201      	movs	r2, #1
 80016d4:	f362 43d4 	bfi	r3, r2, #19, #2
      /* setup endpoint to recive a amount of packages by given size */
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
    }
  }
  if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80016d8:	4a10      	ldr	r2, [pc, #64]	; (800171c <XMC_USBD_EndpointReadStart+0xdc>)
 80016da:	6812      	ldr	r2, [r2, #0]
 80016dc:	7b52      	ldrb	r2, [r2, #13]
  {
	/* Setup the endpoint to receive 3 setup packages and one normal package.*/
	/* Cast the data pointer to use only one variable */
    deptsiz0_data_t *ep0_data = (deptsiz0_data_t*)&data;
    ep0_data->b.pktcnt = 0x1U;
    ep0_data->b.supcnt = 0x3U;
 80016de:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
    ep0_data->b.xfersize = (uint8_t)ep->xferTotal;
 80016e2:	f361 0306 	bfi	r3, r1, #0, #7
      /* setup endpoint to recive a amount of packages by given size */
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
    }
  }
  if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80016e6:	2a00      	cmp	r2, #0
 80016e8:	d0d9      	beq.n	800169e <XMC_USBD_EndpointReadStart+0x5e>
 80016ea:	2234      	movs	r2, #52	; 0x34
 80016ec:	fb02 f000 	mul.w	r0, r2, r0
 80016f0:	5c32      	ldrb	r2, [r6, r0]
 80016f2:	f002 020f 	and.w	r2, r2, #15
 80016f6:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80016fa:	f8d2 21c4 	ldr.w	r2, [r2, #452]	; 0x1c4
 80016fe:	e7db      	b.n	80016b8 <XMC_USBD_EndpointReadStart+0x78>
      data.b.pktcnt = 1U;
    }
    else
    {
      /* setup endpoint to recive a amount of packages by given size */
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
 8001700:	6852      	ldr	r2, [r2, #4]
 8001702:	f3c2 21c6 	ubfx	r1, r2, #11, #7
 8001706:	1e4a      	subs	r2, r1, #1
 8001708:	442a      	add	r2, r5
 800170a:	fbb2 f2f1 	udiv	r2, r2, r1
 800170e:	f362 43dc 	bfi	r3, r2, #19, #10
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8001712:	f365 0312 	bfi	r3, r5, #0, #19
 8001716:	e7be      	b.n	8001696 <XMC_USBD_EndpointReadStart+0x56>
 8001718:	1fff10ec 	.word	0x1fff10ec
 800171c:	1fff10e8 	.word	0x1fff10e8

08001720 <XMC_USBD_EndpointWrite>:

/**
 * Writes number of bytes in to the USB IN endpoint.
 **/
int32_t XMC_USBD_EndpointWrite(const uint8_t ep_num,const uint8_t * buffer,uint32_t length) 
{
 8001720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  XMC_USBD_EP_t * ep = &xmc_device.ep[ep_num & (uint8_t)XMC_USBD_EP_NUM_MASK];
 8001724:	f000 070f 	and.w	r7, r0, #15
  int32_t result;
  if (!ep->isConfigured)
 8001728:	2634      	movs	r6, #52	; 0x34
 800172a:	4d39      	ldr	r5, [pc, #228]	; (8001810 <XMC_USBD_EndpointWrite+0xf0>)
 800172c:	fb06 f607 	mul.w	r6, r6, r7
 8001730:	19ac      	adds	r4, r5, r6
 8001732:	7923      	ldrb	r3, [r4, #4]
 8001734:	075b      	lsls	r3, r3, #29
 8001736:	d553      	bpl.n	80017e0 <XMC_USBD_EndpointWrite+0xc0>
  {
    result = (int32_t)XMC_USBD_STATUS_ERROR;
  }
  else if (ep->inInUse == 1U)
 8001738:	6863      	ldr	r3, [r4, #4]
 800173a:	0718      	lsls	r0, r3, #28
 800173c:	d457      	bmi.n	80017ee <XMC_USBD_EndpointWrite+0xce>
  {
    result=(int32_t)0;
  }
  else
  {
    if (length > ep->inBufferSize)
 800173e:	6a23      	ldr	r3, [r4, #32]
    {
      length = ep->inBufferSize;
    }
    /* copy data into input buffer for DMA and FIFO mode */
		memcpy(ep->inBuffer,(const void *)buffer,length);
 8001740:	69e0      	ldr	r0, [r4, #28]
 8001742:	429a      	cmp	r2, r3
 8001744:	bf28      	it	cs
 8001746:	461a      	movcs	r2, r3
 8001748:	4691      	mov	r9, r2
 800174a:	f00a ff2b 	bl	800c5a4 <memcpy>
		ep->xferBuffer = ep->inBuffer;
    ep->xferTotal = length;
    /* set transfer values */
    ep->xferLength = 0U;
    ep->xferCount = 0U;
    ep->inInUse = 1U;
 800174e:	6863      	ldr	r3, [r4, #4]
    {
      length = ep->inBufferSize;
    }
    /* copy data into input buffer for DMA and FIFO mode */
		memcpy(ep->inBuffer,(const void *)buffer,length);
		ep->xferBuffer = ep->inBuffer;
 8001750:	f8d4 c01c 	ldr.w	ip, [r4, #28]
 8001754:	f8c4 c024 	str.w	ip, [r4, #36]	; 0x24
    ep->xferTotal = length;
    /* set transfer values */
    ep->xferLength = 0U;
    ep->xferCount = 0U;
    ep->inInUse = 1U;
 8001758:	f043 0308 	orr.w	r3, r3, #8
		memcpy(ep->inBuffer,(const void *)buffer,length);
		ep->xferBuffer = ep->inBuffer;
    ep->xferTotal = length;
    /* set transfer values */
    ep->xferLength = 0U;
    ep->xferCount = 0U;
 800175c:	2100      	movs	r1, #0
    ep->inInUse = 1U;
 800175e:	6063      	str	r3, [r4, #4]
		memcpy(ep->inBuffer,(const void *)buffer,length);
		ep->xferBuffer = ep->inBuffer;
    ep->xferTotal = length;
    /* set transfer values */
    ep->xferLength = 0U;
    ep->xferCount = 0U;
 8001760:	62e1      	str	r1, [r4, #44]	; 0x2c
      length = ep->inBufferSize;
    }
    /* copy data into input buffer for DMA and FIFO mode */
		memcpy(ep->inBuffer,(const void *)buffer,length);
		ep->xferBuffer = ep->inBuffer;
    ep->xferTotal = length;
 8001762:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
{
  deptsiz_data_t size;
  depctl_data_t ctl;
	
  size.d32 = 0U;  
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001766:	5da8      	ldrb	r0, [r5, r6]

  if ((ep->xferTotal - ep->xferLength)  < ep->maxTransferSize)
 8001768:	68a3      	ldr	r3, [r4, #8]
{
  deptsiz_data_t size;
  depctl_data_t ctl;
	
  size.d32 = 0U;  
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 800176a:	f000 000f 	and.w	r0, r0, #15
 800176e:	f100 0e6a 	add.w	lr, r0, #106	; 0x6a

  if ((ep->xferTotal - ep->xferLength)  < ep->maxTransferSize)
 8001772:	f3c3 0212 	ubfx	r2, r3, #0, #19
{
  deptsiz_data_t size;
  depctl_data_t ctl;
	
  size.d32 = 0U;  
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001776:	f855 802e 	ldr.w	r8, [r5, lr, lsl #2]
 800177a:	454a      	cmp	r2, r9
 800177c:	bf28      	it	cs
 800177e:	464a      	movcs	r2, r9
 8001780:	f8d8 e000 	ldr.w	lr, [r8]
 8001784:	62a2      	str	r2, [r4, #40]	; 0x28
  }
  else
  {
    ep->xferLength += ep->maxTransferSize;
  }
  if (ep->xferLength == 0U)
 8001786:	b3aa      	cbz	r2, 80017f4 <XMC_USBD_EndpointWrite+0xd4>
    size.b.xfersize = 0U;
    size.b.pktcnt = 1U;
  }
  else
  {
    if (ep->address_u.address_st.number == 0U)
 8001788:	5dab      	ldrb	r3, [r5, r6]
 800178a:	071b      	lsls	r3, r3, #28
 800178c:	d02b      	beq.n	80017e6 <XMC_USBD_EndpointWrite+0xc6>
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
    }
    else
    {
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 800178e:	6863      	ldr	r3, [r4, #4]
 8001790:	f3c3 24c6 	ubfx	r4, r3, #11, #7
 8001794:	1e63      	subs	r3, r4, #1
 8001796:	b29b      	uxth	r3, r3
 8001798:	fa13 f382 	uxtah	r3, r3, r2
      /* ep->maxXferSize equals maxPacketSize */
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
    }
    else
    {
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 800179c:	f3c2 0212 	ubfx	r2, r2, #0, #19
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 80017a0:	fb93 f3f4 	sdiv	r3, r3, r4
 80017a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
    		 ep->maxPacketSize);
    }
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80017a8:	4c1a      	ldr	r4, [pc, #104]	; (8001814 <XMC_USBD_EndpointWrite+0xf4>)
 80017aa:	6824      	ldr	r4, [r4, #0]
 80017ac:	7b64      	ldrb	r4, [r4, #13]
 80017ae:	f362 0112 	bfi	r1, r2, #0, #19
 80017b2:	f363 41dc 	bfi	r1, r3, #19, #10
 80017b6:	bb0c      	cbnz	r4, 80017fc <XMC_USBD_EndpointWrite+0xdc>
    {
      /* Program dma*/
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepdma = (uint32_t)ep->xferBuffer;
 80017b8:	f8c8 c014 	str.w	ip, [r8, #20]
			xmc_device.device_register->dtknqr4_fifoemptymsk |= (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
    }
  }

  /* Program size of transfer and enable endpoint */
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dieptsiz = size.d32;
 80017bc:	2334      	movs	r3, #52	; 0x34
 80017be:	fb03 f707 	mul.w	r7, r3, r7
 80017c2:	19ea      	adds	r2, r5, r7
 80017c4:	5deb      	ldrb	r3, [r5, r7]
    ep->xferLength = 0U;
    ep->xferCount = 0U;
    ep->inInUse = 1U;
    /* start the transfer */
    XMC_USBD_lStartWriteXfer(ep);
    result=(int32_t)ep->xferTotal;
 80017c6:	6b10      	ldr	r0, [r2, #48]	; 0x30
			xmc_device.device_register->dtknqr4_fifoemptymsk |= (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
    }
  }

  /* Program size of transfer and enable endpoint */
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dieptsiz = size.d32;
 80017c8:	f003 030f 	and.w	r3, r3, #15
 80017cc:	336a      	adds	r3, #106	; 0x6a
  ctl.b.epena = 1U;
  ctl.b.cnak = 1U;
 80017ce:	f04e 4e04 	orr.w	lr, lr, #2214592512	; 0x84000000
			xmc_device.device_register->dtknqr4_fifoemptymsk |= (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
    }
  }

  /* Program size of transfer and enable endpoint */
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dieptsiz = size.d32;
 80017d2:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 80017d6:	6119      	str	r1, [r3, #16]
  ctl.b.epena = 1U;
  ctl.b.cnak = 1U;
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = ctl.d32;
 80017d8:	f8c3 e000 	str.w	lr, [r3]
 80017dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
{
  XMC_USBD_EP_t * ep = &xmc_device.ep[ep_num & (uint8_t)XMC_USBD_EP_NUM_MASK];
  int32_t result;
  if (!ep->isConfigured)
  {
    result = (int32_t)XMC_USBD_STATUS_ERROR;
 80017e0:	2001      	movs	r0, #1
 80017e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  {
    if (ep->address_u.address_st.number == 0U)
    {
      size.b.pktcnt = 1U;
      /* ep->maxXferSize equals maxPacketSize */
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
 80017e6:	f3c2 0212 	ubfx	r2, r2, #0, #19
  }
  else
  {
    if (ep->address_u.address_st.number == 0U)
    {
      size.b.pktcnt = 1U;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e7dc      	b.n	80017a8 <XMC_USBD_EndpointWrite+0x88>
  {
    result = (int32_t)XMC_USBD_STATUS_ERROR;
  }
  else if (ep->inInUse == 1U)
  {
    result=(int32_t)0;
 80017ee:	2000      	movs	r0, #0
    /* start the transfer */
    XMC_USBD_lStartWriteXfer(ep);
    result=(int32_t)ep->xferTotal;
  }
  return result;
}
 80017f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    ep->xferLength += ep->maxTransferSize;
  }
  if (ep->xferLength == 0U)
  {
    size.b.xfersize = 0U;
    size.b.pktcnt = 1U;
 80017f4:	2301      	movs	r3, #1
 80017f6:	f363 41dc 	bfi	r1, r3, #19, #10
 80017fa:	e7df      	b.n	80017bc <XMC_USBD_EndpointWrite+0x9c>
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
    {
      /* Program dma*/
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepdma = (uint32_t)ep->xferBuffer;
    }
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 80017fc:	2c01      	cmp	r4, #1
 80017fe:	d1dd      	bne.n	80017bc <XMC_USBD_EndpointWrite+0x9c>
    {
      /* enable fifo empty interrupt */
			xmc_device.device_register->dtknqr4_fifoemptymsk |= (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 8001800:	f8d5 21a4 	ldr.w	r2, [r5, #420]	; 0x1a4
 8001804:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8001806:	4084      	lsls	r4, r0
 8001808:	431c      	orrs	r4, r3
 800180a:	6354      	str	r4, [r2, #52]	; 0x34
 800180c:	e7d6      	b.n	80017bc <XMC_USBD_EndpointWrite+0x9c>
 800180e:	bf00      	nop
 8001810:	1fff10ec 	.word	0x1fff10ec
 8001814:	1fff10e8 	.word	0x1fff10e8

08001818 <XMC_USBD_IRQHandler>:
 *
 * The handler first checks, which global interrupt has caused the interrupt
 * and then dispatches interrupt to the corresponding sub-handler.
 */
void XMC_USBD_IRQHandler(const XMC_USBD_t *const obj) 
{
 8001818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  gintmsk_data_t gintmsk;
  gintsts_data_t data;
	
  gintmsk.d32 = xmc_device.global_register->gintmsk;
 800181c:	4cb9      	ldr	r4, [pc, #740]	; (8001b04 <XMC_USBD_IRQHandler+0x2ec>)
 800181e:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 8001822:	699d      	ldr	r5, [r3, #24]
  data.d32 = xmc_device.global_register->gintsts & gintmsk.d32;
 8001824:	695a      	ldr	r2, [r3, #20]
 *
 * The handler first checks, which global interrupt has caused the interrupt
 * and then dispatches interrupt to the corresponding sub-handler.
 */
void XMC_USBD_IRQHandler(const XMC_USBD_t *const obj) 
{
 8001826:	b08f      	sub	sp, #60	; 0x3c
  gintmsk_data_t gintmsk;
  gintsts_data_t data;
	
  gintmsk.d32 = xmc_device.global_register->gintmsk;
  data.d32 = xmc_device.global_register->gintsts & gintmsk.d32;
 8001828:	ea02 0a05 	and.w	sl, r2, r5
	
  if (data.b.sofintr)
 800182c:	fa5f f68a 	uxtb.w	r6, sl
 *
 * The handler first checks, which global interrupt has caused the interrupt
 * and then dispatches interrupt to the corresponding sub-handler.
 */
void XMC_USBD_IRQHandler(const XMC_USBD_t *const obj) 
{
 8001830:	9001      	str	r0, [sp, #4]
  gintsts_data_t data;
	
  gintmsk.d32 = xmc_device.global_register->gintmsk;
  data.d32 = xmc_device.global_register->gintsts & gintmsk.d32;
	
  if (data.b.sofintr)
 8001832:	0730      	lsls	r0, r6, #28
 8001834:	f100 82eb 	bmi.w	8001e0e <XMC_USBD_IRQHandler+0x5f6>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SOF);
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_SOF);
  }
  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001838:	9a01      	ldr	r2, [sp, #4]
 800183a:	7b52      	ldrb	r2, [r2, #13]
 800183c:	2a01      	cmp	r2, #1
 800183e:	f000 82f3 	beq.w	8001e28 <XMC_USBD_IRQHandler+0x610>
      XMC_USBD_lHandleRxFLvl(); /* handle the interrupt */
      gintmsk.b.rxstsqlvl = 1U;
      xmc_device.global_register->gintmsk = gintmsk.d32;
    }
  }
  if (data.b.erlysuspend)
 8001842:	f3ca 2507 	ubfx	r5, sl, #8, #8
 8001846:	0769      	lsls	r1, r5, #29
	  break;
    case (XMC_USBD_EVENT_SOF):
	  clear.b.sofintr = 1U;
	  break;
    case (XMC_USBD_EVENT_EARLYSUSPEND):
	  clear.b.erlysuspend = 1U;
 8001848:	bf44      	itt	mi
 800184a:	f44f 6280 	movmi.w	r2, #1024	; 0x400
	  clear.b.outepintr = 1U;
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 800184e:	615a      	strmi	r2, [r3, #20]
  }
  if (data.b.erlysuspend)
  {
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_EARLYSUSPEND);
  }
  if (data.b.usbsuspend)
 8001850:	072a      	lsls	r2, r5, #28
 8001852:	f100 82d2 	bmi.w	8001dfa <XMC_USBD_IRQHandler+0x5e2>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SUSPEND);
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_SUSPEND);
  }
  if (data.b.wkupintr)
 8001856:	ea4f 661a 	mov.w	r6, sl, lsr #24
 800185a:	0637      	lsls	r7, r6, #24
 800185c:	f100 82c3 	bmi.w	8001de6 <XMC_USBD_IRQHandler+0x5ce>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_REMOTE_WAKEUP);
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_REMOTE_WAKEUP);
  }
  if (data.b.sessreqintr)
 8001860:	0670      	lsls	r0, r6, #25
 8001862:	f100 82b0 	bmi.w	8001dc6 <XMC_USBD_IRQHandler+0x5ae>
  {
    xmc_device.IsPowered = 1U;
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_ON);
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_POWER_ON);
  }
  if (data.b.usbreset)
 8001866:	06e9      	lsls	r1, r5, #27
 8001868:	f100 81f1 	bmi.w	8001c4e <XMC_USBD_IRQHandler+0x436>
  {
    XMC_USBD_lHandleUSBReset(obj);
  }
  if (data.b.enumdone)
 800186c:	06aa      	lsls	r2, r5, #26
 800186e:	f100 81d3 	bmi.w	8001c18 <XMC_USBD_IRQHandler+0x400>
  {
    XMC_USBD_lHandleEnumDone();
  }
  if (data.b.inepint)
 8001872:	f41a 2f80 	tst.w	sl, #262144	; 0x40000
 8001876:	f040 8105 	bne.w	8001a84 <XMC_USBD_IRQHandler+0x26c>
  {
    XMC_USBD_lHandleIEPInt(obj);
  }
  if (data.b.outepintr)
 800187a:	f41a 2f00 	tst.w	sl, #524288	; 0x80000
 800187e:	d118      	bne.n	80018b2 <XMC_USBD_IRQHandler+0x9a>
  {
		XMC_USBD_lHandleOEPInt(obj);
  }
	if (data.b.otgintr)
 8001880:	f01a 0f04 	tst.w	sl, #4
 8001884:	d102      	bne.n	800188c <XMC_USBD_IRQHandler+0x74>
  {
	  XMC_USBD_lHandleOTGInt();
  }

}
 8001886:	b00f      	add	sp, #60	; 0x3c
 8001888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
* It detects especially connect and disconnect events.
*/
static void XMC_USBD_lHandleOTGInt(void) 
{
  gotgint_data_t data;
  data.d32 = xmc_device.global_register->gotgint;
 800188c:	685d      	ldr	r5, [r3, #4]
  if (data.b.sesenddet)
 800188e:	0768      	lsls	r0, r5, #29
 8001890:	d50b      	bpl.n	80018aa <XMC_USBD_IRQHandler+0x92>
  {
		xmc_device.IsPowered = 0U;
 8001892:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
		xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_OFF);
 8001896:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
{
  gotgint_data_t data;
  data.d32 = xmc_device.global_register->gotgint;
  if (data.b.sesenddet)
  {
		xmc_device.IsPowered = 0U;
 800189a:	f36f 0382 	bfc	r3, #2, #1
 800189e:	f884 31fe 	strb.w	r3, [r4, #510]	; 0x1fe
		xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_OFF);
 80018a2:	2001      	movs	r0, #1
 80018a4:	4790      	blx	r2
 80018a6:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 **/
static void XMC_USBD_lClearEventOTG(uint32_t event)
{
  gotgint_data_t clear = { .d32 = 0U};
  clear.d32 = event;
  xmc_device.global_register->gotgint = clear.d32;
 80018aa:	605d      	str	r5, [r3, #4]
	if (data.b.otgintr)
  {
	  XMC_USBD_lHandleOTGInt();
  }

}
 80018ac:	b00f      	add	sp, #60	; 0x3c
 80018ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  uint16_t temp;
  uint16_t temp1;
  uint16_t mask;
  uint8_t ep_num;
	
  daint.d32 = xmc_device.device_register->daint;
 80018b2:	f8d4 21a4 	ldr.w	r2, [r4, #420]	; 0x1a4
 80018b6:	6993      	ldr	r3, [r2, #24]
  
  daintmsk.d32 = xmc_device.device_register->daintmsk;
 80018b8:	69d7      	ldr	r7, [r2, #28]
  
  doepmsk.d32 = xmc_device.device_register->doepmsk;  
 80018ba:	6952      	ldr	r2, [r2, #20]
 80018bc:	9202      	str	r2, [sp, #8]
  
  mask = daint.ep.out & daintmsk.ep.out;
 80018be:	f3c3 430f 	ubfx	r3, r3, #16, #16
  ep_num = 0U;
  doeptsiz.d32 = 0U;
 80018c2:	2200      	movs	r2, #0
 
  while ((uint16_t)mask >> ep_num)
 80018c4:	ea13 4717 	ands.w	r7, r3, r7, lsr #16
  
  doepmsk.d32 = xmc_device.device_register->doepmsk;  
  
  mask = daint.ep.out & daintmsk.ep.out;
  ep_num = 0U;
  doeptsiz.d32 = 0U;
 80018c8:	9203      	str	r2, [sp, #12]
 
  while ((uint16_t)mask >> ep_num)
 80018ca:	f000 8097 	beq.w	80019fc <XMC_USBD_IRQHandler+0x1e4>
      }
	  /* Setup Phase Complete */
      if (doepint.b.setup)
      {
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
 80018ce:	f8dd b004 	ldr.w	fp, [sp, #4]
 80018d2:	f8cd a010 	str.w	sl, [sp, #16]
 80018d6:	4616      	mov	r6, r2
  
  mask = daint.ep.out & daintmsk.ep.out;
  ep_num = 0U;
  doeptsiz.d32 = 0U;
 
  while ((uint16_t)mask >> ep_num)
 80018d8:	463b      	mov	r3, r7
 80018da:	4615      	mov	r5, r2
      }
	  /* Setup Phase Complete */
      if (doepint.b.setup)
      {
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
 80018dc:	f04f 0c34 	mov.w	ip, #52	; 0x34
 80018e0:	46b8      	mov	r8, r7
 
  while ((uint16_t)mask >> ep_num)
  {
    temp1 = (mask >> (uint16_t)ep_num);
    temp = temp1 & 0x1U;
    if (temp)
 80018e2:	07df      	lsls	r7, r3, #31
 80018e4:	f140 8081 	bpl.w	80019ea <XMC_USBD_IRQHandler+0x1d2>
    {
      /* load register data for endpoint */
      ep = &xmc_device.ep[ep_num];
      doepint.d32 = xmc_device.endpoint_out_register[ep_num]->doepint & doepmsk.d32;
 80018e8:	f106 0970 	add.w	r9, r6, #112	; 0x70
 80018ec:	eb04 0289 	add.w	r2, r4, r9, lsl #2
 80018f0:	9902      	ldr	r1, [sp, #8]
 80018f2:	6852      	ldr	r2, [r2, #4]
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80018f4:	f89b 300d 	ldrb.w	r3, [fp, #13]
    temp = temp1 & 0x1U;
    if (temp)
    {
      /* load register data for endpoint */
      ep = &xmc_device.ep[ep_num];
      doepint.d32 = xmc_device.endpoint_out_register[ep_num]->doepint & doepmsk.d32;
 80018f8:	6897      	ldr	r7, [r2, #8]
 80018fa:	400f      	ands	r7, r1
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
      {
        doeptsiz.d32 = xmc_device.endpoint_out_register[ep_num]->doeptsiz;
      }
	  /* Setup Phase Complete */
      if (doepint.b.setup)
 80018fc:	fa5f fa87 	uxtb.w	sl, r7
    if (temp)
    {
      /* load register data for endpoint */
      ep = &xmc_device.ep[ep_num];
      doepint.d32 = xmc_device.endpoint_out_register[ep_num]->doepint & doepmsk.d32;
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001900:	2b00      	cmp	r3, #0
 8001902:	f040 8081 	bne.w	8001a08 <XMC_USBD_IRQHandler+0x1f0>
      {
        doeptsiz.d32 = xmc_device.endpoint_out_register[ep_num]->doeptsiz;
 8001906:	6911      	ldr	r1, [r2, #16]
 8001908:	9103      	str	r1, [sp, #12]
      }
	  /* Setup Phase Complete */
      if (doepint.b.setup)
 800190a:	f01a 0f08 	tst.w	sl, #8
 800190e:	d021      	beq.n	8001954 <XMC_USBD_IRQHandler+0x13c>
      {
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
 8001910:	4a7c      	ldr	r2, [pc, #496]	; (8001b04 <XMC_USBD_IRQHandler+0x2ec>)
 8001912:	fb0c 2006 	mla	r0, ip, r6, r2
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
        {
          /* calculate size for setup packet */
		  ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
		  (uint32_t)((deptsiz0_data_t*)&doeptsiz)->b.supcnt)*(uint32_t)XMC_USBD_SETUP_SIZE);
 8001916:	9a03      	ldr	r2, [sp, #12]
      }
	  /* Setup Phase Complete */
      if (doepint.b.setup)
      {
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
 8001918:	7901      	ldrb	r1, [r0, #4]
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
        {
          /* calculate size for setup packet */
		  ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
		  (uint32_t)((deptsiz0_data_t*)&doeptsiz)->b.supcnt)*(uint32_t)XMC_USBD_SETUP_SIZE);
 800191a:	f3c2 7241 	ubfx	r2, r2, #29, #2
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
        {
          /* calculate size for setup packet */
		  ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
 800191e:	00d2      	lsls	r2, r2, #3
      }
	  /* Setup Phase Complete */
      if (doepint.b.setup)
      {
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
 8001920:	f363 1145 	bfi	r1, r3, #5, #1
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
        {
          /* calculate size for setup packet */
		  ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
 8001924:	f1c2 0218 	rsb	r2, r2, #24
      }
	  /* Setup Phase Complete */
      if (doepint.b.setup)
      {
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
 8001928:	7101      	strb	r1, [r0, #4]
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
        {
          /* calculate size for setup packet */
		  ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
 800192a:	6102      	str	r2, [r0, #16]
        }
		if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
		{
			ep->outBytesAvailable += ep->xferCount;
		}
		ep->outInUse = 0U;
 800192c:	fb0c 4306 	mla	r3, ip, r6, r4
 8001930:	f8cd c004 	str.w	ip, [sp, #4]
 8001934:	685a      	ldr	r2, [r3, #4]
 8001936:	f022 0210 	bic.w	r2, r2, #16
 800193a:	605a      	str	r2, [r3, #4]
		xmc_device.EndpointEvent_cb(0U,XMC_USBD_EP_EVENT_SETUP); /* signal endpoint event */
 800193c:	2000      	movs	r0, #0
 800193e:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
 8001942:	4601      	mov	r1, r0
 8001944:	4798      	blx	r3
 **/
void XMC_USBD_ClearEventOUTEP(uint32_t event,const uint8_t ep_num)
{
  doepint_data_t clear;
  clear.d32 = event;
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 8001946:	eb04 0389 	add.w	r3, r4, r9, lsl #2
 800194a:	2108      	movs	r1, #8
 800194c:	685a      	ldr	r2, [r3, #4]
 800194e:	f8dd c004 	ldr.w	ip, [sp, #4]
 8001952:	6091      	str	r1, [r2, #8]
		ep->outInUse = 0U;
		xmc_device.EndpointEvent_cb(0U,XMC_USBD_EP_EVENT_SETUP); /* signal endpoint event */
				/* clear the interrupt */
		XMC_USBD_ClearEventOUTEP((uint32_t)XMC_USBD_EVENT_OUT_EP_SETUP,ep_num);
      }
      if (doepint.b.xfercompl)
 8001954:	f01a 0f01 	tst.w	sl, #1
 8001958:	d046      	beq.n	80019e8 <XMC_USBD_IRQHandler+0x1d0>
      {
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 800195a:	f89b 300d 	ldrb.w	r3, [fp, #13]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d063      	beq.n	8001a2a <XMC_USBD_IRQHandler+0x212>
 8001962:	fb0c 4306 	mla	r3, ip, r6, r4
 8001966:	6a99      	ldr	r1, [r3, #40]	; 0x28
        {
          uint32_t bytes = (ep->xferLength - ep->xferCount) - doeptsiz.b.xfersize;
          ep->xferCount += bytes;
          ep->xferBuffer += bytes;
				}
        if (ep->xferTotal == ep->xferLength)
 8001968:	fb0c 4306 	mla	r3, ip, r6, r4
 800196c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800196e:	428a      	cmp	r2, r1
 8001970:	d072      	beq.n	8001a58 <XMC_USBD_IRQHandler+0x240>
{
  deptsiz_data_t data;
  depctl_data_t epctl;
	
  data.d32 =  0U;
  if ((ep->xferTotal - ep->xferLength) > ep->maxTransferSize)
 8001972:	6898      	ldr	r0, [r3, #8]
 8001974:	ebc1 0e02 	rsb	lr, r1, r2
 8001978:	f3c0 0012 	ubfx	r0, r0, #0, #19
 800197c:	4586      	cmp	lr, r0
 800197e:	fb0c fe06 	mul.w	lr, ip, r6
  {
    ep->xferLength += ep->maxTransferSize;
 8001982:	bf88      	it	hi
 8001984:	1809      	addhi	r1, r1, r0
 8001986:	eb04 000e 	add.w	r0, r4, lr
{
  deptsiz_data_t data;
  depctl_data_t epctl;
	
  data.d32 =  0U;
  if ((ep->xferTotal - ep->xferLength) > ep->maxTransferSize)
 800198a:	bf98      	it	ls
 800198c:	4611      	movls	r1, r2
 800198e:	6281      	str	r1, [r0, #40]	; 0x28
  }
  else
  {
    ep->xferLength = ep->xferTotal;
  }
  if (ep->address_u.address_st.number == 0U)
 8001990:	f814 e00e 	ldrb.w	lr, [r4, lr]
 8001994:	f01e 0f0f 	tst.w	lr, #15
static void XMC_USBD_lStartReadXfer(XMC_USBD_EP_t *const ep) 
{
  deptsiz_data_t data;
  depctl_data_t epctl;
	
  data.d32 =  0U;
 8001998:	f04f 0300 	mov.w	r3, #0
 800199c:	f100 0a28 	add.w	sl, r0, #40	; 0x28
  }
  else
  {
    ep->xferLength = ep->xferTotal;
  }
  if (ep->address_u.address_st.number == 0U)
 80019a0:	f040 82ae 	bne.w	8001f00 <XMC_USBD_IRQHandler+0x6e8>
  {
	/* Setup the endpoint to receive 3 setup packages and one normal package.*/
	/* Cast the data pointer to use only one variable */
    deptsiz0_data_t *ep0_data = (deptsiz0_data_t*)&data;
    ep0_data->b.pktcnt = 0x1U;
 80019a4:	2101      	movs	r1, #1
 80019a6:	f361 43d4 	bfi	r3, r1, #19, #2
    ep0_data->b.supcnt = 0x3U;
 80019aa:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
    ep0_data->b.xfersize = (uint8_t)ep->xferTotal;
 80019ae:	f362 0306 	bfi	r3, r2, #0, #7
      /* setup endpoint to recive a amount of packages by given size */
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
    }
  }
  if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80019b2:	4a55      	ldr	r2, [pc, #340]	; (8001b08 <XMC_USBD_IRQHandler+0x2f0>)
 80019b4:	6812      	ldr	r2, [r2, #0]
 80019b6:	7b52      	ldrb	r2, [r2, #13]
  {
    /* Programm dma address if needed */
    xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepdma = (uint32_t)(ep->xferBuffer);
 80019b8:	fb0c f606 	mul.w	r6, ip, r6
      /* setup endpoint to recive a amount of packages by given size */
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
    }
  }
  if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80019bc:	2a00      	cmp	r2, #0
 80019be:	f040 82a6 	bne.w	8001f0e <XMC_USBD_IRQHandler+0x6f6>
  {
    /* Programm dma address if needed */
    xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepdma = (uint32_t)(ep->xferBuffer);
 80019c2:	5da2      	ldrb	r2, [r4, r6]
 80019c4:	f002 020f 	and.w	r2, r2, #15
 80019c8:	19a1      	adds	r1, r4, r6
 80019ca:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80019ce:	6a48      	ldr	r0, [r1, #36]	; 0x24
 80019d0:	f8d2 11c4 	ldr.w	r1, [r2, #452]	; 0x1c4
 80019d4:	6148      	str	r0, [r1, #20]
  }
  /* setup endpoint size and enable endpoint */
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doeptsiz = data.d32;
 80019d6:	610b      	str	r3, [r1, #16]
 
  epctl.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 80019d8:	680b      	ldr	r3, [r1, #0]
 80019da:	eb04 0989 	add.w	r9, r4, r9, lsl #2
  epctl.b.cnak = 1U;
  epctl.b.epena = 1U;
 80019de:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80019e2:	f8d9 2004 	ldr.w	r2, [r9, #4]
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = epctl.d32;
 80019e6:	600b      	str	r3, [r1, #0]
 **/
void XMC_USBD_ClearEventOUTEP(uint32_t event,const uint8_t ep_num)
{
  doepint_data_t clear;
  clear.d32 = event;
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 80019e8:	6097      	str	r7, [r2, #8]

      }

      XMC_USBD_ClearEventOUTEP(doepint.d32,ep_num);
    }
    ep_num++;
 80019ea:	3501      	adds	r5, #1
 80019ec:	b2ed      	uxtb	r5, r5
  
  mask = daint.ep.out & daintmsk.ep.out;
  ep_num = 0U;
  doeptsiz.d32 = 0U;
 
  while ((uint16_t)mask >> ep_num)
 80019ee:	fa58 f305 	asrs.w	r3, r8, r5
 80019f2:	462e      	mov	r6, r5
 80019f4:	f47f af75 	bne.w	80018e2 <XMC_USBD_IRQHandler+0xca>
 80019f8:	f8dd a010 	ldr.w	sl, [sp, #16]
	  clear.b.outepintr = 1U;
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 80019fc:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
	  break;
    case (XMC_USBD_EVENT_ENUMDONE):
	  clear.b.enumdone = 1U;
	  break;
    case (XMC_USBD_EVENT_OUTEP):
	  clear.b.outepintr = 1U;
 8001a00:	f44f 2200 	mov.w	r2, #524288	; 0x80000
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 8001a04:	615a      	str	r2, [r3, #20]
 8001a06:	e73b      	b.n	8001880 <XMC_USBD_IRQHandler+0x68>
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
      {
        doeptsiz.d32 = xmc_device.endpoint_out_register[ep_num]->doeptsiz;
      }
	  /* Setup Phase Complete */
      if (doepint.b.setup)
 8001a08:	f01a 0f08 	tst.w	sl, #8
 8001a0c:	d0a2      	beq.n	8001954 <XMC_USBD_IRQHandler+0x13c>
      {
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
 8001a0e:	4a3d      	ldr	r2, [pc, #244]	; (8001b04 <XMC_USBD_IRQHandler+0x2ec>)
 8001a10:	fb0c 2106 	mla	r1, ip, r6, r2
        {
          /* calculate size for setup packet */
		  ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
		  (uint32_t)((deptsiz0_data_t*)&doeptsiz)->b.supcnt)*(uint32_t)XMC_USBD_SETUP_SIZE);
        }
		if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001a14:	2b01      	cmp	r3, #1
      }
	  /* Setup Phase Complete */
      if (doepint.b.setup)
      {
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
 8001a16:	790a      	ldrb	r2, [r1, #4]
 8001a18:	f36f 1245 	bfc	r2, #5, #1
 8001a1c:	710a      	strb	r2, [r1, #4]
        {
          /* calculate size for setup packet */
		  ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
		  (uint32_t)((deptsiz0_data_t*)&doeptsiz)->b.supcnt)*(uint32_t)XMC_USBD_SETUP_SIZE);
        }
		if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001a1e:	d185      	bne.n	800192c <XMC_USBD_IRQHandler+0x114>
		{
			ep->outBytesAvailable += ep->xferCount;
 8001a20:	690b      	ldr	r3, [r1, #16]
 8001a22:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8001a24:	4413      	add	r3, r2
 8001a26:	610b      	str	r3, [r1, #16]
 8001a28:	e780      	b.n	800192c <XMC_USBD_IRQHandler+0x114>
      }
      if (doepint.b.xfercompl)
      {
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
        {
          uint32_t bytes = (ep->xferLength - ep->xferCount) - doeptsiz.b.xfersize;
 8001a2a:	fb0c 4006 	mla	r0, ip, r6, r4
 8001a2e:	9b03      	ldr	r3, [sp, #12]
 8001a30:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8001a32:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8001a34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a38:	ebc2 0e01 	rsb	lr, r2, r1
 8001a3c:	ebc3 030e 	rsb	r3, r3, lr
          ep->xferCount += bytes;
 8001a40:	eb02 0e03 	add.w	lr, r2, r3
          ep->xferBuffer += bytes;
 8001a44:	6a42      	ldr	r2, [r0, #36]	; 0x24
      if (doepint.b.xfercompl)
      {
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
        {
          uint32_t bytes = (ep->xferLength - ep->xferCount) - doeptsiz.b.xfersize;
          ep->xferCount += bytes;
 8001a46:	f8c0 e02c 	str.w	lr, [r0, #44]	; 0x2c
          ep->xferBuffer += bytes;
 8001a4a:	4413      	add	r3, r2
 8001a4c:	6243      	str	r3, [r0, #36]	; 0x24
				}
        if (ep->xferTotal == ep->xferLength)
 8001a4e:	fb0c 4306 	mla	r3, ip, r6, r4
 8001a52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a54:	428a      	cmp	r2, r1
 8001a56:	d18c      	bne.n	8001972 <XMC_USBD_IRQHandler+0x15a>
 8001a58:	f8cd c004 	str.w	ip, [sp, #4]
        {
          ep->outBytesAvailable = ep->xferCount;
          ep->outInUse = 0U;
 8001a5c:	685a      	ldr	r2, [r3, #4]
          ep->xferCount += bytes;
          ep->xferBuffer += bytes;
				}
        if (ep->xferTotal == ep->xferLength)
        {
          ep->outBytesAvailable = ep->xferCount;
 8001a5e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001a60:	6119      	str	r1, [r3, #16]
          ep->outInUse = 0U;
 8001a62:	f022 0210 	bic.w	r2, r2, #16
 8001a66:	605a      	str	r2, [r3, #4]
          xmc_device.EndpointEvent_cb(ep_num,XMC_USBD_EP_EVENT_OUT);
 8001a68:	4b26      	ldr	r3, [pc, #152]	; (8001b04 <XMC_USBD_IRQHandler+0x2ec>)
 8001a6a:	4628      	mov	r0, r5
 8001a6c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001a70:	2101      	movs	r1, #1
 8001a72:	4798      	blx	r3
 8001a74:	4b23      	ldr	r3, [pc, #140]	; (8001b04 <XMC_USBD_IRQHandler+0x2ec>)
 8001a76:	f8dd c004 	ldr.w	ip, [sp, #4]
 8001a7a:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 8001a7e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001a82:	e7b1      	b.n	80019e8 <XMC_USBD_IRQHandler+0x1d0>
  uint16_t temp1;
  uint16_t mask;
  uint8_t ep_num;
  uint32_t inepint;
	
  daint.d32 = xmc_device.device_register->daint;
 8001a84:	f8d4 31a4 	ldr.w	r3, [r4, #420]	; 0x1a4
 8001a88:	699a      	ldr	r2, [r3, #24]
  
  diepmsk.d32 = xmc_device.device_register->diepmsk;
 8001a8a:	691b      	ldr	r3, [r3, #16]
 8001a8c:	9303      	str	r3, [sp, #12]
  
  dieptsiz.d32 = 0U;
  mask = daint.ep.in;
  ep_num = 0U;
  
  while ((uint16_t)mask >> ep_num)
 8001a8e:	b297      	uxth	r7, r2
 8001a90:	2f00      	cmp	r7, #0
 8001a92:	d061      	beq.n	8001b58 <XMC_USBD_IRQHandler+0x340>
 8001a94:	2600      	movs	r6, #0
 8001a96:	46b6      	mov	lr, r6
 8001a98:	463b      	mov	r3, r7
    if ((uint16_t)temp)
    {
      ep = &xmc_device.ep[ep_num];
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
      diepint.d32 = inepint &
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 8001a9a:	f04f 0b34 	mov.w	fp, #52	; 0x34
 8001a9e:	f8cd a010 	str.w	sl, [sp, #16]
 8001aa2:	46b9      	mov	r9, r7
  
  while ((uint16_t)mask >> ep_num)
  {
    temp1 = ((uint16_t)mask >> (uint16_t)ep_num);
    temp = (uint16_t)temp1 & (uint16_t)0x1U;
    if ((uint16_t)temp)
 8001aa4:	07db      	lsls	r3, r3, #31
 8001aa6:	d54f      	bpl.n	8001b48 <XMC_USBD_IRQHandler+0x330>
    {
      ep = &xmc_device.ep[ep_num];
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
 8001aa8:	f10e 036a 	add.w	r3, lr, #106	; 0x6a
      diepint.d32 = inepint &
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 8001aac:	fb0b f00e 	mul.w	r0, fp, lr
    temp1 = ((uint16_t)mask >> (uint16_t)ep_num);
    temp = (uint16_t)temp1 & (uint16_t)0x1U;
    if ((uint16_t)temp)
    {
      ep = &xmc_device.ep[ep_num];
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
 8001ab0:	9302      	str	r3, [sp, #8]
      diepint.d32 = inepint &
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 8001ab2:	f8d4 a1a4 	ldr.w	sl, [r4, #420]	; 0x1a4
    temp1 = ((uint16_t)mask >> (uint16_t)ep_num);
    temp = (uint16_t)temp1 & (uint16_t)0x1U;
    if ((uint16_t)temp)
    {
      ep = &xmc_device.ep[ep_num];
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
 8001ab6:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
      diepint.d32 = inepint &
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 8001aba:	f814 8000 	ldrb.w	r8, [r4, r0]
    temp1 = ((uint16_t)mask >> (uint16_t)ep_num);
    temp = (uint16_t)temp1 & (uint16_t)0x1U;
    if ((uint16_t)temp)
    {
      ep = &xmc_device.ep[ep_num];
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
 8001abe:	689d      	ldr	r5, [r3, #8]
      diepint.d32 = inepint &
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 8001ac0:	f8da 1034 	ldr.w	r1, [sl, #52]	; 0x34
                     0x1U) << 7U) | (uint32_t)diepmsk.d32);
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001ac4:	9a01      	ldr	r2, [sp, #4]
    {
      ep = &xmc_device.ep[ep_num];
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
      diepint.d32 = inepint &
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
                     0x1U) << 7U) | (uint32_t)diepmsk.d32);
 8001ac6:	9f03      	ldr	r7, [sp, #12]
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001ac8:	7b52      	ldrb	r2, [r2, #13]
    if ((uint16_t)temp)
    {
      ep = &xmc_device.ep[ep_num];
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
      diepint.d32 = inepint &
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 8001aca:	f008 0c0f 	and.w	ip, r8, #15
 8001ace:	fa21 f10c 	lsr.w	r1, r1, ip
                     0x1U) << 7U) | (uint32_t)diepmsk.d32);
 8001ad2:	01c9      	lsls	r1, r1, #7
 8001ad4:	b2c9      	uxtb	r1, r1
 8001ad6:	4339      	orrs	r1, r7
    if ((uint16_t)temp)
    {
      ep = &xmc_device.ep[ep_num];
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
      diepint.d32 = inepint &
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 8001ad8:	4420      	add	r0, r4
    temp = (uint16_t)temp1 & (uint16_t)0x1U;
    if ((uint16_t)temp)
    {
      ep = &xmc_device.ep[ep_num];
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
      diepint.d32 = inepint &
 8001ada:	400d      	ands	r5, r1
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
                     0x1U) << 7U) | (uint32_t)diepmsk.d32);
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001adc:	b9b2      	cbnz	r2, 8001b0c <XMC_USBD_IRQHandler+0x2f4>
          bytes = XMC_USBD_lWriteFifo(ep);
          ep->xferCount += bytes;
          ep->xferBuffer += bytes;
        }
      }
      if (diepint.b.xfercompl)
 8001ade:	07ef      	lsls	r7, r5, #31
      diepint.d32 = inepint &
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
                     0x1U) << 7U) | (uint32_t)diepmsk.d32);
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
      {
        dieptsiz.d32 = xmc_device.endpoint_in_register[ep_num]->dieptsiz;
 8001ae0:	691a      	ldr	r2, [r3, #16]
          bytes = XMC_USBD_lWriteFifo(ep);
          ep->xferCount += bytes;
          ep->xferBuffer += bytes;
        }
      }
      if (diepint.b.xfercompl)
 8001ae2:	d530      	bpl.n	8001b46 <XMC_USBD_IRQHandler+0x32e>
      {
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
        {
          /* update xfer values */
          if ((dieptsiz.b.pktcnt == 0U) && (dieptsiz.b.xfersize == 0U))
 8001ae4:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 8001ae8:	2a00      	cmp	r2, #0
 8001aea:	f000 8218 	beq.w	8001f1e <XMC_USBD_IRQHandler+0x706>
 8001aee:	6a81      	ldr	r1, [r0, #40]	; 0x28
            uint32_t Bytes = ep->xferLength - ep->xferCount;
            ep->xferCount += Bytes;
            ep->xferBuffer += Bytes;
          }
        }
        if (ep->xferTotal==ep->xferLength)
 8001af0:	fb0b 420e 	mla	r2, fp, lr, r4
 8001af4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001af6:	428b      	cmp	r3, r1
 8001af8:	d133      	bne.n	8001b62 <XMC_USBD_IRQHandler+0x34a>
        {
          ep->inInUse = 0U;
 8001afa:	6853      	ldr	r3, [r2, #4]
 8001afc:	f023 0308 	bic.w	r3, r3, #8
 8001b00:	6053      	str	r3, [r2, #4]
 8001b02:	e017      	b.n	8001b34 <XMC_USBD_IRQHandler+0x31c>
 8001b04:	1fff10ec 	.word	0x1fff10ec
 8001b08:	1fff10e8 	.word	0x1fff10e8
                     0x1U) << 7U) | (uint32_t)diepmsk.d32);
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
      {
        dieptsiz.d32 = xmc_device.endpoint_in_register[ep_num]->dieptsiz;
      }
      if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001b0c:	2a01      	cmp	r2, #1
 8001b0e:	d102      	bne.n	8001b16 <XMC_USBD_IRQHandler+0x2fe>
      {
        if (diepint.b.emptyintr)
 8001b10:	0629      	lsls	r1, r5, #24
 8001b12:	f100 822a 	bmi.w	8001f6a <XMC_USBD_IRQHandler+0x752>
          bytes = XMC_USBD_lWriteFifo(ep);
          ep->xferCount += bytes;
          ep->xferBuffer += bytes;
        }
      }
      if (diepint.b.xfercompl)
 8001b16:	07e9      	lsls	r1, r5, #31
 8001b18:	d515      	bpl.n	8001b46 <XMC_USBD_IRQHandler+0x32e>
            uint32_t Bytes = ep->xferLength - ep->xferCount;
            ep->xferCount += Bytes;
            ep->xferBuffer += Bytes;
          }
        }
        if (ep->xferTotal==ep->xferLength)
 8001b1a:	fb0b 400e 	mla	r0, fp, lr, r4
 8001b1e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001b20:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8001b22:	428b      	cmp	r3, r1
 8001b24:	d11d      	bne.n	8001b62 <XMC_USBD_IRQHandler+0x34a>
        {
          ep->inInUse = 0U;
 8001b26:	6843      	ldr	r3, [r0, #4]
          if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001b28:	2a01      	cmp	r2, #1
            ep->xferBuffer += Bytes;
          }
        }
        if (ep->xferTotal==ep->xferLength)
        {
          ep->inInUse = 0U;
 8001b2a:	f023 0308 	bic.w	r3, r3, #8
 8001b2e:	6043      	str	r3, [r0, #4]
          if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001b30:	f000 8273 	beq.w	800201a <XMC_USBD_IRQHandler+0x802>
          {
            /* mask fifo empty interrupt */
            xmc_device.device_register->dtknqr4_fifoemptymsk =
            (uint32_t)(xmc_device.device_register->dtknqr4_fifoemptymsk & ~(((uint32_t)1U << ep_num)));
          }
          xmc_device.EndpointEvent_cb(0x80U | ep_num,XMC_USBD_EP_EVENT_IN);
 8001b34:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
 8001b38:	f046 0080 	orr.w	r0, r6, #128	; 0x80
 8001b3c:	2102      	movs	r1, #2
 8001b3e:	4798      	blx	r3
 8001b40:	9b02      	ldr	r3, [sp, #8]
 8001b42:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 **/
void XMC_USBD_ClearEventINEP(uint32_t event,const uint8_t ep_num)
{
  diepint_data_t clear;
  clear.d32 = event;
  xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
 8001b46:	609d      	str	r5, [r3, #8]

      }

      XMC_USBD_ClearEventINEP((uint32_t)diepint.d32,ep_num);
    }
    ep_num++;
 8001b48:	3601      	adds	r6, #1
 8001b4a:	b2f6      	uxtb	r6, r6
  
  dieptsiz.d32 = 0U;
  mask = daint.ep.in;
  ep_num = 0U;
  
  while ((uint16_t)mask >> ep_num)
 8001b4c:	fa59 f306 	asrs.w	r3, r9, r6
 8001b50:	46b6      	mov	lr, r6
 8001b52:	d1a7      	bne.n	8001aa4 <XMC_USBD_IRQHandler+0x28c>
 8001b54:	f8dd a010 	ldr.w	sl, [sp, #16]
	  clear.b.outepintr = 1U;
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 8001b58:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	615a      	str	r2, [r3, #20]
 8001b60:	e68b      	b.n	800187a <XMC_USBD_IRQHandler+0x62>
{
  deptsiz_data_t size;
  depctl_data_t ctl;
	
  size.d32 = 0U;  
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001b62:	fb0b f20e 	mul.w	r2, fp, lr
 8001b66:	18a0      	adds	r0, r4, r2
 8001b68:	5ca2      	ldrb	r2, [r4, r2]

  if ((ep->xferTotal - ep->xferLength)  < ep->maxTransferSize)
 8001b6a:	6880      	ldr	r0, [r0, #8]
 8001b6c:	ebc1 0803 	rsb	r8, r1, r3
 8001b70:	f3c0 0c12 	ubfx	ip, r0, #0, #19
{
  deptsiz_data_t size;
  depctl_data_t ctl;
	
  size.d32 = 0U;  
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001b74:	f002 020f 	and.w	r2, r2, #15

  if ((ep->xferTotal - ep->xferLength)  < ep->maxTransferSize)
 8001b78:	45e0      	cmp	r8, ip
{
  deptsiz_data_t size;
  depctl_data_t ctl;
	
  size.d32 = 0U;  
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001b7a:	9206      	str	r2, [sp, #24]
 8001b7c:	f102 026a 	add.w	r2, r2, #106	; 0x6a
  {
    ep->xferLength = ep->xferTotal;
  }
  else
  {
    ep->xferLength += ep->maxTransferSize;
 8001b80:	bf28      	it	cs
 8001b82:	eb01 030c 	addcs.w	r3, r1, ip
 8001b86:	fb0b fc0e 	mul.w	ip, fp, lr
{
  deptsiz_data_t size;
  depctl_data_t ctl;
	
  size.d32 = 0U;  
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001b8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8001b8e:	9205      	str	r2, [sp, #20]
 8001b90:	eb04 010c 	add.w	r1, r4, ip
 8001b94:	6812      	ldr	r2, [r2, #0]
 8001b96:	628b      	str	r3, [r1, #40]	; 0x28
static void XMC_USBD_lStartWriteXfer(XMC_USBD_EP_t *const ep) 
{
  deptsiz_data_t size;
  depctl_data_t ctl;
	
  size.d32 = 0U;  
 8001b98:	2000      	movs	r0, #0
 8001b9a:	f101 0828 	add.w	r8, r1, #40	; 0x28
  }
  else
  {
    ep->xferLength += ep->maxTransferSize;
  }
  if (ep->xferLength == 0U)
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	f000 81dd 	beq.w	8001f5e <XMC_USBD_IRQHandler+0x746>
    size.b.xfersize = 0U;
    size.b.pktcnt = 1U;
  }
  else
  {
    if (ep->address_u.address_st.number == 0U)
 8001ba4:	f814 c00c 	ldrb.w	ip, [r4, ip]
 8001ba8:	f01c 0f0f 	tst.w	ip, #15
 8001bac:	f000 81cf 	beq.w	8001f4e <XMC_USBD_IRQHandler+0x736>
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
    }
    else
    {
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 8001bb0:	6849      	ldr	r1, [r1, #4]
      /* ep->maxXferSize equals maxPacketSize */
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
    }
    else
    {
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8001bb2:	f8d8 7004 	ldr.w	r7, [r8, #4]
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 8001bb6:	f3c1 2cc6 	ubfx	ip, r1, #11, #7
 8001bba:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001bbe:	1bd9      	subs	r1, r3, r7
      /* ep->maxXferSize equals maxPacketSize */
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
    }
    else
    {
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8001bc0:	460b      	mov	r3, r1
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 8001bc2:	fa1f f888 	uxth.w	r8, r8
 8001bc6:	fa18 f181 	uxtah	r1, r8, r1
      /* ep->maxXferSize equals maxPacketSize */
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
    }
    else
    {
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8001bca:	f3c3 0312 	ubfx	r3, r3, #0, #19
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 8001bce:	fb91 fcfc 	sdiv	ip, r1, ip
 8001bd2:	f3cc 0c09 	ubfx	ip, ip, #0, #10
    		 ep->maxPacketSize);
    }
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001bd6:	49c2      	ldr	r1, [pc, #776]	; (8001ee0 <XMC_USBD_IRQHandler+0x6c8>)
 8001bd8:	6809      	ldr	r1, [r1, #0]
 8001bda:	7b49      	ldrb	r1, [r1, #13]
 8001bdc:	f363 0012 	bfi	r0, r3, #0, #19
 8001be0:	f36c 40dc 	bfi	r0, ip, #19, #10
 8001be4:	2900      	cmp	r1, #0
 8001be6:	f040 820d 	bne.w	8002004 <XMC_USBD_IRQHandler+0x7ec>
    {
      /* Program dma*/
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepdma = (uint32_t)ep->xferBuffer;
 8001bea:	fb0b 430e 	mla	r3, fp, lr, r4
 8001bee:	9905      	ldr	r1, [sp, #20]
 8001bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf2:	614b      	str	r3, [r1, #20]
			xmc_device.device_register->dtknqr4_fifoemptymsk |= (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
    }
  }

  /* Program size of transfer and enable endpoint */
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dieptsiz = size.d32;
 8001bf4:	fb0b fe0e 	mul.w	lr, fp, lr
 8001bf8:	9b02      	ldr	r3, [sp, #8]
 8001bfa:	f814 100e 	ldrb.w	r1, [r4, lr]
 8001bfe:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8001c02:	f001 010f 	and.w	r1, r1, #15
 8001c06:	316a      	adds	r1, #106	; 0x6a
  ctl.b.epena = 1U;
  ctl.b.cnak = 1U;
 8001c08:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
			xmc_device.device_register->dtknqr4_fifoemptymsk |= (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
    }
  }

  /* Program size of transfer and enable endpoint */
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dieptsiz = size.d32;
 8001c0c:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8001c10:	6108      	str	r0, [r1, #16]
  ctl.b.epena = 1U;
  ctl.b.cnak = 1U;
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = ctl.d32;
 8001c12:	600a      	str	r2, [r1, #0]
 **/
void XMC_USBD_ClearEventINEP(uint32_t event,const uint8_t ep_num)
{
  diepint_data_t clear;
  clear.d32 = event;
  xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
 8001c14:	609d      	str	r5, [r3, #8]
 8001c16:	e797      	b.n	8001b48 <XMC_USBD_IRQHandler+0x330>
  /* Normaly we need to check dctl
   * We are always fullspeed, so max it up. */
  depctl_data_t epctl;
  gusbcfg_data_t gusbcfg;
	
  epctl.d32=xmc_device.endpoint_in_register[0U]->diepctl;
 8001c18:	f8d4 11a8 	ldr.w	r1, [r4, #424]	; 0x1a8
  epctl.b.mps = 0x00U; /* 64 Byte, this is also automatically set for out ep */
  xmc_device.endpoint_in_register[0U]->diepctl = epctl.d32;

  /* update device connected flag */
  xmc_device.IsConnected = 1U;
 8001c1c:	f894 21fe 	ldrb.w	r2, [r4, #510]	; 0x1fe
  /* Normaly we need to check dctl
   * We are always fullspeed, so max it up. */
  depctl_data_t epctl;
  gusbcfg_data_t gusbcfg;
	
  epctl.d32=xmc_device.endpoint_in_register[0U]->diepctl;
 8001c20:	680b      	ldr	r3, [r1, #0]

  /* update device connected flag */
  xmc_device.IsConnected = 1U;
  xmc_device.IsPowered = 1U;

  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_CONNECT);
 8001c22:	f8d4 5200 	ldr.w	r5, [r4, #512]	; 0x200
   * We are always fullspeed, so max it up. */
  depctl_data_t epctl;
  gusbcfg_data_t gusbcfg;
	
  epctl.d32=xmc_device.endpoint_in_register[0U]->diepctl;
  epctl.b.mps = 0x00U; /* 64 Byte, this is also automatically set for out ep */
 8001c26:	f36f 030a 	bfc	r3, #0, #11
  xmc_device.endpoint_in_register[0U]->diepctl = epctl.d32;

  /* update device connected flag */
  xmc_device.IsConnected = 1U;
  xmc_device.IsPowered = 1U;
 8001c2a:	f042 0205 	orr.w	r2, r2, #5
  depctl_data_t epctl;
  gusbcfg_data_t gusbcfg;
	
  epctl.d32=xmc_device.endpoint_in_register[0U]->diepctl;
  epctl.b.mps = 0x00U; /* 64 Byte, this is also automatically set for out ep */
  xmc_device.endpoint_in_register[0U]->diepctl = epctl.d32;
 8001c2e:	600b      	str	r3, [r1, #0]

  /* update device connected flag */
  xmc_device.IsConnected = 1U;
  xmc_device.IsPowered = 1U;

  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_CONNECT);
 8001c30:	2002      	movs	r0, #2
  epctl.b.mps = 0x00U; /* 64 Byte, this is also automatically set for out ep */
  xmc_device.endpoint_in_register[0U]->diepctl = epctl.d32;

  /* update device connected flag */
  xmc_device.IsConnected = 1U;
  xmc_device.IsPowered = 1U;
 8001c32:	f884 21fe 	strb.w	r2, [r4, #510]	; 0x1fe

  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_CONNECT);
 8001c36:	47a8      	blx	r5

  /* Set Trim */  
  gusbcfg.d32 = xmc_device.global_register->gusbcfg;
 8001c38:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 8001c3c:	68da      	ldr	r2, [r3, #12]
  gusbcfg.b.usbtrdtim = 9U; /* default value for LS/FS */
 8001c3e:	2109      	movs	r1, #9
 8001c40:	f361 228d 	bfi	r2, r1, #10, #4
	  break;
    case (XMC_USBD_EVENT_EARLYSUSPEND):
	  clear.b.erlysuspend = 1U;
	  break;
    case (XMC_USBD_EVENT_ENUMDONE):
	  clear.b.enumdone = 1U;
 8001c44:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_CONNECT);

  /* Set Trim */  
  gusbcfg.d32 = xmc_device.global_register->gusbcfg;
  gusbcfg.b.usbtrdtim = 9U; /* default value for LS/FS */
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 8001c48:	60da      	str	r2, [r3, #12]
	  clear.b.outepintr = 1U;
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 8001c4a:	6159      	str	r1, [r3, #20]
 8001c4c:	e611      	b.n	8001872 <XMC_USBD_IRQHandler+0x5a>
  fifosize_data_t gnptxfsiz;
  daint_data_t daint;
  dcfg_data_t dcfg;
	
  /* Clear the Remote Wakeup Signaling */
  dctl.d32 = xmc_device.device_register->dctl;
 8001c4e:	f8d4 11a4 	ldr.w	r1, [r4, #420]	; 0x1a4
  xmc_device.device_register->dctl = dctl.d32;

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 8001c52:	f8d4 91c4 	ldr.w	r9, [r4, #452]	; 0x1c4
  fifosize_data_t gnptxfsiz;
  daint_data_t daint;
  dcfg_data_t dcfg;
	
  /* Clear the Remote Wakeup Signaling */
  dctl.d32 = xmc_device.device_register->dctl;
 8001c56:	684a      	ldr	r2, [r1, #4]
  xmc_device.device_register->dctl = dctl.d32;

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 8001c58:	f8d4 71d4 	ldr.w	r7, [r4, #468]	; 0x1d4
 8001c5c:	f8d4 61d8 	ldr.w	r6, [r4, #472]	; 0x1d8
 8001c60:	f8d4 01dc 	ldr.w	r0, [r4, #476]	; 0x1dc
  daint_data_t daint;
  dcfg_data_t dcfg;
	
  /* Clear the Remote Wakeup Signaling */
  dctl.d32 = xmc_device.device_register->dctl;
  dctl.b.rmtwkupsig = 1U;
 8001c64:	f042 0201 	orr.w	r2, r2, #1
  xmc_device.device_register->dctl = dctl.d32;

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 8001c68:	f504 78e4 	add.w	r8, r4, #456	; 0x1c8
 8001c6c:	e898 5100 	ldmia.w	r8, {r8, ip, lr}
  dcfg_data_t dcfg;
	
  /* Clear the Remote Wakeup Signaling */
  dctl.d32 = xmc_device.device_register->dctl;
  dctl.b.rmtwkupsig = 1U;
  xmc_device.device_register->dctl = dctl.d32;
 8001c70:	604a      	str	r2, [r1, #4]

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 8001c72:	f8d9 2000 	ldr.w	r2, [r9]
		epctl.b.snak = 1U;
 8001c76:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
		epctl.b.stall = 0U;
 8001c7a:	f36f 5255 	bfc	r2, #21, #1
		xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
 8001c7e:	f8c9 2000 	str.w	r2, [r9]
  xmc_device.device_register->dctl = dctl.d32;

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 8001c82:	f8d8 2000 	ldr.w	r2, [r8]
  gnptxfsiz.b.startaddr = 64U;
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
  /* calculate the size for the rest */
  for (i = 1U;i < (uint8_t)XMC_USBD_NUM_TX_FIFOS;i++)
  {
    xmc_device.global_register->dtxfsiz[i- 1U] = (uint32_t)(((256U + (i*(64U)))/4U) | ((uint32_t)16U << 16U));
 8001c86:	f8df 9268 	ldr.w	r9, [pc, #616]	; 8001ef0 <XMC_USBD_IRQHandler+0x6d8>

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
		epctl.b.snak = 1U;
 8001c8a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
		epctl.b.stall = 0U;
 8001c8e:	f36f 5255 	bfc	r2, #21, #1
		xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
 8001c92:	f8c8 2000 	str.w	r2, [r8]
  xmc_device.device_register->dctl = dctl.d32;

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 8001c96:	f8dc 2000 	ldr.w	r2, [ip]
  gnptxfsiz.b.startaddr = 64U;
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
  /* calculate the size for the rest */
  for (i = 1U;i < (uint8_t)XMC_USBD_NUM_TX_FIFOS;i++)
  {
    xmc_device.global_register->dtxfsiz[i- 1U] = (uint32_t)(((256U + (i*(64U)))/4U) | ((uint32_t)16U << 16U));
 8001c9a:	f8df 8258 	ldr.w	r8, [pc, #600]	; 8001ef4 <XMC_USBD_IRQHandler+0x6dc>

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
		epctl.b.snak = 1U;
 8001c9e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
		epctl.b.stall = 0U;
 8001ca2:	f36f 5255 	bfc	r2, #21, #1
		xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
 8001ca6:	f8cc 2000 	str.w	r2, [ip]
  xmc_device.device_register->dctl = dctl.d32;

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 8001caa:	f8de 2000 	ldr.w	r2, [lr]
  gnptxfsiz.b.startaddr = 64U;
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
  /* calculate the size for the rest */
  for (i = 1U;i < (uint8_t)XMC_USBD_NUM_TX_FIFOS;i++)
  {
    xmc_device.global_register->dtxfsiz[i- 1U] = (uint32_t)(((256U + (i*(64U)))/4U) | ((uint32_t)16U << 16U));
 8001cae:	f8df c248 	ldr.w	ip, [pc, #584]	; 8001ef8 <XMC_USBD_IRQHandler+0x6e0>

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
		epctl.b.snak = 1U;
 8001cb2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
		epctl.b.stall = 0U;
 8001cb6:	f36f 5255 	bfc	r2, #21, #1
		xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
 8001cba:	f8ce 2000 	str.w	r2, [lr]
  xmc_device.device_register->dctl = dctl.d32;

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 8001cbe:	683a      	ldr	r2, [r7, #0]
  gnptxfsiz.b.startaddr = 64U;
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
  /* calculate the size for the rest */
  for (i = 1U;i < (uint8_t)XMC_USBD_NUM_TX_FIFOS;i++)
  {
    xmc_device.global_register->dtxfsiz[i- 1U] = (uint32_t)(((256U + (i*(64U)))/4U) | ((uint32_t)16U << 16U));
 8001cc0:	f8df e238 	ldr.w	lr, [pc, #568]	; 8001efc <XMC_USBD_IRQHandler+0x6e4>

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
		epctl.b.snak = 1U;
 8001cc4:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
		epctl.b.stall = 0U;
 8001cc8:	f36f 5255 	bfc	r2, #21, #1
		xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
 8001ccc:	603a      	str	r2, [r7, #0]
  xmc_device.device_register->dctl = dctl.d32;

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 8001cce:	6832      	ldr	r2, [r6, #0]
  gnptxfsiz.b.startaddr = 64U;
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
  /* calculate the size for the rest */
  for (i = 1U;i < (uint8_t)XMC_USBD_NUM_TX_FIFOS;i++)
  {
    xmc_device.global_register->dtxfsiz[i- 1U] = (uint32_t)(((256U + (i*(64U)))/4U) | ((uint32_t)16U << 16U));
 8001cd0:	4f84      	ldr	r7, [pc, #528]	; (8001ee4 <XMC_USBD_IRQHandler+0x6cc>)

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
		epctl.b.snak = 1U;
 8001cd2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
		epctl.b.stall = 0U;
 8001cd6:	f36f 5255 	bfc	r2, #21, #1
		xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
 8001cda:	6032      	str	r2, [r6, #0]
  xmc_device.device_register->dctl = dctl.d32;

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 8001cdc:	6802      	ldr	r2, [r0, #0]
  gnptxfsiz.b.startaddr = 64U;
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
  /* calculate the size for the rest */
  for (i = 1U;i < (uint8_t)XMC_USBD_NUM_TX_FIFOS;i++)
  {
    xmc_device.global_register->dtxfsiz[i- 1U] = (uint32_t)(((256U + (i*(64U)))/4U) | ((uint32_t)16U << 16U));
 8001cde:	4e82      	ldr	r6, [pc, #520]	; (8001ee8 <XMC_USBD_IRQHandler+0x6d0>)

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
		epctl.b.snak = 1U;
 8001ce0:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
		epctl.b.stall = 0U;
 8001ce4:	f36f 5255 	bfc	r2, #21, #1
		xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
 8001ce8:	6002      	str	r2, [r0, #0]
  }

  /* Configure fifos */
  /* Calculate the size of the rx fifo */
  xmc_device.global_register->grxfsiz = 64U;
 8001cea:	2040      	movs	r0, #64	; 0x40
  /* Calculate the size of the tx fifo for ep 0 */  
  gnptxfsiz.d32 = 0U;
  gnptxfsiz.b.depth = 16U;
 8001cec:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
		xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
  }

  /* Configure fifos */
  /* Calculate the size of the rx fifo */
  xmc_device.global_register->grxfsiz = 64U;
 8001cf0:	6258      	str	r0, [r3, #36]	; 0x24
  /* Calculate the size of the tx fifo for ep 0 */  
  gnptxfsiz.d32 = 0U;
  gnptxfsiz.b.depth = 16U;
  gnptxfsiz.b.startaddr = 64U;
 8001cf2:	f360 020f 	bfi	r2, r0, #0, #16
 */
static void XMC_USBD_lFlushTXFifo(const uint8_t fifo_num) 
{
  volatile grstctl_t data;  
  uint32_t count;
  data.d32 = 0U;
 8001cf6:	2000      	movs	r0, #0
  xmc_device.global_register->grxfsiz = 64U;
  /* Calculate the size of the tx fifo for ep 0 */  
  gnptxfsiz.d32 = 0U;
  gnptxfsiz.b.depth = 16U;
  gnptxfsiz.b.startaddr = 64U;
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
 8001cf8:	629a      	str	r2, [r3, #40]	; 0x28
  /* calculate the size for the rest */
  for (i = 1U;i < (uint8_t)XMC_USBD_NUM_TX_FIFOS;i++)
  {
    xmc_device.global_register->dtxfsiz[i- 1U] = (uint32_t)(((256U + (i*(64U)))/4U) | ((uint32_t)16U << 16U));
 8001cfa:	f8c3 9104 	str.w	r9, [r3, #260]	; 0x104
 8001cfe:	f8c3 8108 	str.w	r8, [r3, #264]	; 0x108
 8001d02:	f8c3 c10c 	str.w	ip, [r3, #268]	; 0x10c
 8001d06:	f8c3 e110 	str.w	lr, [r3, #272]	; 0x110
 8001d0a:	f8c3 7114 	str.w	r7, [r3, #276]	; 0x114
 8001d0e:	f8c3 6118 	str.w	r6, [r3, #280]	; 0x118
 */
static void XMC_USBD_lFlushTXFifo(const uint8_t fifo_num) 
{
  volatile grstctl_t data;  
  uint32_t count;
  data.d32 = 0U;
 8001d12:	900d      	str	r0, [sp, #52]	; 0x34
  /*flush fifo */
  data.b.txfflsh = 1U;
 8001d14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001d16:	f042 0220 	orr.w	r2, r2, #32
 8001d1a:	920d      	str	r2, [sp, #52]	; 0x34
  data.b.txfnum = fifo_num;
 8001d1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001d1e:	f422 62f8 	bic.w	r2, r2, #1984	; 0x7c0
 8001d22:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001d26:	920d      	str	r2, [sp, #52]	; 0x34
  xmc_device.global_register->grstctl = data.d32;
 8001d28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001d2a:	611a      	str	r2, [r3, #16]
  for (count = 0U;count < 1000U; count++){}
  do
  {
   data.d32 = xmc_device.global_register->grstctl;
 8001d2c:	691a      	ldr	r2, [r3, #16]
 8001d2e:	920d      	str	r2, [sp, #52]	; 0x34
  } while (data.b.txfflsh);
 8001d30:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001d32:	f3c2 1240 	ubfx	r2, r2, #5, #1
 8001d36:	2a00      	cmp	r2, #0
 8001d38:	d1f8      	bne.n	8001d2c <XMC_USBD_IRQHandler+0x514>
 */
static void XMC_USBD_lFlushTXFifo(const uint8_t fifo_num) 
{
  volatile grstctl_t data;  
  uint32_t count;
  data.d32 = 0U;
 8001d3a:	920c      	str	r2, [sp, #48]	; 0x30
  /*flush fifo */
  data.b.txfflsh = 1U;
 8001d3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001d3e:	f042 0220 	orr.w	r2, r2, #32
 8001d42:	920c      	str	r2, [sp, #48]	; 0x30
  data.b.txfnum = fifo_num;
 8001d44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001d46:	f422 62f8 	bic.w	r2, r2, #1984	; 0x7c0
 8001d4a:	920c      	str	r2, [sp, #48]	; 0x30
  xmc_device.global_register->grstctl = data.d32;
 8001d4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001d4e:	611a      	str	r2, [r3, #16]
  for (count = 0U;count < 1000U; count++){}
  do
  {
   data.d32 = xmc_device.global_register->grstctl;
 8001d50:	691a      	ldr	r2, [r3, #16]
 8001d52:	920c      	str	r2, [sp, #48]	; 0x30
  } while (data.b.txfflsh);
 8001d54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001d56:	f3c2 1240 	ubfx	r2, r2, #5, #1
 8001d5a:	2a00      	cmp	r2, #0
 8001d5c:	d1f8      	bne.n	8001d50 <XMC_USBD_IRQHandler+0x538>
static void XMC_USBD_lFlushRXFifo(void) 
{
  volatile grstctl_t data;  
  uint32_t count;
	
	data.d32 = 0U;
 8001d5e:	920b      	str	r2, [sp, #44]	; 0x2c
  data.b.rxfflsh = 1U;
 8001d60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001d62:	f042 0210 	orr.w	r2, r2, #16
 8001d66:	920b      	str	r2, [sp, #44]	; 0x2c
  /* flush FIFO */
  xmc_device.global_register->grstctl = data.d32;
 8001d68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001d6a:	611a      	str	r2, [r3, #16]
  do
  {
    for (count = 0U; count < 1000U; count++){}
    data.d32 = xmc_device.global_register->grstctl;
 8001d6c:	691a      	ldr	r2, [r3, #16]
 8001d6e:	920b      	str	r2, [sp, #44]	; 0x2c
  } while (data.b.rxfflsh);
 8001d70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001d72:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8001d76:	2a00      	cmp	r2, #0
 8001d78:	d1f8      	bne.n	8001d6c <XMC_USBD_IRQHandler+0x554>
  XMC_USBD_lFlushRXFifo();
  /* Flush learning queue not needed due to fifo config */
  /* enable ep0 interrupts */  
  daint.d32 = 0U;
  daint.b.inep0 = 1U;
  daint.b.outep0 = 1U;
 8001d7a:	f04f 1301 	mov.w	r3, #65537	; 0x10001
  xmc_device.device_register->daintmsk = daint.d32;
 8001d7e:	61cb      	str	r3, [r1, #28]
 **/
void XMC_USBD_EnableEventOUTEP(uint32_t event)
{
	doepint_data_t doepint;
	doepint.d32 = event;
	xmc_device.device_register->doepmsk |= doepint.d32;
 8001d80:	694b      	ldr	r3, [r1, #20]
  /* Clear device Address */  
  dcfg.d32 = xmc_device.device_register->dcfg;
  dcfg.b.devaddr = 0U;
  xmc_device.device_register->dcfg = dcfg.d32;

  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001d82:	9801      	ldr	r0, [sp, #4]
 **/
void XMC_USBD_EnableEventOUTEP(uint32_t event)
{
	doepint_data_t doepint;
	doepint.d32 = event;
	xmc_device.device_register->doepmsk |= doepint.d32;
 8001d84:	f043 030f 	orr.w	r3, r3, #15
  /* Clear device Address */  
  dcfg.d32 = xmc_device.device_register->dcfg;
  dcfg.b.devaddr = 0U;
  xmc_device.device_register->dcfg = dcfg.d32;

  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001d88:	7b40      	ldrb	r0, [r0, #13]
 **/
void XMC_USBD_EnableEventOUTEP(uint32_t event)
{
	doepint_data_t doepint;
	doepint.d32 = event;
	xmc_device.device_register->doepmsk |= doepint.d32;
 8001d8a:	614b      	str	r3, [r1, #20]
 **/
void XMC_USBD_EnableEventINEP(uint32_t event)
{
	diepint_data_t diepint;
	diepint.d32 = event;
	xmc_device.device_register->diepmsk |= diepint.d32;
 8001d8c:	690b      	ldr	r3, [r1, #16]
 8001d8e:	f043 030f 	orr.w	r3, r3, #15
 8001d92:	610b      	str	r3, [r1, #16]
  XMC_USBD_EnableEventINEP(((uint32_t)XMC_USBD_EVENT_IN_EP_TX_COMPLET | (uint32_t)XMC_USBD_EVENT_IN_EP_DISABLED |
		  (uint32_t)XMC_USBD_EVENT_IN_EP_AHB_ERROR | (uint32_t)XMC_USBD_EVENT_IN_EP_TIMEOUT));


  /* Clear device Address */  
  dcfg.d32 = xmc_device.device_register->dcfg;
 8001d94:	680b      	ldr	r3, [r1, #0]
  dcfg.b.devaddr = 0U;
  xmc_device.device_register->dcfg = dcfg.d32;

  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001d96:	2801      	cmp	r0, #1
		  (uint32_t)XMC_USBD_EVENT_IN_EP_AHB_ERROR | (uint32_t)XMC_USBD_EVENT_IN_EP_TIMEOUT));


  /* Clear device Address */  
  dcfg.d32 = xmc_device.device_register->dcfg;
  dcfg.b.devaddr = 0U;
 8001d98:	f362 130a 	bfi	r3, r2, #4, #7
  xmc_device.device_register->dcfg = dcfg.d32;
 8001d9c:	600b      	str	r3, [r1, #0]

  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
  {
    /* Clear Empty interrupt */
    xmc_device.device_register->dtknqr4_fifoemptymsk = 0U;
 8001d9e:	bf08      	it	eq
 8001da0:	634a      	streq	r2, [r1, #52]	; 0x34
  }

  xmc_device.ep[0U].outInUse = 0U;
 8001da2:	6863      	ldr	r3, [r4, #4]
  xmc_device.ep[0U].inInUse = 0U;

  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_RESET);
 8001da4:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
  {
    /* Clear Empty interrupt */
    xmc_device.device_register->dtknqr4_fifoemptymsk = 0U;
  }

  xmc_device.ep[0U].outInUse = 0U;
 8001da8:	f023 0310 	bic.w	r3, r3, #16
 8001dac:	6063      	str	r3, [r4, #4]
  xmc_device.ep[0U].inInUse = 0U;
 8001dae:	6863      	ldr	r3, [r4, #4]
 8001db0:	f023 0308 	bic.w	r3, r3, #8
 8001db4:	6063      	str	r3, [r4, #4]

  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_RESET);
 8001db6:	2004      	movs	r0, #4
 8001db8:	4790      	blx	r2
	  clear.b.outepintr = 1U;
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 8001dba:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
  {
    case (XMC_USBD_EVENT_POWER_ON):
	  clear.b.sessreqintr = 1U;
	  break;
    case (XMC_USBD_EVENT_RESET):
	  clear.b.usbreset = 1U;
 8001dbe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
	  clear.b.outepintr = 1U;
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 8001dc2:	615a      	str	r2, [r3, #20]
 8001dc4:	e552      	b.n	800186c <XMC_USBD_IRQHandler+0x54>
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_REMOTE_WAKEUP);
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_REMOTE_WAKEUP);
  }
  if (data.b.sessreqintr)
  {
    xmc_device.IsPowered = 1U;
 8001dc6:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_ON);
 8001dca:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_REMOTE_WAKEUP);
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_REMOTE_WAKEUP);
  }
  if (data.b.sessreqintr)
  {
    xmc_device.IsPowered = 1U;
 8001dce:	f043 0304 	orr.w	r3, r3, #4
 8001dd2:	f884 31fe 	strb.w	r3, [r4, #510]	; 0x1fe
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_ON);
 8001dd6:	2000      	movs	r0, #0
 8001dd8:	4790      	blx	r2
	  clear.b.outepintr = 1U;
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 8001dda:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
  gintsts_data_t clear;
  clear.d32 = 0U;
  switch(event)
  {
    case (XMC_USBD_EVENT_POWER_ON):
	  clear.b.sessreqintr = 1U;
 8001dde:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	  clear.b.outepintr = 1U;
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 8001de2:	615a      	str	r2, [r3, #20]
 8001de4:	e53f      	b.n	8001866 <XMC_USBD_IRQHandler+0x4e>
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SUSPEND);
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_SUSPEND);
  }
  if (data.b.wkupintr)
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_REMOTE_WAKEUP);
 8001de6:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8001dea:	2008      	movs	r0, #8
 8001dec:	4798      	blx	r3
	  clear.b.outepintr = 1U;
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 8001dee:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
	  break;
    case (XMC_USBD_EVENT_RESUME):
	  clear.b.wkupintr = 1U;
	  break;
    case (XMC_USBD_EVENT_REMOTE_WAKEUP):
	  clear.b.wkupintr = 1U;
 8001df2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
	  clear.b.outepintr = 1U;
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 8001df6:	615a      	str	r2, [r3, #20]
 8001df8:	e532      	b.n	8001860 <XMC_USBD_IRQHandler+0x48>
  {
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_EARLYSUSPEND);
  }
  if (data.b.usbsuspend)
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SUSPEND);
 8001dfa:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8001dfe:	2006      	movs	r0, #6
 8001e00:	4798      	blx	r3
	  clear.b.outepintr = 1U;
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 8001e02:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
	  break;
    case (XMC_USBD_EVENT_RESET):
	  clear.b.usbreset = 1U;
	  break;
    case (XMC_USBD_EVENT_SUSPEND):
	  clear.b.usbsuspend = 1U;
 8001e06:	f44f 6200 	mov.w	r2, #2048	; 0x800
	  clear.b.outepintr = 1U;
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 8001e0a:	615a      	str	r2, [r3, #20]
 8001e0c:	e523      	b.n	8001856 <XMC_USBD_IRQHandler+0x3e>
  gintmsk.d32 = xmc_device.global_register->gintmsk;
  data.d32 = xmc_device.global_register->gintsts & gintmsk.d32;
	
  if (data.b.sofintr)
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SOF);
 8001e0e:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8001e12:	2009      	movs	r0, #9
 8001e14:	4798      	blx	r3
	  clear.b.outepintr = 1U;
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 8001e16:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
	  break;
    case (XMC_USBD_EVENT_REMOTE_WAKEUP):
	  clear.b.wkupintr = 1U;
	  break;
    case (XMC_USBD_EVENT_SOF):
	  clear.b.sofintr = 1U;
 8001e1a:	2208      	movs	r2, #8
	  clear.b.outepintr = 1U;
	  break;
		default:
		break;
	}
	xmc_device.global_register->gintsts = clear.d32;
 8001e1c:	615a      	str	r2, [r3, #20]
  if (data.b.sofintr)
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SOF);
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_SOF);
  }
  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001e1e:	9a01      	ldr	r2, [sp, #4]
 8001e20:	7b52      	ldrb	r2, [r2, #13]
 8001e22:	2a01      	cmp	r2, #1
 8001e24:	f47f ad0d 	bne.w	8001842 <XMC_USBD_IRQHandler+0x2a>
  {
    if (data.b.rxstsqlvl)
 8001e28:	06f1      	lsls	r1, r6, #27
 8001e2a:	f57f ad0a 	bpl.w	8001842 <XMC_USBD_IRQHandler+0x2a>
    {
      /* Masked that interrupt so its only done once */
      gintmsk.b.rxstsqlvl = 0U;
 8001e2e:	f36f 1504 	bfc	r5, #4, #1
      xmc_device.global_register->gintmsk = gintmsk.d32;
 8001e32:	619d      	str	r5, [r3, #24]
 * This function handles the interrupt, when the rx fifo is not empty anymore.
 */
static void XMC_USBD_lHandleRxFLvl(void) 
{
  device_grxsts_data_t data;	
  data.d32 = xmc_device.global_register->grxstsp;
 8001e34:	6a1a      	ldr	r2, [r3, #32]

  switch (data.b.pktsts)
 8001e36:	f3c2 4143 	ubfx	r1, r2, #17, #4
 8001e3a:	2902      	cmp	r1, #2
 8001e3c:	f000 80ff 	beq.w	800203e <XMC_USBD_IRQHandler+0x826>
 8001e40:	2906      	cmp	r1, #6
 8001e42:	d149      	bne.n	8001ed8 <XMC_USBD_IRQHandler+0x6c0>
      break;
    case XMC_USBD_GRXSTS_PKTSTS_OUTDATA:
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum,(uint32_t)data.b.bcnt);
      break;
    case XMC_USBD_GRXSTS_PKTSTS_SETUP:
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum,(uint32_t)data.b.bcnt);
 8001e44:	f002 070f 	and.w	r7, r2, #15
  uint32_t temp_data;
  uint32_t temp_word_count;
  volatile uint32_t *fifo = xmc_device.fifo[0U];
  uint32_t i;
  depctl_data_t data;
  data.d32 = xmc_device.endpoint_out_register[ep_num]->doepctl;
 8001e48:	eb04 0187 	add.w	r1, r4, r7, lsl #2
      break;
    case XMC_USBD_GRXSTS_PKTSTS_OUTDATA:
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum,(uint32_t)data.b.bcnt);
      break;
    case XMC_USBD_GRXSTS_PKTSTS_SETUP:
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum,(uint32_t)data.b.bcnt);
 8001e4c:	f3c2 120a 	ubfx	r2, r2, #4, #11
  uint32_t temp_data;
  uint32_t temp_word_count;
  volatile uint32_t *fifo = xmc_device.fifo[0U];
  uint32_t i;
  depctl_data_t data;
  data.d32 = xmc_device.endpoint_out_register[ep_num]->doepctl;
 8001e50:	f8d1 11c4 	ldr.w	r1, [r1, #452]	; 0x1c4
{
  XMC_USBD_EP_t * ep = &xmc_device.ep[ep_num];
  uint32_t word_count;
  uint32_t temp_data;
  uint32_t temp_word_count;
  volatile uint32_t *fifo = xmc_device.fifo[0U];
 8001e54:	4825      	ldr	r0, [pc, #148]	; (8001eec <XMC_USBD_IRQHandler+0x6d4>)
  uint32_t i;
  depctl_data_t data;
  data.d32 = xmc_device.endpoint_out_register[ep_num]->doepctl;
 8001e56:	6809      	ldr	r1, [r1, #0]
{
  XMC_USBD_EP_t * ep = &xmc_device.ep[ep_num];
  uint32_t word_count;
  uint32_t temp_data;
  uint32_t temp_word_count;
  volatile uint32_t *fifo = xmc_device.fifo[0U];
 8001e58:	f8d4 81e0 	ldr.w	r8, [r4, #480]	; 0x1e0
  depctl_data_t data;
  data.d32 = xmc_device.endpoint_out_register[ep_num]->doepctl;
  word_count = (byte_count >> 2U );
  temp_word_count = (word_count << 2U);
  /* Check if ep is enabled and has buffer */
  if (!data.b.usbactep)
 8001e5c:	040e      	lsls	r6, r1, #16
 8001e5e:	d53b      	bpl.n	8001ed8 <XMC_USBD_IRQHandler+0x6c0>
  {
    /*Do Nothing*/
  }
  else if (ep->xferBuffer == NULL)
 8001e60:	2134      	movs	r1, #52	; 0x34
 8001e62:	fb01 0e07 	mla	lr, r1, r7, r0
 8001e66:	f8de 0024 	ldr.w	r0, [lr, #36]	; 0x24
 8001e6a:	b3a8      	cbz	r0, 8001ed8 <XMC_USBD_IRQHandler+0x6c0>
	/*Do Nothing*/
  }
  else
  {
    /* store the data */
    for (i = 0U;i < word_count; i++)
 8001e6c:	ea5f 0c92 	movs.w	ip, r2, lsr #2
 8001e70:	d00b      	beq.n	8001e8a <XMC_USBD_IRQHandler+0x672>
 8001e72:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001e76:	2100      	movs	r1, #0
 8001e78:	e001      	b.n	8001e7e <XMC_USBD_IRQHandler+0x666>
 8001e7a:	f8de 0024 	ldr.w	r0, [lr, #36]	; 0x24
    {
      *(((uint32_t*)ep->xferBuffer)+i) = *fifo;
 8001e7e:	f8d8 6000 	ldr.w	r6, [r8]
 8001e82:	5046      	str	r6, [r0, r1]
 8001e84:	3104      	adds	r1, #4
	/*Do Nothing*/
  }
  else
  {
    /* store the data */
    for (i = 0U;i < word_count; i++)
 8001e86:	4561      	cmp	r1, ip
 8001e88:	d1f7      	bne.n	8001e7a <XMC_USBD_IRQHandler+0x662>
    {
      *(((uint32_t*)ep->xferBuffer)+i) = *fifo;
    }
    /* space is not devidable by 4 */
    if (byte_count!=temp_word_count)
 8001e8a:	4562      	cmp	r2, ip
 8001e8c:	d01b      	beq.n	8001ec6 <XMC_USBD_IRQHandler+0x6ae>
    {
      temp_data = *fifo;
 8001e8e:	f8d8 8000 	ldr.w	r8, [r8]
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 8001e92:	d918      	bls.n	8001ec6 <XMC_USBD_IRQHandler+0x6ae>
      {
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
 8001e94:	f04f 0e34 	mov.w	lr, #52	; 0x34
    }
    /* space is not devidable by 4 */
    if (byte_count!=temp_word_count)
    {
      temp_data = *fifo;
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 8001e98:	4663      	mov	r3, ip
      {
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
 8001e9a:	fb0e 4e07 	mla	lr, lr, r7, r4
    }
    /* space is not devidable by 4 */
    if (byte_count!=temp_word_count)
    {
      temp_data = *fifo;
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 8001e9e:	2600      	movs	r6, #0
      {
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
 8001ea0:	f04f 09ff 	mov.w	r9, #255	; 0xff
 8001ea4:	fa09 f106 	lsl.w	r1, r9, r6
 8001ea8:	ea01 0108 	and.w	r1, r1, r8
 8001eac:	f8de 0024 	ldr.w	r0, [lr, #36]	; 0x24
 8001eb0:	f8df c038 	ldr.w	ip, [pc, #56]	; 8001eec <XMC_USBD_IRQHandler+0x6d4>
 8001eb4:	40f1      	lsrs	r1, r6
 8001eb6:	54c1      	strb	r1, [r0, r3]
    }
    /* space is not devidable by 4 */
    if (byte_count!=temp_word_count)
    {
      temp_data = *fifo;
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 8001eb8:	3301      	adds	r3, #1
 8001eba:	429a      	cmp	r2, r3
 8001ebc:	f106 0608 	add.w	r6, r6, #8
 8001ec0:	d1f0      	bne.n	8001ea4 <XMC_USBD_IRQHandler+0x68c>
 8001ec2:	f8dc 31a0 	ldr.w	r3, [ip, #416]	; 0x1a0
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
      }
    }

    /* save the amount of data */
    ep->xferCount += byte_count;
 8001ec6:	2634      	movs	r6, #52	; 0x34
 8001ec8:	fb06 4607 	mla	r6, r6, r7, r4
 8001ecc:	6af1      	ldr	r1, [r6, #44]	; 0x2c
    ep->xferBuffer += byte_count;
 8001ece:	6a70      	ldr	r0, [r6, #36]	; 0x24
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
      }
    }

    /* save the amount of data */
    ep->xferCount += byte_count;
 8001ed0:	4411      	add	r1, r2
    ep->xferBuffer += byte_count;
 8001ed2:	4402      	add	r2, r0
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
      }
    }

    /* save the amount of data */
    ep->xferCount += byte_count;
 8001ed4:	62f1      	str	r1, [r6, #44]	; 0x2c
    ep->xferBuffer += byte_count;
 8001ed6:	6272      	str	r2, [r6, #36]	; 0x24
    {
      /* Masked that interrupt so its only done once */
      gintmsk.b.rxstsqlvl = 0U;
      xmc_device.global_register->gintmsk = gintmsk.d32;
      XMC_USBD_lHandleRxFLvl(); /* handle the interrupt */
      gintmsk.b.rxstsqlvl = 1U;
 8001ed8:	f045 0510 	orr.w	r5, r5, #16
      xmc_device.global_register->gintmsk = gintmsk.d32;
 8001edc:	619d      	str	r5, [r3, #24]
 8001ede:	e4b0      	b.n	8001842 <XMC_USBD_IRQHandler+0x2a>
 8001ee0:	1fff10e8 	.word	0x1fff10e8
 8001ee4:	00100090 	.word	0x00100090
 8001ee8:	001000a0 	.word	0x001000a0
 8001eec:	1fff10ec 	.word	0x1fff10ec
 8001ef0:	00100050 	.word	0x00100050
 8001ef4:	00100060 	.word	0x00100060
 8001ef8:	00100070 	.word	0x00100070
 8001efc:	00100080 	.word	0x00100080
    ep0_data->b.xfersize = (uint8_t)ep->xferTotal;
  }
  else
  {
    /* If requested length is zero, just receive one zero length packet */
    if (ep->xferLength == 0U)
 8001f00:	b9a9      	cbnz	r1, 8001f2e <XMC_USBD_IRQHandler+0x716>
    {
      data.b.xfersize = 0U;
 8001f02:	f361 0312 	bfi	r3, r1, #0, #19
      data.b.pktcnt = 1U;
 8001f06:	2201      	movs	r2, #1
 8001f08:	f362 43dc 	bfi	r3, r2, #19, #10
 8001f0c:	e551      	b.n	80019b2 <XMC_USBD_IRQHandler+0x19a>
 8001f0e:	5da2      	ldrb	r2, [r4, r6]
 8001f10:	f002 020f 	and.w	r2, r2, #15
 8001f14:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001f18:	f8d2 11c4 	ldr.w	r1, [r2, #452]	; 0x1c4
 8001f1c:	e55b      	b.n	80019d6 <XMC_USBD_IRQHandler+0x1be>
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
        {
          /* update xfer values */
          if ((dieptsiz.b.pktcnt == 0U) && (dieptsiz.b.xfersize == 0U))
          {
            uint32_t Bytes = ep->xferLength - ep->xferCount;
 8001f1e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8001f20:	6a81      	ldr	r1, [r0, #40]	; 0x28
            ep->xferCount += Bytes;
            ep->xferBuffer += Bytes;
 8001f22:	6a43      	ldr	r3, [r0, #36]	; 0x24
        {
          /* update xfer values */
          if ((dieptsiz.b.pktcnt == 0U) && (dieptsiz.b.xfersize == 0U))
          {
            uint32_t Bytes = ep->xferLength - ep->xferCount;
            ep->xferCount += Bytes;
 8001f24:	62c1      	str	r1, [r0, #44]	; 0x2c
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
        {
          /* update xfer values */
          if ((dieptsiz.b.pktcnt == 0U) && (dieptsiz.b.xfersize == 0U))
          {
            uint32_t Bytes = ep->xferLength - ep->xferCount;
 8001f26:	1a8a      	subs	r2, r1, r2
            ep->xferCount += Bytes;
            ep->xferBuffer += Bytes;
 8001f28:	441a      	add	r2, r3
 8001f2a:	6242      	str	r2, [r0, #36]	; 0x24
 8001f2c:	e5e0      	b.n	8001af0 <XMC_USBD_IRQHandler+0x2d8>
      data.b.pktcnt = 1U;
    }
    else
    {
      /* setup endpoint to recive a amount of packages by given size */
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
 8001f2e:	6842      	ldr	r2, [r0, #4]
 8001f30:	f8da 0004 	ldr.w	r0, [sl, #4]
 8001f34:	f3c2 22c6 	ubfx	r2, r2, #11, #7
 8001f38:	1a09      	subs	r1, r1, r0
 8001f3a:	f102 3eff 	add.w	lr, r2, #4294967295
 8001f3e:	448e      	add	lr, r1
 8001f40:	fbbe f2f2 	udiv	r2, lr, r2
 8001f44:	f362 43dc 	bfi	r3, r2, #19, #10
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8001f48:	f361 0312 	bfi	r3, r1, #0, #19
 8001f4c:	e531      	b.n	80019b2 <XMC_USBD_IRQHandler+0x19a>
  {
    if (ep->address_u.address_st.number == 0U)
    {
      size.b.pktcnt = 1U;
      /* ep->maxXferSize equals maxPacketSize */
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
 8001f4e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8001f52:	1a5b      	subs	r3, r3, r1
 8001f54:	f3c3 0312 	ubfx	r3, r3, #0, #19
  }
  else
  {
    if (ep->address_u.address_st.number == 0U)
    {
      size.b.pktcnt = 1U;
 8001f58:	f04f 0c01 	mov.w	ip, #1
 8001f5c:	e63b      	b.n	8001bd6 <XMC_USBD_IRQHandler+0x3be>
  {
    ep->xferLength += ep->maxTransferSize;
  }
  if (ep->xferLength == 0U)
  {
    size.b.xfersize = 0U;
 8001f5e:	f363 0012 	bfi	r0, r3, #0, #19
    size.b.pktcnt = 1U;
 8001f62:	2301      	movs	r3, #1
 8001f64:	f363 40dc 	bfi	r0, r3, #19, #10
 8001f68:	e644      	b.n	8001bf4 <XMC_USBD_IRQHandler+0x3dc>
  volatile uint32_t *fifo;
  uint32_t byte_count;
  uint32_t word_count;
  uint32_t result;
  uint32_t i;
  fifo = xmc_device.fifo[ep->address_u.address_st.number]; /* fifo */
 8001f6a:	f008 080f 	and.w	r8, r8, #15
  freeSpace.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dtxfsts;
 8001f6e:	f108 016a 	add.w	r1, r8, #106	; 0x6a
 8001f72:	4f5e      	ldr	r7, [pc, #376]	; (80020ec <XMC_USBD_IRQHandler+0x8d4>)
 8001f74:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  /* calculate the length and the amount of dwords to copy based on the fifo status */
  byte_count = ep->xferLength - ep->xferCount;
 8001f78:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  uint32_t byte_count;
  uint32_t word_count;
  uint32_t result;
  uint32_t i;
  fifo = xmc_device.fifo[ep->address_u.address_st.number]; /* fifo */
  freeSpace.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dtxfsts;
 8001f7a:	f8d1 c018 	ldr.w	ip, [r1, #24]
  volatile uint32_t *fifo;
  uint32_t byte_count;
  uint32_t word_count;
  uint32_t result;
  uint32_t i;
  fifo = xmc_device.fifo[ep->address_u.address_st.number]; /* fifo */
 8001f7e:	495b      	ldr	r1, [pc, #364]	; (80020ec <XMC_USBD_IRQHandler+0x8d4>)
  freeSpace.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dtxfsts;
  /* calculate the length and the amount of dwords to copy based on the fifo status */
  byte_count = ep->xferLength - ep->xferCount;
 8001f80:	9706      	str	r7, [sp, #24]
  volatile uint32_t *fifo;
  uint32_t byte_count;
  uint32_t word_count;
  uint32_t result;
  uint32_t i;
  fifo = xmc_device.fifo[ep->address_u.address_st.number]; /* fifo */
 8001f82:	f108 0878 	add.w	r8, r8, #120	; 0x78
 8001f86:	f851 1028 	ldr.w	r1, [r1, r8, lsl #2]
 8001f8a:	9107      	str	r1, [sp, #28]
  freeSpace.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dtxfsts;
  /* calculate the length and the amount of dwords to copy based on the fifo status */
  byte_count = ep->xferLength - ep->xferCount;
  if (!byte_count)
 8001f8c:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8001f8e:	1bc9      	subs	r1, r1, r7
 8001f90:	9105      	str	r1, [sp, #20]
 8001f92:	d051      	beq.n	8002038 <XMC_USBD_IRQHandler+0x820>
    result = 0U;
  }
  else
  {
    /* add the unaligned bytes to the word count to compare with the fifo space */
    word_count = ((uint32_t)byte_count + 3U) >> 2U;
 8001f94:	f101 0803 	add.w	r8, r1, #3
    if (word_count > (uint32_t)freeSpace.b.txfspcavail )
 8001f98:	fa1f fc8c 	uxth.w	ip, ip
    result = 0U;
  }
  else
  {
    /* add the unaligned bytes to the word count to compare with the fifo space */
    word_count = ((uint32_t)byte_count + 3U) >> 2U;
 8001f9c:	ea4f 0898 	mov.w	r8, r8, lsr #2
    if (word_count > (uint32_t)freeSpace.b.txfspcavail )
 8001fa0:	45e0      	cmp	r8, ip
 8001fa2:	d844      	bhi.n	800202e <XMC_USBD_IRQHandler+0x816>
 8001fa4:	fb0b 410e 	mla	r1, fp, lr, r4
      word_count = (uint32_t)freeSpace.b.txfspcavail;
      byte_count = (uint32_t)word_count << (uint32_t)2U;
    }

    /* copy data dword wise */
    for (i = 0U; i < word_count;ep->xferBuffer+= 4U)
 8001fa8:	f1b8 0f00 	cmp.w	r8, #0
 8001fac:	f000 809b 	beq.w	80020e6 <XMC_USBD_IRQHandler+0x8ce>
 8001fb0:	9106      	str	r1, [sp, #24]
 8001fb2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8001fb6:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8001fb8:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8001fbc:	9f02      	ldr	r7, [sp, #8]
 8001fbe:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8001fc2:	f8cd e020 	str.w	lr, [sp, #32]
 8001fc6:	2000      	movs	r0, #0
    {
      *fifo = *(uint32_t*)ep->xferBuffer;
 8001fc8:	6809      	ldr	r1, [r1, #0]
 8001fca:	f8cc 1000 	str.w	r1, [ip]
      word_count = (uint32_t)freeSpace.b.txfspcavail;
      byte_count = (uint32_t)word_count << (uint32_t)2U;
    }

    /* copy data dword wise */
    for (i = 0U; i < word_count;ep->xferBuffer+= 4U)
 8001fce:	f8d9 1024 	ldr.w	r1, [r9, #36]	; 0x24
    {
      *fifo = *(uint32_t*)ep->xferBuffer;
      i++;
 8001fd2:	3001      	adds	r0, #1
      word_count = (uint32_t)freeSpace.b.txfspcavail;
      byte_count = (uint32_t)word_count << (uint32_t)2U;
    }

    /* copy data dword wise */
    for (i = 0U; i < word_count;ep->xferBuffer+= 4U)
 8001fd4:	3104      	adds	r1, #4
 8001fd6:	4540      	cmp	r0, r8
 8001fd8:	f8c9 1024 	str.w	r1, [r9, #36]	; 0x24
 8001fdc:	d1f4      	bne.n	8001fc8 <XMC_USBD_IRQHandler+0x7b0>
 8001fde:	9806      	ldr	r0, [sp, #24]
 8001fe0:	f8dd e020 	ldr.w	lr, [sp, #32]
 8001fe4:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8001fe6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8001fea:	9702      	str	r7, [sp, #8]
 8001fec:	9006      	str	r0, [sp, #24]
 8001fee:	4607      	mov	r7, r0
      {
        if (diepint.b.emptyintr)
        {
          uint32_t bytes;
          bytes = XMC_USBD_lWriteFifo(ep);
          ep->xferCount += bytes;
 8001ff0:	46bc      	mov	ip, r7
 8001ff2:	9f05      	ldr	r7, [sp, #20]
 8001ff4:	fb0b 400e 	mla	r0, fp, lr, r4
 8001ff8:	44bc      	add	ip, r7
          ep->xferBuffer += bytes;
 8001ffa:	4439      	add	r1, r7
      {
        if (diepint.b.emptyintr)
        {
          uint32_t bytes;
          bytes = XMC_USBD_lWriteFifo(ep);
          ep->xferCount += bytes;
 8001ffc:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
          ep->xferBuffer += bytes;
 8002000:	6241      	str	r1, [r0, #36]	; 0x24
 8002002:	e588      	b.n	8001b16 <XMC_USBD_IRQHandler+0x2fe>
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
    {
      /* Program dma*/
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepdma = (uint32_t)ep->xferBuffer;
    }
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8002004:	2901      	cmp	r1, #1
 8002006:	f47f adf5 	bne.w	8001bf4 <XMC_USBD_IRQHandler+0x3dc>
    {
      /* enable fifo empty interrupt */
			xmc_device.device_register->dtknqr4_fifoemptymsk |= (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 800200a:	9f06      	ldr	r7, [sp, #24]
 800200c:	f8da 3034 	ldr.w	r3, [sl, #52]	; 0x34
 8002010:	40b9      	lsls	r1, r7
 8002012:	4319      	orrs	r1, r3
 8002014:	f8ca 1034 	str.w	r1, [sl, #52]	; 0x34
 8002018:	e5ec      	b.n	8001bf4 <XMC_USBD_IRQHandler+0x3dc>
          ep->inInUse = 0U;
          if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
          {
            /* mask fifo empty interrupt */
            xmc_device.device_register->dtknqr4_fifoemptymsk =
            (uint32_t)(xmc_device.device_register->dtknqr4_fifoemptymsk & ~(((uint32_t)1U << ep_num)));
 800201a:	4b34      	ldr	r3, [pc, #208]	; (80020ec <XMC_USBD_IRQHandler+0x8d4>)
 800201c:	f8d3 11a4 	ldr.w	r1, [r3, #420]	; 0x1a4
 8002020:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8002022:	fa02 f20e 	lsl.w	r2, r2, lr
 8002026:	ea23 0202 	bic.w	r2, r3, r2
        {
          ep->inInUse = 0U;
          if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
          {
            /* mask fifo empty interrupt */
            xmc_device.device_register->dtknqr4_fifoemptymsk =
 800202a:	634a      	str	r2, [r1, #52]	; 0x34
 800202c:	e582      	b.n	8001b34 <XMC_USBD_IRQHandler+0x31c>
    /* add the unaligned bytes to the word count to compare with the fifo space */
    word_count = ((uint32_t)byte_count + 3U) >> 2U;
    if (word_count > (uint32_t)freeSpace.b.txfspcavail )
    {
      word_count = (uint32_t)freeSpace.b.txfspcavail;
      byte_count = (uint32_t)word_count << (uint32_t)2U;
 800202e:	ea4f 018c 	mov.w	r1, ip, lsl #2
 8002032:	9105      	str	r1, [sp, #20]
 8002034:	46e0      	mov	r8, ip
 8002036:	e7b5      	b.n	8001fa4 <XMC_USBD_IRQHandler+0x78c>
 8002038:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800203a:	9f06      	ldr	r7, [sp, #24]
 800203c:	e7d8      	b.n	8001ff0 <XMC_USBD_IRQHandler+0x7d8>
    case XMC_USBD_GRXSTS_PKTSTS_GOUTNAK:
      break;
    case XMC_USBD_GRXSTS_PKTSTS_OUTCMPL:
      break;
    case XMC_USBD_GRXSTS_PKTSTS_OUTDATA:
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum,(uint32_t)data.b.bcnt);
 800203e:	f002 070f 	and.w	r7, r2, #15
  uint32_t temp_data;
  uint32_t temp_word_count;
  volatile uint32_t *fifo = xmc_device.fifo[0U];
  uint32_t i;
  depctl_data_t data;
  data.d32 = xmc_device.endpoint_out_register[ep_num]->doepctl;
 8002042:	eb04 0187 	add.w	r1, r4, r7, lsl #2
    case XMC_USBD_GRXSTS_PKTSTS_GOUTNAK:
      break;
    case XMC_USBD_GRXSTS_PKTSTS_OUTCMPL:
      break;
    case XMC_USBD_GRXSTS_PKTSTS_OUTDATA:
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum,(uint32_t)data.b.bcnt);
 8002046:	f3c2 100a 	ubfx	r0, r2, #4, #11
  uint32_t temp_data;
  uint32_t temp_word_count;
  volatile uint32_t *fifo = xmc_device.fifo[0U];
  uint32_t i;
  depctl_data_t data;
  data.d32 = xmc_device.endpoint_out_register[ep_num]->doepctl;
 800204a:	f8d1 21c4 	ldr.w	r2, [r1, #452]	; 0x1c4
{
  XMC_USBD_EP_t * ep = &xmc_device.ep[ep_num];
  uint32_t word_count;
  uint32_t temp_data;
  uint32_t temp_word_count;
  volatile uint32_t *fifo = xmc_device.fifo[0U];
 800204e:	f8d4 c1e0 	ldr.w	ip, [r4, #480]	; 0x1e0
  uint32_t i;
  depctl_data_t data;
  data.d32 = xmc_device.endpoint_out_register[ep_num]->doepctl;
 8002052:	6812      	ldr	r2, [r2, #0]
{
  XMC_USBD_EP_t * ep = &xmc_device.ep[ep_num];
  uint32_t word_count;
  uint32_t temp_data;
  uint32_t temp_word_count;
  volatile uint32_t *fifo = xmc_device.fifo[0U];
 8002054:	4925      	ldr	r1, [pc, #148]	; (80020ec <XMC_USBD_IRQHandler+0x8d4>)
  depctl_data_t data;
  data.d32 = xmc_device.endpoint_out_register[ep_num]->doepctl;
  word_count = (byte_count >> 2U );
  temp_word_count = (word_count << 2U);
  /* Check if ep is enabled and has buffer */
  if (!data.b.usbactep)
 8002056:	0412      	lsls	r2, r2, #16
 8002058:	f57f af3e 	bpl.w	8001ed8 <XMC_USBD_IRQHandler+0x6c0>
  {
    /*Do Nothing*/
  }
  else if (ep->xferBuffer == NULL)
 800205c:	2234      	movs	r2, #52	; 0x34
 800205e:	fb02 1e07 	mla	lr, r2, r7, r1
 8002062:	f8de 1024 	ldr.w	r1, [lr, #36]	; 0x24
 8002066:	2900      	cmp	r1, #0
 8002068:	f43f af36 	beq.w	8001ed8 <XMC_USBD_IRQHandler+0x6c0>
	/*Do Nothing*/
  }
  else
  {
    /* store the data */
    for (i = 0U;i < word_count; i++)
 800206c:	ea5f 0890 	movs.w	r8, r0, lsr #2
 8002070:	d00f      	beq.n	8002092 <XMC_USBD_IRQHandler+0x87a>
 8002072:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8002076:	2200      	movs	r2, #0
 8002078:	e001      	b.n	800207e <XMC_USBD_IRQHandler+0x866>
 800207a:	f8de 1024 	ldr.w	r1, [lr, #36]	; 0x24
    {
      *(((uint32_t*)ep->xferBuffer)+i) = *fifo;
 800207e:	f8dc 6000 	ldr.w	r6, [ip]
 8002082:	508e      	str	r6, [r1, r2]
 8002084:	3204      	adds	r2, #4
	/*Do Nothing*/
  }
  else
  {
    /* store the data */
    for (i = 0U;i < word_count; i++)
 8002086:	4542      	cmp	r2, r8
 8002088:	d1f7      	bne.n	800207a <XMC_USBD_IRQHandler+0x862>
 800208a:	2234      	movs	r2, #52	; 0x34
 800208c:	fb02 4207 	mla	r2, r2, r7, r4
 8002090:	6a51      	ldr	r1, [r2, #36]	; 0x24
    {
      *(((uint32_t*)ep->xferBuffer)+i) = *fifo;
    }
    /* space is not devidable by 4 */
    if (byte_count!=temp_word_count)
 8002092:	4540      	cmp	r0, r8
 8002094:	d01e      	beq.n	80020d4 <XMC_USBD_IRQHandler+0x8bc>
    {
      temp_data = *fifo;
 8002096:	f8dc c000 	ldr.w	ip, [ip]
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 800209a:	d91b      	bls.n	80020d4 <XMC_USBD_IRQHandler+0x8bc>
 800209c:	f04f 0e34 	mov.w	lr, #52	; 0x34
 80020a0:	4643      	mov	r3, r8
 80020a2:	fb0e 4e07 	mla	lr, lr, r7, r4
 80020a6:	2600      	movs	r6, #0
      {
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
 80020a8:	f04f 08ff 	mov.w	r8, #255	; 0xff
 80020ac:	e001      	b.n	80020b2 <XMC_USBD_IRQHandler+0x89a>
 80020ae:	f8de 1024 	ldr.w	r1, [lr, #36]	; 0x24
 80020b2:	fa08 f206 	lsl.w	r2, r8, r6
 80020b6:	ea02 020c 	and.w	r2, r2, ip
 80020ba:	40f2      	lsrs	r2, r6
 80020bc:	54ca      	strb	r2, [r1, r3]
    }
    /* space is not devidable by 4 */
    if (byte_count!=temp_word_count)
    {
      temp_data = *fifo;
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 80020be:	3301      	adds	r3, #1
 80020c0:	4298      	cmp	r0, r3
 80020c2:	f106 0608 	add.w	r6, r6, #8
 80020c6:	d1f2      	bne.n	80020ae <XMC_USBD_IRQHandler+0x896>
 80020c8:	2234      	movs	r2, #52	; 0x34
 80020ca:	fb02 4207 	mla	r2, r2, r7, r4
 80020ce:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 80020d2:	6a51      	ldr	r1, [r2, #36]	; 0x24
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
      }
    }

    /* save the amount of data */
    ep->xferCount += byte_count;
 80020d4:	2234      	movs	r2, #52	; 0x34
 80020d6:	fb02 4707 	mla	r7, r2, r7, r4
    ep->xferBuffer += byte_count;
 80020da:	4401      	add	r1, r0
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
      }
    }

    /* save the amount of data */
    ep->xferCount += byte_count;
 80020dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    ep->xferBuffer += byte_count;
 80020de:	6279      	str	r1, [r7, #36]	; 0x24
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
      }
    }

    /* save the amount of data */
    ep->xferCount += byte_count;
 80020e0:	4402      	add	r2, r0
 80020e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80020e4:	e6f8      	b.n	8001ed8 <XMC_USBD_IRQHandler+0x6c0>
 80020e6:	6a49      	ldr	r1, [r1, #36]	; 0x24
 80020e8:	9f06      	ldr	r7, [sp, #24]
 80020ea:	e781      	b.n	8001ff0 <XMC_USBD_IRQHandler+0x7d8>
 80020ec:	1fff10ec 	.word	0x1fff10ec

080020f0 <XMC_USBD_Disable>:

/**
 * Disables the USB0 module
 **/
void XMC_USBD_Disable(void) 
{
 80020f0:	b510      	push	{r4, lr}
  /* Clear Reset and power up */
  XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 80020f2:	4c05      	ldr	r4, [pc, #20]	; (8002108 <XMC_USBD_Disable+0x18>)
 80020f4:	4620      	mov	r0, r4
 80020f6:	f7fe f941 	bl	800037c <XMC_SCU_RESET_AssertPeripheralReset>
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 80020fa:	4620      	mov	r0, r4
 80020fc:	f7fe f9b4 	bl	8000468 <XMC_SCU_CLOCK_GatePeripheralClock>
#endif
  XMC_SCU_POWER_DisableUsb();
}
 8002100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* Clear Reset and power up */
  XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
#endif
  XMC_SCU_POWER_DisableUsb();
 8002104:	f7fe b9f2 	b.w	80004ec <XMC_SCU_POWER_DisableUsb>
 8002108:	20000080 	.word	0x20000080

0800210c <XMC_USIC_CH_Enable>:

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
 800210c:	4b1b      	ldr	r3, [pc, #108]	; (800217c <XMC_USIC_CH_Enable+0x70>)
 800210e:	4298      	cmp	r0, r3
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
 8002110:	b510      	push	{r4, lr}
 8002112:	4604      	mov	r4, r0
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
 8002114:	d01b      	beq.n	800214e <XMC_USIC_CH_Enable+0x42>
 8002116:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800211a:	4298      	cmp	r0, r3
 800211c:	d017      	beq.n	800214e <XMC_USIC_CH_Enable+0x42>
  {
    XMC_USIC_Enable(XMC_USIC0);
  }
#if defined(USIC1)
  else if((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1))
 800211e:	4b18      	ldr	r3, [pc, #96]	; (8002180 <XMC_USIC_CH_Enable+0x74>)
 8002120:	4298      	cmp	r0, r3
 8002122:	d024      	beq.n	800216e <XMC_USIC_CH_Enable+0x62>
 8002124:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002128:	4298      	cmp	r0, r3
 800212a:	d020      	beq.n	800216e <XMC_USIC_CH_Enable+0x62>
  {
    XMC_USIC_Enable(XMC_USIC1);
  }
#endif
#if defined(USIC2)
  else if((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1))
 800212c:	4b15      	ldr	r3, [pc, #84]	; (8002184 <XMC_USIC_CH_Enable+0x78>)
 800212e:	4298      	cmp	r0, r3
 8002130:	d016      	beq.n	8002160 <XMC_USIC_CH_Enable+0x54>
 8002132:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002136:	4298      	cmp	r0, r3
 8002138:	d012      	beq.n	8002160 <XMC_USIC_CH_Enable+0x54>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
 800213a:	2303      	movs	r3, #3
 800213c:	60e3      	str	r3, [r4, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
 800213e:	68e3      	ldr	r3, [r4, #12]
 8002140:	07db      	lsls	r3, r3, #31
 8002142:	d5fc      	bpl.n	800213e <XMC_USIC_CH_Enable+0x32>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
 8002144:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002146:	f023 030f 	bic.w	r3, r3, #15
 800214a:	6423      	str	r3, [r4, #64]	; 0x40
 800214c:	bd10      	pop	{r4, pc}
void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
  if (usic == USIC0)
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
 800214e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002152:	f7fe f995 	bl	8000480 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC0);
 8002156:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800215a:	f7fe f91b 	bl	8000394 <XMC_SCU_RESET_DeassertPeripheralReset>
 800215e:	e7ec      	b.n	800213a <XMC_USIC_CH_Enable+0x2e>
#endif  
#if defined(USIC2)  
  else if (usic == USIC2)
  {
#if defined(CLOCK_GATING_SUPPORTED) 
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC2);
 8002160:	4809      	ldr	r0, [pc, #36]	; (8002188 <XMC_USIC_CH_Enable+0x7c>)
 8002162:	f7fe f98d 	bl	8000480 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC2);
 8002166:	4808      	ldr	r0, [pc, #32]	; (8002188 <XMC_USIC_CH_Enable+0x7c>)
 8002168:	f7fe f914 	bl	8000394 <XMC_SCU_RESET_DeassertPeripheralReset>
 800216c:	e7e5      	b.n	800213a <XMC_USIC_CH_Enable+0x2e>
  }
#if defined(USIC1)  
  else if (usic == USIC1)
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC1);
 800216e:	4807      	ldr	r0, [pc, #28]	; (800218c <XMC_USIC_CH_Enable+0x80>)
 8002170:	f7fe f986 	bl	8000480 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif	
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC1);
 8002174:	4805      	ldr	r0, [pc, #20]	; (800218c <XMC_USIC_CH_Enable+0x80>)
 8002176:	f7fe f90d 	bl	8000394 <XMC_SCU_RESET_DeassertPeripheralReset>
 800217a:	e7de      	b.n	800213a <XMC_USIC_CH_Enable+0x2e>
 800217c:	40030000 	.word	0x40030000
 8002180:	48020000 	.word	0x48020000
 8002184:	48024000 	.word	0x48024000
 8002188:	10000100 	.word	0x10000100
 800218c:	10000080 	.word	0x10000080

08002190 <XMC_USIC_CH_SetBaudrate>:
  
  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
 8002190:	2963      	cmp	r1, #99	; 0x63
 8002192:	d900      	bls.n	8002196 <XMC_USIC_CH_SetBaudrate+0x6>
 8002194:	b90a      	cbnz	r2, 800219a <XMC_USIC_CH_SetBaudrate+0xa>
                    
    status = XMC_USIC_CH_STATUS_OK;
  }
  else 
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 8002196:	2001      	movs	r0, #1
 8002198:	4770      	bx	lr
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
 800219a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800219e:	4617      	mov	r7, r2
 80021a0:	460c      	mov	r4, r1
 80021a2:	4606      	mov	r6, r0
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
 80021a4:	f7fe f902 	bl	80003ac <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 80021a8:	4d18      	ldr	r5, [pc, #96]	; (800220c <XMC_USIC_CH_SetBaudrate+0x7c>)
 80021aa:	fba5 3200 	umull	r3, r2, r5, r0
    rate = rate / 100U;
 80021ae:	fba5 3504 	umull	r3, r5, r5, r4
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
 80021b2:	0952      	lsrs	r2, r2, #5
    rate = rate / 100U;
 80021b4:	096d      	lsrs	r5, r5, #5

    clock_divider_min = 1U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;
 80021b6:	f240 3eff 	movw	lr, #1023	; 0x3ff
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
    rate = rate / 100U;

    clock_divider_min = 1U;
    pdiv_int_min = 1U;
 80021ba:	f04f 0c01 	mov.w	ip, #1
 80021be:	fb07 f505 	mul.w	r5, r7, r5
 80021c2:	ebc2 2182 	rsb	r1, r2, r2, lsl #10
    pdiv_frac_min = 0x3ffU;

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
 80021c6:	4670      	mov	r0, lr
  if ((rate >= 100U) && (oversampling != 0U))
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
    rate = rate / 100U;

    clock_divider_min = 1U;
 80021c8:	46e0      	mov	r8, ip
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
 80021ca:	fbb1 f3f5 	udiv	r3, r1, r5
      pdiv_int = pdiv >> 10U;
 80021ce:	0a9c      	lsrs	r4, r3, #10
      pdiv_frac = pdiv & 0x3ffU;

      if ((pdiv_int < 1024U) && (pdiv_frac < pdiv_frac_min))
 80021d0:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
      pdiv_int = pdiv >> 10U;
      pdiv_frac = pdiv & 0x3ffU;
 80021d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021d8:	eba1 0102 	sub.w	r1, r1, r2

      if ((pdiv_int < 1024U) && (pdiv_frac < pdiv_frac_min))
 80021dc:	d204      	bcs.n	80021e8 <XMC_USIC_CH_SetBaudrate+0x58>
 80021de:	4573      	cmp	r3, lr
 80021e0:	d202      	bcs.n	80021e8 <XMC_USIC_CH_SetBaudrate+0x58>
 80021e2:	469e      	mov	lr, r3
 80021e4:	46a4      	mov	ip, r4
 80021e6:	4680      	mov	r8, r0

    clock_divider_min = 1U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
 80021e8:	3801      	subs	r0, #1
 80021ea:	d1ee      	bne.n	80021ca <XMC_USIC_CH_SetBaudrate+0x3a>
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
 80021ec:	f448 4300 	orr.w	r3, r8, #32768	; 0x8000
 80021f0:	6133      	str	r3, [r6, #16]
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 80021f2:	6972      	ldr	r2, [r6, #20]
 80021f4:	4b06      	ldr	r3, [pc, #24]	; (8002210 <XMC_USIC_CH_SetBaudrate+0x80>)
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 80021f6:	3f01      	subs	r7, #1
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 80021f8:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
 80021fa:	f10c 3cff 	add.w	ip, ip, #4294967295
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 80021fe:	ea43 2387 	orr.w	r3, r3, r7, lsl #10
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8002202:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8002206:	6173      	str	r3, [r6, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
                    
    status = XMC_USIC_CH_STATUS_OK;
 8002208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800220c:	51eb851f 	.word	0x51eb851f
 8002210:	fc0080ef 	.word	0xfc0080ef

08002214 <XMC_USIC_CH_TXFIFO_Configure>:

void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
 8002214:	b430      	push	{r4, r5}
  /* Disable FIFO */
  channel->TBCTR &= (uint32_t)~USIC_CH_TBCTR_SIZE_Msk;
 8002216:	f8d0 5108 	ldr.w	r5, [r0, #264]	; 0x108
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 800221a:	4c08      	ldr	r4, [pc, #32]	; (800223c <XMC_USIC_CH_TXFIFO_Configure+0x28>)
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
  /* Disable FIFO */
  channel->TBCTR &= (uint32_t)~USIC_CH_TBCTR_SIZE_Msk;
 800221c:	f025 65e0 	bic.w	r5, r5, #117440512	; 0x7000000
 8002220:	f8c0 5108 	str.w	r5, [r0, #264]	; 0x108
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 8002224:	f8d0 5108 	ldr.w	r5, [r0, #264]	; 0x108
 8002228:	402c      	ands	r4, r5
 800222a:	4321      	orrs	r1, r4
 800222c:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
 8002230:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 8002234:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
}
 8002238:	bc30      	pop	{r4, r5}
 800223a:	4770      	bx	lr
 800223c:	f8ffc0c0 	.word	0xf8ffc0c0

08002240 <XMC_USIC_CH_RXFIFO_Configure>:

void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
 8002240:	b430      	push	{r4, r5}
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
 8002242:	f8d0 510c 	ldr.w	r5, [r0, #268]	; 0x10c

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
 8002246:	4c09      	ldr	r4, [pc, #36]	; (800226c <XMC_USIC_CH_RXFIFO_Configure+0x2c>)
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
 8002248:	f025 65e0 	bic.w	r5, r5, #117440512	; 0x7000000
 800224c:	f8c0 510c 	str.w	r5, [r0, #268]	; 0x10c

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
 8002250:	f8d0 510c 	ldr.w	r5, [r0, #268]	; 0x10c
 8002254:	402c      	ands	r4, r5
 8002256:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 800225a:	4321      	orrs	r1, r4
 800225c:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
 8002260:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002264:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
                   (uint32_t)USIC_CH_RBCTR_LOF_Msk));
}
 8002268:	bc30      	pop	{r4, r5}
 800226a:	4770      	bx	lr
 800226c:	efffc0c0 	.word	0xefffc0c0

08002270 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>:
void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
                                            const XMC_USIC_CH_FIFO_SIZE_t size,
                                            const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
 8002270:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8002274:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002278:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
 800227c:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos));
 8002280:	0609      	lsls	r1, r1, #24
 8002282:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
                                            const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
 8002286:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800228a:	4313      	orrs	r3, r2
 800228c:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop

08002294 <XMC_USIC_CH_SetInterruptNodePointer>:
}

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
 8002294:	b410      	push	{r4}
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8002296:	6983      	ldr	r3, [r0, #24]
 8002298:	2407      	movs	r4, #7
 800229a:	408c      	lsls	r4, r1
 800229c:	ea23 0304 	bic.w	r3, r3, r4
                  (service_request << (uint32_t)interrupt_node));
 80022a0:	408a      	lsls	r2, r1

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80022a2:	431a      	orrs	r2, r3
 80022a4:	6182      	str	r2, [r0, #24]
                  (service_request << (uint32_t)interrupt_node));
}
 80022a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
 80022ac:	b410      	push	{r4}
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80022ae:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 80022b2:	2407      	movs	r4, #7
 80022b4:	408c      	lsls	r4, r1
 80022b6:	ea23 0304 	bic.w	r3, r3, r4
                   (service_request << (uint32_t)interrupt_node));
 80022ba:	408a      	lsls	r2, r1

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80022bc:	431a      	orrs	r2, r3
 80022be:	f8c0 2108 	str.w	r2, [r0, #264]	; 0x108
                   (service_request << (uint32_t)interrupt_node));
}
 80022c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
 80022c8:	b410      	push	{r4}
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80022ca:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 80022ce:	2407      	movs	r4, #7
 80022d0:	408c      	lsls	r4, r1
 80022d2:	ea23 0304 	bic.w	r3, r3, r4
                   (service_request << (uint32_t)interrupt_node));
 80022d6:	408a      	lsls	r2, r1

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80022d8:	431a      	orrs	r2, r3
 80022da:	f8c0 210c 	str.w	r2, [r0, #268]	; 0x10c
                   (service_request << (uint32_t)interrupt_node));
}
 80022de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <SystemCoreClockUpdate>:
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80022e4:	4b1c      	ldr	r3, [pc, #112]	; (8002358 <SystemCoreClockUpdate+0x74>)
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	03d9      	lsls	r1, r3, #15

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
 80022ea:	b510      	push	{r4, lr}
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80022ec:	d51d      	bpl.n	800232a <SystemCoreClockUpdate+0x46>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 80022ee:	4b1b      	ldr	r3, [pc, #108]	; (800235c <SystemCoreClockUpdate+0x78>)
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	07da      	lsls	r2, r3, #31
 80022f4:	d52c      	bpl.n	8002350 <SystemCoreClockUpdate+0x6c>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 80022f6:	481a      	ldr	r0, [pc, #104]	; (8002360 <SystemCoreClockUpdate+0x7c>)
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80022f8:	4a18      	ldr	r2, [pc, #96]	; (800235c <SystemCoreClockUpdate+0x78>)
 80022fa:	6813      	ldr	r3, [r2, #0]
 80022fc:	075b      	lsls	r3, r3, #29
 80022fe:	d416      	bmi.n	800232e <SystemCoreClockUpdate+0x4a>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8002300:	6893      	ldr	r3, [r2, #8]
 8002302:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002306:	3301      	adds	r3, #1

      temp = (temp / kdiv);
 8002308:	fbb0 f3f3 	udiv	r3, r0, r3
  {
    /* fOFI is clock source for fSYS */
    temp = OFI_FREQUENCY;
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 800230c:	4a12      	ldr	r2, [pc, #72]	; (8002358 <SystemCoreClockUpdate+0x74>)
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);

  SystemCoreClock = temp;
 800230e:	4915      	ldr	r1, [pc, #84]	; (8002364 <SystemCoreClockUpdate+0x80>)
  {
    /* fOFI is clock source for fSYS */
    temp = OFI_FREQUENCY;
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8002310:	68d0      	ldr	r0, [r2, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8002312:	6912      	ldr	r2, [r2, #16]
  {
    /* fOFI is clock source for fSYS */
    temp = OFI_FREQUENCY;
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8002314:	b2c0      	uxtb	r0, r0
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8002316:	f002 0201 	and.w	r2, r2, #1
  {
    /* fOFI is clock source for fSYS */
    temp = OFI_FREQUENCY;
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 800231a:	3001      	adds	r0, #1
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 800231c:	3201      	adds	r2, #1
  {
    /* fOFI is clock source for fSYS */
    temp = OFI_FREQUENCY;
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 800231e:	fbb3 f0f0 	udiv	r0, r3, r0
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8002322:	fbb0 f0f2 	udiv	r0, r0, r2

  SystemCoreClock = temp;
 8002326:	6008      	str	r0, [r1, #0]
 8002328:	bd10      	pop	{r4, pc}
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */
    temp = OFI_FREQUENCY;
 800232a:	4b0d      	ldr	r3, [pc, #52]	; (8002360 <SystemCoreClockUpdate+0x7c>)
 800232c:	e7ee      	b.n	800230c <SystemCoreClockUpdate+0x28>
    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 800232e:	6891      	ldr	r1, [r2, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8002330:	6893      	ldr	r3, [r2, #8]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8002332:	6894      	ldr	r4, [r2, #8]
    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 8002334:	f3c1 6203 	ubfx	r2, r1, #24, #4
 8002338:	3201      	adds	r2, #1
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 800233a:	f3c4 4106 	ubfx	r1, r4, #16, #7
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 800233e:	f3c3 2306 	ubfx	r3, r3, #8, #7
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8002342:	fb01 2202 	mla	r2, r1, r2, r2
 8002346:	fbb0 f0f2 	udiv	r0, r0, r2
 800234a:	fb03 0300 	mla	r3, r3, r0, r0
 800234e:	e7dd      	b.n	800230c <SystemCoreClockUpdate+0x28>
      temp = OFI_FREQUENCY;
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 8002350:	f002 f9d6 	bl	8004700 <OSCHP_GetFrequency>
 8002354:	e7d0      	b.n	80022f8 <SystemCoreClockUpdate+0x14>
 8002356:	bf00      	nop
 8002358:	50004600 	.word	0x50004600
 800235c:	50004710 	.word	0x50004710
 8002360:	016e3600 	.word	0x016e3600
 8002364:	2003ffc0 	.word	0x2003ffc0

08002368 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 8002368:	b510      	push	{r4, lr}
  memcpy(g_chipid, CHIPID_LOC, 16);
 800236a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800236e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002370:	4c03      	ldr	r4, [pc, #12]	; (8002380 <SystemInit+0x18>)
 8002372:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 8002376:	f002 f985 	bl	8004684 <SystemCoreSetup>
  SystemCoreClockSetup();
 800237a:	f002 f9c5 	bl	8004708 <SystemCoreClockSetup>
 800237e:	bd10      	pop	{r4, pc}
 8002380:	2003ffc4 	.word	0x2003ffc4

08002384 <_sbrk>:
caddr_t _sbrk(int nbytes)
{
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8002384:	4a0c      	ldr	r2, [pc, #48]	; (80023b8 <_sbrk+0x34>)

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 8002386:	b508      	push	{r3, lr}
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8002388:	6813      	ldr	r3, [r2, #0]
 800238a:	b18b      	cbz	r3, 80023b0 <_sbrk+0x2c>
  }

  base = heap_ptr;

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 800238c:	3003      	adds	r0, #3
 800238e:	f020 0003 	bic.w	r0, r0, #3
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 8002392:	490a      	ldr	r1, [pc, #40]	; (80023bc <_sbrk+0x38>)
 8002394:	4418      	add	r0, r3
 8002396:	4288      	cmp	r0, r1
 8002398:	d202      	bcs.n	80023a0 <_sbrk+0x1c>
  {
    heap_ptr += nbytes;
 800239a:	6010      	str	r0, [r2, #0]
  {
    /* Heap overflow */
    errno = ENOMEM;
    return ((caddr_t)-1);
  }
}
 800239c:	4618      	mov	r0, r3
 800239e:	bd08      	pop	{r3, pc}
    return (base);
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 80023a0:	f00a f8bc 	bl	800c51c <__errno>
 80023a4:	230c      	movs	r3, #12
 80023a6:	6003      	str	r3, [r0, #0]
    return ((caddr_t)-1);
 80023a8:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	bd08      	pop	{r3, pc}
{
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 80023b0:	4b03      	ldr	r3, [pc, #12]	; (80023c0 <_sbrk+0x3c>)
 80023b2:	6013      	str	r3, [r2, #0]
 80023b4:	e7ea      	b.n	800238c <_sbrk+0x8>
 80023b6:	bf00      	nop
 80023b8:	1ffed7a4 	.word	0x1ffed7a4
 80023bc:	2003ffc0 	.word	0x2003ffc0
 80023c0:	20000e00 	.word	0x20000e00

080023c4 <_init>:
  }
}

/* Init */
void _init(void)
{}
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop

080023c8 <USBD_VCOM_Event_GetDescriptor>:
	const uint8_t  descriptor_type   = (w_value >> 8);
	const uint8_t  descriptor_number = (w_value & 0xFF);
	const void* address = NULL;
	uint16_t    size    = NO_DESCRIPTOR;

	switch (descriptor_type)
 80023c8:	0a03      	lsrs	r3, r0, #8
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d016      	beq.n	80023fc <USBD_VCOM_Event_GetDescriptor+0x34>
 80023ce:	2b03      	cmp	r3, #3
 80023d0:	d009      	beq.n	80023e6 <USBD_VCOM_Event_GetDescriptor+0x1e>
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d003      	beq.n	80023de <USBD_VCOM_Event_GetDescriptor+0x16>
uint16_t USBD_VCOM_Event_GetDescriptor(const uint16_t w_value,
                                    const uint16_t w_index,
                                    const void** const descriptor_address)
{
	const uint8_t  descriptor_type   = (w_value >> 8);
	const uint8_t  descriptor_number = (w_value & 0xFF);
 80023d6:	2000      	movs	r0, #0
 80023d8:	4603      	mov	r3, r0
			}
			break;
	}

	(void)w_index;
	*descriptor_address = address;
 80023da:	6013      	str	r3, [r2, #0]
	return size;
}
 80023dc:	4770      	bx	lr
	uint16_t    size    = NO_DESCRIPTOR;

	switch (descriptor_type)
	{
		case DTYPE_Device:
			address = &device_descriptor;
 80023de:	4b09      	ldr	r3, [pc, #36]	; (8002404 <USBD_VCOM_Event_GetDescriptor+0x3c>)
			}
			break;
	}

	(void)w_index;
	*descriptor_address = address;
 80023e0:	6013      	str	r3, [r2, #0]

	switch (descriptor_type)
	{
		case DTYPE_Device:
			address = &device_descriptor;
			size    = sizeof(USB_Descriptor_Device_t);
 80023e2:	2012      	movs	r0, #18
	}

	(void)w_index;
	*descriptor_address = address;
	return size;
}
 80023e4:	4770      	bx	lr
uint16_t USBD_VCOM_Event_GetDescriptor(const uint16_t w_value,
                                    const uint16_t w_index,
                                    const void** const descriptor_address)
{
	const uint8_t  descriptor_type   = (w_value >> 8);
	const uint8_t  descriptor_number = (w_value & 0xFF);
 80023e6:	b2c0      	uxtb	r0, r0
 80023e8:	2802      	cmp	r0, #2
 80023ea:	d8f4      	bhi.n	80023d6 <USBD_VCOM_Event_GetDescriptor+0xe>
 80023ec:	4b06      	ldr	r3, [pc, #24]	; (8002408 <USBD_VCOM_Event_GetDescriptor+0x40>)
 80023ee:	4907      	ldr	r1, [pc, #28]	; (800240c <USBD_VCOM_Event_GetDescriptor+0x44>)
 80023f0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
			}
			break;
	}

	(void)w_index;
	*descriptor_address = address;
 80023f4:	6013      	str	r3, [r2, #0]
 80023f6:	f831 0010 	ldrh.w	r0, [r1, r0, lsl #1]
	return size;
}
 80023fa:	4770      	bx	lr
		case DTYPE_Device:
			address = &device_descriptor;
			size    = sizeof(USB_Descriptor_Device_t);
			break;
		case DTYPE_Configuration:
			address = &configuration_descriptor;
 80023fc:	4b04      	ldr	r3, [pc, #16]	; (8002410 <USBD_VCOM_Event_GetDescriptor+0x48>)
			}
			break;
	}

	(void)w_index;
	*descriptor_address = address;
 80023fe:	6013      	str	r3, [r2, #0]
			address = &device_descriptor;
			size    = sizeof(USB_Descriptor_Device_t);
			break;
		case DTYPE_Configuration:
			address = &configuration_descriptor;
			size    = sizeof(USB_Descriptor_Configuration_t);
 8002400:	203e      	movs	r0, #62	; 0x3e
	}

	(void)w_index;
	*descriptor_address = address;
	return size;
}
 8002402:	4770      	bx	lr
 8002404:	0800c884 	.word	0x0800c884
 8002408:	0800c968 	.word	0x0800c968
 800240c:	0800c974 	.word	0x0800c974
 8002410:	0800c97c 	.word	0x0800c97c

08002414 <CDC_Device_ProcessControlRequest>:
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsSETUPReceived(void);
	static inline bool Endpoint_IsSETUPReceived(void)
	{
		return device.IsSetupRecieved;
 8002414:	4a45      	ldr	r2, [pc, #276]	; (800252c <CDC_Device_ProcessControlRequest+0x118>)
 8002416:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 * API IMPLEMENTATION
 **********************************************************************************************************************/
void CDC_Device_ProcessControlRequest(
					USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if ((Endpoint_IsSETUPReceived() != 0) && (USB_ControlRequest.wIndex ==
 800241a:	079b      	lsls	r3, r3, #30
 800241c:	d510      	bpl.n	8002440 <CDC_Device_ProcessControlRequest+0x2c>
/**********************************************************************************************************************
 * API IMPLEMENTATION
 **********************************************************************************************************************/
void CDC_Device_ProcessControlRequest(
					USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 800241e:	b570      	push	{r4, r5, r6, lr}
	if ((Endpoint_IsSETUPReceived() != 0) && (USB_ControlRequest.wIndex ==
 8002420:	4943      	ldr	r1, [pc, #268]	; (8002530 <CDC_Device_ProcessControlRequest+0x11c>)
 8002422:	7c84      	ldrb	r4, [r0, #18]
 8002424:	888b      	ldrh	r3, [r1, #4]
 8002426:	b29b      	uxth	r3, r3
 8002428:	429c      	cmp	r4, r3
 800242a:	d000      	beq.n	800242e <CDC_Device_ProcessControlRequest+0x1a>
 800242c:	bd70      	pop	{r4, r5, r6, pc}
			CDCInterfaceInfo->Config.ControlInterfaceNumber))
	{

		switch (USB_ControlRequest.bRequest)
 800242e:	784b      	ldrb	r3, [r1, #1]
 8002430:	3b20      	subs	r3, #32
 8002432:	4604      	mov	r4, r0
 8002434:	2b03      	cmp	r3, #3
 8002436:	d8f9      	bhi.n	800242c <CDC_Device_ProcessControlRequest+0x18>
 8002438:	e8df f003 	tbb	[pc, r3]
 800243c:	03633f18 	.word	0x03633f18
 8002440:	4770      	bx	lr

				}

				break;
			case CDC_REQ_SendBreak:
				if ((REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
 8002442:	780b      	ldrb	r3, [r1, #0]
 8002444:	493a      	ldr	r1, [pc, #232]	; (8002530 <CDC_Device_ProcessControlRequest+0x11c>)
 8002446:	2b21      	cmp	r3, #33	; 0x21
 8002448:	d1f0      	bne.n	800242c <CDC_Device_ProcessControlRequest+0x18>
				{
					Endpoint_ClearSETUP();
					Endpoint_ClearStatusStage();

					if(0 != cdc_class_events.Device_BreakSent)
 800244a:	483a      	ldr	r0, [pc, #232]	; (8002534 <CDC_Device_ProcessControlRequest+0x120>)
	 *  \note This is not applicable for non CONTROL type endpoints.
	 */
	static inline void Endpoint_ClearSETUP(void);
	static inline void Endpoint_ClearSETUP(void)
	{
		device.IsSetupRecieved = 0;
 800244c:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8002450:	6885      	ldr	r5, [r0, #8]
 8002452:	f023 0302 	bic.w	r3, r3, #2
 8002456:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
 800245a:	2d00      	cmp	r5, #0
 800245c:	d0e6      	beq.n	800242c <CDC_Device_ProcessControlRequest+0x18>
					{
						cdc_class_events.Device_BreakSent(CDCInterfaceInfo,	(uint8_t)USB_ControlRequest.wValue);
 800245e:	8849      	ldrh	r1, [r1, #2]
 8002460:	4620      	mov	r0, r4
 8002462:	462b      	mov	r3, r5
 8002464:	b2c9      	uxtb	r1, r1
				}

				break;
		}
	}
}
 8002466:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					Endpoint_ClearSETUP();
					Endpoint_ClearStatusStage();

					if(0 != cdc_class_events.Device_BreakSent)
					{
						cdc_class_events.Device_BreakSent(CDCInterfaceInfo,	(uint8_t)USB_ControlRequest.wValue);
 800246a:	4718      	bx	r3
					Endpoint_ClearStatusStage();
				}

				break;
			case CDC_REQ_SetLineEncoding:
				if ((REQDIR_HOSTTODEVICE |REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
 800246c:	780b      	ldrb	r3, [r1, #0]
 800246e:	2b21      	cmp	r3, #33	; 0x21
 8002470:	d1dc      	bne.n	800242c <CDC_Device_ProcessControlRequest+0x18>
 8002472:	f892 013e 	ldrb.w	r0, [r2, #318]	; 0x13e
 8002476:	f892 313c 	ldrb.w	r3, [r2, #316]	; 0x13c
				{
					Endpoint_ClearSETUP();

					while (!(Endpoint_IsOUTReceived()))
					{
						if (USB_DeviceState == DEVICE_STATE_Unattached)
 800247a:	492f      	ldr	r1, [pc, #188]	; (8002538 <CDC_Device_ProcessControlRequest+0x124>)
 800247c:	f020 0002 	bic.w	r0, r0, #2
	 */
	static inline bool Endpoint_IsOUTReceived(void);
	static inline bool Endpoint_IsOUTReceived(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
		return ep->IsOutRecieved;
 8002480:	252c      	movs	r5, #44	; 0x2c
	 *  \note This is not applicable for non CONTROL type endpoints.
	 */
	static inline void Endpoint_ClearSETUP(void);
	static inline void Endpoint_ClearSETUP(void)
	{
		device.IsSetupRecieved = 0;
 8002482:	f882 013e 	strb.w	r0, [r2, #318]	; 0x13e
	 */
	static inline bool Endpoint_IsOUTReceived(void);
	static inline bool Endpoint_IsOUTReceived(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
		return ep->IsOutRecieved;
 8002486:	fb05 2203 	mla	r2, r5, r3, r2
 800248a:	e002      	b.n	8002492 <CDC_Device_ProcessControlRequest+0x7e>
 800248c:	780b      	ldrb	r3, [r1, #0]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d0cc      	beq.n	800242c <CDC_Device_ProcessControlRequest+0x18>
 8002492:	6893      	ldr	r3, [r2, #8]
			case CDC_REQ_SetLineEncoding:
				if ((REQDIR_HOSTTODEVICE |REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
				{
					Endpoint_ClearSETUP();

					while (!(Endpoint_IsOUTReceived()))
 8002494:	069b      	lsls	r3, r3, #26
 8002496:	d5f9      	bpl.n	800248c <CDC_Device_ProcessControlRequest+0x78>
					{
						if (USB_DeviceState == DEVICE_STATE_Unattached)
						  return;
					}

					CDCInterfaceInfo->State.LineEncoding.BaudRateBPS = Endpoint_Read_32_LE();
 8002498:	f000 fa00 	bl	800289c <Endpoint_Read_32_LE>
 800249c:	61a0      	str	r0, [r4, #24]
					CDCInterfaceInfo->State.LineEncoding.CharFormat  = Endpoint_Read_8();
 800249e:	f000 f9d1 	bl	8002844 <Endpoint_Read_8>
 80024a2:	7720      	strb	r0, [r4, #28]
					CDCInterfaceInfo->State.LineEncoding.ParityType  = Endpoint_Read_8();
 80024a4:	f000 f9ce 	bl	8002844 <Endpoint_Read_8>
 80024a8:	7760      	strb	r0, [r4, #29]
					CDCInterfaceInfo->State.LineEncoding.DataBits    = Endpoint_Read_8();
 80024aa:	f000 f9cb 	bl	8002844 <Endpoint_Read_8>

					//Endpoint_ClearOUT();
					Endpoint_ClearStatusStage();

					if(0 != cdc_class_events.LineEncodingChanged)
 80024ae:	4b21      	ldr	r3, [pc, #132]	; (8002534 <CDC_Device_ProcessControlRequest+0x120>)
					}

					CDCInterfaceInfo->State.LineEncoding.BaudRateBPS = Endpoint_Read_32_LE();
					CDCInterfaceInfo->State.LineEncoding.CharFormat  = Endpoint_Read_8();
					CDCInterfaceInfo->State.LineEncoding.ParityType  = Endpoint_Read_8();
					CDCInterfaceInfo->State.LineEncoding.DataBits    = Endpoint_Read_8();
 80024b0:	77a0      	strb	r0, [r4, #30]

					//Endpoint_ClearOUT();
					Endpoint_ClearStatusStage();

					if(0 != cdc_class_events.LineEncodingChanged)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d134      	bne.n	8002522 <CDC_Device_ProcessControlRequest+0x10e>
 80024b8:	e7b8      	b.n	800242c <CDC_Device_ProcessControlRequest+0x18>
	{

		switch (USB_ControlRequest.bRequest)
		{
			case CDC_REQ_GetLineEncoding:
				if ((REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
 80024ba:	780b      	ldrb	r3, [r1, #0]
 80024bc:	2ba1      	cmp	r3, #161	; 0xa1
 80024be:	d1b5      	bne.n	800242c <CDC_Device_ProcessControlRequest+0x18>
	 *  \note This is not applicable for non CONTROL type endpoints.
	 */
	static inline void Endpoint_ClearSETUP(void);
	static inline void Endpoint_ClearSETUP(void)
	{
		device.IsSetupRecieved = 0;
 80024c0:	f892 113e 	ldrb.w	r1, [r2, #318]	; 0x13e
 80024c4:	f892 313c 	ldrb.w	r3, [r2, #316]	; 0x13c
 80024c8:	f021 0102 	bic.w	r1, r1, #2
	 */
	static inline bool Endpoint_IsINReady(void);
	static inline bool Endpoint_IsINReady(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
		return ep->InInUse == 0 && ep->IsEnabled;
 80024cc:	202c      	movs	r0, #44	; 0x2c
	 *  \note This is not applicable for non CONTROL type endpoints.
	 */
	static inline void Endpoint_ClearSETUP(void);
	static inline void Endpoint_ClearSETUP(void)
	{
		device.IsSetupRecieved = 0;
 80024ce:	f882 113e 	strb.w	r1, [r2, #318]	; 0x13e
	 */
	static inline bool Endpoint_IsINReady(void);
	static inline bool Endpoint_IsINReady(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
		return ep->InInUse == 0 && ep->IsEnabled;
 80024d2:	fb00 2203 	mla	r2, r0, r3, r2
 80024d6:	6893      	ldr	r3, [r2, #8]
 80024d8:	06d8      	lsls	r0, r3, #27
 80024da:	d4fc      	bmi.n	80024d6 <CDC_Device_ProcessControlRequest+0xc2>
 80024dc:	6893      	ldr	r3, [r2, #8]
 80024de:	0799      	lsls	r1, r3, #30
 80024e0:	d5f9      	bpl.n	80024d6 <CDC_Device_ProcessControlRequest+0xc2>
				{
					Endpoint_ClearSETUP();

					while (!(Endpoint_IsINReady()));

					Endpoint_Write_32_LE(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS);
 80024e2:	69a0      	ldr	r0, [r4, #24]
 80024e4:	f000 f9c4 	bl	8002870 <Endpoint_Write_32_LE>
					Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.CharFormat);
 80024e8:	7f20      	ldrb	r0, [r4, #28]
 80024ea:	f000 f995 	bl	8002818 <Endpoint_Write_8>
					Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.ParityType);
 80024ee:	7f60      	ldrb	r0, [r4, #29]
 80024f0:	f000 f992 	bl	8002818 <Endpoint_Write_8>
					Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.DataBits);
 80024f4:	7fa0      	ldrb	r0, [r4, #30]
 80024f6:	f000 f98f 	bl	8002818 <Endpoint_Write_8>
				}

				break;
		}
	}
}
 80024fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					Endpoint_Write_32_LE(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS);
					Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.CharFormat);
					Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.ParityType);
					Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.DataBits);

					Endpoint_ClearIN();
 80024fe:	f000 b953 	b.w	80027a8 <Endpoint_ClearIN>

				}

				break;
			case CDC_REQ_SetControlLineState:
				if ((REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
 8002502:	780b      	ldrb	r3, [r1, #0]
 8002504:	490a      	ldr	r1, [pc, #40]	; (8002530 <CDC_Device_ProcessControlRequest+0x11c>)
 8002506:	2b21      	cmp	r3, #33	; 0x21
 8002508:	d190      	bne.n	800242c <CDC_Device_ProcessControlRequest+0x18>
	 *  \note This is not applicable for non CONTROL type endpoints.
	 */
	static inline void Endpoint_ClearSETUP(void);
	static inline void Endpoint_ClearSETUP(void)
	{
		device.IsSetupRecieved = 0;
 800250a:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
					Endpoint_ClearSETUP();
					Endpoint_ClearStatusStage();

					CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;

					if(0 != cdc_class_events.ControLineStateChanged)
 800250e:	4809      	ldr	r0, [pc, #36]	; (8002534 <CDC_Device_ProcessControlRequest+0x120>)
 8002510:	f023 0302 	bic.w	r3, r3, #2
 8002514:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
 8002518:	6843      	ldr	r3, [r0, #4]
				if ((REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
				{
					Endpoint_ClearSETUP();
					Endpoint_ClearStatusStage();

					CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;
 800251a:	884a      	ldrh	r2, [r1, #2]
 800251c:	82a2      	strh	r2, [r4, #20]

					if(0 != cdc_class_events.ControLineStateChanged)
 800251e:	2b00      	cmp	r3, #0
 8002520:	d084      	beq.n	800242c <CDC_Device_ProcessControlRequest+0x18>
					{
						cdc_class_events.ControLineStateChanged(CDCInterfaceInfo);
 8002522:	4620      	mov	r0, r4
				}

				break;
		}
	}
}
 8002524:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

					CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;

					if(0 != cdc_class_events.ControLineStateChanged)
					{
						cdc_class_events.ControLineStateChanged(CDCInterfaceInfo);
 8002528:	4718      	bx	r3
 800252a:	bf00      	nop
 800252c:	1fff15e4 	.word	0x1fff15e4
 8002530:	1fff13dc 	.word	0x1fff13dc
 8002534:	1ffed000 	.word	0x1ffed000
 8002538:	1fff13d9 	.word	0x1fff13d9

0800253c <CDC_Device_ConfigureEndpoints>:




bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 800253c:	b538      	push	{r3, r4, r5, lr}
	bool status = true;
	memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));

	CDCInterfaceInfo->Config.DataINEndpoint.Type       = EP_TYPE_BULK;
 800253e:	2202      	movs	r2, #2


bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	bool status = true;
	memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));
 8002540:	2300      	movs	r3, #0

	CDCInterfaceInfo->Config.DataINEndpoint.Type       = EP_TYPE_BULK;
	CDCInterfaceInfo->Config.DataOUTEndpoint.Type      = EP_TYPE_BULK;
	CDCInterfaceInfo->Config.NotificationEndpoint.Type = EP_TYPE_INTERRUPT;
 8002542:	2103      	movs	r1, #3


bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	bool status = true;
	memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));
 8002544:	7503      	strb	r3, [r0, #20]
 8002546:	7543      	strb	r3, [r0, #21]
 8002548:	7583      	strb	r3, [r0, #22]
 800254a:	75c3      	strb	r3, [r0, #23]
 800254c:	7603      	strb	r3, [r0, #24]
 800254e:	7643      	strb	r3, [r0, #25]
 8002550:	7683      	strb	r3, [r0, #26]
 8002552:	76c3      	strb	r3, [r0, #27]
 8002554:	7703      	strb	r3, [r0, #28]
 8002556:	7743      	strb	r3, [r0, #29]
 8002558:	7783      	strb	r3, [r0, #30]
 800255a:	77c3      	strb	r3, [r0, #31]

	CDCInterfaceInfo->Config.DataINEndpoint.Type       = EP_TYPE_BULK;
 800255c:	7102      	strb	r2, [r0, #4]
	CDCInterfaceInfo->Config.DataOUTEndpoint.Type      = EP_TYPE_BULK;
 800255e:	7282      	strb	r2, [r0, #10]
	CDCInterfaceInfo->Config.NotificationEndpoint.Type = EP_TYPE_INTERRUPT;
 8002560:	7401      	strb	r1, [r0, #16]

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
 8002562:	2101      	movs	r1, #1




bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8002564:	4604      	mov	r4, r0

	CDCInterfaceInfo->Config.DataINEndpoint.Type       = EP_TYPE_BULK;
	CDCInterfaceInfo->Config.DataOUTEndpoint.Type      = EP_TYPE_BULK;
	CDCInterfaceInfo->Config.NotificationEndpoint.Type = EP_TYPE_INTERRUPT;

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
 8002566:	f000 f9af 	bl	80028c8 <Endpoint_ConfigureEndpointTable>
	{
		status = false;
	}

	if (!(Endpoint_ConfigureEndpointTable(
 800256a:	2101      	movs	r1, #1

	CDCInterfaceInfo->Config.DataINEndpoint.Type       = EP_TYPE_BULK;
	CDCInterfaceInfo->Config.DataOUTEndpoint.Type      = EP_TYPE_BULK;
	CDCInterfaceInfo->Config.NotificationEndpoint.Type = EP_TYPE_INTERRUPT;

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
 800256c:	4605      	mov	r5, r0
	{
		status = false;
	}

	if (!(Endpoint_ConfigureEndpointTable(
 800256e:	1da0      	adds	r0, r4, #6
 8002570:	f000 f9aa 	bl	80028c8 <Endpoint_ConfigureEndpointTable>
							&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
	{
		status = false;
	}

	if (!(Endpoint_ConfigureEndpointTable(
 8002574:	2101      	movs	r1, #1
	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
	{
		status = false;
	}

	if (!(Endpoint_ConfigureEndpointTable(
 8002576:	2800      	cmp	r0, #0
							&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
	{
		status = false;
	}

	if (!(Endpoint_ConfigureEndpointTable(
 8002578:	f104 000c 	add.w	r0, r4, #12
	}

	if (!(Endpoint_ConfigureEndpointTable(
							&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
	{
		status = false;
 800257c:	bf08      	it	eq
 800257e:	2500      	moveq	r5, #0
	}

	if (!(Endpoint_ConfigureEndpointTable(
 8002580:	f000 f9a2 	bl	80028c8 <Endpoint_ConfigureEndpointTable>
 8002584:	2800      	cmp	r0, #0
	{
		status = false;
	}

	return status;
}
 8002586:	bf14      	ite	ne
 8002588:	4628      	movne	r0, r5
 800258a:	2000      	moveq	r0, #0
 800258c:	bd38      	pop	{r3, r4, r5, pc}
 800258e:	bf00      	nop

08002590 <USBD_VCOM_CDCClass_Event_LineEncodingChanged>:
 * as a parameter.*/
void USBD_VCOM_CDCClass_Event_LineEncodingChanged(USB_ClassInfo_CDC_Device_t* const cdc_interface_info)
{
  /*set here the global volatile flag(which can be polled from the top level application) to indicate
   * the event. */
  cdc_event_flags.line_encoding_event_flag = 1U;
 8002590:	4b01      	ldr	r3, [pc, #4]	; (8002598 <USBD_VCOM_CDCClass_Event_LineEncodingChanged+0x8>)
 8002592:	2201      	movs	r2, #1
 8002594:	701a      	strb	r2, [r3, #0]
 8002596:	4770      	bx	lr
 8002598:	1fff1334 	.word	0x1fff1334

0800259c <USBD_VCOM_CDCClass_Event_ControlLineStateChanged>:
 * line states, such as DTR).The new control line states are available in the ControlLineStates.HostToDevice
 * value inside the CDC interface structure passed as a parameter. */
void USBD_VCOM_CDCClass_Event_ControlLineStateChanged(USB_ClassInfo_CDC_Device_t* const cdc_interface_info)
{
  /*set here the global volatile flag(which can be polled from the top level application) to indicate the event */
  cdc_event_flags.control_line_state_change_event_flag = 1U;
 800259c:	4b01      	ldr	r3, [pc, #4]	; (80025a4 <USBD_VCOM_CDCClass_Event_ControlLineStateChanged+0x8>)
 800259e:	2201      	movs	r2, #1
 80025a0:	705a      	strb	r2, [r3, #1]
 80025a2:	4770      	bx	lr
 80025a4:	1fff1334 	.word	0x1fff1334

080025a8 <USBD_VCOM_CDCClass_Event_BreakSent>:
/*CDC class driver event for a send break request sent to the device from the host.
 * This is generally used to separate data or to indicate a special condition to the receiving device.*/
void USBD_VCOM_CDCClass_Event_BreakSent(USB_ClassInfo_CDC_Device_t* const cdc_interface_info,	const uint8_t duration)
{
  /*set here the global volatile flag(which can be polled from the top level application) to indicate the event */
  cdc_event_flags.break_event_flag = 1U;
 80025a8:	4b01      	ldr	r3, [pc, #4]	; (80025b0 <USBD_VCOM_CDCClass_Event_BreakSent+0x8>)
 80025aa:	2201      	movs	r2, #1
 80025ac:	709a      	strb	r2, [r3, #2]
 80025ae:	4770      	bx	lr
 80025b0:	1fff1334 	.word	0x1fff1334

080025b4 <USBD_VCOM_Event_ConfigurationChanged>:

}

/* Event handler for the USB Configuration Changed event. */
void USBD_VCOM_Event_ConfigurationChanged(void)
{
 80025b4:	b508      	push	{r3, lr}
  USBD_SetEndpointBuffer(((uint8_t)CDC_IN_EP_MASK|(uint8_t)CDC_NOTIFICATION_EPNUM), notification_ep_buf, 
 80025b6:	2081      	movs	r0, #129	; 0x81
 80025b8:	490e      	ldr	r1, [pc, #56]	; (80025f4 <USBD_VCOM_Event_ConfigurationChanged+0x40>)
 80025ba:	2240      	movs	r2, #64	; 0x40
 80025bc:	f000 fe76 	bl	80032ac <USBD_SetEndpointBuffer>
  (uint16_t)USB_FS_MAXPKT_SIZE);
  USBD_SetEndpointBuffer(((uint8_t)CDC_IN_EP_MASK|(uint8_t)CDC_TX_EPNUM), tx_ep_buf, (uint16_t)USB_FS_MAXPKT_SIZE);
 80025c0:	2082      	movs	r0, #130	; 0x82
 80025c2:	490d      	ldr	r1, [pc, #52]	; (80025f8 <USBD_VCOM_Event_ConfigurationChanged+0x44>)
 80025c4:	2240      	movs	r2, #64	; 0x40
 80025c6:	f000 fe71 	bl	80032ac <USBD_SetEndpointBuffer>
  USBD_SetEndpointBuffer((CDC_RX_EPNUM), rx_ep_buf, (uint16_t)USB_FS_MAXPKT_SIZE);
 80025ca:	2003      	movs	r0, #3
 80025cc:	490b      	ldr	r1, [pc, #44]	; (80025fc <USBD_VCOM_Event_ConfigurationChanged+0x48>)
 80025ce:	2240      	movs	r2, #64	; 0x40
 80025d0:	f000 fe6c 	bl	80032ac <USBD_SetEndpointBuffer>
  if (true == CDC_Device_ConfigureEndpoints(&USBD_VCOM_cdc_interface))
 80025d4:	480a      	ldr	r0, [pc, #40]	; (8002600 <USBD_VCOM_Event_ConfigurationChanged+0x4c>)
 80025d6:	f7ff ffb1 	bl	800253c <CDC_Device_ConfigureEndpoints>
 80025da:	b148      	cbz	r0, 80025f0 <USBD_VCOM_Event_ConfigurationChanged+0x3c>
  {
    device.IsConfigured = 1U;
 80025dc:	4a09      	ldr	r2, [pc, #36]	; (8002604 <USBD_VCOM_Event_ConfigurationChanged+0x50>)
    USB_DeviceState = (uint8_t)DEVICE_STATE_Configured;
 80025de:	490a      	ldr	r1, [pc, #40]	; (8002608 <USBD_VCOM_Event_ConfigurationChanged+0x54>)
  (uint16_t)USB_FS_MAXPKT_SIZE);
  USBD_SetEndpointBuffer(((uint8_t)CDC_IN_EP_MASK|(uint8_t)CDC_TX_EPNUM), tx_ep_buf, (uint16_t)USB_FS_MAXPKT_SIZE);
  USBD_SetEndpointBuffer((CDC_RX_EPNUM), rx_ep_buf, (uint16_t)USB_FS_MAXPKT_SIZE);
  if (true == CDC_Device_ConfigureEndpoints(&USBD_VCOM_cdc_interface))
  {
    device.IsConfigured = 1U;
 80025e0:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
    USB_DeviceState = (uint8_t)DEVICE_STATE_Configured;
 80025e4:	2004      	movs	r0, #4
  (uint16_t)USB_FS_MAXPKT_SIZE);
  USBD_SetEndpointBuffer(((uint8_t)CDC_IN_EP_MASK|(uint8_t)CDC_TX_EPNUM), tx_ep_buf, (uint16_t)USB_FS_MAXPKT_SIZE);
  USBD_SetEndpointBuffer((CDC_RX_EPNUM), rx_ep_buf, (uint16_t)USB_FS_MAXPKT_SIZE);
  if (true == CDC_Device_ConfigureEndpoints(&USBD_VCOM_cdc_interface))
  {
    device.IsConfigured = 1U;
 80025e6:	f043 0301 	orr.w	r3, r3, #1
 80025ea:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
    USB_DeviceState = (uint8_t)DEVICE_STATE_Configured;
 80025ee:	7008      	strb	r0, [r1, #0]
 80025f0:	bd08      	pop	{r3, pc}
 80025f2:	bf00      	nop
 80025f4:	1fff1338 	.word	0x1fff1338
 80025f8:	1fff12f4 	.word	0x1fff12f4
 80025fc:	1fff1378 	.word	0x1fff1378
 8002600:	1fff13b8 	.word	0x1fff13b8
 8002604:	1fff15e4 	.word	0x1fff15e4
 8002608:	1fff13d9 	.word	0x1fff13d9

0800260c <USBD_VCOM_Event_ControlRequest>:
}

/* Event handler for the USB Control Request reception event. */
void USBD_VCOM_Event_ControlRequest(void)
{
  CDC_Device_ProcessControlRequest(&USBD_VCOM_cdc_interface);
 800260c:	4801      	ldr	r0, [pc, #4]	; (8002614 <USBD_VCOM_Event_ControlRequest+0x8>)
 800260e:	f7ff bf01 	b.w	8002414 <CDC_Device_ProcessControlRequest>
 8002612:	bf00      	nop
 8002614:	1fff13b8 	.word	0x1fff13b8

08002618 <USBD_VCOM_Event_Reset>:

/* Event handler for the USB reset event. */
void USBD_VCOM_Event_Reset(void)
{
  /*For self powered devices, reinitialize USB*/
  if (device.IsConfigured)
 8002618:	492d      	ldr	r1, [pc, #180]	; (80026d0 <USBD_VCOM_Event_Reset+0xb8>)
 800261a:	f891 213e 	ldrb.w	r2, [r1, #318]	; 0x13e
 800261e:	07d3      	lsls	r3, r2, #31
 8002620:	d400      	bmi.n	8002624 <USBD_VCOM_Event_Reset+0xc>
 8002622:	4770      	bx	lr

  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
 8002624:	482b      	ldr	r0, [pc, #172]	; (80026d4 <USBD_VCOM_Event_Reset+0xbc>)
  USBD_VCOM_STATUS_t status = USBD_VCOM_STATUS_SUCCESS;

  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
 8002626:	4b2c      	ldr	r3, [pc, #176]	; (80026d8 <USBD_VCOM_Event_Reset+0xc0>)

  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
 8002628:	6800      	ldr	r0, [r0, #0]
  CDC_Device_ProcessControlRequest(&USBD_VCOM_cdc_interface);
}

/* Event handler for the USB reset event. */
void USBD_VCOM_Event_Reset(void)
{
 800262a:	e92d 4ef0 	stmdb	sp!, {r4, r5, r6, r7, r9, sl, fp, lr}
  /*For self powered devices, reinitialize USB*/
  if (device.IsConfigured)
  {
    device.IsConfigured = 0U;
 800262e:	f36f 0200 	bfc	r2, #0, #1
  USBD_VCOM_STATUS_t status = USBD_VCOM_STATUS_SUCCESS;

  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
 8002632:	f04f 0a00 	mov.w	sl, #0
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
 8002636:	f04f 0903 	mov.w	r9, #3

  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
 800263a:	4c28      	ldr	r4, [pc, #160]	; (80026dc <USBD_VCOM_Event_Reset+0xc4>)
void USBD_VCOM_Event_Reset(void)
{
  /*For self powered devices, reinitialize USB*/
  if (device.IsConfigured)
  {
    device.IsConfigured = 0U;
 800263c:	f881 213e 	strb.w	r2, [r1, #318]	; 0x13e
  USBD_VCOM_STATUS_t status = USBD_VCOM_STATUS_SUCCESS;

  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
 8002640:	f883 a012 	strb.w	sl, [r3, #18]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Address = (ENDPOINT_DIR_IN | CDC_NOTIFICATION_EPNUM);
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Size = CDC_NOTIFICATION_EPSIZE;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Type = (uint8_t)EP_TYPE_INTERRUPT;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Banks = 0U;
 8002644:	f883 a011 	strb.w	sl, [r3, #17]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Address = (ENDPOINT_DIR_IN | CDC_NOTIFICATION_EPNUM);
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Size = CDC_NOTIFICATION_EPSIZE;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Type = (uint8_t)EP_TYPE_INTERRUPT;
 8002648:	f883 9010 	strb.w	r9, [r3, #16]

  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
 800264c:	6902      	ldr	r2, [r0, #16]
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
    USBD_handle->event_cb->connect = event_callback->connect;
    USBD_handle->event_cb->control_request = event_callback->control_request;
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
    USBD_handle->event_cb->get_descriptor = event_callback->get_descriptor;
 800264e:	6966      	ldr	r6, [r4, #20]
 8002650:	6156      	str	r6, [r2, #20]
    USBD_handle->event_cb->suspend = event_callback->suspend;
 8002652:	69e6      	ldr	r6, [r4, #28]
 8002654:	61d6      	str	r6, [r2, #28]
    USBD_handle->event_cb->wakeup = event_callback->wakeup;
 8002656:	69a6      	ldr	r6, [r4, #24]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Banks = 0U;
 8002658:	f883 a00b 	strb.w	sl, [r3, #11]
  CDC_Device_ProcessControlRequest(&USBD_VCOM_cdc_interface);
}

/* Event handler for the USB reset event. */
void USBD_VCOM_Event_Reset(void)
{
 800265c:	b082      	sub	sp, #8
  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
 800265e:	f883 a005 	strb.w	sl, [r3, #5]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
 8002662:	f883 9006 	strb.w	r9, [r3, #6]
    USBD_handle->event_cb->connect = event_callback->connect;
    USBD_handle->event_cb->control_request = event_callback->control_request;
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
    USBD_handle->event_cb->get_descriptor = event_callback->get_descriptor;
    USBD_handle->event_cb->suspend = event_callback->suspend;
    USBD_handle->event_cb->wakeup = event_callback->wakeup;
 8002666:	6196      	str	r6, [r2, #24]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Address = (ENDPOINT_DIR_IN | CDC_NOTIFICATION_EPNUM);
 8002668:	f04f 0a81 	mov.w	sl, #129	; 0x81

  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
 800266c:	6926      	ldr	r6, [r4, #16]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Address = (ENDPOINT_DIR_IN | CDC_NOTIFICATION_EPNUM);
 800266e:	f883 a00c 	strb.w	sl, [r3, #12]
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Size = CDC_NOTIFICATION_EPSIZE;
 8002672:	f04f 0908 	mov.w	r9, #8
 8002676:	f8a3 900e 	strh.w	r9, [r3, #14]
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
    USBD_handle->event_cb->connect = event_callback->connect;
 800267a:	6821      	ldr	r1, [r4, #0]
  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
 800267c:	68a7      	ldr	r7, [r4, #8]
    USBD_handle->event_cb->connect = event_callback->connect;
    USBD_handle->event_cb->control_request = event_callback->control_request;
 800267e:	68e5      	ldr	r5, [r4, #12]

  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
 8002680:	6116      	str	r6, [r2, #16]
  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
 8002682:	f04f 0b40 	mov.w	fp, #64	; 0x40
    USBD_handle->event_cb->control_request = event_callback->control_request;
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
    USBD_handle->event_cb->get_descriptor = event_callback->get_descriptor;
    USBD_handle->event_cb->suspend = event_callback->suspend;
    USBD_handle->event_cb->wakeup = event_callback->wakeup;
    USBD_handle->event_cb->start_of_frame = event_callback->start_of_frame;
 8002686:	6a26      	ldr	r6, [r4, #32]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
 8002688:	f8a3 b008 	strh.w	fp, [r3, #8]

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
 800268c:	f04f 0a02 	mov.w	sl, #2

  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
 8002690:	f04f 0982 	mov.w	r9, #130	; 0x82
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
 8002694:	f883 a00a 	strb.w	sl, [r3, #10]
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
    USBD_handle->event_cb->connect = event_callback->connect;
 8002698:	9101      	str	r1, [sp, #4]
  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
 800269a:	f8a3 b002 	strh.w	fp, [r3, #2]
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
    USBD_handle->event_cb->connect = event_callback->connect;
    USBD_handle->event_cb->control_request = event_callback->control_request;
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
 800269e:	6861      	ldr	r1, [r4, #4]

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
 80026a0:	f883 a004 	strb.w	sl, [r3, #4]

  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
 80026a4:	f883 9000 	strb.w	r9, [r3]
    USBD_handle->event_cb->control_request = event_callback->control_request;
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
    USBD_handle->event_cb->get_descriptor = event_callback->get_descriptor;
    USBD_handle->event_cb->suspend = event_callback->suspend;
    USBD_handle->event_cb->wakeup = event_callback->wakeup;
    USBD_handle->event_cb->start_of_frame = event_callback->start_of_frame;
 80026a8:	6216      	str	r6, [r2, #32]
  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
 80026aa:	6097      	str	r7, [r2, #8]
    USBD_handle->event_cb->connect = event_callback->connect;
    USBD_handle->event_cb->control_request = event_callback->control_request;
 80026ac:	60d5      	str	r5, [r2, #12]
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
    USBD_handle->event_cb->connect = event_callback->connect;
 80026ae:	9b01      	ldr	r3, [sp, #4]
 80026b0:	6013      	str	r3, [r2, #0]
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
    USBD_handle->event_cb->get_descriptor = event_callback->get_descriptor;
    USBD_handle->event_cb->suspend = event_callback->suspend;
    USBD_handle->event_cb->wakeup = event_callback->wakeup;
    USBD_handle->event_cb->start_of_frame = event_callback->start_of_frame;
    USBD_handle->event_cb->reset = event_callback->reset;
 80026b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
    USBD_handle->event_cb->connect = event_callback->connect;
    USBD_handle->event_cb->control_request = event_callback->control_request;
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
 80026b4:	6051      	str	r1, [r2, #4]
    USBD_handle->event_cb->get_descriptor = event_callback->get_descriptor;
    USBD_handle->event_cb->suspend = event_callback->suspend;
    USBD_handle->event_cb->wakeup = event_callback->wakeup;
    USBD_handle->event_cb->start_of_frame = event_callback->start_of_frame;
    USBD_handle->event_cb->reset = event_callback->reset;
 80026b6:	6253      	str	r3, [r2, #36]	; 0x24
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Banks = 0U;

  /*Register the required USB events*/
  if (USBD_VCOM_STATUS_SUCCESS == USBD_VCOM_Register_USBEvent_CB(&usbd_vcom_events))
  {
    if (USBD_VCOM_STATUS_SUCCESS != (USBD_VCOM_STATUS_t)USBD_Init(USBD_handle))
 80026b8:	f000 fd60 	bl	800317c <USBD_Init>
 80026bc:	b110      	cbz	r0, 80026c4 <USBD_VCOM_Event_Reset+0xac>
      if (USBD_VCOM_STATUS_SUCCESS != USBD_VCOM_Connect())
      {
      }
    }
  }
}
 80026be:	b002      	add	sp, #8
 80026c0:	e8bd 8ef0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, sl, fp, pc}
 80026c4:	b002      	add	sp, #8
 80026c6:	e8bd 4ef0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, sl, fp, lr}
}

/*The API to connect the VCOM device to USB host*/
USBD_VCOM_STATUS_t USBD_VCOM_Connect(void)
{
  return (USBD_VCOM_STATUS_t)USBD_Connect();
 80026ca:	f000 bde3 	b.w	8003294 <USBD_Connect>
 80026ce:	bf00      	nop
 80026d0:	1fff15e4 	.word	0x1fff15e4
 80026d4:	1ffed034 	.word	0x1ffed034
 80026d8:	1fff13b8 	.word	0x1fff13b8
 80026dc:	1ffed00c 	.word	0x1ffed00c

080026e0 <USBD_VCOM_Init>:

  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
 80026e0:	4a26      	ldr	r2, [pc, #152]	; (800277c <USBD_VCOM_Init+0x9c>)
  USBD_VCOM_STATUS_t status = USBD_VCOM_STATUS_SUCCESS;

  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
 80026e2:	4b27      	ldr	r3, [pc, #156]	; (8002780 <USBD_VCOM_Init+0xa0>)

  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
 80026e4:	6810      	ldr	r0, [r2, #0]
 80026e6:	4927      	ldr	r1, [pc, #156]	; (8002784 <USBD_VCOM_Init+0xa4>)
}


/*The function initializes the USB core layer and register USB event call backs. */
USBD_VCOM_STATUS_t USBD_VCOM_Init(USBD_VCOM_t *vcom_handle)
{
 80026e8:	e92d 4ef0 	stmdb	sp!, {r4, r5, r6, r7, r9, sl, fp, lr}
  USBD_VCOM_STATUS_t status = USBD_VCOM_STATUS_SUCCESS;

  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
 80026ec:	f04f 0a00 	mov.w	sl, #0
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
 80026f0:	f04f 0903 	mov.w	r9, #3
  USBD_VCOM_STATUS_t status = USBD_VCOM_STATUS_SUCCESS;

  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
 80026f4:	f883 a012 	strb.w	sl, [r3, #18]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Address = (ENDPOINT_DIR_IN | CDC_NOTIFICATION_EPNUM);
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Size = CDC_NOTIFICATION_EPSIZE;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Type = (uint8_t)EP_TYPE_INTERRUPT;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Banks = 0U;
 80026f8:	f883 a011 	strb.w	sl, [r3, #17]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Address = (ENDPOINT_DIR_IN | CDC_NOTIFICATION_EPNUM);
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Size = CDC_NOTIFICATION_EPSIZE;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Type = (uint8_t)EP_TYPE_INTERRUPT;
 80026fc:	f883 9010 	strb.w	r9, [r3, #16]

  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
 8002700:	6902      	ldr	r2, [r0, #16]
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
    USBD_handle->event_cb->connect = event_callback->connect;
    USBD_handle->event_cb->control_request = event_callback->control_request;
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
    USBD_handle->event_cb->get_descriptor = event_callback->get_descriptor;
 8002702:	694e      	ldr	r6, [r1, #20]
 8002704:	6156      	str	r6, [r2, #20]
    USBD_handle->event_cb->suspend = event_callback->suspend;
 8002706:	69ce      	ldr	r6, [r1, #28]
 8002708:	61d6      	str	r6, [r2, #28]
}


/*The function initializes the USB core layer and register USB event call backs. */
USBD_VCOM_STATUS_t USBD_VCOM_Init(USBD_VCOM_t *vcom_handle)
{
 800270a:	b082      	sub	sp, #8
    USBD_handle->event_cb->connect = event_callback->connect;
    USBD_handle->event_cb->control_request = event_callback->control_request;
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
    USBD_handle->event_cb->get_descriptor = event_callback->get_descriptor;
    USBD_handle->event_cb->suspend = event_callback->suspend;
    USBD_handle->event_cb->wakeup = event_callback->wakeup;
 800270c:	698e      	ldr	r6, [r1, #24]
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
    USBD_handle->event_cb->connect = event_callback->connect;
 800270e:	680c      	ldr	r4, [r1, #0]
    USBD_handle->event_cb->control_request = event_callback->control_request;
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
    USBD_handle->event_cb->get_descriptor = event_callback->get_descriptor;
    USBD_handle->event_cb->suspend = event_callback->suspend;
    USBD_handle->event_cb->wakeup = event_callback->wakeup;
 8002710:	6196      	str	r6, [r2, #24]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Banks = 0U;
 8002712:	f883 a00b 	strb.w	sl, [r3, #11]

  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
 8002716:	690e      	ldr	r6, [r1, #16]
  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
 8002718:	f883 a005 	strb.w	sl, [r3, #5]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
 800271c:	f883 9006 	strb.w	r9, [r3, #6]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Address = (ENDPOINT_DIR_IN | CDC_NOTIFICATION_EPNUM);
 8002720:	f04f 0a81 	mov.w	sl, #129	; 0x81
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Size = CDC_NOTIFICATION_EPSIZE;
 8002724:	f04f 0908 	mov.w	r9, #8
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
    USBD_handle->event_cb->connect = event_callback->connect;
    USBD_handle->event_cb->control_request = event_callback->control_request;
 8002728:	68cd      	ldr	r5, [r1, #12]
  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
 800272a:	688f      	ldr	r7, [r1, #8]

  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
 800272c:	6116      	str	r6, [r2, #16]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Address = (ENDPOINT_DIR_IN | CDC_NOTIFICATION_EPNUM);
 800272e:	f883 a00c 	strb.w	sl, [r3, #12]
    USBD_handle->event_cb->control_request = event_callback->control_request;
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
    USBD_handle->event_cb->get_descriptor = event_callback->get_descriptor;
    USBD_handle->event_cb->suspend = event_callback->suspend;
    USBD_handle->event_cb->wakeup = event_callback->wakeup;
    USBD_handle->event_cb->start_of_frame = event_callback->start_of_frame;
 8002732:	6a0e      	ldr	r6, [r1, #32]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Address = (ENDPOINT_DIR_IN | CDC_NOTIFICATION_EPNUM);
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Size = CDC_NOTIFICATION_EPSIZE;
 8002734:	f8a3 900e 	strh.w	r9, [r3, #14]
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
    USBD_handle->event_cb->connect = event_callback->connect;
 8002738:	9401      	str	r4, [sp, #4]
  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
 800273a:	f04f 0b40 	mov.w	fp, #64	; 0x40
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
 800273e:	f04f 0a02 	mov.w	sl, #2

  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
 8002742:	f04f 0982 	mov.w	r9, #130	; 0x82
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
    USBD_handle->event_cb->connect = event_callback->connect;
    USBD_handle->event_cb->control_request = event_callback->control_request;
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
 8002746:	684c      	ldr	r4, [r1, #4]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
 8002748:	f8a3 b008 	strh.w	fp, [r3, #8]
    USBD_handle->event_cb->control_request = event_callback->control_request;
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
    USBD_handle->event_cb->get_descriptor = event_callback->get_descriptor;
    USBD_handle->event_cb->suspend = event_callback->suspend;
    USBD_handle->event_cb->wakeup = event_callback->wakeup;
    USBD_handle->event_cb->start_of_frame = event_callback->start_of_frame;
 800274c:	6216      	str	r6, [r2, #32]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
 800274e:	f883 a00a 	strb.w	sl, [r3, #10]
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
    USBD_handle->event_cb->connect = event_callback->connect;
    USBD_handle->event_cb->control_request = event_callback->control_request;
 8002752:	60d5      	str	r5, [r2, #12]
  /*Register USB event call backs*/
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
 8002754:	6097      	str	r7, [r2, #8]
  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
 8002756:	f8a3 b002 	strh.w	fp, [r3, #2]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
 800275a:	f883 a004 	strb.w	sl, [r3, #4]

  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
 800275e:	f883 9000 	strb.w	r9, [r3]
  if (event_callback != NULL)
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
    USBD_handle->event_cb->connect = event_callback->connect;
 8002762:	9b01      	ldr	r3, [sp, #4]
    USBD_handle->event_cb->control_request = event_callback->control_request;
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
 8002764:	e882 0018 	stmia.w	r2, {r3, r4}
    USBD_handle->event_cb->get_descriptor = event_callback->get_descriptor;
    USBD_handle->event_cb->suspend = event_callback->suspend;
    USBD_handle->event_cb->wakeup = event_callback->wakeup;
    USBD_handle->event_cb->start_of_frame = event_callback->start_of_frame;
    USBD_handle->event_cb->reset = event_callback->reset;
 8002768:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800276a:	6253      	str	r3, [r2, #36]	; 0x24
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Banks = 0U;

  /*Register the required USB events*/
  if (USBD_VCOM_STATUS_SUCCESS == USBD_VCOM_Register_USBEvent_CB(&usbd_vcom_events))
  {
    if (USBD_VCOM_STATUS_SUCCESS != (USBD_VCOM_STATUS_t)USBD_Init(USBD_handle))
 800276c:	f000 fd06 	bl	800317c <USBD_Init>
  }
  /*Remove the compilation warning*/
  (void)vcom_handle;

  return status;
}
 8002770:	3000      	adds	r0, #0
 8002772:	bf18      	it	ne
 8002774:	2001      	movne	r0, #1
 8002776:	b002      	add	sp, #8
 8002778:	e8bd 8ef0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, sl, fp, pc}
 800277c:	1ffed034 	.word	0x1ffed034
 8002780:	1fff13b8 	.word	0x1fff13b8
 8002784:	1ffed00c 	.word	0x1ffed00c

08002788 <USBD_VCOM_IsEnumDone>:

/*The function check if the enumeration has been done already. */
uint32_t USBD_VCOM_IsEnumDone(void)
{
 8002788:	b508      	push	{r3, lr}
  return (uint32_t)(USBD_IsEnumDone() && (USB_DeviceState == (uint8_t)DEVICE_STATE_Configured));
 800278a:	f000 fd89 	bl	80032a0 <USBD_IsEnumDone>
 800278e:	b130      	cbz	r0, 800279e <USBD_VCOM_IsEnumDone+0x16>
 8002790:	4b03      	ldr	r3, [pc, #12]	; (80027a0 <USBD_VCOM_IsEnumDone+0x18>)
 8002792:	7818      	ldrb	r0, [r3, #0]
 8002794:	f1a0 0004 	sub.w	r0, r0, #4
 8002798:	fab0 f080 	clz	r0, r0
 800279c:	0940      	lsrs	r0, r0, #5
}
 800279e:	bd08      	pop	{r3, pc}
 80027a0:	1fff13d9 	.word	0x1fff13d9

080027a4 <USBD_VCOM_Connect>:
}

/*The API to connect the VCOM device to USB host*/
USBD_VCOM_STATUS_t USBD_VCOM_Connect(void)
{
  return (USBD_VCOM_STATUS_t)USBD_Connect();
 80027a4:	f000 bd76 	b.w	8003294 <USBD_Connect>

080027a8 <Endpoint_ClearIN>:
		device.Driver->EndpointReadStart(ep->Address,ep->OutBufferLength);
	}
}

void Endpoint_ClearIN(void)
{
 80027a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80027aa:	4919      	ldr	r1, [pc, #100]	; (8002810 <Endpoint_ClearIN+0x68>)
 80027ac:	f891 313c 	ldrb.w	r3, [r1, #316]	; 0x13c
	int32_t data_count;
	/* don't clear if in use or not enabled */
	if (ep->InInUse == 1 || ep->IsEnabled == 0)
 80027b0:	222c      	movs	r2, #44	; 0x2c
 80027b2:	fb02 1303 	mla	r3, r2, r3, r1
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	06d0      	lsls	r0, r2, #27
 80027ba:	d402      	bmi.n	80027c2 <Endpoint_ClearIN+0x1a>
 80027bc:	689a      	ldr	r2, [r3, #8]
 80027be:	0792      	lsls	r2, r2, #30
 80027c0:	d400      	bmi.n	80027c4 <Endpoint_ClearIN+0x1c>
 80027c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return;
	ep->InInUse = true;
 80027c4:	8918      	ldrh	r0, [r3, #8]
	/* store transfer information to loop over, if underlying is smaller */
	ep->InDataBuffer = ep->InBuffer;
 80027c6:	6a1f      	ldr	r7, [r3, #32]
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027c8:	4e12      	ldr	r6, [pc, #72]	; (8002814 <Endpoint_ClearIN+0x6c>)
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
	int32_t data_count;
	/* don't clear if in use or not enabled */
	if (ep->InInUse == 1 || ep->IsEnabled == 0)
		return;
	ep->InInUse = true;
 80027ca:	f040 0010 	orr.w	r0, r0, #16
	/* store transfer information to loop over, if underlying is smaller */
	ep->InDataBuffer = ep->InBuffer;
 80027ce:	f103 0528 	add.w	r5, r3, #40	; 0x28
	ep->InDataLeft = ep->InBytesAvailable;
 80027d2:	f103 0420 	add.w	r4, r3, #32
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
	int32_t data_count;
	/* don't clear if in use or not enabled */
	if (ep->InInUse == 1 || ep->IsEnabled == 0)
		return;
	ep->InInUse = true;
 80027d6:	8118      	strh	r0, [r3, #8]
	/* store transfer information to loop over, if underlying is smaller */
	ep->InDataBuffer = ep->InBuffer;
	ep->InDataLeft = ep->InBytesAvailable;
 80027d8:	69d8      	ldr	r0, [r3, #28]
 80027da:	60a0      	str	r0, [r4, #8]
	/* don't clear if in use or not enabled */
	if (ep->InInUse == 1 || ep->IsEnabled == 0)
		return;
	ep->InInUse = true;
	/* store transfer information to loop over, if underlying is smaller */
	ep->InDataBuffer = ep->InBuffer;
 80027dc:	606f      	str	r7, [r5, #4]
	ep->InDataLeft = ep->InBytesAvailable;
	ep->InBytesAvailable = 0;
 80027de:	2000      	movs	r0, #0
 80027e0:	f44f 6700 	mov.w	r7, #2048	; 0x800
 80027e4:	61d8      	str	r0, [r3, #28]
 80027e6:	f8c6 708c 	str.w	r7, [r6, #140]	; 0x8c
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80027ea:	f3bf 8f4f 	dsb	sy
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80027ee:	f3bf 8f6f 	isb	sy
	/* make next 3 operations atomic. Do not get interrupted.*/
	NVIC_DisableIRQ(USB0_0_IRQn);
	data_count = device.Driver->EndpointWrite(ep->Address,
 80027f2:	680a      	ldr	r2, [r1, #0]
 80027f4:	7918      	ldrb	r0, [r3, #4]
 80027f6:	6869      	ldr	r1, [r5, #4]
 80027f8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80027fa:	68a2      	ldr	r2, [r4, #8]
 80027fc:	4798      	blx	r3
			ep->InDataBuffer,ep->InDataLeft);
	ep->InDataBuffer += data_count;
 80027fe:	686a      	ldr	r2, [r5, #4]
	ep->InDataLeft -= data_count;
 8002800:	68a3      	ldr	r3, [r4, #8]
	ep->InBytesAvailable = 0;
	/* make next 3 operations atomic. Do not get interrupted.*/
	NVIC_DisableIRQ(USB0_0_IRQn);
	data_count = device.Driver->EndpointWrite(ep->Address,
			ep->InDataBuffer,ep->InDataLeft);
	ep->InDataBuffer += data_count;
 8002802:	4402      	add	r2, r0
	ep->InDataLeft -= data_count;
 8002804:	1a1b      	subs	r3, r3, r0
	ep->InBytesAvailable = 0;
	/* make next 3 operations atomic. Do not get interrupted.*/
	NVIC_DisableIRQ(USB0_0_IRQn);
	data_count = device.Driver->EndpointWrite(ep->Address,
			ep->InDataBuffer,ep->InDataLeft);
	ep->InDataBuffer += data_count;
 8002806:	606a      	str	r2, [r5, #4]
	ep->InDataLeft -= data_count;
 8002808:	60a3      	str	r3, [r4, #8]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800280a:	60f7      	str	r7, [r6, #12]
 800280c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800280e:	bf00      	nop
 8002810:	1fff15e4 	.word	0x1fff15e4
 8002814:	e000e100 	.word	0xe000e100

08002818 <Endpoint_Write_8>:
	}
	return Retval;
}

void Endpoint_Write_8(const uint8_t Data) {
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8002818:	4a09      	ldr	r2, [pc, #36]	; (8002840 <Endpoint_Write_8+0x28>)
 800281a:	f892 313c 	ldrb.w	r3, [r2, #316]	; 0x13c
 800281e:	212c      	movs	r1, #44	; 0x2c
 8002820:	fb01 2203 	mla	r2, r1, r3, r2
 8002824:	f102 0318 	add.w	r3, r2, #24
 8002828:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	428a      	cmp	r2, r1
 800282e:	d300      	bcc.n	8002832 <Endpoint_Write_8+0x1a>
 8002830:	e7fe      	b.n	8002830 <Endpoint_Write_8+0x18>

	 do
	  {
	    if(EndPoint->InBytesAvailable < EndPoint->InBufferLength)
	    {
	      EndPoint->InBuffer[EndPoint->InBytesAvailable] = Data;
 8002832:	6899      	ldr	r1, [r3, #8]
 8002834:	5488      	strb	r0, [r1, r2]
	      EndPoint->InBytesAvailable++;
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	3201      	adds	r2, #1
 800283a:	605a      	str	r2, [r3, #4]
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	1fff15e4 	.word	0x1fff15e4

08002844 <Endpoint_Read_8>:
	    }
	  }while(!Success);
}

uint8_t Endpoint_Read_8() {
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8002844:	4b09      	ldr	r3, [pc, #36]	; (800286c <Endpoint_Read_8+0x28>)
 8002846:	f893 213c 	ldrb.w	r2, [r3, #316]	; 0x13c
 800284a:	212c      	movs	r1, #44	; 0x2c
 800284c:	fb01 3302 	mla	r3, r1, r2, r3
 8002850:	f103 0208 	add.w	r2, r3, #8
 8002854:	6851      	ldr	r1, [r2, #4]
 8002856:	b901      	cbnz	r1, 800285a <Endpoint_Read_8+0x16>
 8002858:	e7fe      	b.n	8002858 <Endpoint_Read_8+0x14>

	 do
	  {
		if(EndPoint->OutBytesAvailable > 0)
		{
		  data = EndPoint->OutBuffer[EndPoint->OutOffset];
 800285a:	6958      	ldr	r0, [r3, #20]
 800285c:	6893      	ldr	r3, [r2, #8]
		  EndPoint->OutOffset++;
		  EndPoint->OutBytesAvailable--;
 800285e:	3901      	subs	r1, #1

	 do
	  {
		if(EndPoint->OutBytesAvailable > 0)
		{
		  data = EndPoint->OutBuffer[EndPoint->OutOffset];
 8002860:	5cc0      	ldrb	r0, [r0, r3]
		  EndPoint->OutOffset++;
		  EndPoint->OutBytesAvailable--;
 8002862:	6051      	str	r1, [r2, #4]
	 do
	  {
		if(EndPoint->OutBytesAvailable > 0)
		{
		  data = EndPoint->OutBuffer[EndPoint->OutOffset];
		  EndPoint->OutOffset++;
 8002864:	3301      	adds	r3, #1
 8002866:	6093      	str	r3, [r2, #8]

		  Success = true;
		}
	  }while(!Success);
	 return data;
}
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	1fff15e4 	.word	0x1fff15e4

08002870 <Endpoint_Write_32_LE>:

void Endpoint_Write_32_LE(const uint32_t Data) {
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8002870:	4a09      	ldr	r2, [pc, #36]	; (8002898 <Endpoint_Write_32_LE+0x28>)
 8002872:	f892 313c 	ldrb.w	r3, [r2, #316]	; 0x13c
 8002876:	212c      	movs	r1, #44	; 0x2c
 8002878:	fb01 2203 	mla	r2, r1, r3, r2
 800287c:	f102 0318 	add.w	r3, r2, #24
 8002880:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002882:	6859      	ldr	r1, [r3, #4]
 8002884:	3a03      	subs	r2, #3
 8002886:	4291      	cmp	r1, r2
 8002888:	d300      	bcc.n	800288c <Endpoint_Write_32_LE+0x1c>
 800288a:	e7fe      	b.n	800288a <Endpoint_Write_32_LE+0x1a>
	bool Success = false;

	do {
		if(EndPoint->InBytesAvailable < (EndPoint->InBufferLength - 3)) {
			*(uint32_t*)(EndPoint->InBuffer + EndPoint->InBytesAvailable) =
 800288c:	689a      	ldr	r2, [r3, #8]
 800288e:	5050      	str	r0, [r2, r1]
																		Data;
			EndPoint->InBytesAvailable+=4;
 8002890:	685a      	ldr	r2, [r3, #4]
 8002892:	3204      	adds	r2, #4
 8002894:	605a      	str	r2, [r3, #4]
 8002896:	4770      	bx	lr
 8002898:	1fff15e4 	.word	0x1fff15e4

0800289c <Endpoint_Read_32_LE>:
		}
	}while(!Success);
}

uint32_t Endpoint_Read_32_LE() {
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 800289c:	4b09      	ldr	r3, [pc, #36]	; (80028c4 <Endpoint_Read_32_LE+0x28>)
 800289e:	f893 213c 	ldrb.w	r2, [r3, #316]	; 0x13c
 80028a2:	212c      	movs	r1, #44	; 0x2c
 80028a4:	fb01 3302 	mla	r3, r1, r2, r3
 80028a8:	f103 0208 	add.w	r2, r3, #8
 80028ac:	6851      	ldr	r1, [r2, #4]
 80028ae:	2903      	cmp	r1, #3
 80028b0:	d800      	bhi.n	80028b4 <Endpoint_Read_32_LE+0x18>
 80028b2:	e7fe      	b.n	80028b2 <Endpoint_Read_32_LE+0x16>
	bool Success = false;
	uint32_t data = 0;

	do {
		if(EndPoint->OutBytesAvailable > 3) {
			data = *(uint32_t*)(EndPoint->OutBuffer + EndPoint->OutOffset);
 80028b4:	6958      	ldr	r0, [r3, #20]
 80028b6:	6893      	ldr	r3, [r2, #8]
			EndPoint->OutOffset+=4;
			EndPoint->OutBytesAvailable-=4;
 80028b8:	3904      	subs	r1, #4
	bool Success = false;
	uint32_t data = 0;

	do {
		if(EndPoint->OutBytesAvailable > 3) {
			data = *(uint32_t*)(EndPoint->OutBuffer + EndPoint->OutOffset);
 80028ba:	58c0      	ldr	r0, [r0, r3]
			EndPoint->OutOffset+=4;
			EndPoint->OutBytesAvailable-=4;
 80028bc:	6051      	str	r1, [r2, #4]
	uint32_t data = 0;

	do {
		if(EndPoint->OutBytesAvailable > 3) {
			data = *(uint32_t*)(EndPoint->OutBuffer + EndPoint->OutOffset);
			EndPoint->OutOffset+=4;
 80028be:	3304      	adds	r3, #4
 80028c0:	6093      	str	r3, [r2, #8]

			Success = true;
		}
	} while(!Success);
	return data;
}
 80028c2:	4770      	bx	lr
 80028c4:	1fff15e4 	.word	0x1fff15e4

080028c8 <Endpoint_ConfigureEndpointTable>:

bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
			                                     const uint8_t Entries) {
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
 80028c8:	2900      	cmp	r1, #0
 80028ca:	d042      	beq.n	8002952 <Endpoint_ConfigureEndpointTable+0x8a>
	} while(!Success);
	return data;
}

bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
			                                     const uint8_t Entries) {
 80028cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028d0:	1e4d      	subs	r5, r1, #1
 80028d2:	b2e9      	uxtb	r1, r5
 80028d4:	4f20      	ldr	r7, [pc, #128]	; (8002958 <Endpoint_ConfigureEndpointTable+0x90>)
 80028d6:	2506      	movs	r5, #6
 80028d8:	fb05 0501 	mla	r5, r5, r1, r0
 80028dc:	350a      	adds	r5, #10
 80028de:	f100 0904 	add.w	r9, r0, #4
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
		/* Configure endpoint in device controller driver */
		if (device.Driver->EndpointConfigure(Table[i].Address,
 80028e2:	463e      	mov	r6, r7
				(XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type,Table[i].Size) !=
																XMC_USBD_STATUS_OK)
			return false;
		/* Set device core values */
		device.Endpoints[Number].Address = Table[i].Address;
 80028e4:	f04f 082c 	mov.w	r8, #44	; 0x2c
 80028e8:	e01c      	b.n	8002924 <Endpoint_ConfigureEndpointTable+0x5c>
 80028ea:	f819 2c04 	ldrb.w	r2, [r9, #-4]
 80028ee:	711a      	strb	r2, [r3, #4]
		device.Endpoints[Number].MaxPacketSize = Table[i].Size;
 80028f0:	f839 2c02 	ldrh.w	r2, [r9, #-2]
 80028f4:	8919      	ldrh	r1, [r3, #8]
 80028f6:	f362 118c 	bfi	r1, r2, #6, #7
		device.Endpoints[Number].IsConfigured = 1;
 80028fa:	b2ca      	uxtb	r2, r1
 80028fc:	f042 0201 	orr.w	r2, r2, #1
				(XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type,Table[i].Size) !=
																XMC_USBD_STATUS_OK)
			return false;
		/* Set device core values */
		device.Endpoints[Number].Address = Table[i].Address;
		device.Endpoints[Number].MaxPacketSize = Table[i].Size;
 8002900:	8119      	strh	r1, [r3, #8]
		device.Endpoints[Number].IsConfigured = 1;
 8002902:	721a      	strb	r2, [r3, #8]
		device.Endpoints[Number].IsEnabled = 1;
 8002904:	891a      	ldrh	r2, [r3, #8]
 8002906:	f042 0202 	orr.w	r2, r2, #2
 800290a:	811a      	strh	r2, [r3, #8]
		/* Start read for out endpoints */
		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
 800290c:	f819 0c04 	ldrb.w	r0, [r9, #-4]
 8002910:	0602      	lsls	r2, r0, #24
 8002912:	f109 0906 	add.w	r9, r9, #6
 8002916:	d403      	bmi.n	8002920 <Endpoint_ConfigureEndpointTable+0x58>
			device.Driver->EndpointReadStart(Table[i].Address,
 8002918:	6832      	ldr	r2, [r6, #0]
 800291a:	6999      	ldr	r1, [r3, #24]
 800291c:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800291e:	4798      	blx	r3

bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
			                                     const uint8_t Entries) {
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
 8002920:	45a9      	cmp	r9, r5
 8002922:	d013      	beq.n	800294c <Endpoint_ConfigureEndpointTable+0x84>
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
 8002924:	f819 3c04 	ldrb.w	r3, [r9, #-4]
		/* Configure endpoint in device controller driver */
		if (device.Driver->EndpointConfigure(Table[i].Address,
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	f899 1000 	ldrb.w	r1, [r9]
 800292e:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 8002932:	f839 2c02 	ldrh.w	r2, [r9, #-2]
 8002936:	4618      	mov	r0, r3
bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
			                                     const uint8_t Entries) {
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
 8002938:	f003 040f 	and.w	r4, r3, #15
		/* Configure endpoint in device controller driver */
		if (device.Driver->EndpointConfigure(Table[i].Address,
 800293c:	47e0      	blx	ip
				(XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type,Table[i].Size) !=
																XMC_USBD_STATUS_OK)
			return false;
		/* Set device core values */
		device.Endpoints[Number].Address = Table[i].Address;
 800293e:	fb08 6304 	mla	r3, r8, r4, r6
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
		/* Configure endpoint in device controller driver */
		if (device.Driver->EndpointConfigure(Table[i].Address,
 8002942:	2800      	cmp	r0, #0
 8002944:	d0d1      	beq.n	80028ea <Endpoint_ConfigureEndpointTable+0x22>
				(XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type,Table[i].Size) !=
																XMC_USBD_STATUS_OK)
			return false;
 8002946:	2000      	movs	r0, #0
		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
			device.Driver->EndpointReadStart(Table[i].Address,
					device.Endpoints[Number].OutBufferLength);
	}
	return true;
}
 8002948:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		/* Start read for out endpoints */
		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
			device.Driver->EndpointReadStart(Table[i].Address,
					device.Endpoints[Number].OutBufferLength);
	}
	return true;
 800294c:	2001      	movs	r0, #1
 800294e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002952:	2001      	movs	r0, #1
}
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	1fff15e4 	.word	0x1fff15e4

0800295c <USBD_SignalDeviceEventHandler>:
 */
static void USBD_SignalDeviceEventHandler(XMC_USBD_EVENT_t event)
{
  uint32_t i;

  switch (event)
 800295c:	2809      	cmp	r0, #9
 800295e:	d80e      	bhi.n	800297e <USBD_SignalDeviceEventHandler+0x22>
 8002960:	e8df f010 	tbh	[pc, r0, lsl #1]
 8002964:	0019000a 	.word	0x0019000a
 8002968:	002a0023 	.word	0x002a0023
 800296c:	000d0034 	.word	0x000d0034
 8002970:	000e00e8 	.word	0x000e00e8
 8002974:	00f6000d 	.word	0x00f6000d
      {
        device.events->disconnect();
      }
      break;
    case XMC_USBD_EVENT_POWER_ON:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Powered;
 8002978:	4bb7      	ldr	r3, [pc, #732]	; (8002c58 <USBD_SignalDeviceEventHandler+0x2fc>)
 800297a:	2201      	movs	r2, #1
 800297c:	701a      	strb	r2, [r3, #0]
 800297e:	4770      	bx	lr
      break;
    case XMC_USBD_EVENT_REMOTE_WAKEUP:
      break;
    case XMC_USBD_EVENT_RESUME:
      USB_DeviceState = (uint8_t)device.pre_suspend_device_state;
 8002980:	4bb6      	ldr	r3, [pc, #728]	; (8002c5c <USBD_SignalDeviceEventHandler+0x300>)
 8002982:	4ab5      	ldr	r2, [pc, #724]	; (8002c58 <USBD_SignalDeviceEventHandler+0x2fc>)
      if (NULL != device.events->wakeup)
 8002984:	f8d3 0140 	ldr.w	r0, [r3, #320]	; 0x140
      USB_DeviceState = (uint8_t)DEVICE_STATE_Powered;
      break;
    case XMC_USBD_EVENT_REMOTE_WAKEUP:
      break;
    case XMC_USBD_EVENT_RESUME:
      USB_DeviceState = (uint8_t)device.pre_suspend_device_state;
 8002988:	f893 113a 	ldrb.w	r1, [r3, #314]	; 0x13a
      if (NULL != device.events->wakeup)
 800298c:	6983      	ldr	r3, [r0, #24]
      USB_DeviceState = (uint8_t)DEVICE_STATE_Powered;
      break;
    case XMC_USBD_EVENT_REMOTE_WAKEUP:
      break;
    case XMC_USBD_EVENT_RESUME:
      USB_DeviceState = (uint8_t)device.pre_suspend_device_state;
 800298e:	7011      	strb	r1, [r2, #0]
      if (NULL != device.events->wakeup)
 8002990:	2b00      	cmp	r3, #0
 8002992:	d0f4      	beq.n	800297e <USBD_SignalDeviceEventHandler+0x22>
      {
        device.events->wakeup();
 8002994:	4718      	bx	r3
        device.events->disconnect();
      }
      break;
    case XMC_USBD_EVENT_POWER_OFF:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
      if (NULL != device.events->disconnect)
 8002996:	4bb1      	ldr	r3, [pc, #708]	; (8002c5c <USBD_SignalDeviceEventHandler+0x300>)
      {
        device.events->disconnect();
      }
      break;
    case XMC_USBD_EVENT_POWER_OFF:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
 8002998:	4aaf      	ldr	r2, [pc, #700]	; (8002c58 <USBD_SignalDeviceEventHandler+0x2fc>)
      if (NULL != device.events->disconnect)
 800299a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800299e:	685b      	ldr	r3, [r3, #4]
      {
        device.events->disconnect();
      }
      break;
    case XMC_USBD_EVENT_POWER_OFF:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
 80029a0:	2100      	movs	r1, #0
 80029a2:	7011      	strb	r1, [r2, #0]
      if (NULL != device.events->disconnect)
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1f5      	bne.n	8002994 <USBD_SignalDeviceEventHandler+0x38>
 80029a8:	e7e9      	b.n	800297e <USBD_SignalDeviceEventHandler+0x22>
      {
        device.events->start_of_frame();
      }
      break;
    case XMC_USBD_EVENT_CONNECT:
      if (NULL != device.events->connect)
 80029aa:	4bac      	ldr	r3, [pc, #688]	; (8002c5c <USBD_SignalDeviceEventHandler+0x300>)
 80029ac:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1ee      	bne.n	8002994 <USBD_SignalDeviceEventHandler+0x38>
 80029b6:	e7e2      	b.n	800297e <USBD_SignalDeviceEventHandler+0x22>
        device.events->connect();
      }
      break;
    case XMC_USBD_EVENT_DISCONNECT:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Powered;
      if (NULL != device.events->disconnect)
 80029b8:	4ba8      	ldr	r3, [pc, #672]	; (8002c5c <USBD_SignalDeviceEventHandler+0x300>)
      {
        device.events->connect();
      }
      break;
    case XMC_USBD_EVENT_DISCONNECT:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Powered;
 80029ba:	4aa7      	ldr	r2, [pc, #668]	; (8002c58 <USBD_SignalDeviceEventHandler+0x2fc>)
      if (NULL != device.events->disconnect)
 80029bc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80029c0:	685b      	ldr	r3, [r3, #4]
      {
        device.events->connect();
      }
      break;
    case XMC_USBD_EVENT_DISCONNECT:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Powered;
 80029c2:	2101      	movs	r1, #1
 80029c4:	7011      	strb	r1, [r2, #0]
      if (NULL != device.events->disconnect)
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1e4      	bne.n	8002994 <USBD_SignalDeviceEventHandler+0x38>
 80029ca:	e7d8      	b.n	800297e <USBD_SignalDeviceEventHandler+0x22>
 * The device can have several events, by which it notifies the application about the occurance of event.
 * Not all events are available on all chip series. (Power Events are only supported on XMC4500)
 *
 */
static void USBD_SignalDeviceEventHandler(XMC_USBD_EVENT_t event)
{
 80029cc:	b570      	push	{r4, r5, r6, lr}
  uint32_t i;

  switch (event)
  {
    case XMC_USBD_EVENT_RESET:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
 80029ce:	4ba2      	ldr	r3, [pc, #648]	; (8002c58 <USBD_SignalDeviceEventHandler+0x2fc>)
      device.ep0_state = USBD_EP0_STATE_IDLE;
 80029d0:	4ca2      	ldr	r4, [pc, #648]	; (8002c5c <USBD_SignalDeviceEventHandler+0x300>)
  uint32_t i;

  switch (event)
  {
    case XMC_USBD_EVENT_RESET:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
 80029d2:	2202      	movs	r2, #2
 80029d4:	701a      	strb	r2, [r3, #0]
      device.ep0_state = USBD_EP0_STATE_IDLE;
      device.remote_wakeup = (uint8_t)0;
      /* Reset endpoints and configuration */
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
 80029d6:	8922      	ldrh	r2, [r4, #8]
  switch (event)
  {
    case XMC_USBD_EVENT_RESET:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
      device.ep0_state = USBD_EP0_STATE_IDLE;
      device.remote_wakeup = (uint8_t)0;
 80029d8:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
      /* Reset endpoints and configuration */
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
 80029dc:	f36f 1204 	bfc	r2, #4, #1
 80029e0:	8122      	strh	r2, [r4, #8]
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
 80029e2:	8922      	ldrh	r2, [r4, #8]
 80029e4:	f36f 02c3 	bfc	r2, #3, #1
 80029e8:	8122      	strh	r2, [r4, #8]
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
 80029ea:	8922      	ldrh	r2, [r4, #8]
 80029ec:	f36f 0282 	bfc	r2, #2, #1
 80029f0:	8122      	strh	r2, [r4, #8]
      device.ep0_state = USBD_EP0_STATE_IDLE;
      device.remote_wakeup = (uint8_t)0;
      /* Reset endpoints and configuration */
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
 80029f2:	8ea2      	ldrh	r2, [r4, #52]	; 0x34
 80029f4:	f36f 1204 	bfc	r2, #4, #1
 80029f8:	86a2      	strh	r2, [r4, #52]	; 0x34
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
 80029fa:	8ea2      	ldrh	r2, [r4, #52]	; 0x34
 80029fc:	f36f 02c3 	bfc	r2, #3, #1
 8002a00:	86a2      	strh	r2, [r4, #52]	; 0x34
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
 8002a02:	8ea2      	ldrh	r2, [r4, #52]	; 0x34
 8002a04:	f36f 0282 	bfc	r2, #2, #1
 8002a08:	86a2      	strh	r2, [r4, #52]	; 0x34
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
 8002a0a:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
  switch (event)
  {
    case XMC_USBD_EVENT_RESET:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
      device.ep0_state = USBD_EP0_STATE_IDLE;
      device.remote_wakeup = (uint8_t)0;
 8002a0e:	f36f 0382 	bfc	r3, #2, #1

  switch (event)
  {
    case XMC_USBD_EVENT_RESET:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
      device.ep0_state = USBD_EP0_STATE_IDLE;
 8002a12:	2101      	movs	r1, #1
      device.remote_wakeup = (uint8_t)0;
 8002a14:	f884 313e 	strb.w	r3, [r4, #318]	; 0x13e
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
 8002a18:	07d3      	lsls	r3, r2, #31

  switch (event)
  {
    case XMC_USBD_EVENT_RESET:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
      device.ep0_state = USBD_EP0_STATE_IDLE;
 8002a1a:	f884 113b 	strb.w	r1, [r4, #315]	; 0x13b
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
 8002a1e:	f100 809f 	bmi.w	8002b60 <USBD_SignalDeviceEventHandler+0x204>
      device.ep0_state = USBD_EP0_STATE_IDLE;
      device.remote_wakeup = (uint8_t)0;
      /* Reset endpoints and configuration */
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
 8002a22:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 8002a26:	4d8d      	ldr	r5, [pc, #564]	; (8002c5c <USBD_SignalDeviceEventHandler+0x300>)
 8002a28:	f36f 1304 	bfc	r3, #4, #1
 8002a2c:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
 8002a30:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 8002a34:	f36f 03c3 	bfc	r3, #3, #1
 8002a38:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
 8002a3c:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 8002a40:	f36f 0382 	bfc	r3, #2, #1
 8002a44:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
 8002a48:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
 8002a4c:	07de      	lsls	r6, r3, #31
 8002a4e:	f100 80ec 	bmi.w	8002c2a <USBD_SignalDeviceEventHandler+0x2ce>
      device.ep0_state = USBD_EP0_STATE_IDLE;
      device.remote_wakeup = (uint8_t)0;
      /* Reset endpoints and configuration */
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
 8002a52:	f8b4 308c 	ldrh.w	r3, [r4, #140]	; 0x8c
 8002a56:	4d81      	ldr	r5, [pc, #516]	; (8002c5c <USBD_SignalDeviceEventHandler+0x300>)
 8002a58:	f36f 1304 	bfc	r3, #4, #1
 8002a5c:	f8a4 308c 	strh.w	r3, [r4, #140]	; 0x8c
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
 8002a60:	f8b4 308c 	ldrh.w	r3, [r4, #140]	; 0x8c
 8002a64:	f36f 03c3 	bfc	r3, #3, #1
 8002a68:	f8a4 308c 	strh.w	r3, [r4, #140]	; 0x8c
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
 8002a6c:	f8b4 308c 	ldrh.w	r3, [r4, #140]	; 0x8c
 8002a70:	f36f 0382 	bfc	r3, #2, #1
 8002a74:	f8a4 308c 	strh.w	r3, [r4, #140]	; 0x8c
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
 8002a78:	f894 308c 	ldrb.w	r3, [r4, #140]	; 0x8c
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
 8002a7c:	07d8      	lsls	r0, r3, #31
 8002a7e:	f100 80bf 	bmi.w	8002c00 <USBD_SignalDeviceEventHandler+0x2a4>
      device.ep0_state = USBD_EP0_STATE_IDLE;
      device.remote_wakeup = (uint8_t)0;
      /* Reset endpoints and configuration */
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
 8002a82:	f8b4 30b8 	ldrh.w	r3, [r4, #184]	; 0xb8
 8002a86:	4d75      	ldr	r5, [pc, #468]	; (8002c5c <USBD_SignalDeviceEventHandler+0x300>)
 8002a88:	f36f 1304 	bfc	r3, #4, #1
 8002a8c:	f8a4 30b8 	strh.w	r3, [r4, #184]	; 0xb8
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
 8002a90:	f8b4 30b8 	ldrh.w	r3, [r4, #184]	; 0xb8
 8002a94:	f36f 03c3 	bfc	r3, #3, #1
 8002a98:	f8a4 30b8 	strh.w	r3, [r4, #184]	; 0xb8
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
 8002a9c:	f8b4 30b8 	ldrh.w	r3, [r4, #184]	; 0xb8
 8002aa0:	f36f 0382 	bfc	r3, #2, #1
 8002aa4:	f8a4 30b8 	strh.w	r3, [r4, #184]	; 0xb8
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
 8002aa8:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
 8002aac:	07d9      	lsls	r1, r3, #31
 8002aae:	f100 8092 	bmi.w	8002bd6 <USBD_SignalDeviceEventHandler+0x27a>
      device.ep0_state = USBD_EP0_STATE_IDLE;
      device.remote_wakeup = (uint8_t)0;
      /* Reset endpoints and configuration */
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
 8002ab2:	f8b4 30e4 	ldrh.w	r3, [r4, #228]	; 0xe4
 8002ab6:	4d69      	ldr	r5, [pc, #420]	; (8002c5c <USBD_SignalDeviceEventHandler+0x300>)
 8002ab8:	f36f 1304 	bfc	r3, #4, #1
 8002abc:	f8a4 30e4 	strh.w	r3, [r4, #228]	; 0xe4
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
 8002ac0:	f8b4 30e4 	ldrh.w	r3, [r4, #228]	; 0xe4
 8002ac4:	f36f 03c3 	bfc	r3, #3, #1
 8002ac8:	f8a4 30e4 	strh.w	r3, [r4, #228]	; 0xe4
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
 8002acc:	f8b4 30e4 	ldrh.w	r3, [r4, #228]	; 0xe4
 8002ad0:	f36f 0382 	bfc	r3, #2, #1
 8002ad4:	f8a4 30e4 	strh.w	r3, [r4, #228]	; 0xe4
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
 8002ad8:	f894 30e4 	ldrb.w	r3, [r4, #228]	; 0xe4
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
 8002adc:	07da      	lsls	r2, r3, #31
 8002ade:	d466      	bmi.n	8002bae <USBD_SignalDeviceEventHandler+0x252>
      device.ep0_state = USBD_EP0_STATE_IDLE;
      device.remote_wakeup = (uint8_t)0;
      /* Reset endpoints and configuration */
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
 8002ae0:	f8b4 3110 	ldrh.w	r3, [r4, #272]	; 0x110
 8002ae4:	4d5d      	ldr	r5, [pc, #372]	; (8002c5c <USBD_SignalDeviceEventHandler+0x300>)
 8002ae6:	f36f 1304 	bfc	r3, #4, #1
 8002aea:	f8a4 3110 	strh.w	r3, [r4, #272]	; 0x110
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
 8002aee:	f8b4 3110 	ldrh.w	r3, [r4, #272]	; 0x110
 8002af2:	f36f 03c3 	bfc	r3, #3, #1
 8002af6:	f8a4 3110 	strh.w	r3, [r4, #272]	; 0x110
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
 8002afa:	f8b4 3110 	ldrh.w	r3, [r4, #272]	; 0x110
 8002afe:	f36f 0382 	bfc	r3, #2, #1
 8002b02:	f8a4 3110 	strh.w	r3, [r4, #272]	; 0x110
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
 8002b06:	f894 3110 	ldrb.w	r3, [r4, #272]	; 0x110
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
 8002b0a:	07db      	lsls	r3, r3, #31
 8002b0c:	d43b      	bmi.n	8002b86 <USBD_SignalDeviceEventHandler+0x22a>
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured = (uint8_t)0;
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
          }
        }
      }
      device.configuration = (uint8_t)0;
 8002b0e:	2300      	movs	r3, #0
      for (i = ((uint32_t)NUM_INTERFACES); i > 0U; i--)
      {
        device.interface_settings[((uint32_t)NUM_INTERFACES - i)] = (uint8_t)0;
      }
      device.Driver->EndpointReadStart((uint8_t)device.Endpoints[0].Address,(uint32_t)USBD_EP0_3SETUP_PKT_SIZE);
 8002b10:	6822      	ldr	r2, [r4, #0]
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured = (uint8_t)0;
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
          }
        }
      }
      device.configuration = (uint8_t)0;
 8002b12:	f884 3139 	strb.w	r3, [r4, #313]	; 0x139
      for (i = ((uint32_t)NUM_INTERFACES); i > 0U; i--)
      {
        device.interface_settings[((uint32_t)NUM_INTERFACES - i)] = (uint8_t)0;
 8002b16:	f884 3138 	strb.w	r3, [r4, #312]	; 0x138
      }
      device.Driver->EndpointReadStart((uint8_t)device.Endpoints[0].Address,(uint32_t)USBD_EP0_3SETUP_PKT_SIZE);
 8002b1a:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8002b1c:	7920      	ldrb	r0, [r4, #4]
 8002b1e:	2118      	movs	r1, #24
 8002b20:	4798      	blx	r3
      if (NULL != device.events->reset)
 8002b22:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
 8002b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	f000 8093 	beq.w	8002c54 <USBD_SignalDeviceEventHandler+0x2f8>
      }
      break;
    default:
      break;
  }
}
 8002b2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        device.interface_settings[((uint32_t)NUM_INTERFACES - i)] = (uint8_t)0;
      }
      device.Driver->EndpointReadStart((uint8_t)device.Endpoints[0].Address,(uint32_t)USBD_EP0_3SETUP_PKT_SIZE);
      if (NULL != device.events->reset)
      {
        device.events->reset();
 8002b32:	4718      	bx	r3
      {
        device.events->wakeup();
      }
      break;
    case XMC_USBD_EVENT_SUSPEND:
      device.pre_suspend_device_state = USB_DeviceState;
 8002b34:	4a49      	ldr	r2, [pc, #292]	; (8002c5c <USBD_SignalDeviceEventHandler+0x300>)
 8002b36:	4b48      	ldr	r3, [pc, #288]	; (8002c58 <USBD_SignalDeviceEventHandler+0x2fc>)
      USB_DeviceState = (uint8_t)DEVICE_STATE_Suspended;
      if (NULL != device.events->suspend)
 8002b38:	f8d2 1140 	ldr.w	r1, [r2, #320]	; 0x140
      {
        device.events->wakeup();
      }
      break;
    case XMC_USBD_EVENT_SUSPEND:
      device.pre_suspend_device_state = USB_DeviceState;
 8002b3c:	7818      	ldrb	r0, [r3, #0]
 8002b3e:	f882 013a 	strb.w	r0, [r2, #314]	; 0x13a
      USB_DeviceState = (uint8_t)DEVICE_STATE_Suspended;
      if (NULL != device.events->suspend)
 8002b42:	69ca      	ldr	r2, [r1, #28]
        device.events->wakeup();
      }
      break;
    case XMC_USBD_EVENT_SUSPEND:
      device.pre_suspend_device_state = USB_DeviceState;
      USB_DeviceState = (uint8_t)DEVICE_STATE_Suspended;
 8002b44:	2105      	movs	r1, #5
 8002b46:	7019      	strb	r1, [r3, #0]
      if (NULL != device.events->suspend)
 8002b48:	2a00      	cmp	r2, #0
 8002b4a:	f43f af18 	beq.w	800297e <USBD_SignalDeviceEventHandler+0x22>
      {
        device.events->suspend();
 8002b4e:	4710      	bx	r2
      {
        device.events->reset();
      }
      break;
    case XMC_USBD_EVENT_SOF:
      if (NULL != device.events->start_of_frame)
 8002b50:	4b42      	ldr	r3, [pc, #264]	; (8002c5c <USBD_SignalDeviceEventHandler+0x300>)
 8002b52:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002b56:	6a1b      	ldr	r3, [r3, #32]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f47f af1b 	bne.w	8002994 <USBD_SignalDeviceEventHandler+0x38>
 8002b5e:	e70e      	b.n	800297e <USBD_SignalDeviceEventHandler+0x22>
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
 8002b60:	6823      	ldr	r3, [r4, #0]
 8002b62:	f894 0030 	ldrb.w	r0, [r4, #48]	; 0x30
 8002b66:	6a1b      	ldr	r3, [r3, #32]
 8002b68:	4798      	blx	r3
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
 8002b6a:	2800      	cmp	r0, #0
 8002b6c:	f47f af59 	bne.w	8002a22 <USBD_SignalDeviceEventHandler+0xc6>
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
          ((uint8_t)device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].Address))
          {
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured = (uint8_t)0;
 8002b70:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8002b74:	f360 0300 	bfi	r3, r0, #0, #1
 8002b78:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
 8002b7c:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
 8002b7e:	f360 0341 	bfi	r3, r0, #1, #1
 8002b82:	86a3      	strh	r3, [r4, #52]	; 0x34
 8002b84:	e74d      	b.n	8002a22 <USBD_SignalDeviceEventHandler+0xc6>
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
 8002b86:	682b      	ldr	r3, [r5, #0]
 8002b88:	f895 010c 	ldrb.w	r0, [r5, #268]	; 0x10c
 8002b8c:	6a1b      	ldr	r3, [r3, #32]
 8002b8e:	4798      	blx	r3
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
 8002b90:	2800      	cmp	r0, #0
 8002b92:	d1bc      	bne.n	8002b0e <USBD_SignalDeviceEventHandler+0x1b2>
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
          ((uint8_t)device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].Address))
          {
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured = (uint8_t)0;
 8002b94:	f895 3110 	ldrb.w	r3, [r5, #272]	; 0x110
 8002b98:	f360 0300 	bfi	r3, r0, #0, #1
 8002b9c:	f885 3110 	strb.w	r3, [r5, #272]	; 0x110
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
 8002ba0:	f8b5 3110 	ldrh.w	r3, [r5, #272]	; 0x110
 8002ba4:	f360 0341 	bfi	r3, r0, #1, #1
 8002ba8:	f8a5 3110 	strh.w	r3, [r5, #272]	; 0x110
 8002bac:	e7af      	b.n	8002b0e <USBD_SignalDeviceEventHandler+0x1b2>
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
 8002bae:	682b      	ldr	r3, [r5, #0]
 8002bb0:	f895 00e0 	ldrb.w	r0, [r5, #224]	; 0xe0
 8002bb4:	6a1b      	ldr	r3, [r3, #32]
 8002bb6:	4798      	blx	r3
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
 8002bb8:	2800      	cmp	r0, #0
 8002bba:	d191      	bne.n	8002ae0 <USBD_SignalDeviceEventHandler+0x184>
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
          ((uint8_t)device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].Address))
          {
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured = (uint8_t)0;
 8002bbc:	f895 30e4 	ldrb.w	r3, [r5, #228]	; 0xe4
 8002bc0:	f360 0300 	bfi	r3, r0, #0, #1
 8002bc4:	f885 30e4 	strb.w	r3, [r5, #228]	; 0xe4
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
 8002bc8:	f8b5 30e4 	ldrh.w	r3, [r5, #228]	; 0xe4
 8002bcc:	f360 0341 	bfi	r3, r0, #1, #1
 8002bd0:	f8a5 30e4 	strh.w	r3, [r5, #228]	; 0xe4
 8002bd4:	e784      	b.n	8002ae0 <USBD_SignalDeviceEventHandler+0x184>
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
 8002bd6:	682b      	ldr	r3, [r5, #0]
 8002bd8:	f895 00b4 	ldrb.w	r0, [r5, #180]	; 0xb4
 8002bdc:	6a1b      	ldr	r3, [r3, #32]
 8002bde:	4798      	blx	r3
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
 8002be0:	2800      	cmp	r0, #0
 8002be2:	f47f af66 	bne.w	8002ab2 <USBD_SignalDeviceEventHandler+0x156>
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
          ((uint8_t)device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].Address))
          {
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured = (uint8_t)0;
 8002be6:	f895 30b8 	ldrb.w	r3, [r5, #184]	; 0xb8
 8002bea:	f360 0300 	bfi	r3, r0, #0, #1
 8002bee:	f885 30b8 	strb.w	r3, [r5, #184]	; 0xb8
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
 8002bf2:	f8b5 30b8 	ldrh.w	r3, [r5, #184]	; 0xb8
 8002bf6:	f360 0341 	bfi	r3, r0, #1, #1
 8002bfa:	f8a5 30b8 	strh.w	r3, [r5, #184]	; 0xb8
 8002bfe:	e758      	b.n	8002ab2 <USBD_SignalDeviceEventHandler+0x156>
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
 8002c00:	682b      	ldr	r3, [r5, #0]
 8002c02:	f895 0088 	ldrb.w	r0, [r5, #136]	; 0x88
 8002c06:	6a1b      	ldr	r3, [r3, #32]
 8002c08:	4798      	blx	r3
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
 8002c0a:	2800      	cmp	r0, #0
 8002c0c:	f47f af39 	bne.w	8002a82 <USBD_SignalDeviceEventHandler+0x126>
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
          ((uint8_t)device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].Address))
          {
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured = (uint8_t)0;
 8002c10:	f895 308c 	ldrb.w	r3, [r5, #140]	; 0x8c
 8002c14:	f360 0300 	bfi	r3, r0, #0, #1
 8002c18:	f885 308c 	strb.w	r3, [r5, #140]	; 0x8c
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
 8002c1c:	f8b5 308c 	ldrh.w	r3, [r5, #140]	; 0x8c
 8002c20:	f360 0341 	bfi	r3, r0, #1, #1
 8002c24:	f8a5 308c 	strh.w	r3, [r5, #140]	; 0x8c
 8002c28:	e72b      	b.n	8002a82 <USBD_SignalDeviceEventHandler+0x126>
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
 8002c2a:	682b      	ldr	r3, [r5, #0]
 8002c2c:	f895 005c 	ldrb.w	r0, [r5, #92]	; 0x5c
 8002c30:	6a1b      	ldr	r3, [r3, #32]
 8002c32:	4798      	blx	r3
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
 8002c34:	2800      	cmp	r0, #0
 8002c36:	f47f af0c 	bne.w	8002a52 <USBD_SignalDeviceEventHandler+0xf6>
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
          ((uint8_t)device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].Address))
          {
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured = (uint8_t)0;
 8002c3a:	f895 3060 	ldrb.w	r3, [r5, #96]	; 0x60
 8002c3e:	f360 0300 	bfi	r3, r0, #0, #1
 8002c42:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
 8002c46:	f8b5 3060 	ldrh.w	r3, [r5, #96]	; 0x60
 8002c4a:	f360 0341 	bfi	r3, r0, #1, #1
 8002c4e:	f8a5 3060 	strh.w	r3, [r5, #96]	; 0x60
 8002c52:	e6fe      	b.n	8002a52 <USBD_SignalDeviceEventHandler+0xf6>
 8002c54:	bd70      	pop	{r4, r5, r6, pc}
 8002c56:	bf00      	nop
 8002c58:	1fff13d9 	.word	0x1fff13d9
 8002c5c:	1fff15e4 	.word	0x1fff15e4

08002c60 <USBD_HandleEP0_Stall>:
 *
 * Stalls EP0 and then restarts a new transfer including setting EP0 state to
 * 																\ref USBD_EP0_STATE_IDLE.
 */
static void USBD_HandleEP0_Stall(void)
{
 8002c60:	b510      	push	{r4, lr}
  /* When we stall ep0 as protocol stall, we go back into idle state and
  * start a new read */
  if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0U,1U))
 8002c62:	4c08      	ldr	r4, [pc, #32]	; (8002c84 <USBD_HandleEP0_Stall+0x24>)
 8002c64:	6823      	ldr	r3, [r4, #0]
 8002c66:	2080      	movs	r0, #128	; 0x80
 8002c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	4798      	blx	r3
 8002c6e:	b100      	cbz	r0, 8002c72 <USBD_HandleEP0_Stall+0x12>
 8002c70:	bd10      	pop	{r4, pc}
  {
    device.ep0_state = USBD_EP0_STATE_IDLE;
    if ( USBD_STATUS_SUCCESS != (USBD_STATUS_t)device.Driver->EndpointReadStart(0U,USBD_EP0_3SETUP_PKT_SIZE))
 8002c72:	6823      	ldr	r3, [r4, #0]
{
  /* When we stall ep0 as protocol stall, we go back into idle state and
  * start a new read */
  if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0U,1U))
  {
    device.ep0_state = USBD_EP0_STATE_IDLE;
 8002c74:	2201      	movs	r2, #1
    if ( USBD_STATUS_SUCCESS != (USBD_STATUS_t)device.Driver->EndpointReadStart(0U,USBD_EP0_3SETUP_PKT_SIZE))
 8002c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
{
  /* When we stall ep0 as protocol stall, we go back into idle state and
  * start a new read */
  if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0U,1U))
  {
    device.ep0_state = USBD_EP0_STATE_IDLE;
 8002c78:	f884 213b 	strb.w	r2, [r4, #315]	; 0x13b
    if ( USBD_STATUS_SUCCESS != (USBD_STATUS_t)device.Driver->EndpointReadStart(0U,USBD_EP0_3SETUP_PKT_SIZE))
 8002c7c:	2118      	movs	r1, #24
    {
      XMC_ASSERT("USBD_HandleEP0_Stall: EndpointReadStart failed", 0);
    }
  }
}
 8002c7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* When we stall ep0 as protocol stall, we go back into idle state and
  * start a new read */
  if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0U,1U))
  {
    device.ep0_state = USBD_EP0_STATE_IDLE;
    if ( USBD_STATUS_SUCCESS != (USBD_STATUS_t)device.Driver->EndpointReadStart(0U,USBD_EP0_3SETUP_PKT_SIZE))
 8002c82:	4718      	bx	r3
 8002c84:	1fff15e4 	.word	0x1fff15e4

08002c88 <USBD_Handle_DeviceRequest>:
 * handle some custom request or override the request handling in this function.
 * If the user has handled the request, he has to call \ref Endpoint_ClearSETUP.
 *
 */
static void USBD_Handle_DeviceRequest(void)
{
 8002c88:	b570      	push	{r4, r5, r6, lr}
  

  value = (uint32_t)USB_ControlRequest.wValue & (uint32_t)USBD_BYTE_MASK;

  /* Handling of class/vendor requests */
  if (NULL != device.events->control_request)
 8002c8a:	4ca2      	ldr	r4, [pc, #648]	; (8002f14 <USBD_Handle_DeviceRequest+0x28c>)
  uint32_t value;
  uint32_t tmp_value;
  uint32_t tmp_index;
  

  value = (uint32_t)USB_ControlRequest.wValue & (uint32_t)USBD_BYTE_MASK;
 8002c8c:	4ea2      	ldr	r6, [pc, #648]	; (8002f18 <USBD_Handle_DeviceRequest+0x290>)

  /* Handling of class/vendor requests */
  if (NULL != device.events->control_request)
 8002c8e:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
  uint32_t value;
  uint32_t tmp_value;
  uint32_t tmp_index;
  

  value = (uint32_t)USB_ControlRequest.wValue & (uint32_t)USBD_BYTE_MASK;
 8002c92:	8870      	ldrh	r0, [r6, #2]

  /* Handling of class/vendor requests */
  if (NULL != device.events->control_request)
 8002c94:	68da      	ldr	r2, [r3, #12]
 * handle some custom request or override the request handling in this function.
 * If the user has handled the request, he has to call \ref Endpoint_ClearSETUP.
 *
 */
static void USBD_Handle_DeviceRequest(void)
{
 8002c96:	b082      	sub	sp, #8
  uint32_t length = 0U;
  uint32_t ret;
  void *buffer = NULL;
 8002c98:	2300      	movs	r3, #0
  uint32_t value;
  uint32_t tmp_value;
  uint32_t tmp_index;
  

  value = (uint32_t)USB_ControlRequest.wValue & (uint32_t)USBD_BYTE_MASK;
 8002c9a:	b285      	uxth	r5, r0
 */
static void USBD_Handle_DeviceRequest(void)
{
  uint32_t length = 0U;
  uint32_t ret;
  void *buffer = NULL;
 8002c9c:	9300      	str	r3, [sp, #0]
  uint32_t status = 0U;
 8002c9e:	9301      	str	r3, [sp, #4]
  

  value = (uint32_t)USB_ControlRequest.wValue & (uint32_t)USBD_BYTE_MASK;

  /* Handling of class/vendor requests */
  if (NULL != device.events->control_request)
 8002ca0:	b102      	cbz	r2, 8002ca4 <USBD_Handle_DeviceRequest+0x1c>
  {
    device.events->control_request();
 8002ca2:	4790      	blx	r2
  }

  if (1U == device.IsSetupRecieved)
 8002ca4:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
 8002ca8:	079b      	lsls	r3, r3, #30
 8002caa:	d407      	bmi.n	8002cbc <USBD_Handle_DeviceRequest+0x34>
      default:
        USBD_HandleEP0_Stall();
        break;
    }
  }
  device.IsSetupRecieved = 0U;
 8002cac:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
 8002cb0:	f023 0302 	bic.w	r3, r3, #2
 8002cb4:	f884 313e 	strb.w	r3, [r4, #318]	; 0x13e
}
 8002cb8:	b002      	add	sp, #8
 8002cba:	bd70      	pop	{r4, r5, r6, pc}
  }

  if (1U == device.IsSetupRecieved)
  {
    /* default request handling */
    switch (USB_ControlRequest.bRequest)
 8002cbc:	7873      	ldrb	r3, [r6, #1]
  uint32_t value;
  uint32_t tmp_value;
  uint32_t tmp_index;
  

  value = (uint32_t)USB_ControlRequest.wValue & (uint32_t)USBD_BYTE_MASK;
 8002cbe:	b2ed      	uxtb	r5, r5
  }

  if (1U == device.IsSetupRecieved)
  {
    /* default request handling */
    switch (USB_ControlRequest.bRequest)
 8002cc0:	2b0c      	cmp	r3, #12
 8002cc2:	d816      	bhi.n	8002cf2 <USBD_Handle_DeviceRequest+0x6a>
 8002cc4:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002cc8:	00be0025 	.word	0x00be0025
 8002ccc:	009d0015 	.word	0x009d0015
 8002cd0:	00d00015 	.word	0x00d00015
 8002cd4:	00150056 	.word	0x00150056
 8002cd8:	008a0083 	.word	0x008a0083
 8002cdc:	0078000d 	.word	0x0078000d
 8002ce0:	0015      	.short	0x0015
          device.Endpoints[0].InDataBuffer = (uint8_t *)buffer + ret;
        }
        break;

      case REQ_GetInterface:
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
 8002ce2:	4b8e      	ldr	r3, [pc, #568]	; (8002f1c <USBD_Handle_DeviceRequest+0x294>)
 8002ce4:	781a      	ldrb	r2, [r3, #0]
 8002ce6:	2a04      	cmp	r2, #4
 8002ce8:	f000 8136 	beq.w	8002f58 <USBD_Handle_DeviceRequest+0x2d0>
          tmp_value = (uint32_t)USB_ControlRequest.wValue;
          tmp_index = (uint32_t)USB_ControlRequest.wIndex;
          device.interface_settings[tmp_index] =	(uint8_t)tmp_value;
          break;
        }
        if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	2b03      	cmp	r3, #3
 8002cf0:	d1dc      	bne.n	8002cac <USBD_Handle_DeviceRequest+0x24>
 */
static void USBD_HandleEP0_Stall(void)
{
  /* When we stall ep0 as protocol stall, we go back into idle state and
  * start a new read */
  if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0U,1U))
 8002cf2:	6823      	ldr	r3, [r4, #0]
 8002cf4:	4d87      	ldr	r5, [pc, #540]	; (8002f14 <USBD_Handle_DeviceRequest+0x28c>)
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf8:	2080      	movs	r0, #128	; 0x80
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	4798      	blx	r3
 8002cfe:	2800      	cmp	r0, #0
 8002d00:	d1d4      	bne.n	8002cac <USBD_Handle_DeviceRequest+0x24>
  {
    device.ep0_state = USBD_EP0_STATE_IDLE;
    if ( USBD_STATUS_SUCCESS != (USBD_STATUS_t)device.Driver->EndpointReadStart(0U,USBD_EP0_3SETUP_PKT_SIZE))
 8002d02:	682b      	ldr	r3, [r5, #0]
{
  /* When we stall ep0 as protocol stall, we go back into idle state and
  * start a new read */
  if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0U,1U))
  {
    device.ep0_state = USBD_EP0_STATE_IDLE;
 8002d04:	2201      	movs	r2, #1
    if ( USBD_STATUS_SUCCESS != (USBD_STATUS_t)device.Driver->EndpointReadStart(0U,USBD_EP0_3SETUP_PKT_SIZE))
 8002d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
{
  /* When we stall ep0 as protocol stall, we go back into idle state and
  * start a new read */
  if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0U,1U))
  {
    device.ep0_state = USBD_EP0_STATE_IDLE;
 8002d08:	f885 213b 	strb.w	r2, [r5, #315]	; 0x13b
    if ( USBD_STATUS_SUCCESS != (USBD_STATUS_t)device.Driver->EndpointReadStart(0U,USBD_EP0_3SETUP_PKT_SIZE))
 8002d0c:	2118      	movs	r1, #24
 8002d0e:	4798      	blx	r3
 8002d10:	e7cc      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
          break;
        }
        break;

      case REQ_GetStatus:
        if (REQREC_DEVICE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
 8002d12:	7830      	ldrb	r0, [r6, #0]
 8002d14:	4b80      	ldr	r3, [pc, #512]	; (8002f18 <USBD_Handle_DeviceRequest+0x290>)
 8002d16:	f010 0003 	ands.w	r0, r0, #3
 8002d1a:	f000 8103 	beq.w	8002f24 <USBD_Handle_DeviceRequest+0x29c>
          {
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus", 0);
          }          
          break;
        }
        if ((REQREC_INTERFACE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	f003 0303 	and.w	r3, r3, #3
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	f000 80e7 	beq.w	8002ef8 <USBD_Handle_DeviceRequest+0x270>
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus- REQREC_INTERFACE", 0);
          }          
          break;
        }

        if (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
 8002d2a:	7833      	ldrb	r3, [r6, #0]
 8002d2c:	4a7a      	ldr	r2, [pc, #488]	; (8002f18 <USBD_Handle_DeviceRequest+0x290>)
 8002d2e:	f003 0303 	and.w	r3, r3, #3
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d1dd      	bne.n	8002cf2 <USBD_Handle_DeviceRequest+0x6a>
        {
          index = (uint32_t)(USB_ControlRequest.wIndex & USBD_BYTE_MASK & ENDPOINT_EPNUM_MASK);
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0 == USB_ControlRequest.wIndex)) &&
 8002d36:	4979      	ldr	r1, [pc, #484]	; (8002f1c <USBD_Handle_DeviceRequest+0x294>)
          break;
        }

        if (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
        {
          index = (uint32_t)(USB_ControlRequest.wIndex & USBD_BYTE_MASK & ENDPOINT_EPNUM_MASK);
 8002d38:	8893      	ldrh	r3, [r2, #4]
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0 == USB_ControlRequest.wIndex)) &&
 8002d3a:	7809      	ldrb	r1, [r1, #0]
 8002d3c:	2904      	cmp	r1, #4
          break;
        }

        if (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
        {
          index = (uint32_t)(USB_ControlRequest.wIndex & USBD_BYTE_MASK & ENDPOINT_EPNUM_MASK);
 8002d3e:	b29b      	uxth	r3, r3
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0 == USB_ControlRequest.wIndex)) &&
 8002d40:	d003      	beq.n	8002d4a <USBD_Handle_DeviceRequest+0xc2>
 8002d42:	8892      	ldrh	r2, [r2, #4]
 8002d44:	b292      	uxth	r2, r2
 8002d46:	2a00      	cmp	r2, #0
 8002d48:	d1d3      	bne.n	8002cf2 <USBD_Handle_DeviceRequest+0x6a>
              (1U == device.Endpoints[index].IsConfigured))
 8002d4a:	222c      	movs	r2, #44	; 0x2c
          break;
        }

        if (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
        {
          index = (uint32_t)(USB_ControlRequest.wIndex & USBD_BYTE_MASK & ENDPOINT_EPNUM_MASK);
 8002d4c:	f003 030f 	and.w	r3, r3, #15
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0 == USB_ControlRequest.wIndex)) &&
              (1U == device.Endpoints[index].IsConfigured))
 8002d50:	fb02 4303 	mla	r3, r2, r3, r4
 8002d54:	496f      	ldr	r1, [pc, #444]	; (8002f14 <USBD_Handle_DeviceRequest+0x28c>)
 8002d56:	7a1a      	ldrb	r2, [r3, #8]
        }

        if (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
        {
          index = (uint32_t)(USB_ControlRequest.wIndex & USBD_BYTE_MASK & ENDPOINT_EPNUM_MASK);
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0 == USB_ControlRequest.wIndex)) &&
 8002d58:	07d0      	lsls	r0, r2, #31
 8002d5a:	d5ca      	bpl.n	8002cf2 <USBD_Handle_DeviceRequest+0x6a>
              (1U == device.Endpoints[index].IsConfigured))
          {
            status = (uint32_t)device.Endpoints[index].IsHalted;
 8002d5c:	689b      	ldr	r3, [r3, #8]
            if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE))
 8002d5e:	680a      	ldr	r2, [r1, #0]
        {
          index = (uint32_t)(USB_ControlRequest.wIndex & USBD_BYTE_MASK & ENDPOINT_EPNUM_MASK);
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0 == USB_ControlRequest.wIndex)) &&
              (1U == device.Endpoints[index].IsConfigured))
          {
            status = (uint32_t)device.Endpoints[index].IsHalted;
 8002d60:	a902      	add	r1, sp, #8
 8002d62:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002d66:	f841 3d04 	str.w	r3, [r1, #-4]!
            if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE))
 8002d6a:	2000      	movs	r0, #0
 8002d6c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002d6e:	2202      	movs	r2, #2
 8002d70:	4798      	blx	r3
            {
              XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus- REQREC_ENDPOINT", 0);
            }              
            break;
 8002d72:	e79b      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
          XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on get configuration request", 0);
        }
        break;

      case REQ_GetDescriptor:
        if (NULL != device.events->get_descriptor)
 8002d74:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
 8002d78:	695b      	ldr	r3, [r3, #20]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d0b9      	beq.n	8002cf2 <USBD_Handle_DeviceRequest+0x6a>
        {
          tmp_value = (uint32_t)USB_ControlRequest.wValue;
 8002d7e:	8870      	ldrh	r0, [r6, #2]
          tmp_index = (uint32_t)USB_ControlRequest.wIndex;
 8002d80:	88b1      	ldrh	r1, [r6, #4]
        break;

      case REQ_GetDescriptor:
        if (NULL != device.events->get_descriptor)
        {
          tmp_value = (uint32_t)USB_ControlRequest.wValue;
 8002d82:	4e65      	ldr	r6, [pc, #404]	; (8002f18 <USBD_Handle_DeviceRequest+0x290>)
          tmp_index = (uint32_t)USB_ControlRequest.wIndex;
          length = (uint32_t)device.events->get_descriptor((uint16_t)tmp_value, (uint16_t)tmp_index, (void*)&buffer);
 8002d84:	b280      	uxth	r0, r0
 8002d86:	b289      	uxth	r1, r1
 8002d88:	466a      	mov	r2, sp
 8002d8a:	4798      	blx	r3
        }

        if (0U == length)
 8002d8c:	4605      	mov	r5, r0
 8002d8e:	2800      	cmp	r0, #0
 8002d90:	d0af      	beq.n	8002cf2 <USBD_Handle_DeviceRequest+0x6a>
        {
          USBD_HandleEP0_Stall();
        }
        else
        {
          if (length >= (uint32_t)USB_ControlRequest.wLength)
 8002d92:	88f3      	ldrh	r3, [r6, #6]
          {
            length = (uint32_t)USB_ControlRequest.wLength;
          }

          ret = (uint32_t)device.Driver->EndpointWrite(0U,buffer,length);
 8002d94:	9900      	ldr	r1, [sp, #0]
        {
          USBD_HandleEP0_Stall();
        }
        else
        {
          if (length >= (uint32_t)USB_ControlRequest.wLength)
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	4298      	cmp	r0, r3
          {
            length = (uint32_t)USB_ControlRequest.wLength;
 8002d9a:	bf28      	it	cs
 8002d9c:	88f5      	ldrhcs	r5, [r6, #6]
          }

          ret = (uint32_t)device.Driver->EndpointWrite(0U,buffer,length);
 8002d9e:	6823      	ldr	r3, [r4, #0]
        }
        else
        {
          if (length >= (uint32_t)USB_ControlRequest.wLength)
          {
            length = (uint32_t)USB_ControlRequest.wLength;
 8002da0:	bf28      	it	cs
 8002da2:	b2ad      	uxthcs	r5, r5
          }

          ret = (uint32_t)device.Driver->EndpointWrite(0U,buffer,length);
 8002da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da6:	462a      	mov	r2, r5
 8002da8:	2000      	movs	r0, #0
 8002daa:	4798      	blx	r3
          device.Endpoints[0].InDataLeft = length - ret;
          device.Endpoints[0].InDataBuffer = (uint8_t *)buffer + ret;
 8002dac:	9b00      	ldr	r3, [sp, #0]
          {
            length = (uint32_t)USB_ControlRequest.wLength;
          }

          ret = (uint32_t)device.Driver->EndpointWrite(0U,buffer,length);
          device.Endpoints[0].InDataLeft = length - ret;
 8002dae:	1a2d      	subs	r5, r5, r0
          device.Endpoints[0].InDataBuffer = (uint8_t *)buffer + ret;
 8002db0:	4418      	add	r0, r3
          {
            length = (uint32_t)USB_ControlRequest.wLength;
          }

          ret = (uint32_t)device.Driver->EndpointWrite(0U,buffer,length);
          device.Endpoints[0].InDataLeft = length - ret;
 8002db2:	62a5      	str	r5, [r4, #40]	; 0x28
          device.Endpoints[0].InDataBuffer = (uint8_t *)buffer + ret;
 8002db4:	62e0      	str	r0, [r4, #44]	; 0x2c
 8002db6:	e779      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
        /* Set Descriptor not supported, so stall */
        USBD_HandleEP0_Stall();
        break;

      case REQ_SetInterface:
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
 8002db8:	4b58      	ldr	r3, [pc, #352]	; (8002f1c <USBD_Handle_DeviceRequest+0x294>)
 8002dba:	781a      	ldrb	r2, [r3, #0]
 8002dbc:	2a04      	cmp	r2, #4
 8002dbe:	d195      	bne.n	8002cec <USBD_Handle_DeviceRequest+0x64>
        {
          tmp_value = (uint32_t)USB_ControlRequest.wValue;
 8002dc0:	8872      	ldrh	r2, [r6, #2]
          tmp_index = (uint32_t)USB_ControlRequest.wIndex;
 8002dc2:	88b3      	ldrh	r3, [r6, #4]
          device.interface_settings[tmp_index] =	(uint8_t)tmp_value;
 8002dc4:	fa14 f383 	uxtah	r3, r4, r3
 8002dc8:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
          break;
 8002dcc:	e76e      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
        }
        USBD_HandleEP0_Stall();
        break;

      case REQ_GetConfiguration:
        if (0U == (uint32_t)device.Driver->EndpointWrite(0U,&device.configuration,1U))
 8002dce:	6823      	ldr	r3, [r4, #0]
 8002dd0:	4953      	ldr	r1, [pc, #332]	; (8002f20 <USBD_Handle_DeviceRequest+0x298>)
 8002dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	2000      	movs	r0, #0
 8002dd8:	4798      	blx	r3
        {
          XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on get configuration request", 0);
        }
        break;
 8002dda:	e767      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>

      case REQ_SetConfiguration:
        /* Regardless the state update the configuration to unconfigure
         * endpoints */
        device.configuration = (uint8_t)value;
        if (NULL != device.events->config_changed)
 8002ddc:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
        break;

      case REQ_SetConfiguration:
        /* Regardless the state update the configuration to unconfigure
         * endpoints */
        device.configuration = (uint8_t)value;
 8002de0:	f884 5139 	strb.w	r5, [r4, #313]	; 0x139
        if (NULL != device.events->config_changed)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	b103      	cbz	r3, 8002dea <USBD_Handle_DeviceRequest+0x162>
        {
          device.events->config_changed();
 8002de8:	4798      	blx	r3
        }

        /* when config 0 is choosen, we are back in address state */
        if (0U == value)
 8002dea:	2d00      	cmp	r5, #0
 8002dec:	d054      	beq.n	8002e98 <USBD_Handle_DeviceRequest+0x210>
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Addressed;
          break;
        }
        /* go ahead only with vailid config. (must be set in event) */
        if (1U == device.IsConfigured)
 8002dee:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
 8002df2:	4d48      	ldr	r5, [pc, #288]	; (8002f14 <USBD_Handle_DeviceRequest+0x28c>)
 8002df4:	07d9      	lsls	r1, r3, #31
 8002df6:	f140 80a6 	bpl.w	8002f46 <USBD_Handle_DeviceRequest+0x2be>
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Configured;
 8002dfa:	4b48      	ldr	r3, [pc, #288]	; (8002f1c <USBD_Handle_DeviceRequest+0x294>)
 8002dfc:	2204      	movs	r2, #4
 8002dfe:	701a      	strb	r2, [r3, #0]
 8002e00:	e754      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
        }
        break;

      case REQ_SetFeature:
        /* we do not support test mode */
        if ((uint32_t)FEATURE_SEL_TestMode == value)
 8002e02:	2d02      	cmp	r5, #2
 8002e04:	f43f af75 	beq.w	8002cf2 <USBD_Handle_DeviceRequest+0x6a>
        {
          USBD_HandleEP0_Stall();
          break;
        }
        /* configured state */
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
 8002e08:	4b44      	ldr	r3, [pc, #272]	; (8002f1c <USBD_Handle_DeviceRequest+0x294>)
 8002e0a:	781a      	ldrb	r2, [r3, #0]
 8002e0c:	2a04      	cmp	r2, #4
 8002e0e:	d067      	beq.n	8002ee0 <USBD_Handle_DeviceRequest+0x258>
              break;
          }
          break;
        }
        /* when addressed, only ep0 can be halted */
        if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	2b03      	cmp	r3, #3
 8002e14:	f47f af6d 	bne.w	8002cf2 <USBD_Handle_DeviceRequest+0x6a>
        {
          if (((uint32_t)FEATURE_SEL_EndpointHalt == value) &&
 8002e18:	2d00      	cmp	r5, #0
 8002e1a:	f47f af6a 	bne.w	8002cf2 <USBD_Handle_DeviceRequest+0x6a>
              (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
 8002e1e:	7833      	ldrb	r3, [r6, #0]
 8002e20:	4a3d      	ldr	r2, [pc, #244]	; (8002f18 <USBD_Handle_DeviceRequest+0x290>)
          break;
        }
        /* when addressed, only ep0 can be halted */
        if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
        {
          if (((uint32_t)FEATURE_SEL_EndpointHalt == value) &&
 8002e22:	f003 0303 	and.w	r3, r3, #3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	f47f af63 	bne.w	8002cf2 <USBD_Handle_DeviceRequest+0x6a>
              (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
              ((uint16_t)0 == ((uint16_t)USB_ControlRequest.wIndex & (uint16_t)USBD_BYTE_MASK)))
 8002e2c:	8893      	ldrh	r3, [r2, #4]
        }
        /* when addressed, only ep0 can be halted */
        if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
        {
          if (((uint32_t)FEATURE_SEL_EndpointHalt == value) &&
              (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
 8002e2e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8002e32:	f47f af5e 	bne.w	8002cf2 <USBD_Handle_DeviceRequest+0x6a>
              ((uint16_t)0 == ((uint16_t)USB_ControlRequest.wIndex & (uint16_t)USBD_BYTE_MASK)))
          {
            device.Endpoints[0].IsHalted = 1U;
 8002e36:	8923      	ldrh	r3, [r4, #8]
 8002e38:	f043 0304 	orr.w	r3, r3, #4
 8002e3c:	8123      	strh	r3, [r4, #8]
            USBD_HandleEP0_Stall();
 8002e3e:	f7ff ff0f 	bl	8002c60 <USBD_HandleEP0_Stall>
            break;
 8002e42:	e733      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
  {
    /* default request handling */
    switch (USB_ControlRequest.bRequest)
    {
      case REQ_ClearFeature:
        if ((uint8_t)REQREC_ENDPOINT == (USB_ControlRequest.bmRequestType & (uint8_t)REQ_RECIPIENT_MASK))
 8002e44:	7833      	ldrb	r3, [r6, #0]
 8002e46:	4a34      	ldr	r2, [pc, #208]	; (8002f18 <USBD_Handle_DeviceRequest+0x290>)
 8002e48:	f003 0303 	and.w	r3, r3, #3
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d027      	beq.n	8002ea0 <USBD_Handle_DeviceRequest+0x218>
          {
            USBD_HandleEP0_Stall();
          }
          break;
        }
        if (REQREC_DEVICE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
 8002e50:	7813      	ldrb	r3, [r2, #0]
 8002e52:	f013 0303 	ands.w	r3, r3, #3
 8002e56:	f47f af4c 	bne.w	8002cf2 <USBD_Handle_DeviceRequest+0x6a>
        {
          device.remote_wakeup = 0U;
 8002e5a:	f894 213e 	ldrb.w	r2, [r4, #318]	; 0x13e
 8002e5e:	f363 0282 	bfi	r2, r3, #2, #1
 8002e62:	f884 213e 	strb.w	r2, [r4, #318]	; 0x13e
          break;
 8002e66:	e721      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
        break;

      case REQ_SetAddress:
        if (0U == value)
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
 8002e68:	4b2c      	ldr	r3, [pc, #176]	; (8002f1c <USBD_Handle_DeviceRequest+0x294>)
        /* default stall */
        USBD_HandleEP0_Stall();
        break;

      case REQ_SetAddress:
        if (0U == value)
 8002e6a:	b995      	cbnz	r5, 8002e92 <USBD_Handle_DeviceRequest+0x20a>
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
 8002e6c:	2202      	movs	r2, #2
 8002e6e:	701a      	strb	r2, [r3, #0]
        }
        else
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Addressed;
        }
        if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->DeviceSetAddress((uint8_t)value,
 8002e70:	6823      	ldr	r3, [r4, #0]
 8002e72:	4e28      	ldr	r6, [pc, #160]	; (8002f14 <USBD_Handle_DeviceRequest+0x28c>)
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	4628      	mov	r0, r5
 8002e78:	2100      	movs	r1, #0
 8002e7a:	4798      	blx	r3
 8002e7c:	2800      	cmp	r0, #0
 8002e7e:	f47f af15 	bne.w	8002cac <USBD_Handle_DeviceRequest+0x24>
                                   XMC_USBD_SET_ADDRESS_STAGE_SETUP))
        {
          if (NULL != device.events->set_address)
 8002e82:	f8d6 3140 	ldr.w	r3, [r6, #320]	; 0x140
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	f43f af0f 	beq.w	8002cac <USBD_Handle_DeviceRequest+0x24>
          {
            device.events->set_address();
 8002e8e:	4798      	blx	r3
 8002e90:	e70c      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
        }
        else
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Addressed;
 8002e92:	2203      	movs	r2, #3
 8002e94:	701a      	strb	r2, [r3, #0]
 8002e96:	e7eb      	b.n	8002e70 <USBD_Handle_DeviceRequest+0x1e8>
        }

        /* when config 0 is choosen, we are back in address state */
        if (0U == value)
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Addressed;
 8002e98:	4b20      	ldr	r3, [pc, #128]	; (8002f1c <USBD_Handle_DeviceRequest+0x294>)
 8002e9a:	2203      	movs	r2, #3
 8002e9c:	701a      	strb	r2, [r3, #0]
          break;
 8002e9e:	e705      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
    {
      case REQ_ClearFeature:
        if ((uint8_t)REQREC_ENDPOINT == (USB_ControlRequest.bmRequestType & (uint8_t)REQ_RECIPIENT_MASK))
        {
          index = (uint32_t)USB_ControlRequest.wIndex & (uint32_t)ENDPOINT_EPNUM_MASK;
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0U == USB_ControlRequest.wIndex)) &&
 8002ea0:	491e      	ldr	r1, [pc, #120]	; (8002f1c <USBD_Handle_DeviceRequest+0x294>)
    switch (USB_ControlRequest.bRequest)
    {
      case REQ_ClearFeature:
        if ((uint8_t)REQREC_ENDPOINT == (USB_ControlRequest.bmRequestType & (uint8_t)REQ_RECIPIENT_MASK))
        {
          index = (uint32_t)USB_ControlRequest.wIndex & (uint32_t)ENDPOINT_EPNUM_MASK;
 8002ea2:	8893      	ldrh	r3, [r2, #4]
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0U == USB_ControlRequest.wIndex)) &&
 8002ea4:	7809      	ldrb	r1, [r1, #0]
 8002ea6:	2904      	cmp	r1, #4
    switch (USB_ControlRequest.bRequest)
    {
      case REQ_ClearFeature:
        if ((uint8_t)REQREC_ENDPOINT == (USB_ControlRequest.bmRequestType & (uint8_t)REQ_RECIPIENT_MASK))
        {
          index = (uint32_t)USB_ControlRequest.wIndex & (uint32_t)ENDPOINT_EPNUM_MASK;
 8002ea8:	b29b      	uxth	r3, r3
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0U == USB_ControlRequest.wIndex)) &&
 8002eaa:	d004      	beq.n	8002eb6 <USBD_Handle_DeviceRequest+0x22e>
 8002eac:	8892      	ldrh	r2, [r2, #4]
 8002eae:	b292      	uxth	r2, r2
 8002eb0:	2a00      	cmp	r2, #0
 8002eb2:	f47f af1e 	bne.w	8002cf2 <USBD_Handle_DeviceRequest+0x6a>
                  (1U == device.Endpoints[index].IsConfigured))
 8002eb6:	222c      	movs	r2, #44	; 0x2c
    switch (USB_ControlRequest.bRequest)
    {
      case REQ_ClearFeature:
        if ((uint8_t)REQREC_ENDPOINT == (USB_ControlRequest.bmRequestType & (uint8_t)REQ_RECIPIENT_MASK))
        {
          index = (uint32_t)USB_ControlRequest.wIndex & (uint32_t)ENDPOINT_EPNUM_MASK;
 8002eb8:	f003 030f 	and.w	r3, r3, #15
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0U == USB_ControlRequest.wIndex)) &&
                  (1U == device.Endpoints[index].IsConfigured))
 8002ebc:	fb02 4303 	mla	r3, r2, r3, r4
 8002ec0:	4914      	ldr	r1, [pc, #80]	; (8002f14 <USBD_Handle_DeviceRequest+0x28c>)
 8002ec2:	7a1a      	ldrb	r2, [r3, #8]
    {
      case REQ_ClearFeature:
        if ((uint8_t)REQREC_ENDPOINT == (USB_ControlRequest.bmRequestType & (uint8_t)REQ_RECIPIENT_MASK))
        {
          index = (uint32_t)USB_ControlRequest.wIndex & (uint32_t)ENDPOINT_EPNUM_MASK;
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0U == USB_ControlRequest.wIndex)) &&
 8002ec4:	07d5      	lsls	r5, r2, #31
 8002ec6:	f57f af14 	bpl.w	8002cf2 <USBD_Handle_DeviceRequest+0x6a>
                  (1U == device.Endpoints[index].IsConfigured))
          {
            device.Endpoints[index].IsHalted = 0U;
 8002eca:	891a      	ldrh	r2, [r3, #8]
 8002ecc:	f36f 0282 	bfc	r2, #2, #1
 8002ed0:	811a      	strh	r2, [r3, #8]
            if (USBD_STATUS_SUCCESS != 
                                 (USBD_STATUS_t)device.Driver->EndpointStall((uint8_t)USB_ControlRequest.wIndex,false))
 8002ed2:	88b0      	ldrh	r0, [r6, #4]
 8002ed4:	680b      	ldr	r3, [r1, #0]
 8002ed6:	b2c0      	uxtb	r0, r0
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eda:	2100      	movs	r1, #0
 8002edc:	4798      	blx	r3
          index = (uint32_t)USB_ControlRequest.wIndex & (uint32_t)ENDPOINT_EPNUM_MASK;
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0U == USB_ControlRequest.wIndex)) &&
                  (1U == device.Endpoints[index].IsConfigured))
          {
            device.Endpoints[index].IsHalted = 0U;
            if (USBD_STATUS_SUCCESS != 
 8002ede:	e6e5      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
          break;
        }
        /* configured state */
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
        {
          switch (value)
 8002ee0:	2d00      	cmp	r5, #0
 8002ee2:	d044      	beq.n	8002f6e <USBD_Handle_DeviceRequest+0x2e6>
 8002ee4:	2d01      	cmp	r5, #1
 8002ee6:	f47f aee1 	bne.w	8002cac <USBD_Handle_DeviceRequest+0x24>
          {
            case FEATURE_SEL_DeviceRemoteWakeup:
              device.remote_wakeup = 1U;
 8002eea:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
 8002eee:	f043 0304 	orr.w	r3, r3, #4
 8002ef2:	f884 313e 	strb.w	r3, [r4, #318]	; 0x13e
              break;
 8002ef6:	e6d9      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus", 0);
          }          
          break;
        }
        if ((REQREC_INTERFACE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
            ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState))
 8002ef8:	4b08      	ldr	r3, [pc, #32]	; (8002f1c <USBD_Handle_DeviceRequest+0x294>)
 8002efa:	781b      	ldrb	r3, [r3, #0]
          {
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus", 0);
          }          
          break;
        }
        if ((REQREC_INTERFACE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
 8002efc:	2b04      	cmp	r3, #4
 8002efe:	f47f af14 	bne.w	8002d2a <USBD_Handle_DeviceRequest+0xa2>
            ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState))
        {
          status = 0U;
 8002f02:	a902      	add	r1, sp, #8
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE))
 8002f04:	6823      	ldr	r3, [r4, #0]
          break;
        }
        if ((REQREC_INTERFACE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
            ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState))
        {
          status = 0U;
 8002f06:	2000      	movs	r0, #0
 8002f08:	f841 0d04 	str.w	r0, [r1, #-4]!
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE))
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0e:	2202      	movs	r2, #2
 8002f10:	4798      	blx	r3
          {
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus- REQREC_INTERFACE", 0);
          }          
          break;
 8002f12:	e6cb      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
 8002f14:	1fff15e4 	.word	0x1fff15e4
 8002f18:	1fff13dc 	.word	0x1fff13dc
 8002f1c:	1fff13d9 	.word	0x1fff13d9
 8002f20:	1fff171d 	.word	0x1fff171d
        break;

      case REQ_GetStatus:
        if (REQREC_DEVICE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
        {
          status = (uint32_t)((uint8_t)(device.remote_wakeup << (uint8_t)1) | device.self_powered);					
 8002f24:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE))
 8002f28:	6822      	ldr	r2, [r4, #0]
        break;

      case REQ_GetStatus:
        if (REQREC_DEVICE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
        {
          status = (uint32_t)((uint8_t)(device.remote_wakeup << (uint8_t)1) | device.self_powered);					
 8002f2a:	f3c3 0580 	ubfx	r5, r3, #2, #1
 8002f2e:	006d      	lsls	r5, r5, #1
 8002f30:	b2ed      	uxtb	r5, r5
 8002f32:	a902      	add	r1, sp, #8
 8002f34:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002f38:	432b      	orrs	r3, r5
 8002f3a:	f841 3d04 	str.w	r3, [r1, #-4]!
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE))
 8002f3e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002f40:	2202      	movs	r2, #2
 8002f42:	4798      	blx	r3
          {
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus", 0);
          }          
          break;
 8002f44:	e6b2      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
 */
static void USBD_HandleEP0_Stall(void)
{
  /* When we stall ep0 as protocol stall, we go back into idle state and
  * start a new read */
  if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0U,1U))
 8002f46:	682b      	ldr	r3, [r5, #0]
 8002f48:	2080      	movs	r0, #128	; 0x80
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4c:	2101      	movs	r1, #1
 8002f4e:	4798      	blx	r3
 8002f50:	2800      	cmp	r0, #0
 8002f52:	f47f aeab 	bne.w	8002cac <USBD_Handle_DeviceRequest+0x24>
 8002f56:	e6d4      	b.n	8002d02 <USBD_Handle_DeviceRequest+0x7a>

      case REQ_GetInterface:
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
        {          
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, 
             &device.interface_settings[USB_ControlRequest.wIndex], 1U))
 8002f58:	88b1      	ldrh	r1, [r6, #4]
        break;

      case REQ_GetInterface:
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
        {          
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, 
 8002f5a:	6823      	ldr	r3, [r4, #0]
             &device.interface_settings[USB_ControlRequest.wIndex], 1U))
 8002f5c:	b289      	uxth	r1, r1
 8002f5e:	f501 719c 	add.w	r1, r1, #312	; 0x138
        break;

      case REQ_GetInterface:
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
        {          
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, 
 8002f62:	4421      	add	r1, r4
 8002f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f66:	2201      	movs	r2, #1
 8002f68:	2000      	movs	r0, #0
 8002f6a:	4798      	blx	r3
             &device.interface_settings[USB_ControlRequest.wIndex], 1U))
          {
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetInterface", 0);
          }
          break;
 8002f6c:	e69e      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
          {
            case FEATURE_SEL_DeviceRemoteWakeup:
              device.remote_wakeup = 1U;
              break;
            case FEATURE_SEL_EndpointHalt:
              index = ((uint32_t)USB_ControlRequest.wIndex & (uint32_t)USBD_BYTE_MASK & 
 8002f6e:	88b3      	ldrh	r3, [r6, #4]
 8002f70:	480a      	ldr	r0, [pc, #40]	; (8002f9c <USBD_Handle_DeviceRequest+0x314>)
                      (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK);
              if (0U == device.Endpoints[index].IsConfigured)
 8002f72:	490b      	ldr	r1, [pc, #44]	; (8002fa0 <USBD_Handle_DeviceRequest+0x318>)
 8002f74:	222c      	movs	r2, #44	; 0x2c
          {
            case FEATURE_SEL_DeviceRemoteWakeup:
              device.remote_wakeup = 1U;
              break;
            case FEATURE_SEL_EndpointHalt:
              index = ((uint32_t)USB_ControlRequest.wIndex & (uint32_t)USBD_BYTE_MASK & 
 8002f76:	f003 030f 	and.w	r3, r3, #15
                      (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK);
              if (0U == device.Endpoints[index].IsConfigured)
 8002f7a:	fb02 4303 	mla	r3, r2, r3, r4
 8002f7e:	7a1a      	ldrb	r2, [r3, #8]
 8002f80:	07d2      	lsls	r2, r2, #31
 8002f82:	f57f af5c 	bpl.w	8002e3e <USBD_Handle_DeviceRequest+0x1b6>
              {
                USBD_HandleEP0_Stall();
              }
              else
              {
                device.Endpoints[index].IsHalted = 1U;
 8002f86:	891a      	ldrh	r2, [r3, #8]
 8002f88:	f042 0204 	orr.w	r2, r2, #4
 8002f8c:	811a      	strh	r2, [r3, #8]
                if (USBD_STATUS_SUCCESS != 
                                  (USBD_STATUS_t)device.Driver->EndpointStall((uint8_t)USB_ControlRequest.wIndex,true))
 8002f8e:	680b      	ldr	r3, [r1, #0]
 8002f90:	8880      	ldrh	r0, [r0, #4]
 8002f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f94:	2101      	movs	r1, #1
 8002f96:	b2c0      	uxtb	r0, r0
 8002f98:	4798      	blx	r3
 8002f9a:	e687      	b.n	8002cac <USBD_Handle_DeviceRequest+0x24>
 8002f9c:	1fff13dc 	.word	0x1fff13dc
 8002fa0:	1fff15e4 	.word	0x1fff15e4

08002fa4 <USBD_SignalEndpointEvent_Handler>:
 * If the driver detects an event (See XMC_USBD_EP_EVENT_t) for a specified endpoint it calls this function.
 * Based on the event some further action is taken, e.g. process control request or update transfer information
 * and read data from the driver into the core buffer.
 */
static void USBD_SignalEndpointEvent_Handler(uint8_t ep_addr, XMC_USBD_EP_EVENT_t ep_event)
{
 8002fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint32_t temp_num;
  uint32_t temp_dir;

  ep =  &device.Endpoints[(ep_addr & ENDPOINT_EPNUM_MASK)];
  /* store CurrentEndpoint and direction for restore after handling */
  temp_num = (uint32_t)device.CurrentEndpoint;
 8002fa8:	4c72      	ldr	r4, [pc, #456]	; (8003174 <USBD_SignalEndpointEvent_Handler+0x1d0>)
  USBD_Endpoint_t *ep;
  int32_t data_count;
  uint32_t temp_num;
  uint32_t temp_dir;

  ep =  &device.Endpoints[(ep_addr & ENDPOINT_EPNUM_MASK)];
 8002faa:	f000 050f 	and.w	r5, r0, #15
  temp_dir = (uint32_t)device.CurrentDirection;
  /* select the given endpoint */
  device.CurrentEndpoint = ep_addr & ENDPOINT_EPNUM_MASK;
  device.CurrentDirection = ep_addr & (uint8_t)ENDPOINT_DIR_MASK;
  /* choose what to do based on the event */
  switch (ep_event)
 8002fae:	2901      	cmp	r1, #1
  /* store CurrentEndpoint and direction for restore after handling */
  temp_num = (uint32_t)device.CurrentEndpoint;
  temp_dir = (uint32_t)device.CurrentDirection;
  /* select the given endpoint */
  device.CurrentEndpoint = ep_addr & ENDPOINT_EPNUM_MASK;
  device.CurrentDirection = ep_addr & (uint8_t)ENDPOINT_DIR_MASK;
 8002fb0:	f020 007f 	bic.w	r0, r0, #127	; 0x7f
  uint32_t temp_dir;

  ep =  &device.Endpoints[(ep_addr & ENDPOINT_EPNUM_MASK)];
  /* store CurrentEndpoint and direction for restore after handling */
  temp_num = (uint32_t)device.CurrentEndpoint;
  temp_dir = (uint32_t)device.CurrentDirection;
 8002fb4:	f894 713d 	ldrb.w	r7, [r4, #317]	; 0x13d
  uint32_t temp_num;
  uint32_t temp_dir;

  ep =  &device.Endpoints[(ep_addr & ENDPOINT_EPNUM_MASK)];
  /* store CurrentEndpoint and direction for restore after handling */
  temp_num = (uint32_t)device.CurrentEndpoint;
 8002fb8:	f894 813c 	ldrb.w	r8, [r4, #316]	; 0x13c
  temp_dir = (uint32_t)device.CurrentDirection;
  /* select the given endpoint */
  device.CurrentEndpoint = ep_addr & ENDPOINT_EPNUM_MASK;
  device.CurrentDirection = ep_addr & (uint8_t)ENDPOINT_DIR_MASK;
 8002fbc:	f884 013d 	strb.w	r0, [r4, #317]	; 0x13d
  USBD_Endpoint_t *ep;
  int32_t data_count;
  uint32_t temp_num;
  uint32_t temp_dir;

  ep =  &device.Endpoints[(ep_addr & ENDPOINT_EPNUM_MASK)];
 8002fc0:	462e      	mov	r6, r5
  /* store CurrentEndpoint and direction for restore after handling */
  temp_num = (uint32_t)device.CurrentEndpoint;
  temp_dir = (uint32_t)device.CurrentDirection;
  /* select the given endpoint */
  device.CurrentEndpoint = ep_addr & ENDPOINT_EPNUM_MASK;
 8002fc2:	f884 513c 	strb.w	r5, [r4, #316]	; 0x13c
  device.CurrentDirection = ep_addr & (uint8_t)ENDPOINT_DIR_MASK;
  /* choose what to do based on the event */
  switch (ep_event)
 8002fc6:	d067      	beq.n	8003098 <USBD_SignalEndpointEvent_Handler+0xf4>
 8002fc8:	d33a      	bcc.n	8003040 <USBD_SignalEndpointEvent_Handler+0x9c>
 8002fca:	2902      	cmp	r1, #2
 8002fcc:	d132      	bne.n	8003034 <USBD_SignalEndpointEvent_Handler+0x90>
          break;
      }
      break;
    case XMC_USBD_EP_EVENT_IN:
      /* loop write transfers */
      if (ep->InDataLeft > 0U)
 8002fce:	232c      	movs	r3, #44	; 0x2c
 8002fd0:	fb03 4305 	mla	r3, r3, r5, r4
 8002fd4:	f103 0920 	add.w	r9, r3, #32
 8002fd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002fda:	2a00      	cmp	r2, #0
 8002fdc:	f040 8091 	bne.w	8003102 <USBD_SignalEndpointEvent_Handler+0x15e>
        data_count = device.Driver->EndpointWrite((uint8_t)ep->Address,ep->InDataBuffer,ep->InDataLeft);
        ep->InDataLeft -= (uint32_t)data_count;
        ep->InDataBuffer += (uint32_t)data_count;
        break;
      }
      else if (((uint32_t)ep->Number == 0U) && (ep->InBytesAvailable > 0U) &&
 8002fe0:	7918      	ldrb	r0, [r3, #4]
 8002fe2:	0702      	lsls	r2, r0, #28
 8002fe4:	d114      	bne.n	8003010 <USBD_SignalEndpointEvent_Handler+0x6c>
 8002fe6:	69da      	ldr	r2, [r3, #28]
 8002fe8:	b192      	cbz	r2, 8003010 <USBD_SignalEndpointEvent_Handler+0x6c>
              (ep->InBytesAvailable != (uint32_t)USB_ControlRequest.wLength) &&
 8002fea:	4963      	ldr	r1, [pc, #396]	; (8003178 <USBD_SignalEndpointEvent_Handler+0x1d4>)
 8002fec:	88c9      	ldrh	r1, [r1, #6]
 8002fee:	b289      	uxth	r1, r1
        data_count = device.Driver->EndpointWrite((uint8_t)ep->Address,ep->InDataBuffer,ep->InDataLeft);
        ep->InDataLeft -= (uint32_t)data_count;
        ep->InDataBuffer += (uint32_t)data_count;
        break;
      }
      else if (((uint32_t)ep->Number == 0U) && (ep->InBytesAvailable > 0U) &&
 8002ff0:	428a      	cmp	r2, r1
 8002ff2:	d00d      	beq.n	8003010 <USBD_SignalEndpointEvent_Handler+0x6c>
              (ep->InBytesAvailable != (uint32_t)USB_ControlRequest.wLength) &&
              ((ep->InBytesAvailable % (uint32_t)ep->MaxPacketSize) == 0U))
 8002ff4:	891b      	ldrh	r3, [r3, #8]
 8002ff6:	f3c3 1386 	ubfx	r3, r3, #6, #7
 8002ffa:	fbb2 f1f3 	udiv	r1, r2, r3
 8002ffe:	fb03 2111 	mls	r1, r3, r1, r2
        ep->InDataLeft -= (uint32_t)data_count;
        ep->InDataBuffer += (uint32_t)data_count;
        break;
      }
      else if (((uint32_t)ep->Number == 0U) && (ep->InBytesAvailable > 0U) &&
              (ep->InBytesAvailable != (uint32_t)USB_ControlRequest.wLength) &&
 8003002:	b929      	cbnz	r1, 8003010 <USBD_SignalEndpointEvent_Handler+0x6c>
              ((ep->InBytesAvailable % (uint32_t)ep->MaxPacketSize) == 0U))
      {
        /* if the amount of data for endpoint 0 is exact the requested
         * amount, then no zlp has to be send */
        device.Driver->EndpointWrite((uint8_t)ep->Address,0,0U);
 8003004:	6823      	ldr	r3, [r4, #0]
 8003006:	460a      	mov	r2, r1
 8003008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300a:	4798      	blx	r3
 800300c:	f894 513c 	ldrb.w	r5, [r4, #316]	; 0x13c
      }
      else
      {
      }
      ep->InBytesAvailable = 0U;
 8003010:	f8df 9160 	ldr.w	r9, [pc, #352]	; 8003174 <USBD_SignalEndpointEvent_Handler+0x1d0>
 8003014:	232c      	movs	r3, #44	; 0x2c
 8003016:	fb03 4606 	mla	r6, r3, r6, r4
 800301a:	2200      	movs	r2, #0
      ep->InInUse = (uint8_t)0;
 800301c:	8933      	ldrh	r3, [r6, #8]
        device.Driver->EndpointWrite((uint8_t)ep->Address,0,0U);
      }
      else
      {
      }
      ep->InBytesAvailable = 0U;
 800301e:	61f2      	str	r2, [r6, #28]
      ep->InInUse = (uint8_t)0;
 8003020:	f362 1304 	bfi	r3, r2, #4, #1
 8003024:	8133      	strh	r3, [r6, #8]
      switch (device.CurrentEndpoint)
 8003026:	b92d      	cbnz	r5, 8003034 <USBD_SignalEndpointEvent_Handler+0x90>
 * In USBD_EP0_STATE_IN_STATUS state it starts a new read of setup packets and switches
 * to USBD_EP0_STATE_IDLE.
 */
static void USBD_HandleEP0_IN()
{
  if (USBD_EP0_STATE_IN_DATA == device.ep0_state)
 8003028:	f899 313b 	ldrb.w	r3, [r9, #315]	; 0x13b
 800302c:	2b02      	cmp	r3, #2
 800302e:	d078      	beq.n	8003122 <USBD_SignalEndpointEvent_Handler+0x17e>
  {
    /* Read zero length out data packet */
    device.Driver->EndpointReadStart((uint8_t)0,0U);
    device.ep0_state = USBD_EP0_STATE_OUT_STATUS;
  }
  else if (USBD_EP0_STATE_IN_STATUS == device.ep0_state)
 8003030:	2b03      	cmp	r3, #3
 8003032:	d04e      	beq.n	80030d2 <USBD_SignalEndpointEvent_Handler+0x12e>
      }
      break;
    default:
      break;
  }
  device.CurrentEndpoint = (uint8_t)temp_num;
 8003034:	f884 813c 	strb.w	r8, [r4, #316]	; 0x13c
  device.CurrentDirection = (uint8_t)temp_dir;
 8003038:	f884 713d 	strb.w	r7, [r4, #317]	; 0x13d
 800303c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  device.CurrentDirection = ep_addr & (uint8_t)ENDPOINT_DIR_MASK;
  /* choose what to do based on the event */
  switch (ep_event)
  {
    case XMC_USBD_EP_EVENT_SETUP:
      ep->OutInUse = 0U;
 8003040:	232c      	movs	r3, #44	; 0x2c
 8003042:	fb03 4305 	mla	r3, r3, r5, r4
 8003046:	891a      	ldrh	r2, [r3, #8]
 8003048:	f36f 02c3 	bfc	r2, #3, #1
 800304c:	811a      	strh	r2, [r3, #8]
      switch (device.CurrentEndpoint)
 800304e:	2d00      	cmp	r5, #0
 8003050:	d1f0      	bne.n	8003034 <USBD_SignalEndpointEvent_Handler+0x90>
static void USBD_HandleEP0_SETUP()
{
  /* read setup packet from ep0 */
  uint32_t ret_val;

  ret_val = (uint32_t)device.Driver->EndpointRead((uint8_t)0,(void*)&USB_ControlRequest,
 8003052:	6823      	ldr	r3, [r4, #0]
 8003054:	4e48      	ldr	r6, [pc, #288]	; (8003178 <USBD_SignalEndpointEvent_Handler+0x1d4>)
 8003056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003058:	4631      	mov	r1, r6
 800305a:	4628      	mov	r0, r5
 800305c:	2208      	movs	r2, #8
 800305e:	4798      	blx	r3
            (uint32_t)USBD_EP0_SETUP_PKT_SIZE);
  device.IsSetupRecieved = (uint8_t)true;
 8003060:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e

  if ((uint32_t)USBD_EP0_SETUP_PKT_SIZE == ret_val)
 8003064:	2808      	cmp	r0, #8
  /* read setup packet from ep0 */
  uint32_t ret_val;

  ret_val = (uint32_t)device.Driver->EndpointRead((uint8_t)0,(void*)&USB_ControlRequest,
            (uint32_t)USBD_EP0_SETUP_PKT_SIZE);
  device.IsSetupRecieved = (uint8_t)true;
 8003066:	f043 0302 	orr.w	r3, r3, #2
 800306a:	f884 313e 	strb.w	r3, [r4, #318]	; 0x13e

  if ((uint32_t)USBD_EP0_SETUP_PKT_SIZE == ret_val)
 800306e:	d1e1      	bne.n	8003034 <USBD_SignalEndpointEvent_Handler+0x90>
  {
    /* if length is zero we have only a in_status phase */
    if (0U == (uint32_t)USB_ControlRequest.wLength)
 8003070:	f8b6 9006 	ldrh.w	r9, [r6, #6]
 8003074:	fa1f f989 	uxth.w	r9, r9
 8003078:	f1b9 0f00 	cmp.w	r9, #0
 800307c:	d068      	beq.n	8003150 <USBD_SignalEndpointEvent_Handler+0x1ac>
      USBD_Handle_DeviceRequest();
      device.Driver->EndpointWrite((uint8_t)0, (uint8_t*)0, (uint32_t)0);
    }
    else
    {
      if (USB_ControlRequest.bmRequestType & CONTROL_REQTYPE_DIRECTION)
 800307e:	7833      	ldrb	r3, [r6, #0]
 8003080:	0619      	lsls	r1, r3, #24
 8003082:	d471      	bmi.n	8003168 <USBD_SignalEndpointEvent_Handler+0x1c4>
      }
      else
      {
        device.ep0_state = USBD_EP0_STATE_OUT_DATA;
        /* Do not process request here, first read data */
        device.Driver->EndpointReadStart((uint8_t)0, (uint32_t)USB_ControlRequest.wLength);
 8003084:	88f1      	ldrh	r1, [r6, #6]
 8003086:	6823      	ldr	r3, [r4, #0]
        device.ep0_state = USBD_EP0_STATE_IN_DATA;
        USBD_Handle_DeviceRequest();
      }
      else
      {
        device.ep0_state = USBD_EP0_STATE_OUT_DATA;
 8003088:	2204      	movs	r2, #4
        /* Do not process request here, first read data */
        device.Driver->EndpointReadStart((uint8_t)0, (uint32_t)USB_ControlRequest.wLength);
 800308a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        device.ep0_state = USBD_EP0_STATE_IN_DATA;
        USBD_Handle_DeviceRequest();
      }
      else
      {
        device.ep0_state = USBD_EP0_STATE_OUT_DATA;
 800308c:	f884 213b 	strb.w	r2, [r4, #315]	; 0x13b
        /* Do not process request here, first read data */
        device.Driver->EndpointReadStart((uint8_t)0, (uint32_t)USB_ControlRequest.wLength);
 8003090:	b289      	uxth	r1, r1
 8003092:	4628      	mov	r0, r5
 8003094:	4798      	blx	r3
 8003096:	e7cd      	b.n	8003034 <USBD_SignalEndpointEvent_Handler+0x90>
        default:
          break;
      }
      break;
    case XMC_USBD_EP_EVENT_OUT:
      ep->IsOutRecieved = 1U;
 8003098:	232c      	movs	r3, #44	; 0x2c
 800309a:	fb03 4305 	mla	r3, r3, r5, r4
 800309e:	4699      	mov	r9, r3
 80030a0:	891a      	ldrh	r2, [r3, #8]
 80030a2:	f042 0220 	orr.w	r2, r2, #32
 80030a6:	f829 2f08 	strh.w	r2, [r9, #8]!
      if (ep->OutBytesAvailable == 0U)
 80030aa:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80030ae:	b1da      	cbz	r2, 80030e8 <USBD_SignalEndpointEvent_Handler+0x144>
      {
        ep->OutOffset = 0U; /* clear offset, new data is there */
        ep->OutBytesAvailable = (uint32_t)device.Driver->EndpointRead((uint8_t)ep->Address,
                                ep->OutBuffer,ep->OutBufferLength);
      }
      ep->OutInUse = (uint8_t)0;
 80030b0:	232c      	movs	r3, #44	; 0x2c
 80030b2:	fb03 4606 	mla	r6, r3, r6, r4
 80030b6:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 8003174 <USBD_SignalEndpointEvent_Handler+0x1d0>
 80030ba:	8933      	ldrh	r3, [r6, #8]
 80030bc:	f36f 03c3 	bfc	r3, #3, #1
 80030c0:	8133      	strh	r3, [r6, #8]
      switch (device.CurrentEndpoint)
 80030c2:	2d00      	cmp	r5, #0
 80030c4:	d1b6      	bne.n	8003034 <USBD_SignalEndpointEvent_Handler+0x90>
 * USBD_EP0_STATE_OUT_DATA state, it handles the received data and starts a write
 * transaction for \ref USBD_EP0_STATE_IN_STATUS.
 */
static void USBD_HandleEP0_OUT()
{
  if (USBD_EP0_STATE_OUT_DATA == device.ep0_state)
 80030c6:	f899 313b 	ldrb.w	r3, [r9, #315]	; 0x13b
 80030ca:	2b04      	cmp	r3, #4
 80030cc:	d033      	beq.n	8003136 <USBD_SignalEndpointEvent_Handler+0x192>
    USBD_Handle_DeviceRequest();
    /* Zero length packet for status stage */
    device.Driver->EndpointWrite((uint8_t)0,(uint8_t*)0,(uint32_t)0);
    device.ep0_state = USBD_EP0_STATE_IN_STATUS;
  }
  else if (USBD_EP0_STATE_OUT_STATUS == device.ep0_state)
 80030ce:	2b05      	cmp	r3, #5
 80030d0:	d1b0      	bne.n	8003034 <USBD_SignalEndpointEvent_Handler+0x90>
    device.ep0_state = USBD_EP0_STATE_OUT_STATUS;
  }
  else if (USBD_EP0_STATE_IN_STATUS == device.ep0_state)
  {
    /* Request new setup packet */
    device.Driver->EndpointReadStart((uint8_t)device.Endpoints[0].Address,(uint32_t)USBD_EP0_3SETUP_PKT_SIZE);
 80030d2:	f8d9 3000 	ldr.w	r3, [r9]
 80030d6:	f899 0004 	ldrb.w	r0, [r9, #4]
 80030da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030dc:	2118      	movs	r1, #24
 80030de:	4798      	blx	r3
    device.ep0_state = USBD_EP0_STATE_IDLE;
 80030e0:	2301      	movs	r3, #1
 80030e2:	f889 313b 	strb.w	r3, [r9, #315]	; 0x13b
 80030e6:	e7a5      	b.n	8003034 <USBD_SignalEndpointEvent_Handler+0x90>
    case XMC_USBD_EP_EVENT_OUT:
      ep->IsOutRecieved = 1U;
      if (ep->OutBytesAvailable == 0U)
      {
        ep->OutOffset = 0U; /* clear offset, new data is there */
        ep->OutBytesAvailable = (uint32_t)device.Driver->EndpointRead((uint8_t)ep->Address,
 80030e8:	6821      	ldr	r1, [r4, #0]
      break;
    case XMC_USBD_EP_EVENT_OUT:
      ep->IsOutRecieved = 1U;
      if (ep->OutBytesAvailable == 0U)
      {
        ep->OutOffset = 0U; /* clear offset, new data is there */
 80030ea:	f8c9 2008 	str.w	r2, [r9, #8]
        ep->OutBytesAvailable = (uint32_t)device.Driver->EndpointRead((uint8_t)ep->Address,
 80030ee:	6acd      	ldr	r5, [r1, #44]	; 0x2c
 80030f0:	7918      	ldrb	r0, [r3, #4]
 80030f2:	6959      	ldr	r1, [r3, #20]
 80030f4:	699a      	ldr	r2, [r3, #24]
 80030f6:	47a8      	blx	r5
 80030f8:	f894 513c 	ldrb.w	r5, [r4, #316]	; 0x13c
 80030fc:	f8c9 0004 	str.w	r0, [r9, #4]
 8003100:	e7d6      	b.n	80030b0 <USBD_SignalEndpointEvent_Handler+0x10c>
      break;
    case XMC_USBD_EP_EVENT_IN:
      /* loop write transfers */
      if (ep->InDataLeft > 0U)
      {
        data_count = device.Driver->EndpointWrite((uint8_t)ep->Address,ep->InDataBuffer,ep->InDataLeft);
 8003102:	6821      	ldr	r1, [r4, #0]
 8003104:	7918      	ldrb	r0, [r3, #4]
 8003106:	6b0e      	ldr	r6, [r1, #48]	; 0x30
 8003108:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800310a:	f103 0528 	add.w	r5, r3, #40	; 0x28
 800310e:	47b0      	blx	r6
        ep->InDataLeft -= (uint32_t)data_count;
        ep->InDataBuffer += (uint32_t)data_count;
 8003110:	686a      	ldr	r2, [r5, #4]
    case XMC_USBD_EP_EVENT_IN:
      /* loop write transfers */
      if (ep->InDataLeft > 0U)
      {
        data_count = device.Driver->EndpointWrite((uint8_t)ep->Address,ep->InDataBuffer,ep->InDataLeft);
        ep->InDataLeft -= (uint32_t)data_count;
 8003112:	f8d9 3008 	ldr.w	r3, [r9, #8]
        ep->InDataBuffer += (uint32_t)data_count;
 8003116:	4402      	add	r2, r0
    case XMC_USBD_EP_EVENT_IN:
      /* loop write transfers */
      if (ep->InDataLeft > 0U)
      {
        data_count = device.Driver->EndpointWrite((uint8_t)ep->Address,ep->InDataBuffer,ep->InDataLeft);
        ep->InDataLeft -= (uint32_t)data_count;
 8003118:	1a1b      	subs	r3, r3, r0
        ep->InDataBuffer += (uint32_t)data_count;
 800311a:	606a      	str	r2, [r5, #4]
    case XMC_USBD_EP_EVENT_IN:
      /* loop write transfers */
      if (ep->InDataLeft > 0U)
      {
        data_count = device.Driver->EndpointWrite((uint8_t)ep->Address,ep->InDataBuffer,ep->InDataLeft);
        ep->InDataLeft -= (uint32_t)data_count;
 800311c:	f8c9 3008 	str.w	r3, [r9, #8]
        ep->InDataBuffer += (uint32_t)data_count;
        break;
 8003120:	e788      	b.n	8003034 <USBD_SignalEndpointEvent_Handler+0x90>
static void USBD_HandleEP0_IN()
{
  if (USBD_EP0_STATE_IN_DATA == device.ep0_state)
  {
    /* Read zero length out data packet */
    device.Driver->EndpointReadStart((uint8_t)0,0U);
 8003122:	f8d9 3000 	ldr.w	r3, [r9]
 8003126:	4628      	mov	r0, r5
 8003128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800312a:	4629      	mov	r1, r5
 800312c:	4798      	blx	r3
    device.ep0_state = USBD_EP0_STATE_OUT_STATUS;
 800312e:	2305      	movs	r3, #5
 8003130:	f889 313b 	strb.w	r3, [r9, #315]	; 0x13b
 8003134:	e77e      	b.n	8003034 <USBD_SignalEndpointEvent_Handler+0x90>
static void USBD_HandleEP0_OUT()
{
  if (USBD_EP0_STATE_OUT_DATA == device.ep0_state)
  {
    /* Now we have the data for handling the request */
    USBD_Handle_DeviceRequest();
 8003136:	f7ff fda7 	bl	8002c88 <USBD_Handle_DeviceRequest>
    /* Zero length packet for status stage */
    device.Driver->EndpointWrite((uint8_t)0,(uint8_t*)0,(uint32_t)0);
 800313a:	f8d9 3000 	ldr.w	r3, [r9]
 800313e:	4628      	mov	r0, r5
 8003140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003142:	4629      	mov	r1, r5
 8003144:	462a      	mov	r2, r5
 8003146:	4798      	blx	r3
    device.ep0_state = USBD_EP0_STATE_IN_STATUS;
 8003148:	2303      	movs	r3, #3
 800314a:	f889 313b 	strb.w	r3, [r9, #315]	; 0x13b
 800314e:	e771      	b.n	8003034 <USBD_SignalEndpointEvent_Handler+0x90>
  if ((uint32_t)USBD_EP0_SETUP_PKT_SIZE == ret_val)
  {
    /* if length is zero we have only a in_status phase */
    if (0U == (uint32_t)USB_ControlRequest.wLength)
    {
      device.ep0_state = USBD_EP0_STATE_IN_STATUS;
 8003150:	2303      	movs	r3, #3
 8003152:	f884 313b 	strb.w	r3, [r4, #315]	; 0x13b
      USBD_Handle_DeviceRequest();
 8003156:	f7ff fd97 	bl	8002c88 <USBD_Handle_DeviceRequest>
      device.Driver->EndpointWrite((uint8_t)0, (uint8_t*)0, (uint32_t)0);
 800315a:	6823      	ldr	r3, [r4, #0]
 800315c:	4648      	mov	r0, r9
 800315e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003160:	4649      	mov	r1, r9
 8003162:	464a      	mov	r2, r9
 8003164:	4798      	blx	r3
 8003166:	e765      	b.n	8003034 <USBD_SignalEndpointEvent_Handler+0x90>
    }
    else
    {
      if (USB_ControlRequest.bmRequestType & CONTROL_REQTYPE_DIRECTION)
      {
        device.ep0_state = USBD_EP0_STATE_IN_DATA;
 8003168:	2302      	movs	r3, #2
 800316a:	f884 313b 	strb.w	r3, [r4, #315]	; 0x13b
        USBD_Handle_DeviceRequest();
 800316e:	f7ff fd8b 	bl	8002c88 <USBD_Handle_DeviceRequest>
 8003172:	e75f      	b.n	8003034 <USBD_SignalEndpointEvent_Handler+0x90>
 8003174:	1fff15e4 	.word	0x1fff15e4
 8003178:	1fff13dc 	.word	0x1fff13dc

0800317c <USBD_Init>:
 * Intializes the USB driver core data structures and sets it into default
 * state. Afterwards it initializes the USB device controller driver and prepare
 *  it for connection via USBD_Connect.
 */
USBD_STATUS_t USBD_Init(USBD_t *handle)
{
 800317c:	b570      	push	{r4, r5, r6, lr}
	/* Disable USB to resolve the disconnect issue on self powered devices.
	 * Later in the XMC_USBD_Init() it enables the USB.
	 */
	XMC_USBD_Disable();

	memset(&device,0x0,sizeof(USB_Device_t));
 800317e:	4c3c      	ldr	r4, [pc, #240]	; (8003270 <USBD_Init+0xf4>)
 * Intializes the USB driver core data structures and sets it into default
 * state. Afterwards it initializes the USB device controller driver and prepare
 *  it for connection via USBD_Connect.
 */
USBD_STATUS_t USBD_Init(USBD_t *handle)
{
 8003180:	4605      	mov	r5, r0


	/* Disable USB to resolve the disconnect issue on self powered devices.
	 * Later in the XMC_USBD_Init() it enables the USB.
	 */
	XMC_USBD_Disable();
 8003182:	f7fe ffb5 	bl	80020f0 <XMC_USBD_Disable>

	memset(&device,0x0,sizeof(USB_Device_t));
 8003186:	2100      	movs	r1, #0
 8003188:	f44f 72a2 	mov.w	r2, #324	; 0x144
 800318c:	4620      	mov	r0, r4
 800318e:	f009 fa14 	bl	800c5ba <memset>
	USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
 8003192:	4b38      	ldr	r3, [pc, #224]	; (8003274 <USBD_Init+0xf8>)
	device.Driver = &Driver_USBD0;
 8003194:	4838      	ldr	r0, [pc, #224]	; (8003278 <USBD_Init+0xfc>)
 8003196:	6020      	str	r0, [r4, #0]
	device.Endpoints[0].InBuffer = endpoint0_in_buffer;
	device.Endpoints[0].InBufferLength = USBD_EP0_BUF_SIZE;
	device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
	device.Endpoints[0].OutBufferLength = USBD_EP0_BUF_SIZE;
	device.Endpoints[0].Direction = (uint8_t)0;
	device.Endpoints[0].IsConfigured = (uint8_t)1;
 8003198:	2601      	movs	r6, #1
	 * Later in the XMC_USBD_Init() it enables the USB.
	 */
	XMC_USBD_Disable();

	memset(&device,0x0,sizeof(USB_Device_t));
	USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
 800319a:	2000      	movs	r0, #0
 800319c:	7018      	strb	r0, [r3, #0]
	device.Endpoints[0].InBuffer = endpoint0_in_buffer;
	device.Endpoints[0].InBufferLength = USBD_EP0_BUF_SIZE;
	device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
	device.Endpoints[0].OutBufferLength = USBD_EP0_BUF_SIZE;
	device.Endpoints[0].Direction = (uint8_t)0;
	device.Endpoints[0].IsConfigured = (uint8_t)1;
 800319e:	7226      	strb	r6, [r4, #8]
	device.Endpoints[0].IsEnabled = (uint8_t)1;
 80031a0:	8923      	ldrh	r3, [r4, #8]
	USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
	device.Driver = &Driver_USBD0;
	device.ep0_state = USBD_EP0_STATE_IDLE;
	device.Endpoints[0].InBuffer = endpoint0_in_buffer;
	device.Endpoints[0].InBufferLength = USBD_EP0_BUF_SIZE;
	device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 80031a2:	4a36      	ldr	r2, [pc, #216]	; (800327c <USBD_Init+0x100>)
 80031a4:	6162      	str	r2, [r4, #20]
	device.Endpoints[0].OutBufferLength = USBD_EP0_BUF_SIZE;
	device.Endpoints[0].Direction = (uint8_t)0;
	device.Endpoints[0].IsConfigured = (uint8_t)1;
	device.Endpoints[0].IsEnabled = (uint8_t)1;
 80031a6:	f043 0302 	orr.w	r3, r3, #2
 80031aa:	8123      	strh	r3, [r4, #8]
	device.Endpoints[0].MaxPacketSize = (uint8_t)USBD_EP0_MAX_PKT_SIZE;
 80031ac:	8923      	ldrh	r3, [r4, #8]

	memset(&device,0x0,sizeof(USB_Device_t));
	USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
	device.Driver = &Driver_USBD0;
	device.ep0_state = USBD_EP0_STATE_IDLE;
	device.Endpoints[0].InBuffer = endpoint0_in_buffer;
 80031ae:	4934      	ldr	r1, [pc, #208]	; (8003280 <USBD_Init+0x104>)
 80031b0:	6221      	str	r1, [r4, #32]
	device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
	device.Endpoints[0].OutBufferLength = USBD_EP0_BUF_SIZE;
	device.Endpoints[0].Direction = (uint8_t)0;
	device.Endpoints[0].IsConfigured = (uint8_t)1;
	device.Endpoints[0].IsEnabled = (uint8_t)1;
	device.Endpoints[0].MaxPacketSize = (uint8_t)USBD_EP0_MAX_PKT_SIZE;
 80031b2:	2240      	movs	r2, #64	; 0x40
 80031b4:	f362 138c 	bfi	r3, r2, #6, #7
 80031b8:	8123      	strh	r3, [r4, #8]

	if ((handle->event_cb->control_request == 0) ||
 80031ba:	692b      	ldr	r3, [r5, #16]
 80031bc:	68d9      	ldr	r1, [r3, #12]
	XMC_USBD_Disable();

	memset(&device,0x0,sizeof(USB_Device_t));
	USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
	device.Driver = &Driver_USBD0;
	device.ep0_state = USBD_EP0_STATE_IDLE;
 80031be:	f884 613b 	strb.w	r6, [r4, #315]	; 0x13b
	device.Endpoints[0].InBuffer = endpoint0_in_buffer;
	device.Endpoints[0].InBufferLength = USBD_EP0_BUF_SIZE;
 80031c2:	f44f 7280 	mov.w	r2, #256	; 0x100
	XMC_USBD_Disable();

	memset(&device,0x0,sizeof(USB_Device_t));
	USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
	device.Driver = &Driver_USBD0;
	device.ep0_state = USBD_EP0_STATE_IDLE;
 80031c6:	4630      	mov	r0, r6
	device.Endpoints[0].InBuffer = endpoint0_in_buffer;
	device.Endpoints[0].InBufferLength = USBD_EP0_BUF_SIZE;
 80031c8:	6262      	str	r2, [r4, #36]	; 0x24
	device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
	device.Endpoints[0].OutBufferLength = USBD_EP0_BUF_SIZE;
 80031ca:	61a2      	str	r2, [r4, #24]
	device.Endpoints[0].Direction = (uint8_t)0;
	device.Endpoints[0].IsConfigured = (uint8_t)1;
	device.Endpoints[0].IsEnabled = (uint8_t)1;
	device.Endpoints[0].MaxPacketSize = (uint8_t)USBD_EP0_MAX_PKT_SIZE;

	if ((handle->event_cb->control_request == 0) ||
 80031cc:	b321      	cbz	r1, 8003218 <USBD_Init+0x9c>
 80031ce:	695a      	ldr	r2, [r3, #20]
 80031d0:	b312      	cbz	r2, 8003218 <USBD_Init+0x9c>
	    (handle->event_cb->get_descriptor == 0) ||
 80031d2:	689a      	ldr	r2, [r3, #8]
 80031d4:	b302      	cbz	r2, 8003218 <USBD_Init+0x9c>
	{
	  status = USBD_STATUS_FAILURE;
	}
	else
	{
	  device.events = handle->event_cb;
 80031d6:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140

	  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_USB);
 80031da:	f7fd f93f 	bl	800045c <XMC_SCU_CLOCK_EnableClock>

	  /* First initalize the device */
	  handle->usb_init.cb_xmc_device_event = USBD_SignalDeviceEventHandler;
	  handle->usb_init.cb_endpoint_event = USBD_SignalEndpointEvent_Handler;

	  status = (USBD_STATUS_t)device.Driver->Initialize(&handle->usb_init);
 80031de:	6823      	ldr	r3, [r4, #0]
	  device.events = handle->event_cb;

	  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_USB);

	  /* First initalize the device */
	  handle->usb_init.cb_xmc_device_event = USBD_SignalDeviceEventHandler;
 80031e0:	4928      	ldr	r1, [pc, #160]	; (8003284 <USBD_Init+0x108>)
	  handle->usb_init.cb_endpoint_event = USBD_SignalEndpointEvent_Handler;
 80031e2:	4a29      	ldr	r2, [pc, #164]	; (8003288 <USBD_Init+0x10c>)

	  status = (USBD_STATUS_t)device.Driver->Initialize(&handle->usb_init);
 80031e4:	685b      	ldr	r3, [r3, #4]
	  device.events = handle->event_cb;

	  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_USB);

	  /* First initalize the device */
	  handle->usb_init.cb_xmc_device_event = USBD_SignalDeviceEventHandler;
 80031e6:	6069      	str	r1, [r5, #4]
	  handle->usb_init.cb_endpoint_event = USBD_SignalEndpointEvent_Handler;
 80031e8:	60aa      	str	r2, [r5, #8]

	  status = (USBD_STATUS_t)device.Driver->Initialize(&handle->usb_init);
 80031ea:	4628      	mov	r0, r5
 80031ec:	4798      	blx	r3
	  if (USBD_STATUS_SUCCESS == status)
 80031ee:	4605      	mov	r5, r0
 80031f0:	b1a8      	cbz	r0, 800321e <USBD_Init+0xa2>
	       (uint16_t)XMC_USBD_MAX_PACKET_SIZE);
	  }

	  if (USBD_STATUS_SUCCESS != status)
	  {
	  XMC_USBD_Disable();
 80031f2:	f7fe ff7d 	bl	80020f0 <XMC_USBD_Disable>
	  if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->Uninitialize())
 80031f6:	6823      	ldr	r3, [r4, #0]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	4798      	blx	r3
 80031fc:	b950      	cbnz	r0, 8003214 <USBD_Init+0x98>
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031fe:	4b23      	ldr	r3, [pc, #140]	; (800328c <USBD_Init+0x110>)
 8003200:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003204:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003208:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800320c:	f3bf 8f4f 	dsb	sy
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8003210:	f3bf 8f6f 	isb	sy
	  }
	}


	return status;
}
 8003214:	4628      	mov	r0, r5
 8003216:	bd70      	pop	{r4, r5, r6, pc}

	if ((handle->event_cb->control_request == 0) ||
	    (handle->event_cb->get_descriptor == 0) ||
	    (handle->event_cb->config_changed == 0))
	{
	  status = USBD_STATUS_FAILURE;
 8003218:	4605      	mov	r5, r0
	  }
	}


	return status;
}
 800321a:	4628      	mov	r0, r5
 800321c:	bd70      	pop	{r4, r5, r6, pc}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800321e:	4b1c      	ldr	r3, [pc, #112]	; (8003290 <USBD_Init+0x114>)
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003226:	f1c3 0107 	rsb	r1, r3, #7
 800322a:	2906      	cmp	r1, #6
 800322c:	bf28      	it	cs
 800322e:	2106      	movcs	r1, #6
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003230:	b1db      	cbz	r3, 800326a <USBD_Init+0xee>
 8003232:	1e5a      	subs	r2, r3, #1

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003234:	2301      	movs	r3, #1
 8003236:	408b      	lsls	r3, r1
 8003238:	3b01      	subs	r3, #1
 800323a:	f003 033b 	and.w	r3, r3, #59	; 0x3b
 800323e:	4093      	lsls	r3, r2
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4a12      	ldr	r2, [pc, #72]	; (800328c <USBD_Init+0x110>)
 8003244:	b2db      	uxtb	r3, r3
 8003246:	f882 336b 	strb.w	r3, [r2, #875]	; 0x36b
	  {
	  /* Enable Interrupts in NVIC */
	  USB_EnableUSBInterrupt();

	  /* then configure endpoint 0 */
	  status = (USBD_STATUS_t)device.Driver->EndpointConfigure((uint8_t)0,XMC_USBD_ENDPOINT_TYPE_CONTROL,
 800324a:	6823      	ldr	r3, [r4, #0]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800324c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003250:	2000      	movs	r0, #0
 8003252:	f8c2 118c 	str.w	r1, [r2, #396]	; 0x18c
 8003256:	69db      	ldr	r3, [r3, #28]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003258:	60d1      	str	r1, [r2, #12]
 800325a:	4601      	mov	r1, r0
 800325c:	2240      	movs	r2, #64	; 0x40
 800325e:	4798      	blx	r3
	       (uint16_t)XMC_USBD_MAX_PACKET_SIZE);
	  }

	  if (USBD_STATUS_SUCCESS != status)
 8003260:	4605      	mov	r5, r0
 8003262:	2800      	cmp	r0, #0
 8003264:	d1c5      	bne.n	80031f2 <USBD_Init+0x76>
	  }
	}


	return status;
}
 8003266:	4628      	mov	r0, r5
 8003268:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800326a:	461a      	mov	r2, r3
 800326c:	e7e2      	b.n	8003234 <USBD_Init+0xb8>
 800326e:	bf00      	nop
 8003270:	1fff15e4 	.word	0x1fff15e4
 8003274:	1fff13d9 	.word	0x1fff13d9
 8003278:	0800c7dc 	.word	0x0800c7dc
 800327c:	1fff14e4 	.word	0x1fff14e4
 8003280:	1fff13e4 	.word	0x1fff13e4
 8003284:	0800295d 	.word	0x0800295d
 8003288:	08002fa5 	.word	0x08002fa5
 800328c:	e000e100 	.word	0xe000e100
 8003290:	e000ed00 	.word	0xe000ed00

08003294 <USBD_Connect>:
 * Tell the USB device controller driver to connect to the bus. Successful connection will be shown
 * through update of the device status ( USB_DeviceState) and a firing of the USB device connect event.
 */
USBD_STATUS_t USBD_Connect(void)
{
  return (USBD_STATUS_t)device.Driver->DeviceConnect();
 8003294:	4b01      	ldr	r3, [pc, #4]	; (800329c <USBD_Connect+0x8>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	4718      	bx	r3
 800329c:	1fff15e4 	.word	0x1fff15e4

080032a0 <USBD_IsEnumDone>:
 * Check with the USB device controller driver if the enumeration is done.
 * Returns 1 on completion of enumeration.
 */
uint32_t USBD_IsEnumDone(void)
{
  return device.Driver->IsEnumDone();
 80032a0:	4b01      	ldr	r3, [pc, #4]	; (80032a8 <USBD_IsEnumDone+0x8>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a6:	4718      	bx	r3
 80032a8:	1fff15e4 	.word	0x1fff15e4

080032ac <USBD_SetEndpointBuffer>:
  XMC_ASSERT("USBD_SetEndpointBuffer: invalid buffer", (buf != NULL));

  number = (uint32_t)addr & (uint32_t)ENDPOINT_EPNUM_MASK;
  XMC_ASSERT("USBD_SetEndpointBuffer: invalid ep address", (number < (uint8_t)USBD_MAX_NUM_EPS));

  if (addr & (uint8_t)ENDPOINT_DIR_MASK)
 80032ac:	f010 0f80 	tst.w	r0, #128	; 0x80
 *
 * The user has to ensure that an endpoint has a valid buffer for proper data transfer.
 *
 */
void USBD_SetEndpointBuffer(uint8_t addr, uint8_t *buf, uint16_t len)
{
 80032b0:	b410      	push	{r4}
  number = (uint32_t)addr & (uint32_t)ENDPOINT_EPNUM_MASK;
  XMC_ASSERT("USBD_SetEndpointBuffer: invalid ep address", (number < (uint8_t)USBD_MAX_NUM_EPS));

  if (addr & (uint8_t)ENDPOINT_DIR_MASK)
  {
    device.Endpoints[number].InBuffer = buf;
 80032b2:	4b0a      	ldr	r3, [pc, #40]	; (80032dc <USBD_SetEndpointBuffer+0x30>)
void USBD_SetEndpointBuffer(uint8_t addr, uint8_t *buf, uint16_t len)
{
  uint32_t number;
  XMC_ASSERT("USBD_SetEndpointBuffer: invalid buffer", (buf != NULL));

  number = (uint32_t)addr & (uint32_t)ENDPOINT_EPNUM_MASK;
 80032b4:	f000 040f 	and.w	r4, r0, #15
  XMC_ASSERT("USBD_SetEndpointBuffer: invalid ep address", (number < (uint8_t)USBD_MAX_NUM_EPS));

  if (addr & (uint8_t)ENDPOINT_DIR_MASK)
  {
    device.Endpoints[number].InBuffer = buf;
 80032b8:	f04f 002c 	mov.w	r0, #44	; 0x2c
  XMC_ASSERT("USBD_SetEndpointBuffer: invalid buffer", (buf != NULL));

  number = (uint32_t)addr & (uint32_t)ENDPOINT_EPNUM_MASK;
  XMC_ASSERT("USBD_SetEndpointBuffer: invalid ep address", (number < (uint8_t)USBD_MAX_NUM_EPS));

  if (addr & (uint8_t)ENDPOINT_DIR_MASK)
 80032bc:	d106      	bne.n	80032cc <USBD_SetEndpointBuffer+0x20>
    device.Endpoints[number].InBuffer = buf;
    device.Endpoints[number].InBufferLength = len;
  }
  else
  {
    device.Endpoints[number].OutBuffer = buf;
 80032be:	fb00 3304 	mla	r3, r0, r4, r3
    device.Endpoints[number].OutBufferLength = len;
  }

}
 80032c2:	f85d 4b04 	ldr.w	r4, [sp], #4
    device.Endpoints[number].InBuffer = buf;
    device.Endpoints[number].InBufferLength = len;
  }
  else
  {
    device.Endpoints[number].OutBuffer = buf;
 80032c6:	6159      	str	r1, [r3, #20]
    device.Endpoints[number].OutBufferLength = len;
 80032c8:	619a      	str	r2, [r3, #24]
  }

}
 80032ca:	4770      	bx	lr
  number = (uint32_t)addr & (uint32_t)ENDPOINT_EPNUM_MASK;
  XMC_ASSERT("USBD_SetEndpointBuffer: invalid ep address", (number < (uint8_t)USBD_MAX_NUM_EPS));

  if (addr & (uint8_t)ENDPOINT_DIR_MASK)
  {
    device.Endpoints[number].InBuffer = buf;
 80032cc:	fb00 3404 	mla	r4, r0, r4, r3
 80032d0:	6221      	str	r1, [r4, #32]
    device.Endpoints[number].InBufferLength = len;
 80032d2:	6262      	str	r2, [r4, #36]	; 0x24
  {
    device.Endpoints[number].OutBuffer = buf;
    device.Endpoints[number].OutBufferLength = len;
  }

}
 80032d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	1fff15e4 	.word	0x1fff15e4

080032e0 <USB0_0_IRQHandler>:
 * This function gets called, if a USB exception (interrupt) was thrown and
 * dispatches it to XMC_USBD_IRQHandler.
 */
void USB0_0_IRQHandler(void)
{
  XMC_USBD_IRQHandler(&(USBD_handle->usb_init));
 80032e0:	4b01      	ldr	r3, [pc, #4]	; (80032e8 <USB0_0_IRQHandler+0x8>)
 80032e2:	6818      	ldr	r0, [r3, #0]
 80032e4:	f7fe ba98 	b.w	8001818 <XMC_USBD_IRQHandler>
 80032e8:	1ffed034 	.word	0x1ffed034

080032ec <UART_Init>:
  XMC_ASSERT("UART_Init : UART APP handle invalid", (((handle != NULL)&&
      (handle->config != NULL)) &&((handle->config->fptr_uart_config != NULL)&&
      (handle->runtime != NULL))))

  /*Initialize the multiplexers required for UART configuration*/
  status = handle->config->fptr_uart_config();
 80032ec:	6843      	ldr	r3, [r0, #4]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	4718      	bx	r3
 80032f2:	bf00      	nop

080032f4 <UART_lTransmitHandler>:
 *  * param[in]  handle UART APP handle pointer of type UART_t*
 *
 *  * return void
 */
void UART_lTransmitHandler(const UART_t * const handle)
{
 80032f4:	b570      	push	{r4, r5, r6, lr}
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
 80032f6:	6884      	ldr	r4, [r0, #8]

  if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 80032f8:	68e3      	ldr	r3, [r4, #12]
 80032fa:	68a2      	ldr	r2, [r4, #8]
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d21b      	bcs.n	8003338 <UART_lTransmitHandler+0x44>
  {
    if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 8003300:	6842      	ldr	r2, [r0, #4]
 8003302:	f892 202b 	ldrb.w	r2, [r2, #43]	; 0x2b
 8003306:	4605      	mov	r5, r0
 8003308:	2a00      	cmp	r2, #0
 800330a:	d035      	beq.n	8003378 <UART_lTransmitHandler+0x84>
    {
      /*When Transmit FIFO is enabled*/
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
 800330c:	6800      	ldr	r0, [r0, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 800330e:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
 8003312:	04d2      	lsls	r2, r2, #19
 8003314:	d503      	bpl.n	800331e <UART_lTransmitHandler+0x2a>
 8003316:	e038      	b.n	800338a <UART_lTransmitHandler+0x96>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8003318:	68a2      	ldr	r2, [r4, #8]
 800331a:	429a      	cmp	r2, r3
 800331c:	d924      	bls.n	8003368 <UART_lTransmitHandler+0x74>
        {
          /*Load the FIFO byte by byte till either FIFO is full or all data is loaded*/
          XMC_UART_CH_Transmit(handle->channel,(uint16_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
 800331e:	6822      	ldr	r2, [r4, #0]
 8003320:	5cd1      	ldrb	r1, [r2, r3]
 8003322:	f7fd fd5b 	bl	8000ddc <XMC_UART_CH_Transmit>
  {
    if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
    {
      /*When Transmit FIFO is enabled*/
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
 8003326:	6828      	ldr	r0, [r5, #0]
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
        {
          /*Load the FIFO byte by byte till either FIFO is full or all data is loaded*/
          XMC_UART_CH_Transmit(handle->channel,(uint16_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
          (ptr_runtime->tx_data_index)++;
 8003328:	68e3      	ldr	r3, [r4, #12]
 800332a:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
 800332e:	3301      	adds	r3, #1
  {
    if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
    {
      /*When Transmit FIFO is enabled*/
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
 8003330:	04d6      	lsls	r6, r2, #19
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
        {
          /*Load the FIFO byte by byte till either FIFO is full or all data is loaded*/
          XMC_UART_CH_Transmit(handle->channel,(uint16_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
          (ptr_runtime->tx_data_index)++;
 8003332:	60e3      	str	r3, [r4, #12]
  {
    if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
    {
      /*When Transmit FIFO is enabled*/
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
 8003334:	d5f0      	bpl.n	8003318 <UART_lTransmitHandler+0x24>
 8003336:	bd70      	pop	{r4, r5, r6, pc}
      (ptr_runtime->tx_data_index)++;
    }
  }
  else
  {
    if (XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel) == true)
 8003338:	6802      	ldr	r2, [r0, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
 800333a:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
 800333e:	0519      	lsls	r1, r3, #20
 8003340:	d512      	bpl.n	8003368 <UART_lTransmitHandler+0x74>
    {
      if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 8003342:	6841      	ldr	r1, [r0, #4]
 8003344:	f891 302b 	ldrb.w	r3, [r1, #43]	; 0x2b
 8003348:	b97b      	cbnz	r3, 800336a <UART_lTransmitHandler+0x76>
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
*/
__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->CCR &= (uint32_t)~event;
 800334a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800334c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003350:	6413      	str	r3, [r2, #64]	; 0x40
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8003352:	6b93      	ldr	r3, [r2, #56]	; 0x38
        /*Disable the standard transmit event*/
        XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
      }

      /*Wait for the transmit buffer to be free to ensure that all data is transmitted*/
      while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8003354:	061b      	lsls	r3, r3, #24
 8003356:	d4fc      	bmi.n	8003352 <UART_lTransmitHandler+0x5e>
      }
      /*All data is transmitted*/
      ptr_runtime->tx_busy = false;
      ptr_runtime->tx_data = NULL;

      if (handle->config->tx_cbhandler != NULL)
 8003358:	688a      	ldr	r2, [r1, #8]
      while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
      {

      }
      /*All data is transmitted*/
      ptr_runtime->tx_busy = false;
 800335a:	2300      	movs	r3, #0
 800335c:	7623      	strb	r3, [r4, #24]
      ptr_runtime->tx_data = NULL;
 800335e:	6023      	str	r3, [r4, #0]

      if (handle->config->tx_cbhandler != NULL)
 8003360:	b112      	cbz	r2, 8003368 <UART_lTransmitHandler+0x74>
        /*Execute the callback function provided in the UART APP UI*/
        handle->config->tx_cbhandler();
      }
    }
  }
}
 8003362:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      ptr_runtime->tx_data = NULL;

      if (handle->config->tx_cbhandler != NULL)
      {
        /*Execute the callback function provided in the UART APP UI*/
        handle->config->tx_cbhandler();
 8003366:	4710      	bx	r2
 8003368:	bd70      	pop	{r4, r5, r6, pc}
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->TBCTR &= (uint32_t)~event;
 800336a:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
 800336e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003372:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
 8003376:	e7ec      	b.n	8003352 <UART_lTransmitHandler+0x5e>
      }
    }
    else
    {
      /*When Transmit FIFO is disabled*/
      XMC_UART_CH_Transmit(handle->channel,(uint16_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
 8003378:	6822      	ldr	r2, [r4, #0]
 800337a:	6800      	ldr	r0, [r0, #0]
 800337c:	5cd1      	ldrb	r1, [r2, r3]
 800337e:	f7fd fd2d 	bl	8000ddc <XMC_UART_CH_Transmit>
      (ptr_runtime->tx_data_index)++;
 8003382:	68e3      	ldr	r3, [r4, #12]
 8003384:	3301      	adds	r3, #1
 8003386:	60e3      	str	r3, [r4, #12]
 8003388:	bd70      	pop	{r4, r5, r6, pc}
 800338a:	bd70      	pop	{r4, r5, r6, pc}

0800338c <UART_lReceiveHandler>:
 */
void UART_lReceiveHandler(const UART_t * const handle)
{
  UART_RUNTIME_t * ptr_runtime = handle->runtime;

  if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 800338c:	6843      	ldr	r3, [r0, #4]
 800338e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 * param[in]  handle UART APP handle pointer of type UART_t*
 *
 * return void
 */
void UART_lReceiveHandler(const UART_t * const handle)
{
 8003392:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003396:	4606      	mov	r6, r0
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
 8003398:	6885      	ldr	r5, [r0, #8]

  if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 800339a:	b343      	cbz	r3, 80033ee <UART_lReceiveHandler+0x62>
 800339c:	696c      	ldr	r4, [r5, #20]
 800339e:	692b      	ldr	r3, [r5, #16]
 80033a0:	6800      	ldr	r0, [r0, #0]
 80033a2:	e001      	b.n	80033a8 <UART_lReceiveHandler+0x1c>
        /*Read all the content of Receive FIFO */
        ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
        (ptr_runtime->rx_data_index)++;
      }

      if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 80033a4:	429c      	cmp	r4, r3
 80033a6:	d010      	beq.n	80033ca <UART_lReceiveHandler+0x3e>
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
 80033a8:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
  UART_RUNTIME_t * ptr_runtime = handle->runtime;

  if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
  {
    /*When Receive FIFO is enabled*/
    while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
 80033ac:	0712      	lsls	r2, r2, #28
 80033ae:	d41a      	bmi.n	80033e6 <UART_lReceiveHandler+0x5a>
    {
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 80033b0:	42a3      	cmp	r3, r4
 80033b2:	d9f7      	bls.n	80033a4 <UART_lReceiveHandler+0x18>
      {
        /*Read all the content of Receive FIFO */
        ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
 80033b4:	686f      	ldr	r7, [r5, #4]
 80033b6:	f7fd fd23 	bl	8000e00 <XMC_UART_CH_GetReceivedData>
 80033ba:	5538      	strb	r0, [r7, r4]
        (ptr_runtime->rx_data_index)++;
 80033bc:	696c      	ldr	r4, [r5, #20]
 80033be:	692b      	ldr	r3, [r5, #16]
 80033c0:	6830      	ldr	r0, [r6, #0]
 80033c2:	3401      	adds	r4, #1
      }

      if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 80033c4:	429c      	cmp	r4, r3
    {
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
      {
        /*Read all the content of Receive FIFO */
        ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
        (ptr_runtime->rx_data_index)++;
 80033c6:	616c      	str	r4, [r5, #20]
      }

      if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 80033c8:	d1ee      	bne.n	80033a8 <UART_lReceiveHandler+0x1c>
      {
        /*Reception complete*/
        ptr_runtime->rx_busy = false;
 80033ca:	2300      	movs	r3, #0
 80033cc:	766b      	strb	r3, [r5, #25]
        /*Disable both standard receive and alternative receive FIFO events*/
        XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,
            (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
            (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
        if (handle->config->rx_cbhandler != NULL)
 80033ce:	6872      	ldr	r2, [r6, #4]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->RBCTR &= (uint32_t)~event;
 80033d0:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 80033d4:	68d2      	ldr	r2, [r2, #12]
 80033d6:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80033da:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 80033de:	b122      	cbz	r2, 80033ea <UART_lReceiveHandler+0x5e>
        {
          /*Execute the 'End of reception' callback function*/
          handle->config->rx_cbhandler();
 80033e0:	4790      	blx	r2
 80033e2:	696c      	ldr	r4, [r5, #20]
 80033e4:	692b      	ldr	r3, [r5, #16]
        }
        break;
      }
    }
    /*Set the trigger limit if data still to be received*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 80033e6:	429c      	cmp	r4, r3
 80033e8:	d315      	bcc.n	8003416 <UART_lReceiveHandler+0x8a>
 80033ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    }
  }
  else
  {
    /*When RxFIFO is disabled*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 80033ee:	696c      	ldr	r4, [r5, #20]
 80033f0:	692b      	ldr	r3, [r5, #16]
 80033f2:	429c      	cmp	r4, r3
 80033f4:	d321      	bcc.n	800343a <UART_lReceiveHandler+0xae>
    {
      ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
      (ptr_runtime->rx_data_index)++;
    }

    if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 80033f6:	429c      	cmp	r4, r3
 80033f8:	d1f7      	bne.n	80033ea <UART_lReceiveHandler+0x5e>
    {
      /*Reception complete*/
      ptr_runtime->rx_busy = false;
      /*Disable both standard receive and alternative receive FIFO events*/
      XMC_USIC_CH_DisableEvent(handle->channel,
 80033fa:	6832      	ldr	r2, [r6, #0]
          (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE));

      if (handle->config->rx_cbhandler != NULL)
 80033fc:	6871      	ldr	r1, [r6, #4]
    }

    if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
    {
      /*Reception complete*/
      ptr_runtime->rx_busy = false;
 80033fe:	2300      	movs	r3, #0
 8003400:	766b      	strb	r3, [r5, #25]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
*/
__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->CCR &= (uint32_t)~event;
 8003402:	6c13      	ldr	r3, [r2, #64]	; 0x40
      /*Disable both standard receive and alternative receive FIFO events*/
      XMC_USIC_CH_DisableEvent(handle->channel,
          (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE));

      if (handle->config->rx_cbhandler != NULL)
 8003404:	68c9      	ldr	r1, [r1, #12]
 8003406:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800340a:	6413      	str	r3, [r2, #64]	; 0x40
 800340c:	2900      	cmp	r1, #0
 800340e:	d0ec      	beq.n	80033ea <UART_lReceiveHandler+0x5e>
        /*Execute the 'End of reception' callback function*/
        handle->config->rx_cbhandler();
      }
    }
  }
}
 8003410:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE));

      if (handle->config->rx_cbhandler != NULL)
      {
        /*Execute the 'End of reception' callback function*/
        handle->config->rx_cbhandler();
 8003414:	4708      	bx	r1
 8003416:	e896 0005 	ldmia.w	r6, {r0, r2}
{
  uint32_t fifo_size;
  uint32_t ret_limit_val = 0U;

  /*Get FIFO size in bytes*/
  fifo_size = (uint32_t)(0x01UL << (uint8_t)(handle->config->rx_fifo_size));
 800341a:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 800341e:	2201      	movs	r2, #1
      }
    }
    /*Set the trigger limit if data still to be received*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
    {
      UART_lReconfigureRxFIFO(handle,
 8003420:	1b1c      	subs	r4, r3, r4
{
  uint32_t fifo_size;
  uint32_t ret_limit_val = 0U;

  /*Get FIFO size in bytes*/
  fifo_size = (uint32_t)(0x01UL << (uint8_t)(handle->config->rx_fifo_size));
 8003422:	fa02 f301 	lsl.w	r3, r2, r1
  /*If data size is more than FIFO size, configure the limit to the FIFO size*/
  if (data_size < fifo_size)
 8003426:	429c      	cmp	r4, r3
  {
    ret_limit_val = (uint32_t)(data_size - 1U);
 8003428:	bf34      	ite	cc
 800342a:	f104 32ff 	addcc.w	r2, r4, #4294967295
  }
  else
  {
    ret_limit_val = (uint32_t)(fifo_size - 1U);
 800342e:	f103 32ff 	addcs.w	r2, r3, #4294967295
        /*Execute the 'End of reception' callback function*/
        handle->config->rx_cbhandler();
      }
    }
  }
}
 8003432:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  else
  {
    ret_limit_val = (uint32_t)(fifo_size - 1U);
  }
  /*Set the limit value*/
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel,
 8003436:	f7fe bf1b 	b.w	8002270 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>
  else
  {
    /*When RxFIFO is disabled*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
    {
      ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
 800343a:	6800      	ldr	r0, [r0, #0]
 800343c:	686f      	ldr	r7, [r5, #4]
 800343e:	f7fd fcdf 	bl	8000e00 <XMC_UART_CH_GetReceivedData>
 8003442:	5538      	strb	r0, [r7, r4]
      (ptr_runtime->rx_data_index)++;
 8003444:	696c      	ldr	r4, [r5, #20]
 8003446:	692b      	ldr	r3, [r5, #16]
 8003448:	3401      	adds	r4, #1
    }

    if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 800344a:	429c      	cmp	r4, r3
  {
    /*When RxFIFO is disabled*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
    {
      ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
      (ptr_runtime->rx_data_index)++;
 800344c:	616c      	str	r4, [r5, #20]
    }

    if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 800344e:	d1cc      	bne.n	80033ea <UART_lReceiveHandler+0x5e>
 8003450:	e7d3      	b.n	80033fa <UART_lReceiveHandler+0x6e>
 8003452:	bf00      	nop

08003454 <cunit_logger_init>:
/**********************************************************************************************************************
 * API IMPLEMENTATION
 **********************************************************************************************************************/
/*Channel initialization function*/
UART_STATUS_t cunit_logger_init()
{
 8003454:	b510      	push	{r4, lr}
  UART_STATUS_t status = UART_STATUS_SUCCESS;
  /*Configure Receive pin*/
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT2_BASE, 2U, &cunit_logger_rx_pin_config);
  /* Initialize USIC channel in UART mode*/
  XMC_UART_CH_Init(XMC_UART0_CH1, &cunit_logger_channel_config);
 8003456:	4c38      	ldr	r4, [pc, #224]	; (8003538 <cunit_logger_init+0xe4>)
/*Channel initialization function*/
UART_STATUS_t cunit_logger_init()
{
  UART_STATUS_t status = UART_STATUS_SUCCESS;
  /*Configure Receive pin*/
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT2_BASE, 2U, &cunit_logger_rx_pin_config);
 8003458:	4a38      	ldr	r2, [pc, #224]	; (800353c <cunit_logger_init+0xe8>)
 800345a:	4839      	ldr	r0, [pc, #228]	; (8003540 <cunit_logger_init+0xec>)
 800345c:	2102      	movs	r1, #2
 800345e:	f7fc ff47 	bl	80002f0 <XMC_GPIO_Init>
  /* Initialize USIC channel in UART mode*/
  XMC_UART_CH_Init(XMC_UART0_CH1, &cunit_logger_channel_config);
 8003462:	4620      	mov	r0, r4
 8003464:	4937      	ldr	r1, [pc, #220]	; (8003544 <cunit_logger_init+0xf0>)
 8003466:	f7fd fc87 	bl	8000d78 <XMC_UART_CH_Init>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 800346a:	69e3      	ldr	r3, [r4, #28]
 800346c:	f023 0307 	bic.w	r3, r3, #7
 8003470:	61e3      	str	r3, [r4, #28]
  /*Set input source path*/
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH1, XMC_USIC_CH_INPUT_DX0, 0U);
  /*Configure transmit FIFO*/
  XMC_USIC_CH_TXFIFO_Configure(XMC_UART0_CH1,
 8003472:	4620      	mov	r0, r4
 8003474:	2110      	movs	r1, #16
 8003476:	2204      	movs	r2, #4
 8003478:	2301      	movs	r3, #1
 800347a:	f7fe fecb 	bl	8002214 <XMC_USIC_CH_TXFIFO_Configure>
        16U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        1U);
  /*Configure receive FIFO*/
  XMC_USIC_CH_RXFIFO_Configure(XMC_UART0_CH1,
 800347e:	2100      	movs	r1, #0
 8003480:	460b      	mov	r3, r1
 8003482:	4620      	mov	r0, r4
 8003484:	2204      	movs	r2, #4
 8003486:	f7fe fedb 	bl	8002240 <XMC_USIC_CH_RXFIFO_Configure>
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_Start(XMC_USIC_CH_t *const channel)
{
  channel->CCR = (uint32_t)(((channel->CCR) & (~USIC_CH_CCR_MODE_Msk)) | (uint32_t)XMC_USIC_CH_OPERATING_MODE_UART);
 800348a:	6c23      	ldr	r3, [r4, #64]	; 0x40
        0U);
  /* Start UART */
  XMC_UART_CH_Start(XMC_UART0_CH1);

  /* Initialize UART TX pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT2_BASE, 5U, &cunit_logger_tx_pin_config);
 800348c:	482c      	ldr	r0, [pc, #176]	; (8003540 <cunit_logger_init+0xec>)
 800348e:	4a2e      	ldr	r2, [pc, #184]	; (8003548 <cunit_logger_init+0xf4>)
 8003490:	f023 030f 	bic.w	r3, r3, #15
 8003494:	f043 0302 	orr.w	r3, r3, #2
 8003498:	6423      	str	r3, [r4, #64]	; 0x40
 800349a:	2105      	movs	r1, #5
 800349c:	f7fc ff28 	bl	80002f0 <XMC_GPIO_Init>

  /*Set service request for UART protocol events*/
  XMC_USIC_CH_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
 80034a0:	4620      	mov	r0, r4
 80034a2:	2110      	movs	r1, #16
 80034a4:	2200      	movs	r2, #0
 80034a6:	f7fe fef5 	bl	8002294 <XMC_USIC_CH_SetInterruptNodePointer>
     0U);
  /*Set service request for tx FIFO transmit interrupt*/
  XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
 80034aa:	4620      	mov	r0, r4
 80034ac:	2110      	movs	r1, #16
 80034ae:	2204      	movs	r2, #4
 80034b0:	f7fe fefc 	bl	80022ac <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
      4U);
  /*Set service request for rx FIFO receive interrupt*/
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
 80034b4:	4620      	mov	r0, r4
 80034b6:	2110      	movs	r1, #16
 80034b8:	2205      	movs	r2, #5
 80034ba:	f7fe ff05 	bl	80022c8 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x5U);
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE,
 80034be:	2113      	movs	r1, #19
 80034c0:	4620      	mov	r0, r4
 80034c2:	2205      	movs	r2, #5
 80034c4:	f7fe ff00 	bl	80022c8 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034c8:	4b20      	ldr	r3, [pc, #128]	; (800354c <cunit_logger_init+0xf8>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034d0:	f1c3 0107 	rsb	r1, r3, #7
 80034d4:	2906      	cmp	r1, #6
 80034d6:	bf28      	it	cs
 80034d8:	2106      	movcs	r1, #6
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034da:	b34b      	cbz	r3, 8003530 <cunit_logger_init+0xdc>
 80034dc:	1e5a      	subs	r2, r3, #1

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034de:	2301      	movs	r3, #1
 80034e0:	408b      	lsls	r3, r1
 80034e2:	3b01      	subs	r3, #1
 80034e4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80034e8:	4093      	lsls	r3, r2
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	4a18      	ldr	r2, [pc, #96]	; (8003550 <cunit_logger_init+0xfc>)
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034ee:	4917      	ldr	r1, [pc, #92]	; (800354c <cunit_logger_init+0xf8>)
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034f0:	b2db      	uxtb	r3, r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034f2:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034f6:	f882 3358 	strb.w	r3, [r2, #856]	; 0x358
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034fa:	6090      	str	r0, [r2, #8]
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034fc:	68cb      	ldr	r3, [r1, #12]
 80034fe:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003502:	f1c3 0107 	rsb	r1, r3, #7
 8003506:	2906      	cmp	r1, #6
 8003508:	bf28      	it	cs
 800350a:	2106      	movcs	r1, #6
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800350c:	b193      	cbz	r3, 8003534 <cunit_logger_init+0xe0>
 800350e:	1e5a      	subs	r2, r3, #1

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003510:	2301      	movs	r3, #1
 8003512:	408b      	lsls	r3, r1
 8003514:	3b01      	subs	r3, #1
 8003516:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800351a:	4093      	lsls	r3, r2
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	4a0c      	ldr	r2, [pc, #48]	; (8003550 <cunit_logger_init+0xfc>)
 8003520:	b2db      	uxtb	r3, r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003522:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003526:	f882 3359 	strb.w	r3, [r2, #857]	; 0x359
  /*Set priority and enable NVIC node for receive interrupt*/
  NVIC_SetPriority((IRQn_Type)89, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                      62U, 0U));
  NVIC_EnableIRQ((IRQn_Type)89);
  return status;
}
 800352a:	2000      	movs	r0, #0
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800352c:	6091      	str	r1, [r2, #8]
 800352e:	bd10      	pop	{r4, pc}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003530:	461a      	mov	r2, r3
 8003532:	e7d4      	b.n	80034de <cunit_logger_init+0x8a>
 8003534:	461a      	mov	r2, r3
 8003536:	e7eb      	b.n	8003510 <cunit_logger_init+0xbc>
 8003538:	40030200 	.word	0x40030200
 800353c:	0800ca10 	.word	0x0800ca10
 8003540:	48028200 	.word	0x48028200
 8003544:	0800c9ec 	.word	0x0800c9ec
 8003548:	0800ca04 	.word	0x0800ca04
 800354c:	e000ed00 	.word	0xe000ed00
 8003550:	e000e100 	.word	0xe000e100

08003554 <USIC0_4_IRQHandler>:
/*Interrupt handlers*/
/*Transmit ISR*/
void cunit_logger_TX_HANDLER()
{
  UART_lTransmitHandler(&cunit_logger);
 8003554:	4801      	ldr	r0, [pc, #4]	; (800355c <USIC0_4_IRQHandler+0x8>)
 8003556:	f7ff becd 	b.w	80032f4 <UART_lTransmitHandler>
 800355a:	bf00      	nop
 800355c:	1ffed04c 	.word	0x1ffed04c

08003560 <USIC0_5_IRQHandler>:
}

/*Receive ISR*/
void cunit_logger_RX_HANDLER()
{
  UART_lReceiveHandler(&cunit_logger);
 8003560:	4801      	ldr	r0, [pc, #4]	; (8003568 <USIC0_5_IRQHandler+0x8>)
 8003562:	f7ff bf13 	b.w	800338c <UART_lReceiveHandler>
 8003566:	bf00      	nop
 8003568:	1ffed04c 	.word	0x1ffed04c

0800356c <TIMER_Init>:
/*
 * This function initializes a TIMER APP based on user configuration.
 *
 */
TIMER_STATUS_t TIMER_Init(TIMER_t* const handle_ptr)
{
 800356c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  XMC_ASSERT("TIMER_Init:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_SUCCESS;
  /* Check for APP instance is initialized or not */
  if (false == handle_ptr->initialized)
 800356e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003572:	b943      	cbnz	r3, 8003586 <TIMER_Init+0x1a>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8003574:	f890 5035 	ldrb.w	r5, [r0, #53]	; 0x35
 8003578:	4604      	mov	r4, r0
 800357a:	b13d      	cbz	r5, 800358c <TIMER_Init+0x20>
      status = TIMER_CCU4_lInit(handle_ptr);
    }
#endif

#ifdef TIMER_CCU8_USED
    if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 800357c:	2d01      	cmp	r5, #1
{
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Init:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_SUCCESS;
 800357e:	461e      	mov	r6, r3
      status = TIMER_CCU4_lInit(handle_ptr);
    }
#endif

#ifdef TIMER_CCU8_USED
    if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 8003580:	d02f      	beq.n	80035e2 <TIMER_Init+0x76>
    }
#endif
  }

  return (status);
}
 8003582:	4630      	mov	r0, r6
 8003584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Init:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_SUCCESS;
 8003586:	2600      	movs	r6, #0
    }
#endif
  }

  return (status);
}
 8003588:	4630      	mov	r0, r6
 800358a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 */
TIMER_STATUS_t TIMER_CCU4_lInit(TIMER_t* const handle_ptr)
{
  TIMER_STATUS_t status;
  /* Initialize the global registers */
  status = (TIMER_STATUS_t)GLOBAL_CCU4_Init(handle_ptr->global_ccu4_handler);
 800358c:	6900      	ldr	r0, [r0, #16]
 800358e:	f000 ff43 	bl	8004418 <GLOBAL_CCU4_Init>

  /* Enable the clock for selected timer */
  XMC_CCU4_EnableClock(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->ccu4_slice_number);
 8003592:	6923      	ldr	r3, [r4, #16]
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC |= ((uint32_t) 1) << slice_number;
 8003594:	f894 e018 	ldrb.w	lr, [r4, #24]
 8003598:	689f      	ldr	r7, [r3, #8]
  /* Configure the timer with required settings */
  XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
 800359a:	69e1      	ldr	r1, [r4, #28]
 800359c:	68fa      	ldr	r2, [r7, #12]
 800359e:	2301      	movs	r3, #1
 80035a0:	fa03 f30e 	lsl.w	r3, r3, lr
 80035a4:	4313      	orrs	r3, r2
 */
TIMER_STATUS_t TIMER_CCU4_lInit(TIMER_t* const handle_ptr)
{
  TIMER_STATUS_t status;
  /* Initialize the global registers */
  status = (TIMER_STATUS_t)GLOBAL_CCU4_Init(handle_ptr->global_ccu4_handler);
 80035a6:	4606      	mov	r6, r0

  /* Enable the clock for selected timer */
  XMC_CCU4_EnableClock(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->ccu4_slice_number);
  /* Configure the timer with required settings */
  XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
 80035a8:	6960      	ldr	r0, [r4, #20]
 80035aa:	60fb      	str	r3, [r7, #12]
 80035ac:	f7fd f9cc 	bl	8000948 <XMC_CCU4_SLICE_CompareInit>
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, handle_ptr->period_value);
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, TIMER_CMP_100_DUTY);
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->shadow_mask);
 80035b0:	6923      	ldr	r3, [r4, #16]
 * This function configures timer period and compare values and triggers the shadow transfer operation
 */
void TIMER_CCU4_lShadowTransfer(TIMER_t* const handle_ptr)
{
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, handle_ptr->period_value);
 80035b2:	6960      	ldr	r0, [r4, #20]
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, TIMER_CMP_100_DUTY);
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->shadow_mask);
 80035b4:	689a      	ldr	r2, [r3, #8]
  XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  TIMER_CCU4_lShadowTransfer(handle_ptr);

#ifdef  TIMER_INTERRUPT
  if (true == handle_ptr->period_match_enable)
 80035b6:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
 80035ba:	8ee7      	ldrh	r7, [r4, #54]	; 0x36
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, handle_ptr->period_value);
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, TIMER_CMP_100_DUTY);
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->shadow_mask);
 80035bc:	68e1      	ldr	r1, [r4, #12]
 80035be:	6347      	str	r7, [r0, #52]	; 0x34
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
 80035c0:	63c5      	str	r5, [r0, #60]	; 0x3c
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;  
 80035c2:	6111      	str	r1, [r2, #16]
  XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  TIMER_CCU4_lShadowTransfer(handle_ptr);

#ifdef  TIMER_INTERRUPT
  if (true == handle_ptr->period_match_enable)
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d138      	bne.n	800363a <TIMER_Init+0xce>

  /* update the initialization flag as true for particular instance*/
  handle_ptr->initialized = true;

  /* Check whether the start of the timer is enabled during initialization or not */
  if (handle_ptr->start_control == true)
 80035c8:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU4_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TCC_Msk;
 80035cc:	2102      	movs	r1, #2
#endif
  /* Clears the timer register */
  XMC_CCU4_SLICE_ClearTimer(handle_ptr->ccu4_slice_ptr);

  /* update the initialization flag as true for particular instance*/
  handle_ptr->initialized = true;
 80035ce:	2301      	movs	r3, #1
 80035d0:	6101      	str	r1, [r0, #16]
 80035d2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a

  /* Check whether the start of the timer is enabled during initialization or not */
  if (handle_ptr->start_control == true)
 80035d6:	b102      	cbz	r2, 80035da <TIMER_Init+0x6e>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
 80035d8:	60c3      	str	r3, [r0, #12]
 80035da:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
      status = TIMER_CCU4_lInit(handle_ptr);
    }
#endif

#ifdef TIMER_CCU8_USED
    if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 80035de:	2d01      	cmp	r5, #1
 80035e0:	d1cf      	bne.n	8003582 <TIMER_Init+0x16>
 */
TIMER_STATUS_t TIMER_CCU8_lInit(TIMER_t* const handle_ptr)
{
  TIMER_STATUS_t status;
  /* Initialize the global registers */
  status = (TIMER_STATUS_t)GLOBAL_CCU8_Init(handle_ptr->global_ccu8_handler);
 80035e2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80035e4:	f000 ff04 	bl	80043f0 <GLOBAL_CCU8_Init>

  /* Enable the clock for selected timer */
  XMC_CCU8_EnableClock(handle_ptr->global_ccu8_handler->module_ptr, handle_ptr->ccu8_slice_number);
 80035e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
__STATIC_INLINE void XMC_CCU8_EnableClock(XMC_CCU8_MODULE_t *const module, const uint8_t slice_number)
{
  XMC_ASSERT("XMC_CCU8_EnableClock:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
  XMC_ASSERT("XMC_CCU8_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC |= ((uint32_t) 1 << slice_number);
 80035ea:	f894 702c 	ldrb.w	r7, [r4, #44]	; 0x2c
 80035ee:	689a      	ldr	r2, [r3, #8]
  /* Configure the timer with required settings */
  XMC_CCU8_SLICE_CompareInit(handle_ptr->ccu8_slice_ptr, handle_ptr->ccu8_slice_config_ptr);
 80035f0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80035f2:	68d3      	ldr	r3, [r2, #12]
 80035f4:	40bd      	lsls	r5, r7
 80035f6:	431d      	orrs	r5, r3
 */
TIMER_STATUS_t TIMER_CCU8_lInit(TIMER_t* const handle_ptr)
{
  TIMER_STATUS_t status;
  /* Initialize the global registers */
  status = (TIMER_STATUS_t)GLOBAL_CCU8_Init(handle_ptr->global_ccu8_handler);
 80035f8:	4606      	mov	r6, r0

  /* Enable the clock for selected timer */
  XMC_CCU8_EnableClock(handle_ptr->global_ccu8_handler->module_ptr, handle_ptr->ccu8_slice_number);
  /* Configure the timer with required settings */
  XMC_CCU8_SLICE_CompareInit(handle_ptr->ccu8_slice_ptr, handle_ptr->ccu8_slice_config_ptr);
 80035fa:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80035fc:	60d5      	str	r5, [r2, #12]
 80035fe:	f7fd fa0d 	bl	8000a1c <XMC_CCU8_SLICE_CompareInit>
 * This function configures timer period and compare values and triggers the shadow transfer operation
 */
void TIMER_CCU8_lShadowTransfer(TIMER_t* const handle_ptr)
{
  /* programs the timer period register according to time interval value */
  XMC_CCU8_SLICE_SetTimerPeriodMatch(handle_ptr->ccu8_slice_ptr, handle_ptr->period_value);
 8003602:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003604:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
 8003606:	f7fd fa27 	bl	8000a58 <XMC_CCU8_SLICE_SetTimerPeriodMatch>
  /* programs the timer compare register for 50% duty cycle in compare channel 1*/
  XMC_CCU8_SLICE_SetTimerCompareMatch(handle_ptr->ccu8_slice_ptr,
 800360a:	2100      	movs	r1, #0
 800360c:	460a      	mov	r2, r1
 800360e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003610:	f7fd fa2c 	bl	8000a6c <XMC_CCU8_SLICE_SetTimerCompareMatch>
                                      XMC_CCU8_SLICE_COMPARE_CHANNEL_1,
                                      TIMER_CMP_100_DUTY);
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU8_EnableShadowTransfer(handle_ptr->global_ccu8_handler->module_ptr, handle_ptr->shadow_mask);
 8003614:	6a62      	ldr	r2, [r4, #36]	; 0x24
  XMC_CCU8_SLICE_CompareInit(handle_ptr->ccu8_slice_ptr, handle_ptr->ccu8_slice_config_ptr);
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  TIMER_CCU8_lShadowTransfer(handle_ptr);

#ifdef  TIMER_INTERRUPT
  if (true == handle_ptr->period_match_enable)
 8003616:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
  /* programs the timer compare register for 50% duty cycle in compare channel 1*/
  XMC_CCU8_SLICE_SetTimerCompareMatch(handle_ptr->ccu8_slice_ptr,
                                      XMC_CCU8_SLICE_COMPARE_CHANNEL_1,
                                      TIMER_CMP_100_DUTY);
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU8_EnableShadowTransfer(handle_ptr->global_ccu8_handler->module_ptr, handle_ptr->shadow_mask);
 800361a:	6892      	ldr	r2, [r2, #8]
 800361c:	68e1      	ldr	r1, [r4, #12]
 *  None.
 */
__STATIC_INLINE void XMC_CCU8_EnableShadowTransfer(XMC_CCU8_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
  XMC_ASSERT("XMC_CCU8_EnableShadowTransfer:Invalid module Pointer", XMC_CCU8_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;  
 800361e:	6111      	str	r1, [r2, #16]
  XMC_CCU8_SLICE_CompareInit(handle_ptr->ccu8_slice_ptr, handle_ptr->ccu8_slice_config_ptr);
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  TIMER_CCU8_lShadowTransfer(handle_ptr);

#ifdef  TIMER_INTERRUPT
  if (true == handle_ptr->period_match_enable)
 8003620:	b9c3      	cbnz	r3, 8003654 <TIMER_Init+0xe8>
 8003622:	6aa3      	ldr	r3, [r4, #40]	; 0x28

  /* update the initialization flag as true for particular instance*/
  handle_ptr->initialized = true;

  /* Check whether the start of the timer is enabled during initialization or not */
  if (handle_ptr->start_control == true)
 8003624:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
 *  XMC_CCU8_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU8_SLICE_ClearTimer(XMC_CCU8_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU8_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU8_CC8_TCCLR_TCC_Msk;
 8003628:	2002      	movs	r0, #2
#endif
  /* Clears the timer register */
  XMC_CCU8_SLICE_ClearTimer(handle_ptr->ccu8_slice_ptr);

  /* update the initialization flag as true for particular instance*/
  handle_ptr->initialized = true;
 800362a:	2201      	movs	r2, #1
 800362c:	6118      	str	r0, [r3, #16]
 800362e:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a

  /* Check whether the start of the timer is enabled during initialization or not */
  if (handle_ptr->start_control == true)
 8003632:	2900      	cmp	r1, #0
 8003634:	d0a5      	beq.n	8003582 <TIMER_Init+0x16>
 *  XMC_CCU8_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU8_SLICE_StartTimer(XMC_CCU8_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU8_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  slice->TCSET = CCU8_CC8_TCSET_TRBS_Msk;
 8003636:	60da      	str	r2, [r3, #12]
 8003638:	e7a3      	b.n	8003582 <TIMER_Init+0x16>

#ifdef  TIMER_INTERRUPT
  if (true == handle_ptr->period_match_enable)
  {
    /* Binds a period match event to an NVIC node  */
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH,
 800363a:	4629      	mov	r1, r5
 800363c:	f894 2020 	ldrb.w	r2, [r4, #32]
 8003640:	f7fd f9a4 	bl	800098c <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_period_match_node);
    /* Enables a timer(period match) event  */
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
 8003644:	6960      	ldr	r0, [r4, #20]
__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
                                                const XMC_CCU4_SLICE_IRQ_ID_t event)
{
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
 8003646:	f8d0 30a4 	ldr.w	r3, [r0, #164]	; 0xa4
 800364a:	f043 0301 	orr.w	r3, r3, #1
 800364e:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
 8003652:	e7b9      	b.n	80035c8 <TIMER_Init+0x5c>

#ifdef  TIMER_INTERRUPT
  if (true == handle_ptr->period_match_enable)
  {
    /* Binds a period match event to an NVIC node  */
    XMC_CCU8_SLICE_SetInterruptNode(handle_ptr->ccu8_slice_ptr, XMC_CCU8_SLICE_IRQ_ID_PERIOD_MATCH,
 8003654:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
 8003658:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800365a:	2100      	movs	r1, #0
 800365c:	f7fd fa0c 	bl	8000a78 <XMC_CCU8_SLICE_SetInterruptNode>
                                    handle_ptr->ccu8_period_match_node);
    /* Enables a timer(period match) event  */
    XMC_CCU8_SLICE_EnableEvent(handle_ptr->ccu8_slice_ptr, XMC_CCU8_SLICE_IRQ_ID_PERIOD_MATCH);
 8003660:	6aa3      	ldr	r3, [r4, #40]	; 0x28
__STATIC_INLINE void XMC_CCU8_SLICE_EnableEvent(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_IRQ_ID_t event)
{
  XMC_ASSERT("XMC_CCU8_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU8_SLICE_EnableEvent:Invalid SR event", XMC_CCU8_SLICE_CHECK_INTERRUPT(event));

  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
 8003662:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8003666:	f042 0201 	orr.w	r2, r2, #1
 800366a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 800366e:	e7d9      	b.n	8003624 <TIMER_Init+0xb8>

08003670 <TIMER_Start>:
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Start:handle_ptr NULL" , (handle_ptr != NULL));

  /* Check for APP instance is initialized or not */
  if (true == handle_ptr->initialized)
 8003670:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003674:	b16b      	cbz	r3, 8003692 <TIMER_Start+0x22>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8003676:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800367a:	b12b      	cbz	r3, 8003688 <TIMER_Start+0x18>
      XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
    }
#endif

#ifdef TIMER_CCU8_USED
    if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 800367c:	2b01      	cmp	r3, #1
 800367e:	d10a      	bne.n	8003696 <TIMER_Start+0x26>
       {
      /* Start the timer manually */
      XMC_CCU8_SLICE_StartTimer(handle_ptr->ccu8_slice_ptr);
 8003680:	6a82      	ldr	r2, [r0, #40]	; 0x28
       }
#endif
    status = TIMER_STATUS_SUCCESS;
 8003682:	2000      	movs	r0, #0
 *  XMC_CCU8_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU8_SLICE_StartTimer(XMC_CCU8_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU8_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  slice->TCSET = CCU8_CC8_TCSET_TRBS_Msk;
 8003684:	60d3      	str	r3, [r2, #12]
 8003686:	4770      	bx	lr
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
    {
      /* Start the timer manually */
      XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
 8003688:	6942      	ldr	r2, [r0, #20]
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
 800368a:	2101      	movs	r1, #1
       {
      /* Start the timer manually */
      XMC_CCU8_SLICE_StartTimer(handle_ptr->ccu8_slice_ptr);
       }
#endif
    status = TIMER_STATUS_SUCCESS;
 800368c:	4618      	mov	r0, r3
 800368e:	60d1      	str	r1, [r2, #12]
 8003690:	4770      	bx	lr
  }
  else
  {
    status = TIMER_STATUS_FAILURE;
 8003692:	2001      	movs	r0, #1
 8003694:	4770      	bx	lr
       {
      /* Start the timer manually */
      XMC_CCU8_SLICE_StartTimer(handle_ptr->ccu8_slice_ptr);
       }
#endif
    status = TIMER_STATUS_SUCCESS;
 8003696:	2000      	movs	r0, #0
  {
    status = TIMER_STATUS_FAILURE;
  }

  return (status);
}
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop

0800369c <TIMER_Stop>:
  XMC_ASSERT("TIMER_GetTimerStatus:handle_ptr NULL" , (handle_ptr != NULL));

  status = false;

#ifdef TIMER_CCU4_USED
  if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 800369c:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 80036a0:	b972      	cbnz	r2, 80036c0 <TIMER_Stop+0x24>
  {
    /* Returns the current status of the timer */
    status = XMC_CCU4_SLICE_IsTimerRunning(handle_ptr->ccu4_slice_ptr);
 80036a2:	6943      	ldr	r3, [r0, #20]
 *  XMC_CCU4_SLICE_StartTimer()<BR> XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE bool XMC_CCU4_SLICE_IsTimerRunning(const XMC_CCU4_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU4_SLICE_GetTimerStatus:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  return (bool)(((slice->TCST) & CCU4_CC4_TCST_TRB_Msk) == CCU4_CC4_TCST_TRB_Msk);
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	f003 0301 	and.w	r3, r3, #1
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Stop:handle_ptr NULL" , (handle_ptr != NULL));

  /* Check whether timer is initialized and in running state */
  if ((TIMER_GetTimerStatus(handle_ptr)) && (true == handle_ptr->initialized))
 80036aa:	b15b      	cbz	r3, 80036c4 <TIMER_Stop+0x28>
 80036ac:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80036b0:	b143      	cbz	r3, 80036c4 <TIMER_Stop+0x28>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 80036b2:	b172      	cbz	r2, 80036d2 <TIMER_Stop+0x36>
      XMC_CCU4_SLICE_StopTimer(handle_ptr->ccu4_slice_ptr);
    }
#endif

#ifdef TIMER_CCU8_USED
    if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 80036b4:	2a01      	cmp	r2, #1
 80036b6:	d111      	bne.n	80036dc <TIMER_Stop+0x40>
       {
      /* Stops the timer */
      XMC_CCU8_SLICE_StopTimer(handle_ptr->ccu8_slice_ptr);
 80036b8:	6a83      	ldr	r3, [r0, #40]	; 0x28
       }
#endif
    status = TIMER_STATUS_SUCCESS;
 80036ba:	2000      	movs	r0, #0
 *  XMC_CCU8_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU8_SLICE_StopTimer(XMC_CCU8_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU8_SLICE_StopTimer:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU8_CC8_TCCLR_TRBC_Msk;
 80036bc:	611a      	str	r2, [r3, #16]
 80036be:	4770      	bx	lr
    status = XMC_CCU4_SLICE_IsTimerRunning(handle_ptr->ccu4_slice_ptr);
  }
#endif

#ifdef TIMER_CCU8_USED
  if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 80036c0:	2a01      	cmp	r2, #1
 80036c2:	d001      	beq.n	80036c8 <TIMER_Stop+0x2c>
#endif
    status = TIMER_STATUS_SUCCESS;
  }
  else
  {
    status = TIMER_STATUS_FAILURE;
 80036c4:	2001      	movs	r0, #1
 80036c6:	4770      	bx	lr

#ifdef TIMER_CCU8_USED
  if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
  {
    /* Returns the current status of the timer */
    status = XMC_CCU8_SLICE_IsTimerRunning(handle_ptr->ccu8_slice_ptr);
 80036c8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 *  XMC_CCU8_SLICE_StartTimer()<BR>  XMC_CCU8_SLICE_StopTimer().
 */
__STATIC_INLINE bool XMC_CCU8_SLICE_IsTimerRunning(const XMC_CCU8_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU8_SLICE_GetTimerStatus:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  return(bool)(((slice->TCST) & CCU8_CC8_TCST_TRB_Msk) == (uint32_t)CCU8_CC8_TCST_TRB_Msk);
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	e7eb      	b.n	80036aa <TIMER_Stop+0xe>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
    {
      /* Stops the timer */
      XMC_CCU4_SLICE_StopTimer(handle_ptr->ccu4_slice_ptr);
 80036d2:	6943      	ldr	r3, [r0, #20]
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StopTimer(XMC_CCU4_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU4_SLICE_StopTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TRBC_Msk;
 80036d4:	2101      	movs	r1, #1
       {
      /* Stops the timer */
      XMC_CCU8_SLICE_StopTimer(handle_ptr->ccu8_slice_ptr);
       }
#endif
    status = TIMER_STATUS_SUCCESS;
 80036d6:	4610      	mov	r0, r2
 80036d8:	6119      	str	r1, [r3, #16]
 80036da:	4770      	bx	lr
 80036dc:	2000      	movs	r0, #0
  {
    status = TIMER_STATUS_FAILURE;
  }

  return (status);
}
 80036de:	4770      	bx	lr

080036e0 <TIMER_SetTimeInterval>:
/*
 * This function changes the PWM period which in turn changes the time tick interval value by checking that
 * the given time tick value is within supported range.
 */
TIMER_STATUS_t TIMER_SetTimeInterval(TIMER_t  *const handle_ptr, uint32_t time_interval)
{
 80036e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  XMC_ASSERT("TIMER_GetTimerStatus:handle_ptr NULL" , (handle_ptr != NULL));

  status = false;

#ifdef TIMER_CCU4_USED
  if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 80036e4:	f890 6035 	ldrb.w	r6, [r0, #53]	; 0x35
 80036e8:	2e00      	cmp	r6, #0
 80036ea:	d15f      	bne.n	80037ac <TIMER_SetTimeInterval+0xcc>
  {
    /* Returns the current status of the timer */
    status = XMC_CCU4_SLICE_IsTimerRunning(handle_ptr->ccu4_slice_ptr);
 80036ec:	6943      	ldr	r3, [r0, #20]
 *  XMC_CCU4_SLICE_StartTimer()<BR> XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE bool XMC_CCU4_SLICE_IsTimerRunning(const XMC_CCU4_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU4_SLICE_GetTimerStatus:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  return (bool)(((slice->TCST) & CCU4_CC4_TCST_TRB_Msk) == CCU4_CC4_TCST_TRB_Msk);
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f003 0301 	and.w	r3, r3, #1

  XMC_ASSERT("TIMER_SetTimeInterval:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_FAILURE;

  if (false == TIMER_GetTimerStatus(handle_ptr))
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d156      	bne.n	80037a6 <TIMER_SetTimeInterval+0xc6>
  {
    /* check for time_interval range */
    if ((time_interval >= handle_ptr->timer_min_value_us) && (time_interval <= handle_ptr->timer_max_value_us))
 80036f8:	6883      	ldr	r3, [r0, #8]
 80036fa:	428b      	cmp	r3, r1
 80036fc:	d853      	bhi.n	80037a6 <TIMER_SetTimeInterval+0xc6>
 80036fe:	6845      	ldr	r5, [r0, #4]
 8003700:	42a9      	cmp	r1, r5
 8003702:	d850      	bhi.n	80037a6 <TIMER_SetTimeInterval+0xc6>
    {
      /* Initialize the prescaler */
      lprescaler = 0U;
      while (time_interval > (handle_ptr->timer_max_value_us >> (TIMER_PRESCALER_MAX - lprescaler)))
 8003704:	ebb1 3fd5 	cmp.w	r1, r5, lsr #15
 8003708:	f240 8091 	bls.w	800382e <TIMER_SetTimeInterval+0x14e>
 800370c:	2300      	movs	r3, #0
 800370e:	f1c3 020e 	rsb	r2, r3, #14
 8003712:	fa25 f202 	lsr.w	r2, r5, r2
      {
        lprescaler++;
 8003716:	1c5c      	adds	r4, r3, #1
    /* check for time_interval range */
    if ((time_interval >= handle_ptr->timer_min_value_us) && (time_interval <= handle_ptr->timer_max_value_us))
    {
      /* Initialize the prescaler */
      lprescaler = 0U;
      while (time_interval > (handle_ptr->timer_max_value_us >> (TIMER_PRESCALER_MAX - lprescaler)))
 8003718:	4291      	cmp	r1, r2
      {
        lprescaler++;
 800371a:	4623      	mov	r3, r4
    /* check for time_interval range */
    if ((time_interval >= handle_ptr->timer_min_value_us) && (time_interval <= handle_ptr->timer_max_value_us))
    {
      /* Initialize the prescaler */
      lprescaler = 0U;
      while (time_interval > (handle_ptr->timer_max_value_us >> (TIMER_PRESCALER_MAX - lprescaler)))
 800371c:	d8f7      	bhi.n	800370e <TIMER_SetTimeInterval+0x2e>
 800371e:	460d      	mov	r5, r1
 8003720:	4607      	mov	r7, r0
      {
        lprescaler++;
      }
#ifdef TIMER_CCU4_USED
      if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8003722:	2e00      	cmp	r6, #0
 8003724:	d04b      	beq.n	80037be <TIMER_SetTimeInterval+0xde>
  uint32_t lfrequency;
  uint32_t lprescaler;

  XMC_ASSERT("TIMER_SetTimeInterval:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_FAILURE;
 8003726:	2001      	movs	r0, #1
        status = TIMER_STATUS_SUCCESS;
      }
#endif

#ifdef TIMER_CCU8_USED
      if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 8003728:	2e01      	cmp	r6, #1
 800372a:	d13d      	bne.n	80037a8 <TIMER_SetTimeInterval+0xc8>
      {
        handle_ptr->ccu8_slice_config_ptr->prescaler_initval = lprescaler;
        lfrequency = handle_ptr->global_ccu8_handler->module_frequency;
 800372c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
#endif

#ifdef TIMER_CCU8_USED
      if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
      {
        handle_ptr->ccu8_slice_config_ptr->prescaler_initval = lprescaler;
 800372e:	f8d7 e030 	ldr.w	lr, [r7, #48]	; 0x30
        lfrequency = handle_ptr->global_ccu8_handler->module_frequency;
 8003732:	681a      	ldr	r2, [r3, #0]
#endif

#ifdef TIMER_CCU8_USED
      if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
      {
        handle_ptr->ccu8_slice_config_ptr->prescaler_initval = lprescaler;
 8003734:	f89e c00c 	ldrb.w	ip, [lr, #12]
 8003738:	f004 060f 	and.w	r6, r4, #15
        lfrequency = handle_ptr->global_ccu8_handler->module_frequency;
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 800373c:	fba5 2302 	umull	r2, r3, r5, r2
 8003740:	f1c6 0120 	rsb	r1, r6, #32
 8003744:	fa22 f006 	lsr.w	r0, r2, r6
 8003748:	fa03 f101 	lsl.w	r1, r3, r1
 800374c:	f1a6 0220 	sub.w	r2, r6, #32
#endif

#ifdef TIMER_CCU8_USED
      if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
      {
        handle_ptr->ccu8_slice_config_ptr->prescaler_initval = lprescaler;
 8003750:	f364 0c03 	bfi	ip, r4, #0, #4
        lfrequency = handle_ptr->global_ccu8_handler->module_frequency;
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 8003754:	4308      	orrs	r0, r1
 8003756:	fa23 f202 	lsr.w	r2, r3, r2
#endif

#ifdef TIMER_CCU8_USED
      if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
      {
        handle_ptr->ccu8_slice_config_ptr->prescaler_initval = lprescaler;
 800375a:	f88e c00c 	strb.w	ip, [lr, #12]
        lfrequency = handle_ptr->global_ccu8_handler->module_frequency;
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
                                               handle_ptr->ccu8_slice_config_ptr->prescaler_initval) / \
 800375e:	fa23 f106 	lsr.w	r1, r3, r6
 8003762:	4310      	orrs	r0, r2
 8003764:	a334      	add	r3, pc, #208	; (adr r3, 8003838 <TIMER_SetTimeInterval+0x158>)
 8003766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800376a:	f008 fc01 	bl	800bf70 <__aeabi_uldivmod>
      if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
      {
        handle_ptr->ccu8_slice_config_ptr->prescaler_initval = lprescaler;
        lfrequency = handle_ptr->global_ccu8_handler->module_frequency;
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 800376e:	b280      	uxth	r0, r0
                                               handle_ptr->ccu8_slice_config_ptr->prescaler_initval) / \
                                              TIMER_RESOLUTION_SEC_TO_MICRO);
        /* Actual timer period values is Period_reg_val+1U */
        if (handle_ptr->period_value > TIMER_PERIOD_MIN)
 8003770:	2801      	cmp	r0, #1
        {
          (handle_ptr->period_value)--;
 8003772:	bf88      	it	hi
 8003774:	f100 30ff 	addhi.w	r0, r0, #4294967295
#endif

#ifdef TIMER_CCU8_USED
      if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
      {
        handle_ptr->ccu8_slice_config_ptr->prescaler_initval = lprescaler;
 8003778:	b2e1      	uxtb	r1, r4
                                               handle_ptr->ccu8_slice_config_ptr->prescaler_initval) / \
                                              TIMER_RESOLUTION_SEC_TO_MICRO);
        /* Actual timer period values is Period_reg_val+1U */
        if (handle_ptr->period_value > TIMER_PERIOD_MIN)
        {
          (handle_ptr->period_value)--;
 800377a:	86f8      	strh	r0, [r7, #54]	; 0x36
        }
        /* Update the prescaler */
        XMC_CCU8_SLICE_SetPrescaler(handle_ptr->ccu8_slice_ptr, handle_ptr->ccu8_slice_config_ptr->prescaler_initval);
 800377c:	f001 010f 	and.w	r1, r1, #15
 8003780:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003782:	f7fd f96b 	bl	8000a5c <XMC_CCU8_SLICE_SetPrescaler>
 * This function configures timer period and compare values and triggers the shadow transfer operation
 */
void TIMER_CCU8_lShadowTransfer(TIMER_t* const handle_ptr)
{
  /* programs the timer period register according to time interval value */
  XMC_CCU8_SLICE_SetTimerPeriodMatch(handle_ptr->ccu8_slice_ptr, handle_ptr->period_value);
 8003786:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003788:	8ef9      	ldrh	r1, [r7, #54]	; 0x36
 800378a:	f7fd f965 	bl	8000a58 <XMC_CCU8_SLICE_SetTimerPeriodMatch>
  /* programs the timer compare register for 50% duty cycle in compare channel 1*/
  XMC_CCU8_SLICE_SetTimerCompareMatch(handle_ptr->ccu8_slice_ptr,
 800378e:	2100      	movs	r1, #0
 8003790:	460a      	mov	r2, r1
 8003792:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003794:	f7fd f96a 	bl	8000a6c <XMC_CCU8_SLICE_SetTimerCompareMatch>
                                      XMC_CCU8_SLICE_COMPARE_CHANNEL_1,
                                      TIMER_CMP_100_DUTY);
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU8_EnableShadowTransfer(handle_ptr->global_ccu8_handler->module_ptr, handle_ptr->shadow_mask);
 8003798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	689b      	ldr	r3, [r3, #8]
        /* Update the prescaler */
        XMC_CCU8_SLICE_SetPrescaler(handle_ptr->ccu8_slice_ptr, handle_ptr->ccu8_slice_config_ptr->prescaler_initval);
        /* update period, compare and prescaler values */
        TIMER_CCU8_lShadowTransfer(handle_ptr);
        /* Update the status */
        status = TIMER_STATUS_SUCCESS;
 800379e:	2000      	movs	r0, #0
 *  None.
 */
__STATIC_INLINE void XMC_CCU8_EnableShadowTransfer(XMC_CCU8_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
  XMC_ASSERT("XMC_CCU8_EnableShadowTransfer:Invalid module Pointer", XMC_CCU8_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;  
 80037a0:	611a      	str	r2, [r3, #16]
 80037a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  uint32_t lfrequency;
  uint32_t lprescaler;

  XMC_ASSERT("TIMER_SetTimeInterval:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_FAILURE;
 80037a6:	2001      	movs	r0, #1
      }
#endif
    }
  }
  return (status);
}
 80037a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    status = XMC_CCU4_SLICE_IsTimerRunning(handle_ptr->ccu4_slice_ptr);
  }
#endif

#ifdef TIMER_CCU8_USED
  if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 80037ac:	2e01      	cmp	r6, #1
 80037ae:	d1a3      	bne.n	80036f8 <TIMER_SetTimeInterval+0x18>
  {
    /* Returns the current status of the timer */
    status = XMC_CCU8_SLICE_IsTimerRunning(handle_ptr->ccu8_slice_ptr);
 80037b0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 *  XMC_CCU8_SLICE_StartTimer()<BR>  XMC_CCU8_SLICE_StopTimer().
 */
__STATIC_INLINE bool XMC_CCU8_SLICE_IsTimerRunning(const XMC_CCU8_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU8_SLICE_GetTimerStatus:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  return(bool)(((slice->TCST) & CCU8_CC8_TCST_TRB_Msk) == (uint32_t)CCU8_CC8_TCST_TRB_Msk);
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f003 0301 	and.w	r3, r3, #1

  XMC_ASSERT("TIMER_SetTimeInterval:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_FAILURE;

  if (false == TIMER_GetTimerStatus(handle_ptr))
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d09d      	beq.n	80036f8 <TIMER_SetTimeInterval+0x18>
 80037bc:	e7f3      	b.n	80037a6 <TIMER_SetTimeInterval+0xc6>
        lprescaler++;
      }
#ifdef TIMER_CCU4_USED
      if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
      {
        lfrequency = handle_ptr->global_ccu4_handler->module_frequency;
 80037be:	6903      	ldr	r3, [r0, #16]
        handle_ptr->ccu4_slice_config_ptr->prescaler_initval = lprescaler;
 80037c0:	69c6      	ldr	r6, [r0, #28]
        lprescaler++;
      }
#ifdef TIMER_CCU4_USED
      if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
      {
        lfrequency = handle_ptr->global_ccu4_handler->module_frequency;
 80037c2:	681a      	ldr	r2, [r3, #0]
        handle_ptr->ccu4_slice_config_ptr->prescaler_initval = lprescaler;
 80037c4:	f896 e004 	ldrb.w	lr, [r6, #4]
 80037c8:	f004 030f 	and.w	r3, r4, #15
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 80037cc:	fba1 8902 	umull	r8, r9, r1, r2
 80037d0:	f1c3 0120 	rsb	r1, r3, #32
 80037d4:	fa28 f003 	lsr.w	r0, r8, r3
 80037d8:	fa09 f101 	lsl.w	r1, r9, r1
 80037dc:	f1a3 0220 	sub.w	r2, r3, #32
      }
#ifdef TIMER_CCU4_USED
      if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
      {
        lfrequency = handle_ptr->global_ccu4_handler->module_frequency;
        handle_ptr->ccu4_slice_config_ptr->prescaler_initval = lprescaler;
 80037e0:	f364 0e03 	bfi	lr, r4, #0, #4
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 80037e4:	4308      	orrs	r0, r1
 80037e6:	fa29 f202 	lsr.w	r2, r9, r2
      }
#ifdef TIMER_CCU4_USED
      if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
      {
        lfrequency = handle_ptr->global_ccu4_handler->module_frequency;
        handle_ptr->ccu4_slice_config_ptr->prescaler_initval = lprescaler;
 80037ea:	f886 e004 	strb.w	lr, [r6, #4]
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
                                               handle_ptr->ccu4_slice_config_ptr->prescaler_initval) / \
 80037ee:	4310      	orrs	r0, r2
 80037f0:	fa29 f103 	lsr.w	r1, r9, r3
 80037f4:	a310      	add	r3, pc, #64	; (adr r3, 8003838 <TIMER_SetTimeInterval+0x158>)
 80037f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037fa:	f008 fbb9 	bl	800bf70 <__aeabi_uldivmod>
      if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
      {
        lfrequency = handle_ptr->global_ccu4_handler->module_frequency;
        handle_ptr->ccu4_slice_config_ptr->prescaler_initval = lprescaler;
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 80037fe:	b280      	uxth	r0, r0
                                               handle_ptr->ccu4_slice_config_ptr->prescaler_initval) / \
                                              TIMER_RESOLUTION_SEC_TO_MICRO);
        /* Actual timer period values is Period_reg_val+1U */
        if (handle_ptr->period_value > TIMER_PERIOD_MIN)
 8003800:	2801      	cmp	r0, #1
        {
          (handle_ptr->period_value)--;
 8003802:	bf88      	it	hi
 8003804:	f100 30ff 	addhi.w	r0, r0, #4294967295
      }
#ifdef TIMER_CCU4_USED
      if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
      {
        lfrequency = handle_ptr->global_ccu4_handler->module_frequency;
        handle_ptr->ccu4_slice_config_ptr->prescaler_initval = lprescaler;
 8003808:	b2e1      	uxtb	r1, r4
                                               handle_ptr->ccu4_slice_config_ptr->prescaler_initval) / \
                                              TIMER_RESOLUTION_SEC_TO_MICRO);
        /* Actual timer period values is Period_reg_val+1U */
        if (handle_ptr->period_value > TIMER_PERIOD_MIN)
        {
          (handle_ptr->period_value)--;
 800380a:	86f8      	strh	r0, [r7, #54]	; 0x36
        }
        /* Update the prescaler */
        XMC_CCU4_SLICE_SetPrescaler(handle_ptr->ccu4_slice_ptr, (XMC_CCU4_SLICE_PRESCALER_t)handle_ptr->ccu4_slice_config_ptr->prescaler_initval);
 800380c:	f001 010f 	and.w	r1, r1, #15
 8003810:	6978      	ldr	r0, [r7, #20]
 8003812:	f7fd f8b3 	bl	800097c <XMC_CCU4_SLICE_SetPrescaler>
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, handle_ptr->period_value);
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, TIMER_CMP_100_DUTY);
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->shadow_mask);
 8003816:	693a      	ldr	r2, [r7, #16]
 * This function configures timer period and compare values and triggers the shadow transfer operation
 */
void TIMER_CCU4_lShadowTransfer(TIMER_t* const handle_ptr)
{
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, handle_ptr->period_value);
 8003818:	697b      	ldr	r3, [r7, #20]
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
 800381a:	8ef8      	ldrh	r0, [r7, #54]	; 0x36
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, TIMER_CMP_100_DUTY);
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->shadow_mask);
 800381c:	6892      	ldr	r2, [r2, #8]
 800381e:	68f9      	ldr	r1, [r7, #12]
 8003820:	6358      	str	r0, [r3, #52]	; 0x34
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
 8003822:	2000      	movs	r0, #0
 8003824:	63d8      	str	r0, [r3, #60]	; 0x3c
 8003826:	f897 6035 	ldrb.w	r6, [r7, #53]	; 0x35
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;  
 800382a:	6111      	str	r1, [r2, #16]
 800382c:	e77c      	b.n	8003728 <TIMER_SetTimeInterval+0x48>
    /* check for time_interval range */
    if ((time_interval >= handle_ptr->timer_min_value_us) && (time_interval <= handle_ptr->timer_max_value_us))
    {
      /* Initialize the prescaler */
      lprescaler = 0U;
      while (time_interval > (handle_ptr->timer_max_value_us >> (TIMER_PRESCALER_MAX - lprescaler)))
 800382e:	2400      	movs	r4, #0
 8003830:	e775      	b.n	800371e <TIMER_SetTimeInterval+0x3e>
 8003832:	bf00      	nop
 8003834:	f3af 8000 	nop.w
 8003838:	05f5e100 	.word	0x05f5e100
 800383c:	00000000 	.word	0x00000000

08003840 <TIMER_ClearEvent>:
void TIMER_ClearEvent(TIMER_t *const handle_ptr)
{
  XMC_ASSERT("TIME_CCU_AcknowledgeInterrupt:handle_ptr NULL" , (handle_ptr != NULL));

#ifdef TIMER_CCU4_USED
  if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8003840:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8003844:	b93b      	cbnz	r3, 8003856 <TIMER_ClearEvent+0x16>
  {
    /* clears the timer event(period match interrupt) */
    XMC_CCU4_SLICE_ClearEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
 8003846:	6942      	ldr	r2, [r0, #20]
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearEvent(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_IRQ_ID_t event)
{
  XMC_ASSERT("XMC_CCU4_SLICE_ClearEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_ClearEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->SWR |= ((uint32_t) 1) << ((uint32_t) event);
 8003848:	f8d2 30b0 	ldr.w	r3, [r2, #176]	; 0xb0
 800384c:	f043 0301 	orr.w	r3, r3, #1
 8003850:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
 8003854:	4770      	bx	lr
  }
#endif

#ifdef TIMER_CCU8_USED
  if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 8003856:	2b01      	cmp	r3, #1
 8003858:	d106      	bne.n	8003868 <TIMER_ClearEvent+0x28>
  {
    /* clears the timer event(period match interrupt) */
    XMC_CCU8_SLICE_ClearEvent(handle_ptr->ccu8_slice_ptr, XMC_CCU8_SLICE_IRQ_ID_PERIOD_MATCH);
 800385a:	6a82      	ldr	r2, [r0, #40]	; 0x28
 */
__STATIC_INLINE void XMC_CCU8_SLICE_ClearEvent(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_IRQ_ID_t event)
{
  XMC_ASSERT("XMC_CCU8_SLICE_ClearEvent:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU8_SLICE_ClearEvent:Invalid SR event", XMC_CCU8_SLICE_CHECK_INTERRUPT(event));
  slice->SWR |= ((uint32_t) 1) << ((uint32_t) event);
 800385c:	f8d2 30b0 	ldr.w	r3, [r2, #176]	; 0xb0
 8003860:	f043 0301 	orr.w	r3, r3, #1
 8003864:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop

0800386c <TIMER_Clear>:
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Clear:handle_ptr NULL" , (handle_ptr != NULL));

  /* Check for APP instance is initialized or not */
  if (true == handle_ptr->initialized)
 800386c:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003870:	b173      	cbz	r3, 8003890 <TIMER_Clear+0x24>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8003872:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8003876:	b133      	cbz	r3, 8003886 <TIMER_Clear+0x1a>
      XMC_CCU4_SLICE_ClearTimer(handle_ptr->ccu4_slice_ptr);
    }
#endif

#ifdef TIMER_CCU8_USED
    if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 8003878:	2b01      	cmp	r3, #1
 800387a:	d10b      	bne.n	8003894 <TIMER_Clear+0x28>
    {
      /* Clear the timer register */
      XMC_CCU8_SLICE_ClearTimer(handle_ptr->ccu8_slice_ptr);
 800387c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 *  XMC_CCU8_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU8_SLICE_ClearTimer(XMC_CCU8_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU8_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU8_CC8_TCCLR_TCC_Msk;
 800387e:	2202      	movs	r2, #2
 8003880:	611a      	str	r2, [r3, #16]
    }
#endif
    status = TIMER_STATUS_SUCCESS;
 8003882:	2000      	movs	r0, #0
 8003884:	4770      	bx	lr
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
    {
      /* Clear the timer register */
      XMC_CCU4_SLICE_ClearTimer(handle_ptr->ccu4_slice_ptr);
 8003886:	6942      	ldr	r2, [r0, #20]
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU4_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TCC_Msk;
 8003888:	2102      	movs	r1, #2
    {
      /* Clear the timer register */
      XMC_CCU8_SLICE_ClearTimer(handle_ptr->ccu8_slice_ptr);
    }
#endif
    status = TIMER_STATUS_SUCCESS;
 800388a:	4618      	mov	r0, r3
 800388c:	6111      	str	r1, [r2, #16]
 800388e:	4770      	bx	lr
  }
  else
  {
    status = TIMER_STATUS_FAILURE;
 8003890:	2001      	movs	r0, #1
 8003892:	4770      	bx	lr
    {
      /* Clear the timer register */
      XMC_CCU8_SLICE_ClearTimer(handle_ptr->ccu8_slice_ptr);
    }
#endif
    status = TIMER_STATUS_SUCCESS;
 8003894:	2000      	movs	r0, #0
  {
    status = TIMER_STATUS_FAILURE;
  }

  return (status);
}
 8003896:	4770      	bx	lr

08003898 <INTERRUPT_Init>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003898:	4b20      	ldr	r3, [pc, #128]	; (800391c <INTERRUPT_Init+0x84>)

/*
 * API to initialize the INTERRUPT APP
 */
INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler)
{
 800389a:	b4f0      	push	{r4, r5, r6, r7}
 800389c:	68db      	ldr	r3, [r3, #12]
  XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  
#if(UC_FAMILY == XMC4)

  NVIC_SetPriority(handler->node,
 800389e:	7804      	ldrb	r4, [r0, #0]
 80038a0:	7841      	ldrb	r1, [r0, #1]
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                                       handler->priority,
                                       handler->subpriority));
 80038a2:	7887      	ldrb	r7, [r0, #2]
 80038a4:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038a8:	f1c3 0507 	rsb	r5, r3, #7
 80038ac:	2d06      	cmp	r5, #6
 80038ae:	bf28      	it	cs
 80038b0:	2506      	movcs	r5, #6
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038b2:	b34b      	cbz	r3, 8003908 <INTERRUPT_Init+0x70>
 80038b4:	1e5e      	subs	r6, r3, #1
 80038b6:	2201      	movs	r2, #1
 80038b8:	40b2      	lsls	r2, r6
 80038ba:	3a01      	subs	r2, #1
 80038bc:	ea02 0307 	and.w	r3, r2, r7

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038c0:	2201      	movs	r2, #1
 80038c2:	40aa      	lsls	r2, r5
 80038c4:	3a01      	subs	r2, #1
 80038c6:	400a      	ands	r2, r1
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80038c8:	b261      	sxtb	r1, r4

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038ca:	40b2      	lsls	r2, r6
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80038cc:	2900      	cmp	r1, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80038ce:	ea43 0302 	orr.w	r3, r3, r2
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80038d2:	db1b      	blt.n	800390c <INTERRUPT_Init+0x74>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038d4:	f101 4260 	add.w	r2, r1, #3758096384	; 0xe0000000
 80038d8:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	f882 3300 	strb.w	r3, [r2, #768]	; 0x300
  if (handler->enable_at_init == true)
 80038e4:	78c3      	ldrb	r3, [r0, #3]
 80038e6:	b163      	cbz	r3, 8003902 <INTERRUPT_Init+0x6a>
 80038e8:	7802      	ldrb	r2, [r0, #0]
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 80038ea:	b253      	sxtb	r3, r2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	db08      	blt.n	8003902 <INTERRUPT_Init+0x6a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038f0:	f002 021f 	and.w	r2, r2, #31
 80038f4:	095b      	lsrs	r3, r3, #5
 80038f6:	2101      	movs	r1, #1
 80038f8:	4809      	ldr	r0, [pc, #36]	; (8003920 <INTERRUPT_Init+0x88>)
 80038fa:	fa01 f202 	lsl.w	r2, r1, r2
 80038fe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    INTERRUPT_Enable(handler);
  }
#endif

  return (INTERRUPT_STATUS_SUCCESS);
}
 8003902:	2000      	movs	r0, #0
 8003904:	bcf0      	pop	{r4, r5, r6, r7}
 8003906:	4770      	bx	lr
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003908:	461e      	mov	r6, r3
 800390a:	e7d9      	b.n	80038c0 <INTERRUPT_Init+0x28>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800390c:	4a05      	ldr	r2, [pc, #20]	; (8003924 <INTERRUPT_Init+0x8c>)
 800390e:	f004 040f 	and.w	r4, r4, #15
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	4422      	add	r2, r4
 8003916:	b2db      	uxtb	r3, r3
 8003918:	7613      	strb	r3, [r2, #24]
 800391a:	e7e3      	b.n	80038e4 <INTERRUPT_Init+0x4c>
 800391c:	e000ed00 	.word	0xe000ed00
 8003920:	e000e100 	.word	0xe000e100
 8003924:	e000ecfc 	.word	0xe000ecfc

08003928 <I2C_MASTER_Init>:
/* Function to initialize the USIC Channel with GUI configured values.*/
I2C_MASTER_STATUS_t I2C_MASTER_Init(const I2C_MASTER_t *const handle)
{
  I2C_MASTER_STATUS_t status;

  if (handle != NULL)
 8003928:	b128      	cbz	r0, 8003936 <I2C_MASTER_Init+0xe>
  return (version);
}

/* Function to initialize the USIC Channel with GUI configured values.*/
I2C_MASTER_STATUS_t I2C_MASTER_Init(const I2C_MASTER_t *const handle)
{
 800392a:	b508      	push	{r3, lr}
  I2C_MASTER_STATUS_t status;

  if (handle != NULL)
  {
    /*Initialize the multiplexers required for I2C_MASTER configuration*/
    handle->config->fptr_i2c_config();
 800392c:	6843      	ldr	r3, [r0, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	4798      	blx	r3

    status = I2C_MASTER_STATUS_SUCCESS;
 8003932:	2000      	movs	r0, #0
 8003934:	bd08      	pop	{r3, pc}
  }
  else
  {
    status = I2C_MASTER_STATUS_FAILURE;
 8003936:	2001      	movs	r0, #1
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop

0800393c <I2C_MASTER_Transmit>:
}

/* Function to transmit the data to slave device */
I2C_MASTER_STATUS_t I2C_MASTER_Transmit(I2C_MASTER_t *handle, bool send_start, const uint32_t address,
                                        uint8_t *data, const uint32_t size, bool send_stop)
{
 800393c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003940:	460c      	mov	r4, r1
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_BUSY;

  if(handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 8003942:	6841      	ldr	r1, [r0, #4]
 8003944:	f891 1024 	ldrb.w	r1, [r1, #36]	; 0x24
}

/* Function to transmit the data to slave device */
I2C_MASTER_STATUS_t I2C_MASTER_Transmit(I2C_MASTER_t *handle, bool send_start, const uint32_t address,
                                        uint8_t *data, const uint32_t size, bool send_stop)
{
 8003948:	4605      	mov	r5, r0
 800394a:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_BUSY;

  if(handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 800394e:	b111      	cbz	r1, 8003956 <I2C_MASTER_Transmit+0x1a>
I2C_MASTER_STATUS_t I2C_MASTER_Transmit(I2C_MASTER_t *handle, bool send_start, const uint32_t address,
                                        uint8_t *data, const uint32_t size, bool send_stop)
{
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_BUSY;
 8003950:	2002      	movs	r0, #2
 8003952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003956:	4616      	mov	r6, r2
{
  I2C_MASTER_STATUS_t status;
  I2C_MASTER_RUNTIME_t * ptr_runtime;

  status = I2C_MASTER_STATUS_BUSY;
  ptr_runtime = handle->runtime;
 8003958:	68af      	ldr	r7, [r5, #8]

  /* If send_stop is set to TRUE, bus_acquired flag is set to FALSE.
   If send_start is set to FALSE and bus_acquired is set to FALSE then API will return an error. */
  if (((send_start == false) && (handle->runtime->bus_acquired == false)) || (data == NULL) || (size == 0U))
 800395a:	b914      	cbnz	r4, 8003962 <I2C_MASTER_Transmit+0x26>
 800395c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003960:	b352      	cbz	r2, 80039b8 <I2C_MASTER_Transmit+0x7c>
 8003962:	b34b      	cbz	r3, 80039b8 <I2C_MASTER_Transmit+0x7c>
 8003964:	9a08      	ldr	r2, [sp, #32]
 8003966:	b33a      	cbz	r2, 80039b8 <I2C_MASTER_Transmit+0x7c>
  {
  status = I2C_MASTER_STATUS_FAILURE;
  }
  else
  {
    ptr_runtime->direction = (uint32_t)I2C_MASTER_DIRECTION_TRANSMIT;
 8003968:	2200      	movs	r2, #0
 800396a:	61ba      	str	r2, [r7, #24]

    if (ptr_runtime->tx_busy == false)
 800396c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003970:	f002 08ff 	and.w	r8, r2, #255	; 0xff
 8003974:	2a00      	cmp	r2, #0
 8003976:	d1eb      	bne.n	8003950 <I2C_MASTER_Transmit+0x14>
    {
    /*If there is no transmission in progress, obtain the address of data, size of data*/
    ptr_runtime->tx_data = data;
 8003978:	603b      	str	r3, [r7, #0]
    ptr_runtime->tx_data_count = size;

    /*Initialize to first index and set the busy flag*/
    ptr_runtime->tx_data_index = 0U;
    ptr_runtime->tx_busy = true;
 800397a:	f04f 0901 	mov.w	r9, #1

    if (ptr_runtime->tx_busy == false)
    {
    /*If there is no transmission in progress, obtain the address of data, size of data*/
    ptr_runtime->tx_data = data;
    ptr_runtime->tx_data_count = size;
 800397e:	9b08      	ldr	r3, [sp, #32]

    /*Initialize to first index and set the busy flag*/
    ptr_runtime->tx_data_index = 0U;
 8003980:	f8c7 800c 	str.w	r8, [r7, #12]
    ptr_runtime->tx_busy = true;
    ptr_runtime->send_stop = send_stop;
 8003984:	61f8      	str	r0, [r7, #28]
 * @endcode
 */
__STATIC_INLINE void I2C_MASTER_EnableEvent(I2C_MASTER_t * const handle, uint32_t event)
{
  XMC_ASSERT("I2C_MASTER_EnableEvent: invalid handle", (handle != NULL))
  XMC_I2C_CH_EnableEvent(handle->channel, event);
 8003986:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800398a:	6828      	ldr	r0, [r5, #0]

    if (ptr_runtime->tx_busy == false)
    {
    /*If there is no transmission in progress, obtain the address of data, size of data*/
    ptr_runtime->tx_data = data;
    ptr_runtime->tx_data_count = size;
 800398c:	60bb      	str	r3, [r7, #8]

    /*Initialize to first index and set the busy flag*/
    ptr_runtime->tx_data_index = 0U;
    ptr_runtime->tx_busy = true;
 800398e:	f887 9026 	strb.w	r9, [r7, #38]	; 0x26
 8003992:	f7fd f9cf 	bl	8000d34 <XMC_I2C_CH_EnableEvent>
 * XMC_I2C_CH_EnableEvent(), NVIC_SetPriority(), NVIC_EnableIRQ(), XMC_I2C_CH_SetInputSource()<br>
 */
__STATIC_INLINE void XMC_I2C_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                        const uint8_t service_request)
{
  XMC_USIC_CH_SetInterruptNodePointer(channel, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL, service_request);
 8003996:	6828      	ldr	r0, [r5, #0]
 8003998:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800399c:	2110      	movs	r1, #16
 800399e:	f7fe fc79 	bl	8002294 <XMC_USIC_CH_SetInterruptNodePointer>

    /* Enable ACK event */
    I2C_MASTER_EnableEvent(handle, (uint32_t)XMC_I2C_CH_EVENT_ACK);
    XMC_I2C_CH_SetInterruptNodePointer(handle->channel,ptr_runtime->tx_ack_sr);

    if (send_start == true)
 80039a2:	b964      	cbnz	r4, 80039be <I2C_MASTER_Transmit+0x82>
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)
{
  channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
 80039a4:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
      I2C_MASTER_lSendStart_Or_RepeatedStart(handle, address, (XMC_I2C_CH_CMD_t)XMC_I2C_CH_CMD_WRITE);
    }
    else
    {
      /*Trigger the Ack interrupt*/
      XMC_USIC_CH_TriggerServiceRequest(handle->channel, (uint32_t)ptr_runtime->tx_ack_sr);
 80039a8:	682a      	ldr	r2, [r5, #0]
 80039aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80039ae:	408b      	lsls	r3, r1
    }

    status = I2C_MASTER_STATUS_SUCCESS;
 80039b0:	4620      	mov	r0, r4
 80039b2:	6693      	str	r3, [r2, #104]	; 0x68
 80039b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

  /* If send_stop is set to TRUE, bus_acquired flag is set to FALSE.
   If send_start is set to FALSE and bus_acquired is set to FALSE then API will return an error. */
  if (((send_start == false) && (handle->runtime->bus_acquired == false)) || (data == NULL) || (size == 0U))
  {
  status = I2C_MASTER_STATUS_FAILURE;
 80039b8:	2001      	movs	r0, #1
    status = I2C_MASTER_lStartTransmitPolling(handle, send_start, address, data, size, send_stop);
#endif
  }

  return (status);
} /* end of function */
 80039ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    (I2C_MASTER_DIRECT_TX_ENABLED == 1) || (I2C_MASTER_DIRECT_RX_ENABLED == 1))
/* Function to issue Send Start/Repeated Start command */
static void I2C_MASTER_lSendStart_Or_RepeatedStart(I2C_MASTER_t * handle,const uint32_t address,
                                               const XMC_I2C_CH_CMD_t cmd)
{
  if (handle->runtime->bus_acquired == true)
 80039be:	68aa      	ldr	r2, [r5, #8]
 80039c0:	6828      	ldr	r0, [r5, #0]
 80039c2:	f892 3028 	ldrb.w	r3, [r2, #40]	; 0x28
 80039c6:	f003 04ff 	and.w	r4, r3, #255	; 0xff
 80039ca:	b963      	cbnz	r3, 80039e6 <I2C_MASTER_Transmit+0xaa>
  {
  I2C_MASTER_SendRepeatedStart(handle, (uint16_t)address, cmd);
  }
  else
  {
    handle->runtime->bus_acquired = true;
 80039cc:	f882 9028 	strb.w	r9, [r2, #40]	; 0x28
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
  channel->PSCR |= flag;
 80039d0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80039d2:	f043 0304 	orr.w	r3, r3, #4
 80039d6:	64c3      	str	r3, [r0, #76]	; 0x4c
__STATIC_INLINE void I2C_MASTER_SendStart(I2C_MASTER_t * const handle, const uint32_t address,
		                                  const XMC_I2C_CH_CMD_t cmd)
{
  XMC_ASSERT("I2C_MASTER_SendStart: invalid handle", (handle != NULL))
  XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_START_CONDITION_RECEIVED);
  XMC_I2C_CH_MasterStart(handle->channel, (uint16_t)address, cmd);
 80039d8:	b2b1      	uxth	r1, r6
 80039da:	4622      	mov	r2, r4
 80039dc:	f7fd f91c 	bl	8000c18 <XMC_I2C_CH_MasterStart>
    {
      /*Trigger the Ack interrupt*/
      XMC_USIC_CH_TriggerServiceRequest(handle->channel, (uint32_t)ptr_runtime->tx_ack_sr);
    }

    status = I2C_MASTER_STATUS_SUCCESS;
 80039e0:	4620      	mov	r0, r4
 80039e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039e6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80039e8:	f043 0308 	orr.w	r3, r3, #8
 80039ec:	64c3      	str	r3, [r0, #76]	; 0x4c
__STATIC_INLINE void I2C_MASTER_SendRepeatedStart(I2C_MASTER_t * const handle, const uint32_t address,
		                                          const XMC_I2C_CH_CMD_t cmd)
{
  XMC_ASSERT("I2C_MASTER_SendRepeatedStart: invalid handle", (handle != NULL))
  XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_REPEATED_START_CONDITION_RECEIVED);
  XMC_I2C_CH_MasterRepeatedStart(handle->channel, (uint16_t)address, cmd);
 80039ee:	b2b1      	uxth	r1, r6
 80039f0:	4642      	mov	r2, r8
 80039f2:	f7fd f929 	bl	8000c48 <XMC_I2C_CH_MasterRepeatedStart>
 80039f6:	4640      	mov	r0, r8
 80039f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080039fc <I2C_MASTER_TransmitHandler>:
 *  @param  handle I2C_MASTER APP handle pointer of type I2C_MASTER_t*
 *
 *  @return void
 */
void I2C_MASTER_TransmitHandler(I2C_MASTER_t * const handle)
{
 80039fc:	b570      	push	{r4, r5, r6, lr}
 80039fe:	4606      	mov	r6, r0
/* Function to get flag status of the requested parameter */
uint32_t I2C_MASTER_GetFlagStatus(const I2C_MASTER_t *handle, uint32_t flagtype)
{
  uint32_t status;

  status = XMC_I2C_CH_GetStatusFlag(handle->channel);
 8003a00:	6800      	ldr	r0, [r0, #0]
void I2C_MASTER_TransmitHandler(I2C_MASTER_t * const handle)
{
  I2C_MASTER_RUNTIME_t * ptr_runtime;
  uint8_t fifo_min;

  ptr_runtime = handle->runtime;
 8003a02:	68b4      	ldr	r4, [r6, #8]
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_ClearStatusFlag()\n\n
 */
__STATIC_INLINE uint32_t XMC_I2C_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
{
  return (channel->PSR_IICMode);
 8003a04:	6c83      	ldr	r3, [r0, #72]	; 0x48
  fifo_min = 0U;

  /* check if any error flag is set */
  if (I2C_MASTER_GetFlagStatus(handle, ((uint32_t)XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED |
 8003a06:	f413 7fb1 	tst.w	r3, #354	; 0x162
 8003a0a:	d163      	bne.n	8003ad4 <I2C_MASTER_TransmitHandler+0xd8>
  else
  {
/***********************************************************************************************************************
  Direction = Transmit, Tx FIFO enabled
***********************************************************************************************************************/
  if (ptr_runtime->direction == (uint32_t)I2C_MASTER_DIRECTION_TRANSMIT)
 8003a0c:	69a3      	ldr	r3, [r4, #24]
 8003a0e:	bb4b      	cbnz	r3, 8003a64 <I2C_MASTER_TransmitHandler+0x68>
  {
    if (handle->config->txFIFO_size > 0)
 8003a10:	6873      	ldr	r3, [r6, #4]
 8003a12:	f893 5026 	ldrb.w	r5, [r3, #38]	; 0x26
 8003a16:	2d00      	cmp	r5, #0
 8003a18:	f000 808b 	beq.w	8003b32 <I2C_MASTER_TransmitHandler+0x136>
    {
      if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8003a1c:	68e1      	ldr	r1, [r4, #12]
 8003a1e:	68a2      	ldr	r2, [r4, #8]
 8003a20:	4291      	cmp	r1, r2
 8003a22:	f0c0 80c0 	bcc.w	8003ba6 <I2C_MASTER_TransmitHandler+0x1aa>
      }
      else
      {
        /* if index is reached to last byte and "bus acquired" flag is set to true, then issue Send Stop */
      XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
      NVIC_ClearPendingIRQ(handle->config->tx_irqn);
 8003a26:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->TBCTR &= (uint32_t)~event;
 8003a2a:	f8d0 1108 	ldr.w	r1, [r0, #264]	; 0x108
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8003a2e:	b253      	sxtb	r3, r2
 8003a30:	f021 4180 	bic.w	r1, r1, #1073741824	; 0x40000000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
 8003a3a:	db09      	blt.n	8003a50 <I2C_MASTER_TransmitHandler+0x54>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a3c:	095b      	lsrs	r3, r3, #5
 8003a3e:	3360      	adds	r3, #96	; 0x60
 8003a40:	f002 021f 	and.w	r2, r2, #31
 8003a44:	2101      	movs	r1, #1
 8003a46:	4d83      	ldr	r5, [pc, #524]	; (8003c54 <I2C_MASTER_TransmitHandler+0x258>)
 8003a48:	fa01 f202 	lsl.w	r2, r1, r2
 8003a4c:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
 8003a50:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114

      /*make sure data is transmitted in FIFO*/
        while (!XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel)){}
 8003a54:	051d      	lsls	r5, r3, #20
 8003a56:	d5fb      	bpl.n	8003a50 <I2C_MASTER_TransmitHandler+0x54>

          if (ptr_runtime->bus_acquired == true)
 8003a58:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	f040 80ca 	bne.w	8003bf6 <I2C_MASTER_TransmitHandler+0x1fa>
 8003a62:	bd70      	pop	{r4, r5, r6, pc}
/***********************************************************************************************************************
  Direction = Receive, Tx, Rx FIFO enabled.
  Minimum FIFO value is calculated by comparing Tx FIFO and Rx FIFO size.
  If Rx FIFO is not enabled, default size of 2 is considered.
***********************************************************************************************************************/
    if (handle->config->txFIFO_size > 0)
 8003a64:	6873      	ldr	r3, [r6, #4]
 8003a66:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8003a6a:	2a00      	cmp	r2, #0
 8003a6c:	d07f      	beq.n	8003b6e <I2C_MASTER_TransmitHandler+0x172>
    {
      if ((handle->config->rxFIFO_size > 0))
 8003a6e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	f000 8095 	beq.w	8003ba2 <I2C_MASTER_TransmitHandler+0x1a6>
      {
        fifo_min = (uint8_t)calculate_minfifosize(((uint32_t)1 << (uint32_t)handle->config->txFIFO_size),
 8003a78:	2101      	movs	r1, #1
 8003a7a:	fa01 f502 	lsl.w	r5, r1, r2
 8003a7e:	4099      	lsls	r1, r3
 8003a80:	42a9      	cmp	r1, r5
 8003a82:	bf28      	it	cs
 8003a84:	4629      	movcs	r1, r5
 8003a86:	b2cd      	uxtb	r5, r1
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->TBCTR &= (uint32_t)~event;
 8003a88:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8003a8c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003a90:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 8003a94:	4602      	mov	r2, r0
 8003a96:	e008      	b.n	8003aaa <I2C_MASTER_TransmitHandler+0xae>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveAck(handle->channel);
 8003a98:	f7fd f916 	bl	8000cc8 <XMC_I2C_CH_MasterReceiveAck>
          }
          else
          {
            I2C_MASTER_ReceiveACK(handle);
          }
          ptr_runtime->tx_data_index++;
 8003a9c:	68e3      	ldr	r3, [r4, #12]
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	60e3      	str	r3, [r4, #12]

          /*if index reaches fifo size - break*/
          if ((ptr_runtime->tx_data_index) >= fifo_min)
 8003aa2:	68e3      	ldr	r3, [r4, #12]
 8003aa4:	42ab      	cmp	r3, r5
 8003aa6:	d26f      	bcs.n	8003b88 <I2C_MASTER_TransmitHandler+0x18c>
 8003aa8:	6832      	ldr	r2, [r6, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 8003aaa:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
      }

      XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);

      /* fill the FIFO */
      while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8003aae:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003ab2:	4610      	mov	r0, r2
 8003ab4:	d168      	bne.n	8003b88 <I2C_MASTER_TransmitHandler+0x18c>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8003ab6:	68e3      	ldr	r3, [r4, #12]
 8003ab8:	68a1      	ldr	r1, [r4, #8]
 8003aba:	428b      	cmp	r3, r1
 8003abc:	d264      	bcs.n	8003b88 <I2C_MASTER_TransmitHandler+0x18c>
        {
          /* check for last byte and send_nack is set to true */
          if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 8003abe:	68e3      	ldr	r3, [r4, #12]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	4299      	cmp	r1, r3
 8003ac4:	d1e8      	bne.n	8003a98 <I2C_MASTER_TransmitHandler+0x9c>
 8003ac6:	6a23      	ldr	r3, [r4, #32]
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d1e5      	bne.n	8003a98 <I2C_MASTER_TransmitHandler+0x9c>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveNACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveNACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveNack(handle->channel);
 8003acc:	4610      	mov	r0, r2
 8003ace:	f7fd f911 	bl	8000cf4 <XMC_I2C_CH_MasterReceiveNack>
 8003ad2:	e7e3      	b.n	8003a9c <I2C_MASTER_TransmitHandler+0xa0>
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->TBCTR &= (uint32_t)~event;
 8003ad4:	f8d0 2108 	ldr.w	r2, [r0, #264]	; 0x108
  uint32_t psr_status;

  psr_status = XMC_I2C_CH_GetStatusFlag(handle->channel);

  /* Check for nack event */
  if ((handle->config->nack_cbhandler != NULL) && (psr_status & (uint32_t)XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED))
 8003ad8:	6873      	ldr	r3, [r6, #4]
 8003ada:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8003ade:	f8c0 2108 	str.w	r2, [r0, #264]	; 0x108
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
*/
__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->CCR &= (uint32_t)~event;
 8003ae2:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003ae4:	6999      	ldr	r1, [r3, #24]
 8003ae6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003aea:	6402      	str	r2, [r0, #64]	; 0x40
 8003aec:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8003aee:	b139      	cbz	r1, 8003b00 <I2C_MASTER_TransmitHandler+0x104>
 8003af0:	06a5      	lsls	r5, r4, #26
 8003af2:	d505      	bpl.n	8003b00 <I2C_MASTER_TransmitHandler+0x104>
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
  channel->PSCR |= flag;
 8003af4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003af6:	f043 0320 	orr.w	r3, r3, #32
 8003afa:	64c3      	str	r3, [r0, #76]	; 0x4c
  {
    I2C_MASTER_ClearFlag(handle,(uint32_t)XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED);
    handle->config->nack_cbhandler();
 8003afc:	4788      	blx	r1
 8003afe:	6873      	ldr	r3, [r6, #4]
  }

  /* Check for arbitration lost */
  if ((handle->config->arbitration_cbhandler != NULL) && (psr_status & (uint32_t)XMC_I2C_CH_STATUS_FLAG_ARBITRATION_LOST))
 8003b00:	69da      	ldr	r2, [r3, #28]
 8003b02:	b142      	cbz	r2, 8003b16 <I2C_MASTER_TransmitHandler+0x11a>
 8003b04:	0661      	lsls	r1, r4, #25
 8003b06:	d506      	bpl.n	8003b16 <I2C_MASTER_TransmitHandler+0x11a>
}

/* Function to clear flag status of the requested parameter */
void I2C_MASTER_ClearFlag(const I2C_MASTER_t *handle, uint32_t flagtype)
{
  XMC_I2C_CH_ClearStatusFlag(handle->channel,flagtype);
 8003b08:	6831      	ldr	r1, [r6, #0]
 8003b0a:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8003b0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b10:	64cb      	str	r3, [r1, #76]	; 0x4c

  /* Check for arbitration lost */
  if ((handle->config->arbitration_cbhandler != NULL) && (psr_status & (uint32_t)XMC_I2C_CH_STATUS_FLAG_ARBITRATION_LOST))
  {
    I2C_MASTER_ClearFlag(handle,(uint32_t)XMC_I2C_CH_STATUS_FLAG_ARBITRATION_LOST);
    handle->config->arbitration_cbhandler();
 8003b12:	4790      	blx	r2
 8003b14:	6873      	ldr	r3, [r6, #4]
  }

  /* Check for error detected */
  if ((handle->config->error_cbhandler != NULL) && (psr_status & ((uint32_t)XMC_I2C_CH_STATUS_FLAG_ERROR | (uint32_t)XMC_I2C_CH_STATUS_FLAG_WRONG_TDF_CODE_FOUND)))
 8003b16:	6a1b      	ldr	r3, [r3, #32]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d0a2      	beq.n	8003a62 <I2C_MASTER_TransmitHandler+0x66>
 8003b1c:	f414 7f81 	tst.w	r4, #258	; 0x102
 8003b20:	d09f      	beq.n	8003a62 <I2C_MASTER_TransmitHandler+0x66>
}

/* Function to clear flag status of the requested parameter */
void I2C_MASTER_ClearFlag(const I2C_MASTER_t *handle, uint32_t flagtype)
{
  XMC_I2C_CH_ClearStatusFlag(handle->channel,flagtype);
 8003b22:	6831      	ldr	r1, [r6, #0]
 8003b24:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8003b26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b2a:	64ca      	str	r2, [r1, #76]	; 0x4c
     {
       I2C_MASTER_DisableEvent(handle,(uint32_t)XMC_I2C_CH_EVENT_ACK);
     }
  } /* end of else */
 } /* end of else */
}
 8003b2c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  /* Check for error detected */
  if ((handle->config->error_cbhandler != NULL) && (psr_status & ((uint32_t)XMC_I2C_CH_STATUS_FLAG_ERROR | (uint32_t)XMC_I2C_CH_STATUS_FLAG_WRONG_TDF_CODE_FOUND)))
  {
    I2C_MASTER_ClearFlag(handle,(uint32_t)XMC_I2C_CH_STATUS_FLAG_ERROR);
    handle->config->error_cbhandler();
 8003b30:	4718      	bx	r3
    Direction = transmit and Tx FIFO disabled
***********************************************************************************************************************/
    else
    {
      /* transmit each byte till the last byte */
      if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8003b32:	68e2      	ldr	r2, [r4, #12]
 8003b34:	68a3      	ldr	r3, [r4, #8]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d369      	bcc.n	8003c0e <I2C_MASTER_TransmitHandler+0x212>
        ptr_runtime->tx_data_index++;
      }
      else
      {
        /* if index reaches last byte and bus_acquired flag is set to true, issue send stop */
        if (ptr_runtime->bus_acquired == true)
 8003b3a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d08f      	beq.n	8003a62 <I2C_MASTER_TransmitHandler+0x66>
 *
 */
__STATIC_INLINE void I2C_MASTER_DisableEvent(I2C_MASTER_t * const handle, uint32_t event)
{
  XMC_ASSERT("I2C_MASTER_DisableEvent: invalid handle", (handle != NULL))
  XMC_I2C_CH_DisableEvent(handle->channel, event);
 8003b42:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003b46:	f7fd f905 	bl	8000d54 <XMC_I2C_CH_DisableEvent>

  ptr_runtime = handle->runtime;

  I2C_MASTER_DisableEvent(handle,((uint32_t)XMC_I2C_CH_EVENT_ACK ));

  if (ptr_runtime->send_stop == true)
 8003b4a:	69e3      	ldr	r3, [r4, #28]
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d06a      	beq.n	8003c26 <I2C_MASTER_TransmitHandler+0x22a>
 8003b50:	6832      	ldr	r2, [r6, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8003b52:	6b93      	ldr	r3, [r2, #56]	; 0x38
  {
    ptr_runtime->bus_acquired = false;
    I2C_MASTER_SendStop(handle);
  }

  while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 8003b54:	061b      	lsls	r3, r3, #24
 8003b56:	d4fc      	bmi.n	8003b52 <I2C_MASTER_TransmitHandler+0x156>

  /*All data is transmitted*/
  ptr_runtime->tx_busy = false;

  if (handle->config->tx_cbhandler != NULL)
 8003b58:	6873      	ldr	r3, [r6, #4]
 8003b5a:	691b      	ldr	r3, [r3, #16]
  }

  while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}

  /*All data is transmitted*/
  ptr_runtime->tx_busy = false;
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f884 2026 	strb.w	r2, [r4, #38]	; 0x26

  if (handle->config->tx_cbhandler != NULL)
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	f43f af7d 	beq.w	8003a62 <I2C_MASTER_TransmitHandler+0x66>
     {
       I2C_MASTER_DisableEvent(handle,(uint32_t)XMC_I2C_CH_EVENT_ACK);
     }
  } /* end of else */
 } /* end of else */
}
 8003b68:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  ptr_runtime->tx_busy = false;

  if (handle->config->tx_cbhandler != NULL)
  {
    /*Execute the 'End of transmission' callback function*/
    handle->config->tx_cbhandler();
 8003b6c:	4718      	bx	r3
   Direction = Receive, Tx FIFO disabled
 **********************************************************************************************************************/
    else
    {
      /* check for last byte and send_nack is set to true */
      if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 8003b6e:	68e3      	ldr	r3, [r4, #12]
 8003b70:	68a2      	ldr	r2, [r4, #8]
 8003b72:	3301      	adds	r3, #1
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d102      	bne.n	8003b7e <I2C_MASTER_TransmitHandler+0x182>
 8003b78:	6a23      	ldr	r3, [r4, #32]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d050      	beq.n	8003c20 <I2C_MASTER_TransmitHandler+0x224>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveAck(handle->channel);
 8003b7e:	f7fd f8a3 	bl	8000cc8 <XMC_I2C_CH_MasterReceiveAck>
      }
      else
      {
        I2C_MASTER_ReceiveACK(handle);
      }
      ptr_runtime->tx_data_index++;
 8003b82:	68e3      	ldr	r3, [r4, #12]
 8003b84:	3301      	adds	r3, #1
 8003b86:	60e3      	str	r3, [r4, #12]
    }

/***********************************************************************************************************************
   If last byte, then disable ACK event
 **********************************************************************************************************************/
     if (handle->runtime->tx_data_index == handle->runtime->tx_data_count)
 8003b88:	68b3      	ldr	r3, [r6, #8]
 8003b8a:	68da      	ldr	r2, [r3, #12]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	f47f af67 	bne.w	8003a62 <I2C_MASTER_TransmitHandler+0x66>
 *
 */
__STATIC_INLINE void I2C_MASTER_DisableEvent(I2C_MASTER_t * const handle, uint32_t event)
{
  XMC_ASSERT("I2C_MASTER_DisableEvent: invalid handle", (handle != NULL))
  XMC_I2C_CH_DisableEvent(handle->channel, event);
 8003b94:	6830      	ldr	r0, [r6, #0]
 8003b96:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
     {
       I2C_MASTER_DisableEvent(handle,(uint32_t)XMC_I2C_CH_EVENT_ACK);
     }
  } /* end of else */
 } /* end of else */
}
 8003b9a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003b9e:	f7fd b8d9 	b.w	8000d54 <XMC_I2C_CH_DisableEvent>
                                              ((uint32_t)1 << (uint32_t)handle->config->rxFIFO_size));
      }
      else
      {
        /* if Rx FIFO is disabled, set minimum FIFO size as 2 */
        fifo_min = 2U;
 8003ba2:	2502      	movs	r5, #2
 8003ba4:	e770      	b.n	8003a88 <I2C_MASTER_TransmitHandler+0x8c>
 8003ba6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003baa:	f7fd f8d3 	bl	8000d54 <XMC_I2C_CH_DisableEvent>
    if (handle->config->txFIFO_size > 0)
    {
      if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
      {
      I2C_MASTER_DisableEvent(handle,(uint32_t)XMC_I2C_CH_EVENT_ACK);
      XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 8003bae:	6830      	ldr	r0, [r6, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->TBCTR |= event;
 8003bb0:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8003bb4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003bb8:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 8003bbc:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
        /*Fill the transmit FIFO */
        while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8003bc0:	04da      	lsls	r2, r3, #19
 8003bc2:	f53f af4e 	bmi.w	8003a62 <I2C_MASTER_TransmitHandler+0x66>
        {
          /* transmit each byte till index reaches to the last byte */
          if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8003bc6:	68e3      	ldr	r3, [r4, #12]
 8003bc8:	68a2      	ldr	r2, [r4, #8]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d805      	bhi.n	8003bda <I2C_MASTER_TransmitHandler+0x1de>
 8003bce:	e03f      	b.n	8003c50 <I2C_MASTER_TransmitHandler+0x254>
 8003bd0:	68e2      	ldr	r2, [r4, #12]
 8003bd2:	68a3      	ldr	r3, [r4, #8]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	f4bf af44 	bcs.w	8003a62 <I2C_MASTER_TransmitHandler+0x66>
          {
            /* load the FIFO, byte by byte till either FIFO is full or all data is loaded*/
            I2C_MASTER_TransmitByte(handle, (uint8_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
 8003bda:	68e3      	ldr	r3, [r4, #12]
 8003bdc:	6822      	ldr	r2, [r4, #0]
 * @endcode
 */
__STATIC_INLINE void I2C_MASTER_TransmitByte(I2C_MASTER_t * const handle, uint8_t byte)
{
  XMC_ASSERT("I2C_MASTER_TransmitByte: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterTransmit(handle->channel, byte);
 8003bde:	5cd1      	ldrb	r1, [r2, r3]
 8003be0:	f7fd f860 	bl	8000ca4 <XMC_I2C_CH_MasterTransmit>
            ptr_runtime->tx_data_index++;
 8003be4:	68e3      	ldr	r3, [r4, #12]
 8003be6:	6830      	ldr	r0, [r6, #0]
 8003be8:	3301      	adds	r3, #1
 8003bea:	60e3      	str	r3, [r4, #12]
 8003bec:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
      if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
      {
      I2C_MASTER_DisableEvent(handle,(uint32_t)XMC_I2C_CH_EVENT_ACK);
      XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
        /*Fill the transmit FIFO */
        while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8003bf0:	04db      	lsls	r3, r3, #19
 8003bf2:	d5ed      	bpl.n	8003bd0 <I2C_MASTER_TransmitHandler+0x1d4>
 8003bf4:	bd70      	pop	{r4, r5, r6, pc}
 *
 */
__STATIC_INLINE void I2C_MASTER_DisableEvent(I2C_MASTER_t * const handle, uint32_t event)
{
  XMC_ASSERT("I2C_MASTER_DisableEvent: invalid handle", (handle != NULL))
  XMC_I2C_CH_DisableEvent(handle->channel, event);
 8003bf6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003bfa:	f7fd f8ab 	bl	8000d54 <XMC_I2C_CH_DisableEvent>

  ptr_runtime = handle->runtime;

  I2C_MASTER_DisableEvent(handle,((uint32_t)XMC_I2C_CH_EVENT_ACK ));

  if (ptr_runtime->send_stop == true)
 8003bfe:	69e3      	ldr	r3, [r4, #28]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d01a      	beq.n	8003c3a <I2C_MASTER_TransmitHandler+0x23e>
 8003c04:	6832      	ldr	r2, [r6, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8003c06:	6b93      	ldr	r3, [r2, #56]	; 0x38
  {
    ptr_runtime->bus_acquired = false;
    I2C_MASTER_SendStop(handle);
  }

  while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 8003c08:	0619      	lsls	r1, r3, #24
 8003c0a:	d4fc      	bmi.n	8003c06 <I2C_MASTER_TransmitHandler+0x20a>
 8003c0c:	e7a4      	b.n	8003b58 <I2C_MASTER_TransmitHandler+0x15c>
    else
    {
      /* transmit each byte till the last byte */
      if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
      {
        I2C_MASTER_TransmitByte(handle, ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
 8003c0e:	68e3      	ldr	r3, [r4, #12]
 8003c10:	6822      	ldr	r2, [r4, #0]
 * @endcode
 */
__STATIC_INLINE void I2C_MASTER_TransmitByte(I2C_MASTER_t * const handle, uint8_t byte)
{
  XMC_ASSERT("I2C_MASTER_TransmitByte: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterTransmit(handle->channel, byte);
 8003c12:	5cd1      	ldrb	r1, [r2, r3]
 8003c14:	f7fd f846 	bl	8000ca4 <XMC_I2C_CH_MasterTransmit>
        ptr_runtime->tx_data_index++;
 8003c18:	68e3      	ldr	r3, [r4, #12]
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	60e3      	str	r3, [r4, #12]
 8003c1e:	bd70      	pop	{r4, r5, r6, pc}
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveNACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveNACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveNack(handle->channel);
 8003c20:	f7fd f868 	bl	8000cf4 <XMC_I2C_CH_MasterReceiveNack>
 8003c24:	e7ad      	b.n	8003b82 <I2C_MASTER_TransmitHandler+0x186>
 8003c26:	6830      	ldr	r0, [r6, #0]

  I2C_MASTER_DisableEvent(handle,((uint32_t)XMC_I2C_CH_EVENT_ACK ));

  if (ptr_runtime->send_stop == true)
  {
    ptr_runtime->bus_acquired = false;
 8003c28:	f884 5028 	strb.w	r5, [r4, #40]	; 0x28
 8003c2c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003c2e:	f043 0310 	orr.w	r3, r3, #16
 8003c32:	64c3      	str	r3, [r0, #76]	; 0x4c
*/
__STATIC_INLINE void I2C_MASTER_SendStop(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_SendStop: invalid handle", (handle != NULL))
  XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_STOP_CONDITION_RECEIVED);
  XMC_I2C_CH_MasterStop(handle->channel);
 8003c34:	f7fd f820 	bl	8000c78 <XMC_I2C_CH_MasterStop>
 8003c38:	e78a      	b.n	8003b50 <I2C_MASTER_TransmitHandler+0x154>
 8003c3a:	6830      	ldr	r0, [r6, #0]
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 8003c42:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003c44:	f043 0310 	orr.w	r3, r3, #16
 8003c48:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003c4a:	f7fd f815 	bl	8000c78 <XMC_I2C_CH_MasterStop>
 8003c4e:	e7d9      	b.n	8003c04 <I2C_MASTER_TransmitHandler+0x208>
 8003c50:	bd70      	pop	{r4, r5, r6, pc}
 8003c52:	bf00      	nop
 8003c54:	e000e100 	.word	0xe000e100

08003c58 <I2C_MASTER_Receive>:
 *
 *
 **********************************************************************************************************************/
I2C_MASTER_STATUS_t I2C_MASTER_Receive(I2C_MASTER_t *handle, bool send_start, const uint32_t address, uint8_t * data,
                                   const uint32_t count, bool send_stop, bool send_nack)
{
 8003c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_BUSY;

  if (handle->config->receive_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 8003c5c:	6845      	ldr	r5, [r0, #4]
 *
 *
 **********************************************************************************************************************/
I2C_MASTER_STATUS_t I2C_MASTER_Receive(I2C_MASTER_t *handle, bool send_start, const uint32_t address, uint8_t * data,
                                   const uint32_t count, bool send_stop, bool send_nack)
{
 8003c5e:	f89d e024 	ldrb.w	lr, [sp, #36]	; 0x24
 8003c62:	460e      	mov	r6, r1
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_BUSY;

  if (handle->config->receive_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 8003c64:	f895 1025 	ldrb.w	r1, [r5, #37]	; 0x25
 *
 *
 **********************************************************************************************************************/
I2C_MASTER_STATUS_t I2C_MASTER_Receive(I2C_MASTER_t *handle, bool send_start, const uint32_t address, uint8_t * data,
                                   const uint32_t count, bool send_stop, bool send_nack)
{
 8003c68:	4604      	mov	r4, r0
 8003c6a:	f89d 0028 	ldrb.w	r0, [sp, #40]	; 0x28
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_BUSY;

  if (handle->config->receive_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 8003c6e:	b111      	cbz	r1, 8003c76 <I2C_MASTER_Receive+0x1e>
I2C_MASTER_STATUS_t I2C_MASTER_Receive(I2C_MASTER_t *handle, bool send_start, const uint32_t address, uint8_t * data,
                                   const uint32_t count, bool send_stop, bool send_nack)
{
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_BUSY;
 8003c70:	2002      	movs	r0, #2
    status = I2C_MASTER_lStartReceivePolling(handle, send_start, address, data, count, send_stop, send_nack);
#endif
  }

  return (status);
}
 8003c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
{
  I2C_MASTER_STATUS_t status;
  I2C_MASTER_RUNTIME_t * ptr_runtime;

  status = I2C_MASTER_STATUS_BUSY;
  ptr_runtime = handle->runtime;
 8003c76:	68a7      	ldr	r7, [r4, #8]
 8003c78:	4690      	mov	r8, r2
 8003c7a:	46b9      	mov	r9, r7

  if (((handle == NULL) || ((send_start == false) && (handle->runtime->bus_acquired == false)) || (data == NULL) ||
 8003c7c:	b91e      	cbnz	r6, 8003c86 <I2C_MASTER_Receive+0x2e>
 8003c7e:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003c82:	2a00      	cmp	r2, #0
 8003c84:	d055      	beq.n	8003d32 <I2C_MASTER_Receive+0xda>
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d053      	beq.n	8003d32 <I2C_MASTER_Receive+0xda>
 8003c8a:	9a08      	ldr	r2, [sp, #32]
 8003c8c:	2a00      	cmp	r2, #0
 8003c8e:	d050      	beq.n	8003d32 <I2C_MASTER_Receive+0xda>
  {
    status = I2C_MASTER_STATUS_FAILURE;
  }
  else
  {
    if (ptr_runtime->rx_busy == false)
 8003c90:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003c94:	f002 0cff 	and.w	ip, r2, #255	; 0xff
 8003c98:	2a00      	cmp	r2, #0
 8003c9a:	d1e9      	bne.n	8003c70 <I2C_MASTER_Receive+0x18>
    ptr_runtime->send_stop = send_stop;
    ptr_runtime->send_nack = send_nack;
    ptr_runtime->rx_data_index = 0U;
    ptr_runtime->tx_data_index = 0U;

    if (handle->config->rxFIFO_size > 0)
 8003c9c:	f895 a027 	ldrb.w	sl, [r5, #39]	; 0x27
    {
    ptr_runtime->direction = (uint32_t)I2C_MASTER_DIRECTION_RECEIVE;

      /* If no active reception in progress, obtain the address of data buffer and number of data bytes to be received*/
    ptr_runtime->rx_data = data;
    ptr_runtime->rx_data_count = count;
 8003ca0:	9908      	ldr	r1, [sp, #32]
    if (ptr_runtime->rx_busy == false)
    {
    ptr_runtime->direction = (uint32_t)I2C_MASTER_DIRECTION_RECEIVE;

      /* If no active reception in progress, obtain the address of data buffer and number of data bytes to be received*/
    ptr_runtime->rx_data = data;
 8003ca2:	607b      	str	r3, [r7, #4]
  }
  else
  {
    if (ptr_runtime->rx_busy == false)
    {
    ptr_runtime->direction = (uint32_t)I2C_MASTER_DIRECTION_RECEIVE;
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	61ba      	str	r2, [r7, #24]

      /* If no active reception in progress, obtain the address of data buffer and number of data bytes to be received*/
    ptr_runtime->rx_data = data;
    ptr_runtime->rx_data_count = count;
 8003ca8:	6139      	str	r1, [r7, #16]
    ptr_runtime->tx_data = data;
    ptr_runtime->tx_data_count = count;
    ptr_runtime->tx_busy = true;
 8003caa:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
    ptr_runtime->direction = (uint32_t)I2C_MASTER_DIRECTION_RECEIVE;

      /* If no active reception in progress, obtain the address of data buffer and number of data bytes to be received*/
    ptr_runtime->rx_data = data;
    ptr_runtime->rx_data_count = count;
    ptr_runtime->tx_data = data;
 8003cae:	603b      	str	r3, [r7, #0]
    ptr_runtime->tx_data_count = count;
    ptr_runtime->tx_busy = true;
    ptr_runtime->rx_busy = true;
 8003cb0:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27

      /* If no active reception in progress, obtain the address of data buffer and number of data bytes to be received*/
    ptr_runtime->rx_data = data;
    ptr_runtime->rx_data_count = count;
    ptr_runtime->tx_data = data;
    ptr_runtime->tx_data_count = count;
 8003cb4:	60b9      	str	r1, [r7, #8]
    ptr_runtime->tx_busy = true;
    ptr_runtime->rx_busy = true;
    ptr_runtime->send_stop = send_stop;
    ptr_runtime->send_nack = send_nack;
    ptr_runtime->rx_data_index = 0U;
 8003cb6:	f8c7 c014 	str.w	ip, [r7, #20]
    ptr_runtime->rx_data_count = count;
    ptr_runtime->tx_data = data;
    ptr_runtime->tx_data_count = count;
    ptr_runtime->tx_busy = true;
    ptr_runtime->rx_busy = true;
    ptr_runtime->send_stop = send_stop;
 8003cba:	f8c7 e01c 	str.w	lr, [r7, #28]
    ptr_runtime->send_nack = send_nack;
 8003cbe:	6238      	str	r0, [r7, #32]
    ptr_runtime->rx_data_index = 0U;
    ptr_runtime->tx_data_index = 0U;
 8003cc0:	f8c7 c00c 	str.w	ip, [r7, #12]

    if (handle->config->rxFIFO_size > 0)
 8003cc4:	f1ba 0f00 	cmp.w	sl, #0
 8003cc8:	d136      	bne.n	8003d38 <I2C_MASTER_Receive+0xe0>
{
  I2C_MASTER_RUNTIME_t * ptr_runtime;

  ptr_runtime = handle->runtime;

  XMC_USIC_CH_EnableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE |
 8003cca:	6823      	ldr	r3, [r4, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->CCR |= event;
 8003ccc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cce:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003cd2:	641a      	str	r2, [r3, #64]	; 0x40
                                                      (uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE));

  if (send_start == true)
 8003cd4:	2e00      	cmp	r6, #0
 8003cd6:	f000 809c 	beq.w	8003e12 <I2C_MASTER_Receive+0x1ba>
  {
  if(!((handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DMA) ||
 8003cda:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
 8003cde:	3a01      	subs	r2, #1
 8003ce0:	2a01      	cmp	r2, #1
 8003ce2:	d90b      	bls.n	8003cfc <I2C_MASTER_Receive+0xa4>
 * @endcode
 */
__STATIC_INLINE void I2C_MASTER_EnableEvent(I2C_MASTER_t * const handle, uint32_t event)
{
  XMC_ASSERT("I2C_MASTER_EnableEvent: invalid handle", (handle != NULL))
  XMC_I2C_CH_EnableEvent(handle->channel, event);
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003cea:	f7fd f823 	bl	8000d34 <XMC_I2C_CH_EnableEvent>
 * XMC_I2C_CH_EnableEvent(), NVIC_SetPriority(), NVIC_EnableIRQ(), XMC_I2C_CH_SetInputSource()<br>
 */
__STATIC_INLINE void XMC_I2C_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                        const uint8_t service_request)
{
  XMC_USIC_CH_SetInterruptNodePointer(channel, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL, service_request);
 8003cee:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003cf2:	6820      	ldr	r0, [r4, #0]
 8003cf4:	2110      	movs	r1, #16
 8003cf6:	f7fe facd 	bl	8002294 <XMC_USIC_CH_SetInterruptNodePointer>
 8003cfa:	68a7      	ldr	r7, [r4, #8]
    (I2C_MASTER_DIRECT_TX_ENABLED == 1) || (I2C_MASTER_DIRECT_RX_ENABLED == 1))
/* Function to issue Send Start/Repeated Start command */
static void I2C_MASTER_lSendStart_Or_RepeatedStart(I2C_MASTER_t * handle,const uint32_t address,
                                               const XMC_I2C_CH_CMD_t cmd)
{
  if (handle->runtime->bus_acquired == true)
 8003cfc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	f040 80fa 	bne.w	8003efa <I2C_MASTER_Receive+0x2a2>
 8003d06:	6820      	ldr	r0, [r4, #0]
  {
  I2C_MASTER_SendRepeatedStart(handle, (uint16_t)address, cmd);
  }
  else
  {
    handle->runtime->bus_acquired = true;
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f887 2028 	strb.w	r2, [r7, #40]	; 0x28
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
  channel->PSCR |= flag;
 8003d0e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003d10:	f043 0304 	orr.w	r3, r3, #4
__STATIC_INLINE void I2C_MASTER_SendStart(I2C_MASTER_t * const handle, const uint32_t address,
		                                  const XMC_I2C_CH_CMD_t cmd)
{
  XMC_ASSERT("I2C_MASTER_SendStart: invalid handle", (handle != NULL))
  XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_START_CONDITION_RECEIVED);
  XMC_I2C_CH_MasterStart(handle->channel, (uint16_t)address, cmd);
 8003d14:	fa1f f188 	uxth.w	r1, r8
 8003d18:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003d1a:	f7fc ff7d 	bl	8000c18 <XMC_I2C_CH_MasterStart>
    I2C_MASTER_EnableEvent(handle, (uint32_t)XMC_I2C_CH_EVENT_ACK);
    XMC_I2C_CH_SetInterruptNodePointer(handle->channel,ptr_runtime->tx_ack_sr);
  }
    I2C_MASTER_lSendStart_Or_RepeatedStart(handle, address, (XMC_I2C_CH_CMD_t)XMC_I2C_CH_CMD_READ);

    if ((handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DMA) ||
 8003d1e:	6863      	ldr	r3, [r4, #4]
 8003d20:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d24:	3b01      	subs	r3, #1
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	f240 80f2 	bls.w	8003f10 <I2C_MASTER_Receive+0x2b8>
    }
    else
    {
      I2C_MASTER_lReceive_StdData(handle, send_start, address);
    }
    status = I2C_MASTER_STATUS_SUCCESS;
 8003d2c:	2000      	movs	r0, #0
 8003d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  ptr_runtime = handle->runtime;

  if (((handle == NULL) || ((send_start == false) && (handle->runtime->bus_acquired == false)) || (data == NULL) ||
     (count == 0U)))
  {
    status = I2C_MASTER_STATUS_FAILURE;
 8003d32:	2001      	movs	r0, #1
 8003d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  uint8_t rx_fifo_size;
  uint8_t fifo_limit;

  rx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->rxFIFO_size);

  if ((handle->config->txFIFO_size > 0))
 8003d38:	f895 3026 	ldrb.w	r3, [r5, #38]	; 0x26

  ptr_runtime = handle->runtime;

  /*Clear the receive FIFO, configure the trigger lime
   * and enable the receive events*/
  XMC_USIC_CH_RXFIFO_Flush(handle->channel);
 8003d3c:	6820      	ldr	r0, [r4, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
 8003d3e:	f44f 4580 	mov.w	r5, #16384	; 0x4000
 8003d42:	f8c0 5118 	str.w	r5, [r0, #280]	; 0x118
  uint32_t minfifo_value;
  uint8_t tx_fifo_size;
  uint8_t rx_fifo_size;
  uint8_t fifo_limit;

  rx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->rxFIFO_size);
 8003d46:	fa02 f50a 	lsl.w	r5, r2, sl

  if ((handle->config->txFIFO_size > 0))
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d074      	beq.n	8003e38 <I2C_MASTER_Receive+0x1e0>
  {
    tx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->txFIFO_size);
 8003d4e:	409a      	lsls	r2, r3
 8003d50:	b2d3      	uxtb	r3, r2
 8003d52:	9908      	ldr	r1, [sp, #32]
 8003d54:	b2ea      	uxtb	r2, r5
 8003d56:	428a      	cmp	r2, r1
 8003d58:	bf28      	it	cs
 8003d5a:	460a      	movcs	r2, r1
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	bf28      	it	cs
 8003d60:	461a      	movcs	r2, r3
 */
__STATIC_INLINE void I2C_MASTER_SetRXFIFOTriggerLimit(I2C_MASTER_t * const handle, const uint32_t size,
		                                              const uint32_t limit)
{
  XMC_ASSERT("I2C_MASTER_SetRXFIFOTriggerLimit: invalid handle", (handle != NULL))
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel, (XMC_USIC_CH_FIFO_SIZE_t)size, limit);
 8003d62:	3a01      	subs	r2, #1
 8003d64:	4651      	mov	r1, sl
 8003d66:	f7fe fa83 	bl	8002270 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>
  XMC_USIC_CH_RXFIFO_Flush(handle->channel);

  /*Configure the FIFO trigger limit based on the required data size*/
  I2C_MASTER_lReconfigureRxFIFO(handle, count);

  XMC_USIC_CH_RXFIFO_EnableEvent(handle->channel,
 8003d6a:	6820      	ldr	r0, [r4, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->RBCTR |= event;
 8003d6c:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8003d70:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8003d74:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
                                (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
                                           (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
  if (send_start == true)
  {
  if(!((handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DMA) ||
 8003d78:	6863      	ldr	r3, [r4, #4]
  I2C_MASTER_lReconfigureRxFIFO(handle, count);

  XMC_USIC_CH_RXFIFO_EnableEvent(handle->channel,
                                (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
                                           (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
  if (send_start == true)
 8003d7a:	2e00      	cmp	r6, #0
 8003d7c:	d05e      	beq.n	8003e3c <I2C_MASTER_Receive+0x1e4>
  {
  if(!((handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DMA) ||
 8003d7e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d82:	3b01      	subs	r3, #1
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d90a      	bls.n	8003d9e <I2C_MASTER_Receive+0x146>
 * @endcode
 */
__STATIC_INLINE void I2C_MASTER_EnableEvent(I2C_MASTER_t * const handle, uint32_t event)
{
  XMC_ASSERT("I2C_MASTER_EnableEvent: invalid handle", (handle != NULL))
  XMC_I2C_CH_EnableEvent(handle->channel, event);
 8003d88:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003d8c:	f7fc ffd2 	bl	8000d34 <XMC_I2C_CH_EnableEvent>
 * XMC_I2C_CH_EnableEvent(), NVIC_SetPriority(), NVIC_EnableIRQ(), XMC_I2C_CH_SetInputSource()<br>
 */
__STATIC_INLINE void XMC_I2C_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                        const uint8_t service_request)
{
  XMC_USIC_CH_SetInterruptNodePointer(channel, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL, service_request);
 8003d90:	6820      	ldr	r0, [r4, #0]
 8003d92:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003d96:	2110      	movs	r1, #16
 8003d98:	f7fe fa7c 	bl	8002294 <XMC_USIC_CH_SetInterruptNodePointer>
 8003d9c:	6820      	ldr	r0, [r4, #0]
    (I2C_MASTER_DIRECT_TX_ENABLED == 1) || (I2C_MASTER_DIRECT_RX_ENABLED == 1))
/* Function to issue Send Start/Repeated Start command */
static void I2C_MASTER_lSendStart_Or_RepeatedStart(I2C_MASTER_t * handle,const uint32_t address,
                                               const XMC_I2C_CH_CMD_t cmd)
{
  if (handle->runtime->bus_acquired == true)
 8003d9e:	68a3      	ldr	r3, [r4, #8]
 8003da0:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8003da4:	2a00      	cmp	r2, #0
 8003da6:	f040 80dc 	bne.w	8003f62 <I2C_MASTER_Receive+0x30a>
  {
  I2C_MASTER_SendRepeatedStart(handle, (uint16_t)address, cmd);
  }
  else
  {
    handle->runtime->bus_acquired = true;
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
  channel->PSCR |= flag;
 8003db0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003db2:	f043 0304 	orr.w	r3, r3, #4
__STATIC_INLINE void I2C_MASTER_SendStart(I2C_MASTER_t * const handle, const uint32_t address,
		                                  const XMC_I2C_CH_CMD_t cmd)
{
  XMC_ASSERT("I2C_MASTER_SendStart: invalid handle", (handle != NULL))
  XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_START_CONDITION_RECEIVED);
  XMC_I2C_CH_MasterStart(handle->channel, (uint16_t)address, cmd);
 8003db6:	fa1f f188 	uxth.w	r1, r8
 8003dba:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003dbc:	f7fc ff2c 	bl	8000c18 <XMC_I2C_CH_MasterStart>
    I2C_MASTER_ReceiveACK(handle);
    }
    ptr_runtime->tx_data_index++;
    }
#endif
    if (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DIRECT)
 8003dc0:	6863      	ldr	r3, [r4, #4]
 8003dc2:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8003dc6:	2a02      	cmp	r2, #2
 8003dc8:	d1b0      	bne.n	8003d2c <I2C_MASTER_Receive+0xd4>
    {
      if (handle->config->txFIFO_size != XMC_USIC_CH_FIFO_DISABLED)
 8003dca:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	f000 80d1 	beq.w	8003f76 <I2C_MASTER_Receive+0x31e>
 8003dd4:	6822      	ldr	r2, [r4, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 8003dd6:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
      {
    /*Fill the transmit FIFO */
      while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8003dda:	04db      	lsls	r3, r3, #19
 8003ddc:	d4a6      	bmi.n	8003d2c <I2C_MASTER_Receive+0xd4>
 8003dde:	e009      	b.n	8003df4 <I2C_MASTER_Receive+0x19c>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveAck(handle->channel);
 8003de0:	f7fc ff72 	bl	8000cc8 <XMC_I2C_CH_MasterReceiveAck>
      }
      else
        {
          I2C_MASTER_ReceiveACK(handle);
        }
      ptr_runtime->tx_data_index++;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6822      	ldr	r2, [r4, #0]
 8003de8:	3301      	adds	r3, #1
 8003dea:	60fb      	str	r3, [r7, #12]
 8003dec:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
    if (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DIRECT)
    {
      if (handle->config->txFIFO_size != XMC_USIC_CH_FIFO_DISABLED)
      {
    /*Fill the transmit FIFO */
      while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8003df0:	04de      	lsls	r6, r3, #19
 8003df2:	d49b      	bmi.n	8003d2c <I2C_MASTER_Receive+0xd4>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	68b9      	ldr	r1, [r7, #8]
 8003df8:	428b      	cmp	r3, r1
 8003dfa:	d297      	bcs.n	8003d2c <I2C_MASTER_Receive+0xd4>
      {
        if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	3301      	adds	r3, #1
 8003e00:	4299      	cmp	r1, r3
 8003e02:	4610      	mov	r0, r2
 8003e04:	d1ec      	bne.n	8003de0 <I2C_MASTER_Receive+0x188>
 8003e06:	6a3b      	ldr	r3, [r7, #32]
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d1e9      	bne.n	8003de0 <I2C_MASTER_Receive+0x188>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveNACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveNACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveNack(handle->channel);
 8003e0c:	f7fc ff72 	bl	8000cf4 <XMC_I2C_CH_MasterReceiveNack>
 8003e10:	e7e8      	b.n	8003de4 <I2C_MASTER_Receive+0x18c>
  else
  {
/***********************************************************************************************************************
     send_start flag is set to false and Tx FIFO is disabled
***********************************************************************************************************************/
    if (handle->config->txFIFO_size == 0)
 8003e12:	f895 2026 	ldrb.w	r2, [r5, #38]	; 0x26
 8003e16:	2a00      	cmp	r2, #0
 8003e18:	d141      	bne.n	8003e9e <I2C_MASTER_Receive+0x246>
    {
      if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	9908      	ldr	r1, [sp, #32]
 8003e1e:	3201      	adds	r2, #1
 8003e20:	4291      	cmp	r1, r2
 8003e22:	d102      	bne.n	8003e2a <I2C_MASTER_Receive+0x1d2>
 8003e24:	2801      	cmp	r0, #1
 8003e26:	f000 80b2 	beq.w	8003f8e <I2C_MASTER_Receive+0x336>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveAck(handle->channel);
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7fc ff4c 	bl	8000cc8 <XMC_I2C_CH_MasterReceiveAck>
      else
      {
        I2C_MASTER_ReceiveACK(handle);
      }

      ptr_runtime->tx_data_index++;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	3301      	adds	r3, #1
 8003e34:	60fb      	str	r3, [r7, #12]
 8003e36:	e779      	b.n	8003d2c <I2C_MASTER_Receive+0xd4>
  uint8_t rx_fifo_size;
  uint8_t fifo_limit;

  rx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->rxFIFO_size);

  if ((handle->config->txFIFO_size > 0))
 8003e38:	4613      	mov	r3, r2
 8003e3a:	e78a      	b.n	8003d52 <I2C_MASTER_Receive+0xfa>
    } /* end of if (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DIRECT) */
  } /* end of if (send_start == true) */
  else
  {
    /* if Tx FIFO enabled */
    if (handle->config->txFIFO_size > 0)
 8003e3c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d07b      	beq.n	8003f3c <I2C_MASTER_Receive+0x2e4>
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->TBCTR &= (uint32_t)~event;
 8003e44:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8003e48:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003e4c:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 8003e50:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
    {
      XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,
                                     (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
      /*Fill the transmit FIFO */
      while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8003e54:	04dd      	lsls	r5, r3, #19
 8003e56:	f53f af69 	bmi.w	8003d2c <I2C_MASTER_Receive+0xd4>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	68b9      	ldr	r1, [r7, #8]
 8003e5e:	428b      	cmp	r3, r1
 8003e60:	bf38      	it	cc
 8003e62:	4602      	movcc	r2, r0
 8003e64:	d310      	bcc.n	8003e88 <I2C_MASTER_Receive+0x230>
 8003e66:	e761      	b.n	8003d2c <I2C_MASTER_Receive+0xd4>
 8003e68:	f7fc ff2e 	bl	8000cc8 <XMC_I2C_CH_MasterReceiveAck>
          }
          else
          {
            I2C_MASTER_ReceiveACK(handle);
          }
          ptr_runtime->tx_data_index++;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6822      	ldr	r2, [r4, #0]
 8003e70:	3301      	adds	r3, #1
 8003e72:	60fb      	str	r3, [r7, #12]
 8003e74:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
    if (handle->config->txFIFO_size > 0)
    {
      XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,
                                     (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
      /*Fill the transmit FIFO */
      while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8003e78:	04d9      	lsls	r1, r3, #19
 8003e7a:	f53f af57 	bmi.w	8003d2c <I2C_MASTER_Receive+0xd4>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	68b9      	ldr	r1, [r7, #8]
 8003e82:	428b      	cmp	r3, r1
 8003e84:	f4bf af52 	bcs.w	8003d2c <I2C_MASTER_Receive+0xd4>
        {
          if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) &&
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	4299      	cmp	r1, r3
 8003e8e:	4610      	mov	r0, r2
 8003e90:	d1ea      	bne.n	8003e68 <I2C_MASTER_Receive+0x210>
 8003e92:	6a3b      	ldr	r3, [r7, #32]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d1e7      	bne.n	8003e68 <I2C_MASTER_Receive+0x210>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveNACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveNACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveNack(handle->channel);
 8003e98:	f7fc ff2c 	bl	8000cf4 <XMC_I2C_CH_MasterReceiveNack>
 8003e9c:	e7e6      	b.n	8003e6c <I2C_MASTER_Receive+0x214>
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->TBCTR &= (uint32_t)~event;
 8003e9e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8003ea2:	6821      	ldr	r1, [r4, #0]
 8003ea4:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8003ea8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 8003eac:	f8d1 3114 	ldr.w	r3, [r1, #276]	; 0x114
    else
    {
      XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);

      /*Fill the transmit FIFO */
      while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8003eb0:	04da      	lsls	r2, r3, #19
 8003eb2:	f53f af3b 	bmi.w	8003d2c <I2C_MASTER_Receive+0xd4>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	9a08      	ldr	r2, [sp, #32]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	bf88      	it	hi
 8003ebe:	4613      	movhi	r3, r2
 8003ec0:	d810      	bhi.n	8003ee4 <I2C_MASTER_Receive+0x28c>
 8003ec2:	e733      	b.n	8003d2c <I2C_MASTER_Receive+0xd4>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveAck(handle->channel);
 8003ec4:	f7fc ff00 	bl	8000cc8 <XMC_I2C_CH_MasterReceiveAck>
          }
          else
          {
            I2C_MASTER_ReceiveACK(handle);
          }
          ptr_runtime->tx_data_index++;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6821      	ldr	r1, [r4, #0]
 8003ecc:	3301      	adds	r3, #1
 8003ece:	60fb      	str	r3, [r7, #12]
 8003ed0:	f8d1 3114 	ldr.w	r3, [r1, #276]	; 0x114
    else
    {
      XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);

      /*Fill the transmit FIFO */
      while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8003ed4:	04db      	lsls	r3, r3, #19
 8003ed6:	f53f af29 	bmi.w	8003d2c <I2C_MASTER_Receive+0xd4>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8003eda:	68fa      	ldr	r2, [r7, #12]
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	f4bf af24 	bcs.w	8003d2c <I2C_MASTER_Receive+0xd4>
        {
          if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 8003ee4:	68fa      	ldr	r2, [r7, #12]
 8003ee6:	3201      	adds	r2, #1
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	4608      	mov	r0, r1
 8003eec:	d1ea      	bne.n	8003ec4 <I2C_MASTER_Receive+0x26c>
 8003eee:	6a3b      	ldr	r3, [r7, #32]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d1e7      	bne.n	8003ec4 <I2C_MASTER_Receive+0x26c>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveNACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveNACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveNack(handle->channel);
 8003ef4:	f7fc fefe 	bl	8000cf4 <XMC_I2C_CH_MasterReceiveNack>
 8003ef8:	e7e6      	b.n	8003ec8 <I2C_MASTER_Receive+0x270>
 8003efa:	6820      	ldr	r0, [r4, #0]
 8003efc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003efe:	f043 0308 	orr.w	r3, r3, #8
__STATIC_INLINE void I2C_MASTER_SendRepeatedStart(I2C_MASTER_t * const handle, const uint32_t address,
		                                          const XMC_I2C_CH_CMD_t cmd)
{
  XMC_ASSERT("I2C_MASTER_SendRepeatedStart: invalid handle", (handle != NULL))
  XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_REPEATED_START_CONDITION_RECEIVED);
  XMC_I2C_CH_MasterRepeatedStart(handle->channel, (uint16_t)address, cmd);
 8003f02:	fa1f f188 	uxth.w	r1, r8
 8003f06:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003f08:	2201      	movs	r2, #1
 8003f0a:	f7fc fe9d 	bl	8000c48 <XMC_I2C_CH_MasterRepeatedStart>
 8003f0e:	e706      	b.n	8003d1e <I2C_MASTER_Receive+0xc6>
    I2C_MASTER_lSendStart_Or_RepeatedStart(handle, address, (XMC_I2C_CH_CMD_t)XMC_I2C_CH_CMD_READ);

    if ((handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DMA) ||
        (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DIRECT))
  {
    if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 8003f10:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8003f14:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8003f18:	3301      	adds	r3, #1
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d103      	bne.n	8003f26 <I2C_MASTER_Receive+0x2ce>
 8003f1e:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d037      	beq.n	8003f96 <I2C_MASTER_Receive+0x33e>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveAck(handle->channel);
 8003f26:	6820      	ldr	r0, [r4, #0]
 8003f28:	f7fc fece 	bl	8000cc8 <XMC_I2C_CH_MasterReceiveAck>
    }
    else
    {
    I2C_MASTER_ReceiveACK(handle);
      }
    ptr_runtime->tx_data_index++;
 8003f2c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8003f30:	3301      	adds	r3, #1
 8003f32:	f8c9 300c 	str.w	r3, [r9, #12]
    }
    else
    {
      I2C_MASTER_lReceive_StdData(handle, send_start, address);
    }
    status = I2C_MASTER_STATUS_SUCCESS;
 8003f36:	2000      	movs	r0, #0
 8003f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        }
      } /* end of while */
    }
    else  /* Tx FIFO disabled and Rx FIFO enabled */
    {
      if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8003f3c:	68fa      	ldr	r2, [r7, #12]
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	f4bf aef3 	bcs.w	8003d2c <I2C_MASTER_Receive+0xd4>
      {
        if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) &&
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	3201      	adds	r2, #1
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d102      	bne.n	8003f54 <I2C_MASTER_Receive+0x2fc>
 8003f4e:	6a3b      	ldr	r3, [r7, #32]
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d01d      	beq.n	8003f90 <I2C_MASTER_Receive+0x338>
 8003f54:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003f56:	f443 4372 	orr.w	r3, r3, #61952	; 0xf200
 8003f5a:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003f5c:	f7fc feb4 	bl	8000cc8 <XMC_I2C_CH_MasterReceiveAck>
 8003f60:	e766      	b.n	8003e30 <I2C_MASTER_Receive+0x1d8>
 8003f62:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003f64:	f043 0308 	orr.w	r3, r3, #8
__STATIC_INLINE void I2C_MASTER_SendRepeatedStart(I2C_MASTER_t * const handle, const uint32_t address,
		                                          const XMC_I2C_CH_CMD_t cmd)
{
  XMC_ASSERT("I2C_MASTER_SendRepeatedStart: invalid handle", (handle != NULL))
  XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_REPEATED_START_CONDITION_RECEIVED);
  XMC_I2C_CH_MasterRepeatedStart(handle->channel, (uint16_t)address, cmd);
 8003f68:	fa1f f188 	uxth.w	r1, r8
 8003f6c:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f7fc fe6a 	bl	8000c48 <XMC_I2C_CH_MasterRepeatedStart>
 8003f74:	e724      	b.n	8003dc0 <I2C_MASTER_Receive+0x168>
    } /* end of while */
      }
      else
      {
        /* if it is last byte and send_nack true */
      if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	68ba      	ldr	r2, [r7, #8]
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d102      	bne.n	8003f86 <I2C_MASTER_Receive+0x32e>
 8003f80:	6a3b      	ldr	r3, [r7, #32]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d00b      	beq.n	8003f9e <I2C_MASTER_Receive+0x346>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveAck(handle->channel);
 8003f86:	6820      	ldr	r0, [r4, #0]
 8003f88:	f7fc fe9e 	bl	8000cc8 <XMC_I2C_CH_MasterReceiveAck>
 8003f8c:	e750      	b.n	8003e30 <I2C_MASTER_Receive+0x1d8>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveNACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveNACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveNack(handle->channel);
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7fc feb0 	bl	8000cf4 <XMC_I2C_CH_MasterReceiveNack>
 8003f94:	e74c      	b.n	8003e30 <I2C_MASTER_Receive+0x1d8>
 8003f96:	6820      	ldr	r0, [r4, #0]
 8003f98:	f7fc feac 	bl	8000cf4 <XMC_I2C_CH_MasterReceiveNack>
 8003f9c:	e7c6      	b.n	8003f2c <I2C_MASTER_Receive+0x2d4>
 8003f9e:	6820      	ldr	r0, [r4, #0]
 8003fa0:	f7fc fea8 	bl	8000cf4 <XMC_I2C_CH_MasterReceiveNack>
 8003fa4:	e744      	b.n	8003e30 <I2C_MASTER_Receive+0x1d8>
 8003fa6:	bf00      	nop

08003fa8 <I2C_MASTER_ReceiveHandler>:
 * @param  handle I2C_MASTER APP handle pointer of type I2C_MASTER_t*
 *
 * @return void
 */
void I2C_MASTER_ReceiveHandler(I2C_MASTER_t * const handle)
{
 8003fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  I2C_MASTER_RUNTIME_t * ptr_runtime;
  uint8_t fifo_lindex;
  uint8_t fifo_min;

  ptr_runtime = handle->runtime;
 8003fac:	6884      	ldr	r4, [r0, #8]
  fifo_lindex = 0U;

  if (ptr_runtime->rx_busy == true)
 8003fae:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d040      	beq.n	8004038 <I2C_MASTER_ReceiveHandler+0x90>
  {
    if (handle->config->rxFIFO_size > 0)
 8003fb6:	6843      	ldr	r3, [r0, #4]
 8003fb8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003fbc:	4606      	mov	r6, r0
 8003fbe:	bb63      	cbnz	r3, 800401a <I2C_MASTER_ReceiveHandler+0x72>
 */
/* Wrapper to the LLD API for reading back the value of the RBUF or OUTR register */
__STATIC_INLINE uint8_t I2C_MASTER_GetReceivedByte(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_GetReceivedByte: invalid handle", (handle != NULL))
  return (uint8_t)XMC_I2C_CH_GetReceivedData(handle->channel);
 8003fc0:	6800      	ldr	r0, [r0, #0]
/***********************************************************************************************************************
     Rx FIFO disabled
***********************************************************************************************************************/
    else
    {
      ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)I2C_MASTER_GetReceivedByte(handle);
 8003fc2:	6965      	ldr	r5, [r4, #20]
 8003fc4:	6867      	ldr	r7, [r4, #4]
 8003fc6:	f7fc feab 	bl	8000d20 <XMC_I2C_CH_GetReceivedData>
 8003fca:	5578      	strb	r0, [r7, r5]
      ptr_runtime->rx_data_index++;
 8003fcc:	6963      	ldr	r3, [r4, #20]

      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 8003fce:	6922      	ldr	r2, [r4, #16]
     Rx FIFO disabled
***********************************************************************************************************************/
    else
    {
      ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)I2C_MASTER_GetReceivedByte(handle);
      ptr_runtime->rx_data_index++;
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	6163      	str	r3, [r4, #20]

      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 8003fd4:	6963      	ldr	r3, [r4, #20]
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	f080 80aa 	bcs.w	8004130 <I2C_MASTER_ReceiveHandler+0x188>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8003fdc:	68e2      	ldr	r2, [r4, #12]
 8003fde:	68a3      	ldr	r3, [r4, #8]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d229      	bcs.n	8004038 <I2C_MASTER_ReceiveHandler+0x90>
        {
          /* if receive byte is end of byte and send_nack is true, send to receive Nack otherwise Ack*/
          if (((ptr_runtime->tx_data_index) == (ptr_runtime->tx_data_count - 1U)) && (ptr_runtime->send_nack == true))
 8003fe4:	68e2      	ldr	r2, [r4, #12]
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	f000 80e5 	beq.w	80041b8 <I2C_MASTER_ReceiveHandler+0x210>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveAck(handle->channel);
 8003fee:	6830      	ldr	r0, [r6, #0]
 8003ff0:	f7fc fe6a 	bl	8000cc8 <XMC_I2C_CH_MasterReceiveAck>
          }
          else
          {
            I2C_MASTER_ReceiveACK(handle);
          }
          ptr_runtime->tx_data_index++;
 8003ff4:	68e3      	ldr	r3, [r4, #12]
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	60e3      	str	r3, [r4, #12]
 8003ffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       Rx FIFO enabled
      *****************************************************************************************************************/
      while (I2C_MASTER_IsRXFIFOEmpty(handle) == false)
      {
        /*Read all the content of Receive FIFO */
        ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)I2C_MASTER_GetReceivedByte(handle);
 8003ffe:	6967      	ldr	r7, [r4, #20]
 8004000:	f8d4 8004 	ldr.w	r8, [r4, #4]
 */
/* Wrapper to the LLD API for reading back the value of the RBUF or OUTR register */
__STATIC_INLINE uint8_t I2C_MASTER_GetReceivedByte(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_GetReceivedByte: invalid handle", (handle != NULL))
  return (uint8_t)XMC_I2C_CH_GetReceivedData(handle->channel);
 8004004:	f7fc fe8c 	bl	8000d20 <XMC_I2C_CH_GetReceivedData>
 8004008:	f808 0007 	strb.w	r0, [r8, r7]
        ptr_runtime->rx_data_index++;
 800400c:	6963      	ldr	r3, [r4, #20]

        if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 800400e:	6920      	ldr	r0, [r4, #16]
      *****************************************************************************************************************/
      while (I2C_MASTER_IsRXFIFOEmpty(handle) == false)
      {
        /*Read all the content of Receive FIFO */
        ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)I2C_MASTER_GetReceivedByte(handle);
        ptr_runtime->rx_data_index++;
 8004010:	3301      	adds	r3, #1
 8004012:	6163      	str	r3, [r4, #20]

        if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 8004014:	6963      	ldr	r3, [r4, #20]
 8004016:	4283      	cmp	r3, r0
 8004018:	d010      	beq.n	800403c <I2C_MASTER_ReceiveHandler+0x94>
 800401a:	6833      	ldr	r3, [r6, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
 800401c:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    if (handle->config->rxFIFO_size > 0)
    {
      /*****************************************************************************************************************
       Rx FIFO enabled
      *****************************************************************************************************************/
      while (I2C_MASTER_IsRXFIFOEmpty(handle) == false)
 8004020:	f012 0508 	ands.w	r5, r2, #8
 8004024:	4618      	mov	r0, r3
 8004026:	d0ea      	beq.n	8003ffe <I2C_MASTER_ReceiveHandler+0x56>
 8004028:	6920      	ldr	r0, [r4, #16]
          break;
        }
      } /* end of while(I2C_MASTER_IsRXFIFOEmpty(handle) == false)*/

      /*Set the trigger limit if data still to be received*/
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 800402a:	6961      	ldr	r1, [r4, #20]
 800402c:	4281      	cmp	r1, r0
 800402e:	4602      	mov	r2, r0
 8004030:	d311      	bcc.n	8004056 <I2C_MASTER_ReceiveHandler+0xae>
       }
     } /* end of if(ptr_runtime->rx_data_index < ptr_runtime->rx_data_count) */
/***********************************************************************************************************************
     if last byte to receive then disable receive events and jump to callback routine
***********************************************************************************************************************/
     if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 8004032:	6963      	ldr	r3, [r4, #20]
 8004034:	4293      	cmp	r3, r2
 8004036:	d059      	beq.n	80040ec <I2C_MASTER_ReceiveHandler+0x144>
 8004038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        {
          /*Reception complete*/
          ptr_runtime->rx_busy = false;

            /*Disable both standard receive and alternative receive FIFO events*/
            XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,
 800403c:	6833      	ldr	r3, [r6, #0]
        ptr_runtime->rx_data_index++;

        if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
        {
          /*Reception complete*/
          ptr_runtime->rx_busy = false;
 800403e:	f884 5027 	strb.w	r5, [r4, #39]	; 0x27
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->RBCTR &= (uint32_t)~event;
 8004042:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8004046:	f022 42c0 	bic.w	r2, r2, #1610612736	; 0x60000000
 800404a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
          break;
        }
      } /* end of while(I2C_MASTER_IsRXFIFOEmpty(handle) == false)*/

      /*Set the trigger limit if data still to be received*/
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 800404e:	6961      	ldr	r1, [r4, #20]
 8004050:	4281      	cmp	r1, r0
 8004052:	4602      	mov	r2, r0
 8004054:	d2ed      	bcs.n	8004032 <I2C_MASTER_ReceiveHandler+0x8a>
  uint32_t minfifo_value;
  uint8_t tx_fifo_size;
  uint8_t rx_fifo_size;
  uint8_t fifo_limit;

  rx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->rxFIFO_size);
 8004056:	6872      	ldr	r2, [r6, #4]
      } /* end of while(I2C_MASTER_IsRXFIFOEmpty(handle) == false)*/

      /*Set the trigger limit if data still to be received*/
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
      {
        I2C_MASTER_lReconfigureRxFIFO(handle,(uint32_t)(ptr_runtime->rx_data_count - ptr_runtime->rx_data_index));
 8004058:	6965      	ldr	r5, [r4, #20]
  uint32_t minfifo_value;
  uint8_t tx_fifo_size;
  uint8_t rx_fifo_size;
  uint8_t fifo_limit;

  rx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->rxFIFO_size);
 800405a:	f892 1027 	ldrb.w	r1, [r2, #39]	; 0x27

  if ((handle->config->txFIFO_size > 0))
 800405e:	f892 e026 	ldrb.w	lr, [r2, #38]	; 0x26
  uint32_t minfifo_value;
  uint8_t tx_fifo_size;
  uint8_t rx_fifo_size;
  uint8_t fifo_limit;

  rx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->rxFIFO_size);
 8004062:	2201      	movs	r2, #1
 8004064:	fa02 f701 	lsl.w	r7, r2, r1
      } /* end of while(I2C_MASTER_IsRXFIFOEmpty(handle) == false)*/

      /*Set the trigger limit if data still to be received*/
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
      {
        I2C_MASTER_lReconfigureRxFIFO(handle,(uint32_t)(ptr_runtime->rx_data_count - ptr_runtime->rx_data_index));
 8004068:	1b45      	subs	r5, r0, r5
  uint8_t rx_fifo_size;
  uint8_t fifo_limit;

  rx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->rxFIFO_size);

  if ((handle->config->txFIFO_size > 0))
 800406a:	f1be 0f00 	cmp.w	lr, #0
 800406e:	d002      	beq.n	8004076 <I2C_MASTER_ReceiveHandler+0xce>
  {
    tx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->txFIFO_size);
 8004070:	fa02 f20e 	lsl.w	r2, r2, lr
 8004074:	b2d2      	uxtb	r2, r2
 8004076:	b2f8      	uxtb	r0, r7
 8004078:	42a8      	cmp	r0, r5
 800407a:	bf28      	it	cs
 800407c:	4628      	movcs	r0, r5
 800407e:	4282      	cmp	r2, r0
 8004080:	bf28      	it	cs
 8004082:	4602      	movcs	r2, r0
 */
__STATIC_INLINE void I2C_MASTER_SetRXFIFOTriggerLimit(I2C_MASTER_t * const handle, const uint32_t size,
		                                              const uint32_t limit)
{
  XMC_ASSERT("I2C_MASTER_SetRXFIFOTriggerLimit: invalid handle", (handle != NULL))
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel, (XMC_USIC_CH_FIFO_SIZE_t)size, limit);
 8004084:	3a01      	subs	r2, #1
 8004086:	4618      	mov	r0, r3
 8004088:	f7fe f8f2 	bl	8002270 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>
      /*Set the trigger limit if data still to be received*/
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
      {
        I2C_MASTER_lReconfigureRxFIFO(handle,(uint32_t)(ptr_runtime->rx_data_count - ptr_runtime->rx_data_index));

        if ((handle->config->txFIFO_size > 0))
 800408c:	6873      	ldr	r3, [r6, #4]
 800408e:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8004092:	2a00      	cmp	r2, #0
 8004094:	d060      	beq.n	8004158 <I2C_MASTER_ReceiveHandler+0x1b0>
        {
          fifo_min = (uint8_t)calculate_minfifosize(((uint32_t)1 << (uint32_t)handle->config->txFIFO_size),
 8004096:	f893 1027 	ldrb.w	r1, [r3, #39]	; 0x27
 800409a:	2301      	movs	r3, #1
 800409c:	fa03 f501 	lsl.w	r5, r3, r1
 80040a0:	4093      	lsls	r3, r2
 80040a2:	42ab      	cmp	r3, r5
 80040a4:	bf28      	it	cs
 80040a6:	462b      	movcs	r3, r5
 80040a8:	b2dd      	uxtb	r5, r3
 80040aa:	2700      	movs	r7, #0
 80040ac:	e008      	b.n	80040c0 <I2C_MASTER_ReceiveHandler+0x118>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveAck(handle->channel);
 80040ae:	f7fc fe0b 	bl	8000cc8 <XMC_I2C_CH_MasterReceiveAck>
              }
              else
              {
                I2C_MASTER_ReceiveACK(handle);
              }
              ptr_runtime->tx_data_index++;
 80040b2:	68e3      	ldr	r3, [r4, #12]
 80040b4:	3701      	adds	r7, #1

              /* if fifo size- break */
              if ((++fifo_lindex) >= fifo_min)
 80040b6:	b2fa      	uxtb	r2, r7
              }
              else
              {
                I2C_MASTER_ReceiveACK(handle);
              }
              ptr_runtime->tx_data_index++;
 80040b8:	3301      	adds	r3, #1

              /* if fifo size- break */
              if ((++fifo_lindex) >= fifo_min)
 80040ba:	4295      	cmp	r5, r2
              }
              else
              {
                I2C_MASTER_ReceiveACK(handle);
              }
              ptr_runtime->tx_data_index++;
 80040bc:	60e3      	str	r3, [r4, #12]

              /* if fifo size- break */
              if ((++fifo_lindex) >= fifo_min)
 80040be:	d949      	bls.n	8004154 <I2C_MASTER_ReceiveHandler+0x1ac>
 80040c0:	6832      	ldr	r2, [r6, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 80040c2:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
         Rx and Tx FIFO enabled
        ***************************************************************************************************************/
        if (handle->config->txFIFO_size > 0)
        {
          /*Fill the transmit FIFO */
          while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 80040c6:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80040ca:	4610      	mov	r0, r2
 80040cc:	d142      	bne.n	8004154 <I2C_MASTER_ReceiveHandler+0x1ac>
          {
            if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 80040ce:	68e3      	ldr	r3, [r4, #12]
 80040d0:	68a1      	ldr	r1, [r4, #8]
 80040d2:	428b      	cmp	r3, r1
 80040d4:	d23e      	bcs.n	8004154 <I2C_MASTER_ReceiveHandler+0x1ac>
            {
              if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 80040d6:	68e3      	ldr	r3, [r4, #12]
 80040d8:	3301      	adds	r3, #1
 80040da:	4299      	cmp	r1, r3
 80040dc:	d1e7      	bne.n	80040ae <I2C_MASTER_ReceiveHandler+0x106>
 80040de:	6a23      	ldr	r3, [r4, #32]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d1e4      	bne.n	80040ae <I2C_MASTER_ReceiveHandler+0x106>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveNACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveNACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveNack(handle->channel);
 80040e4:	4610      	mov	r0, r2
 80040e6:	f7fc fe05 	bl	8000cf4 <XMC_I2C_CH_MasterReceiveNack>
 80040ea:	e7e2      	b.n	80040b2 <I2C_MASTER_ReceiveHandler+0x10a>
     if last byte to receive then disable receive events and jump to callback routine
***********************************************************************************************************************/
     if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
     {
       /*Clear both standard receive and alternative receive FIFO events*/
       XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
 80040ec:	6830      	ldr	r0, [r6, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->RBCTR &= (uint32_t)~event;
 80040ee:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 80040f2:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80040f6:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
*/
__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->CCR &= (uint32_t)~event;
 80040fa:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80040fc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004100:	6403      	str	r3, [r0, #64]	; 0x40

       /*Disable both standard receive and alternative receive events*/
       XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE |
                                                            (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE));

       if (ptr_runtime->bus_acquired == true)
 8004102:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8004106:	2b00      	cmp	r3, #0
 8004108:	d096      	beq.n	8004038 <I2C_MASTER_ReceiveHandler+0x90>
/* Function to issue Send Stop command and jump to receive callback routine */
static void I2C_MASTER_lSendStop_JumpTo_RxCallback(I2C_MASTER_t *const handle)
{
  I2C_MASTER_RUNTIME_t * ptr_runtime;

  ptr_runtime = handle->runtime;
 800410a:	68b4      	ldr	r4, [r6, #8]

  if (ptr_runtime->send_stop == true)
 800410c:	69e3      	ldr	r3, [r4, #28]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d02f      	beq.n	8004172 <I2C_MASTER_ReceiveHandler+0x1ca>
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8004112:	6b83      	ldr	r3, [r0, #56]	; 0x38
    ptr_runtime->bus_acquired = false;

    I2C_MASTER_SendStop(handle);
  }

  while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 8004114:	0619      	lsls	r1, r3, #24
 8004116:	d4fc      	bmi.n	8004112 <I2C_MASTER_ReceiveHandler+0x16a>

  /* Reception complete */
  ptr_runtime->rx_busy = false;
  ptr_runtime->tx_busy = false;

  if (handle->config->rx_cbhandler != NULL)
 8004118:	6873      	ldr	r3, [r6, #4]
 800411a:	695a      	ldr	r2, [r3, #20]
  }

  while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}

  /* Reception complete */
  ptr_runtime->rx_busy = false;
 800411c:	2300      	movs	r3, #0
 800411e:	f884 3027 	strb.w	r3, [r4, #39]	; 0x27
  ptr_runtime->tx_busy = false;
 8004122:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26

  if (handle->config->rx_cbhandler != NULL)
 8004126:	2a00      	cmp	r2, #0
 8004128:	d086      	beq.n	8004038 <I2C_MASTER_ReceiveHandler+0x90>
          I2C_MASTER_lSendStop_JumpTo_RxCallback(handle);
        }
      }
    }
  } /* end of  if(ptr_runtime->rx_busy == true)*/
}
 800412a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  ptr_runtime->tx_busy = false;

  if (handle->config->rx_cbhandler != NULL)
  {
    /*Execute the 'End of reception' callback function*/
    handle->config->rx_cbhandler();
 800412e:	4710      	bx	r2
        }
      }
      else
      {
        /*Disable both standard receive and alternative receive events*/
        XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE |
 8004130:	6830      	ldr	r0, [r6, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
*/
__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->CCR &= (uint32_t)~event;
 8004132:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004134:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004138:	6403      	str	r3, [r0, #64]	; 0x40
                                                             (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE));
        if (ptr_runtime->bus_acquired == true)
 800413a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800413e:	2b00      	cmp	r3, #0
 8004140:	f43f af7a 	beq.w	8004038 <I2C_MASTER_ReceiveHandler+0x90>
/* Function to issue Send Stop command and jump to receive callback routine */
static void I2C_MASTER_lSendStop_JumpTo_RxCallback(I2C_MASTER_t *const handle)
{
  I2C_MASTER_RUNTIME_t * ptr_runtime;

  ptr_runtime = handle->runtime;
 8004144:	68b4      	ldr	r4, [r6, #8]

  if (ptr_runtime->send_stop == true)
 8004146:	69e3      	ldr	r3, [r4, #28]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d020      	beq.n	800418e <I2C_MASTER_ReceiveHandler+0x1e6>
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 800414c:	6b83      	ldr	r3, [r0, #56]	; 0x38
    ptr_runtime->bus_acquired = false;

    I2C_MASTER_SendStop(handle);
  }

  while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 800414e:	061b      	lsls	r3, r3, #24
 8004150:	d4fc      	bmi.n	800414c <I2C_MASTER_ReceiveHandler+0x1a4>
 8004152:	e7e1      	b.n	8004118 <I2C_MASTER_ReceiveHandler+0x170>
 8004154:	6922      	ldr	r2, [r4, #16]
 8004156:	e76c      	b.n	8004032 <I2C_MASTER_ReceiveHandler+0x8a>
       /****************************************************************************************************************
          Rx FIFO is enabled, Tx FIFO disabled
       ****************************************************************************************************************/
       else
       {
         if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 8004158:	68e3      	ldr	r3, [r4, #12]
 800415a:	68a2      	ldr	r2, [r4, #8]
 800415c:	3301      	adds	r3, #1
 800415e:	4293      	cmp	r3, r2
 8004160:	d023      	beq.n	80041aa <I2C_MASTER_ReceiveHandler+0x202>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveAck(handle->channel);
 8004162:	6830      	ldr	r0, [r6, #0]
 8004164:	f7fc fdb0 	bl	8000cc8 <XMC_I2C_CH_MasterReceiveAck>
         else
         {
           I2C_MASTER_ReceiveACK(handle);
         }

         ptr_runtime->tx_data_index++;
 8004168:	68e3      	ldr	r3, [r4, #12]
 800416a:	6922      	ldr	r2, [r4, #16]
 800416c:	3301      	adds	r3, #1
 800416e:	60e3      	str	r3, [r4, #12]
 8004170:	e75f      	b.n	8004032 <I2C_MASTER_ReceiveHandler+0x8a>
 8004172:	6b83      	ldr	r3, [r0, #56]	; 0x38

  ptr_runtime = handle->runtime;

  if (ptr_runtime->send_stop == true)
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 8004174:	061d      	lsls	r5, r3, #24
 8004176:	d4fc      	bmi.n	8004172 <I2C_MASTER_ReceiveHandler+0x1ca>

    ptr_runtime->bus_acquired = false;
 8004178:	2300      	movs	r3, #0
 800417a:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 800417e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8004180:	f043 0310 	orr.w	r3, r3, #16
 8004184:	64c3      	str	r3, [r0, #76]	; 0x4c
*/
__STATIC_INLINE void I2C_MASTER_SendStop(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_SendStop: invalid handle", (handle != NULL))
  XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_STOP_CONDITION_RECEIVED);
  XMC_I2C_CH_MasterStop(handle->channel);
 8004186:	f7fc fd77 	bl	8000c78 <XMC_I2C_CH_MasterStop>
 800418a:	6830      	ldr	r0, [r6, #0]
 800418c:	e7c1      	b.n	8004112 <I2C_MASTER_ReceiveHandler+0x16a>
 800418e:	6b83      	ldr	r3, [r0, #56]	; 0x38

  ptr_runtime = handle->runtime;

  if (ptr_runtime->send_stop == true)
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 8004190:	061a      	lsls	r2, r3, #24
 8004192:	d4fc      	bmi.n	800418e <I2C_MASTER_ReceiveHandler+0x1e6>

    ptr_runtime->bus_acquired = false;
 8004194:	2300      	movs	r3, #0
 8004196:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 800419a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800419c:	f043 0310 	orr.w	r3, r3, #16
 80041a0:	64c3      	str	r3, [r0, #76]	; 0x4c
 80041a2:	f7fc fd69 	bl	8000c78 <XMC_I2C_CH_MasterStop>
 80041a6:	6830      	ldr	r0, [r6, #0]
 80041a8:	e7d0      	b.n	800414c <I2C_MASTER_ReceiveHandler+0x1a4>
       /****************************************************************************************************************
          Rx FIFO is enabled, Tx FIFO disabled
       ****************************************************************************************************************/
       else
       {
         if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 80041aa:	6a23      	ldr	r3, [r4, #32]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d1d8      	bne.n	8004162 <I2C_MASTER_ReceiveHandler+0x1ba>
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveNACK(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_ReceiveNACK: invalid handle", (handle != NULL))
  XMC_I2C_CH_MasterReceiveNack(handle->channel);
 80041b0:	6830      	ldr	r0, [r6, #0]
 80041b2:	f7fc fd9f 	bl	8000cf4 <XMC_I2C_CH_MasterReceiveNack>
 80041b6:	e7d7      	b.n	8004168 <I2C_MASTER_ReceiveHandler+0x1c0>
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
        {
          /* if receive byte is end of byte and send_nack is true, send to receive Nack otherwise Ack*/
          if (((ptr_runtime->tx_data_index) == (ptr_runtime->tx_data_count - 1U)) && (ptr_runtime->send_nack == true))
 80041b8:	6a23      	ldr	r3, [r4, #32]
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	f47f af17 	bne.w	8003fee <I2C_MASTER_ReceiveHandler+0x46>
 80041c0:	6830      	ldr	r0, [r6, #0]
 80041c2:	f7fc fd97 	bl	8000cf4 <XMC_I2C_CH_MasterReceiveNack>
 80041c6:	e715      	b.n	8003ff4 <I2C_MASTER_ReceiveHandler+0x4c>

080041c8 <I2C_MASTER_AbortTransmit>:
{
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_SUCCESS;

  if (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 80041c8:	6843      	ldr	r3, [r0, #4]
 * If there is a transmission in progress, it will be stopped. If transmit FIFO is used,
 * the existing data will be flushed. After the transmission is stopped, user can start
 * a new transmission without delay.
 **********************************************************************************************************************/
I2C_MASTER_STATUS_t I2C_MASTER_AbortTransmit(const I2C_MASTER_t *const handle)
{
 80041ca:	b510      	push	{r4, lr}
 80041cc:	4604      	mov	r4, r0
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_SUCCESS;

  if (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 80041ce:	f893 0024 	ldrb.w	r0, [r3, #36]	; 0x24
 80041d2:	b150      	cbz	r0, 80041ea <I2C_MASTER_AbortTransmit+0x22>
 **********************************************************************************************************************/
I2C_MASTER_STATUS_t I2C_MASTER_AbortTransmit(const I2C_MASTER_t *const handle)
{
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_SUCCESS;
 80041d4:	f110 30ff 	adds.w	r0, r0, #4294967295
 80041d8:	bf18      	it	ne
 80041da:	2001      	movne	r0, #1
  }
  else
  {
    status = I2C_MASTER_STATUS_FAILURE;
  }
  handle->channel->PSCR |= USIC_CH_PSR_IICMode_WTDF_Msk; /*clear WDTF*/
 80041dc:	6823      	ldr	r3, [r4, #0]
 80041de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  handle->channel->FMR = 0x00000002U;/*clear TDV*/
 80041e0:	2102      	movs	r1, #2
  }
  else
  {
    status = I2C_MASTER_STATUS_FAILURE;
  }
  handle->channel->PSCR |= USIC_CH_PSR_IICMode_WTDF_Msk; /*clear WDTF*/
 80041e2:	430a      	orrs	r2, r1
 80041e4:	64da      	str	r2, [r3, #76]	; 0x4c
  handle->channel->FMR = 0x00000002U;/*clear TDV*/
 80041e6:	6699      	str	r1, [r3, #104]	; 0x68

  return (status);
}
 80041e8:	bd10      	pop	{r4, pc}
  handle->runtime->tx_busy = false;
  handle->runtime->tx_data = NULL;
  handle->runtime->bus_acquired = false;

  /*Disable the transmit interrupts*/
  if (handle->config->txFIFO_size != XMC_USIC_CH_FIFO_DISABLED)
 80041ea:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
  return (status);
}

static void I2C_MASTER_AbortTransmitIRQ(const I2C_MASTER_t *const handle)
{
  handle->runtime->tx_busy = false;
 80041ee:	68a3      	ldr	r3, [r4, #8]
 80041f0:	f883 0026 	strb.w	r0, [r3, #38]	; 0x26
  handle->runtime->tx_data = NULL;
 80041f4:	6018      	str	r0, [r3, #0]
  handle->runtime->bus_acquired = false;
 80041f6:	f883 0028 	strb.w	r0, [r3, #40]	; 0x28

  /*Disable the transmit interrupts*/
  if (handle->config->txFIFO_size != XMC_USIC_CH_FIFO_DISABLED)
 80041fa:	b152      	cbz	r2, 8004212 <I2C_MASTER_AbortTransmit+0x4a>
  {
    /*Disable the transmit FIFO event*/
    XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 80041fc:	6823      	ldr	r3, [r4, #0]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->TBCTR &= (uint32_t)~event;
 80041fe:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
 8004202:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->TBCTR &= (uint32_t)~event;
 8004206:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800420a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
 800420e:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
 *
 */
__STATIC_INLINE void I2C_MASTER_DisableEvent(I2C_MASTER_t * const handle, uint32_t event)
{
  XMC_ASSERT("I2C_MASTER_DisableEvent: invalid handle", (handle != NULL))
  XMC_I2C_CH_DisableEvent(handle->channel, event);
 8004212:	6820      	ldr	r0, [r4, #0]
 8004214:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004218:	f7fc fd9c 	bl	8000d54 <XMC_I2C_CH_DisableEvent>
 **********************************************************************************************************************/
I2C_MASTER_STATUS_t I2C_MASTER_AbortTransmit(const I2C_MASTER_t *const handle)
{
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_SUCCESS;
 800421c:	2000      	movs	r0, #0
 800421e:	e7dd      	b.n	80041dc <I2C_MASTER_AbortTransmit+0x14>

08004220 <I2C_MASTER_AbortReceive>:
{
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_SUCCESS;

  if (handle->config->receive_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 8004220:	6842      	ldr	r2, [r0, #4]
 * is active, user will not be able to place a new receive request till the active
 * reception is complete. This API can stop the progressing reception to make
 * a new receive request.
 **********************************************************************************************************************/
I2C_MASTER_STATUS_t I2C_MASTER_AbortReceive(const I2C_MASTER_t *const handle)
{
 8004222:	b508      	push	{r3, lr}
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_SUCCESS;

  if (handle->config->receive_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 8004224:	f892 3025 	ldrb.w	r3, [r2, #37]	; 0x25
 8004228:	b123      	cbz	r3, 8004234 <I2C_MASTER_AbortReceive+0x14>
 **********************************************************************************************************************/
I2C_MASTER_STATUS_t I2C_MASTER_AbortReceive(const I2C_MASTER_t *const handle)
{
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_SUCCESS;
 800422a:	f113 30ff 	adds.w	r0, r3, #4294967295
 800422e:	bf18      	it	ne
 8004230:	2001      	movne	r0, #1
  {
    status = I2C_MASTER_STATUS_FAILURE;
  }

  return (status);
}
 8004232:	bd08      	pop	{r3, pc}
  handle->runtime->rx_data = NULL;

  handle->runtime->bus_acquired = false;

  /* Disable the receive interrupts */
  if (handle->config->rxFIFO_size != XMC_USIC_CH_FIFO_DISABLED)
 8004234:	f892 1027 	ldrb.w	r1, [r2, #39]	; 0x27


static void I2C_MASTER_lAbortReceiveIRQ(const I2C_MASTER_t *const handle)
{
  /* Reset the user buffer pointer to null */
  handle->runtime->rx_busy = false;
 8004238:	6882      	ldr	r2, [r0, #8]
 800423a:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
  handle->runtime->tx_busy = false;
  handle->runtime->rx_data = NULL;
 800423e:	6053      	str	r3, [r2, #4]

static void I2C_MASTER_lAbortReceiveIRQ(const I2C_MASTER_t *const handle)
{
  /* Reset the user buffer pointer to null */
  handle->runtime->rx_busy = false;
  handle->runtime->tx_busy = false;
 8004240:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
  handle->runtime->rx_data = NULL;

  handle->runtime->bus_acquired = false;
 8004244:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28

  /* Disable the receive interrupts */
  if (handle->config->rxFIFO_size != XMC_USIC_CH_FIFO_DISABLED)
  {
    XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
 8004248:	6802      	ldr	r2, [r0, #0]
  handle->runtime->rx_data = NULL;

  handle->runtime->bus_acquired = false;

  /* Disable the receive interrupts */
  if (handle->config->rxFIFO_size != XMC_USIC_CH_FIFO_DISABLED)
 800424a:	b951      	cbnz	r1, 8004262 <I2C_MASTER_AbortReceive+0x42>
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
*/
__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->CCR &= (uint32_t)~event;
 800424c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800424e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004252:	6413      	str	r3, [r2, #64]	; 0x40
 8004254:	6800      	ldr	r0, [r0, #0]
 8004256:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800425a:	f7fc fd7b 	bl	8000d54 <XMC_I2C_CH_DisableEvent>
 **********************************************************************************************************************/
I2C_MASTER_STATUS_t I2C_MASTER_AbortReceive(const I2C_MASTER_t *const handle)
{
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_SUCCESS;
 800425e:	2000      	movs	r0, #0
 8004260:	bd08      	pop	{r3, pc}
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->RBCTR &= (uint32_t)~event;
 8004262:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
 8004266:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800426a:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 800426e:	e7f1      	b.n	8004254 <I2C_MASTER_AbortReceive+0x34>

08004270 <i2c_master_0_disable_io>:
  .baudrate = (uint32_t)(400000U),
  .address  = 0
};

static void i2c_master_0_disable_io(void)
{
 8004270:	b508      	push	{r3, lr}
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT1_BASE, (uint8_t)5, XMC_GPIO_MODE_INPUT_TRISTATE);
 8004272:	4806      	ldr	r0, [pc, #24]	; (800428c <i2c_master_0_disable_io+0x1c>)
 8004274:	2105      	movs	r1, #5
 8004276:	2200      	movs	r2, #0
 8004278:	f7fc fc48 	bl	8000b0c <XMC_GPIO_SetMode>
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)8, XMC_GPIO_MODE_INPUT_TRISTATE);
 800427c:	4804      	ldr	r0, [pc, #16]	; (8004290 <i2c_master_0_disable_io+0x20>)
 800427e:	2108      	movs	r1, #8
 8004280:	2200      	movs	r2, #0
}
 8004282:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
};

static void i2c_master_0_disable_io(void)
{
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT1_BASE, (uint8_t)5, XMC_GPIO_MODE_INPUT_TRISTATE);
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)8, XMC_GPIO_MODE_INPUT_TRISTATE);
 8004286:	f7fc bc41 	b.w	8000b0c <XMC_GPIO_SetMode>
 800428a:	bf00      	nop
 800428c:	48028100 	.word	0x48028100
 8004290:	48028000 	.word	0x48028000

08004294 <i2c_master_0_enable_io>:
}

static void i2c_master_0_enable_io(void)
{
 8004294:	b508      	push	{r3, lr}
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT1_BASE, (uint8_t)5, i2c_master_0_sda_pin_config.mode);
 8004296:	4806      	ldr	r0, [pc, #24]	; (80042b0 <i2c_master_0_enable_io+0x1c>)
 8004298:	2105      	movs	r1, #5
 800429a:	22d0      	movs	r2, #208	; 0xd0
 800429c:	f7fc fc36 	bl	8000b0c <XMC_GPIO_SetMode>
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)8, i2c_master_0_scl_pin_config.mode);
 80042a0:	4804      	ldr	r0, [pc, #16]	; (80042b4 <i2c_master_0_enable_io+0x20>)
 80042a2:	2108      	movs	r1, #8
 80042a4:	22d0      	movs	r2, #208	; 0xd0
}
 80042a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

static void i2c_master_0_enable_io(void)
{
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT1_BASE, (uint8_t)5, i2c_master_0_sda_pin_config.mode);
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)8, i2c_master_0_scl_pin_config.mode);
 80042aa:	f7fc bc2f 	b.w	8000b0c <XMC_GPIO_SetMode>
 80042ae:	bf00      	nop
 80042b0:	48028100 	.word	0x48028100
 80042b4:	48028000 	.word	0x48028000

080042b8 <i2c_master_0_init>:
  .config = &i2c_master_0_config,
  .runtime = &i2c_master_0_runtime,
};

void i2c_master_0_init(void)
{
 80042b8:	b510      	push	{r4, lr}

  const uint32_t enabled_channel_events = (uint32_t)(XMC_USIC_CH_EVENT_TRANSMIT_BUFFER | 
XMC_USIC_CH_EVENT_STANDARD_RECEIVE | 
XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE);

  XMC_I2C_CH_Init(XMC_I2C0_CH0, &i2c_master_0_channel_config);
 80042ba:	4c3f      	ldr	r4, [pc, #252]	; (80043b8 <i2c_master_0_init+0x100>)
 80042bc:	493f      	ldr	r1, [pc, #252]	; (80043bc <i2c_master_0_init+0x104>)
 80042be:	4620      	mov	r0, r4
 80042c0:	f7fc fc48 	bl	8000b54 <XMC_I2C_CH_Init>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 80042c4:	69e3      	ldr	r3, [r4, #28]
 80042c6:	f023 0307 	bic.w	r3, r3, #7
 80042ca:	61e3      	str	r3, [r4, #28]
 80042cc:	6a23      	ldr	r3, [r4, #32]
 80042ce:	f023 0307 	bic.w	r3, r3, #7
 80042d2:	f043 0301 	orr.w	r3, r3, #1
 80042d6:	6223      	str	r3, [r4, #32]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_DisableInputDigitalFilter()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input)
{
  channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DFEN_Msk;
 80042d8:	69e3      	ldr	r3, [r4, #28]
 80042da:	f043 0320 	orr.w	r3, r3, #32
 80042de:	61e3      	str	r3, [r4, #28]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_DisableInputSync(), XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input)
{
  channel->DXCR[input] |=(uint32_t)USIC_CH_DXCR_DSEN_Msk;
 80042e0:	69e3      	ldr	r3, [r4, #28]
 80042e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042e6:	61e3      	str	r3, [r4, #28]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_DisableInputDigitalFilter()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input)
{
  channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DFEN_Msk;
 80042e8:	6a23      	ldr	r3, [r4, #32]
 80042ea:	f043 0320 	orr.w	r3, r3, #32
 80042ee:	6223      	str	r3, [r4, #32]
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_DisableInputSync(), XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input)
{
  channel->DXCR[input] |=(uint32_t)USIC_CH_DXCR_DSEN_Msk;
 80042f0:	6a23      	ldr	r3, [r4, #32]
 80042f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042f6:	6223      	str	r3, [r4, #32]
  XMC_USIC_CH_EnableInputDigitalFilter(XMC_I2C0_CH0, XMC_USIC_CH_INPUT_DX0);
  XMC_USIC_CH_EnableInputSync(XMC_I2C0_CH0, XMC_USIC_CH_INPUT_DX0);
  XMC_USIC_CH_EnableInputDigitalFilter(XMC_I2C0_CH0, XMC_USIC_CH_INPUT_DX1);
  XMC_USIC_CH_EnableInputSync(XMC_I2C0_CH0, XMC_USIC_CH_INPUT_DX1);
    
  XMC_USIC_CH_SetInterruptNodePointer(XMC_I2C0_CH0,
 80042f8:	4620      	mov	r0, r4
 80042fa:	2108      	movs	r1, #8
 80042fc:	2203      	movs	r2, #3
 80042fe:	f7fd ffc9 	bl	8002294 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE,
                                       ((uint32_t)3));
  XMC_USIC_CH_SetInterruptNodePointer(XMC_I2C0_CH0,
 8004302:	4620      	mov	r0, r4
 8004304:	210c      	movs	r1, #12
 8004306:	2203      	movs	r2, #3
 8004308:	f7fd ffc4 	bl	8002294 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE,
                                       ((uint32_t)3));
  XMC_USIC_CH_SetInterruptNodePointer(XMC_I2C0_CH0,
 800430c:	2200      	movs	r2, #0
 800430e:	4620      	mov	r0, r4
 8004310:	2110      	movs	r1, #16
 8004312:	f7fd ffbf 	bl	8002294 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
                                       ((uint32_t)0));
  XMC_I2C_CH_EnableEvent(XMC_I2C0_CH0, enabled_protocol_events);
 8004316:	4620      	mov	r0, r4
 8004318:	f04f 71b0 	mov.w	r1, #23068672	; 0x1600000
 800431c:	f7fc fd0a 	bl	8000d34 <XMC_I2C_CH_EnableEvent>
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
  channel->CCR |= event;
 8004320:	6c23      	ldr	r3, [r4, #64]	; 0x40
  XMC_USIC_CH_EnableEvent(XMC_I2C0_CH0, enabled_channel_events);
  XMC_I2C_CH_Start(XMC_I2C0_CH0);

  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT1_BASE, (uint8_t)5, &i2c_master_0_sda_pin_config);
 8004322:	4827      	ldr	r0, [pc, #156]	; (80043c0 <i2c_master_0_init+0x108>)
 8004324:	4a27      	ldr	r2, [pc, #156]	; (80043c4 <i2c_master_0_init+0x10c>)
 8004326:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800432a:	6423      	str	r3, [r4, #64]	; 0x40
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_MODE_t mode)
{
  channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
 800432c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800432e:	f023 030f 	bic.w	r3, r3, #15
 8004332:	f043 0304 	orr.w	r3, r3, #4
 8004336:	6423      	str	r3, [r4, #64]	; 0x40
 8004338:	2105      	movs	r1, #5
 800433a:	f7fb ffd9 	bl	80002f0 <XMC_GPIO_Init>
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)8, &i2c_master_0_scl_pin_config);
 800433e:	2108      	movs	r1, #8
 8004340:	4821      	ldr	r0, [pc, #132]	; (80043c8 <i2c_master_0_init+0x110>)
 8004342:	4a22      	ldr	r2, [pc, #136]	; (80043cc <i2c_master_0_init+0x114>)
 8004344:	f7fb ffd4 	bl	80002f0 <XMC_GPIO_Init>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004348:	4b21      	ldr	r3, [pc, #132]	; (80043d0 <i2c_master_0_init+0x118>)
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004350:	f1c3 0107 	rsb	r1, r3, #7
 8004354:	2906      	cmp	r1, #6
 8004356:	bf28      	it	cs
 8004358:	2106      	movcs	r1, #6
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800435a:	b343      	cbz	r3, 80043ae <i2c_master_0_init+0xf6>
 800435c:	1e5a      	subs	r2, r3, #1

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800435e:	2301      	movs	r3, #1
 8004360:	408b      	lsls	r3, r1
 8004362:	3b01      	subs	r3, #1
 8004364:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8004368:	4093      	lsls	r3, r2
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	4a19      	ldr	r2, [pc, #100]	; (80043d4 <i2c_master_0_init+0x11c>)
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800436e:	4918      	ldr	r1, [pc, #96]	; (80043d0 <i2c_master_0_init+0x118>)
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004370:	b2db      	uxtb	r3, r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004372:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004376:	f882 3355 	strb.w	r3, [r2, #853]	; 0x355
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800437a:	6090      	str	r0, [r2, #8]
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800437c:	68cb      	ldr	r3, [r1, #12]
 800437e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004382:	f1c3 0107 	rsb	r1, r3, #7
 8004386:	2906      	cmp	r1, #6
 8004388:	bf28      	it	cs
 800438a:	2106      	movcs	r1, #6
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800438c:	b18b      	cbz	r3, 80043b2 <i2c_master_0_init+0xfa>
 800438e:	1e5a      	subs	r2, r3, #1

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004390:	2301      	movs	r3, #1
 8004392:	408b      	lsls	r3, r1
 8004394:	3b01      	subs	r3, #1
 8004396:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 800439a:	4093      	lsls	r3, r2
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	4a0d      	ldr	r2, [pc, #52]	; (80043d4 <i2c_master_0_init+0x11c>)
 80043a0:	b2db      	uxtb	r3, r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043a2:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043a6:	f882 3357 	strb.w	r3, [r2, #855]	; 0x357
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043aa:	6091      	str	r1, [r2, #8]
 80043ac:	bd10      	pop	{r4, pc}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043ae:	461a      	mov	r2, r3
 80043b0:	e7d5      	b.n	800435e <i2c_master_0_init+0xa6>
 80043b2:	461a      	mov	r2, r3
 80043b4:	e7ec      	b.n	8004390 <i2c_master_0_init+0xd8>
 80043b6:	bf00      	nop
 80043b8:	40030000 	.word	0x40030000
 80043bc:	0800ca6c 	.word	0x0800ca6c
 80043c0:	48028100 	.word	0x48028100
 80043c4:	0800ca28 	.word	0x0800ca28
 80043c8:	48028000 	.word	0x48028000
 80043cc:	0800ca34 	.word	0x0800ca34
 80043d0:	e000ed00 	.word	0xe000ed00
 80043d4:	e000e100 	.word	0xe000e100

080043d8 <USIC0_1_IRQHandler>:
  NVIC_SetPriority((IRQn_Type)87, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),60,0));
  NVIC_EnableIRQ((IRQn_Type)87);}
/*Transmit ISR*/
void i2c_master_0_TX_HANDLER()
{
  I2C_MASTER_TransmitHandler(&i2c_master_0);
 80043d8:	4801      	ldr	r0, [pc, #4]	; (80043e0 <USIC0_1_IRQHandler+0x8>)
 80043da:	f7ff bb0f 	b.w	80039fc <I2C_MASTER_TransmitHandler>
 80043de:	bf00      	nop
 80043e0:	1ffed158 	.word	0x1ffed158

080043e4 <USIC0_3_IRQHandler>:
}
/*Receive ISR*/
void i2c_master_0_RX_HANDLER()
{
  I2C_MASTER_ReceiveHandler(&i2c_master_0);
 80043e4:	4801      	ldr	r0, [pc, #4]	; (80043ec <USIC0_3_IRQHandler+0x8>)
 80043e6:	f7ff bddf 	b.w	8003fa8 <I2C_MASTER_ReceiveHandler>
 80043ea:	bf00      	nop
 80043ec:	1ffed158 	.word	0x1ffed158

080043f0 <GLOBAL_CCU8_Init>:
/* Initializes the slice with the generated configuration */
GLOBAL_CCU8_STATUS_t GLOBAL_CCU8_Init(GLOBAL_CCU8_t* handle)
{
  XMC_ASSERT("GLOBAL_CCU8_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
 80043f0:	7b43      	ldrb	r3, [r0, #13]
 80043f2:	b10b      	cbz	r3, 80043f8 <GLOBAL_CCU8_Init+0x8>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
  }

  return (GLOBAL_CCU8_STATUS_SUCCESS);
}
 80043f4:	2000      	movs	r0, #0
 80043f6:	4770      	bx	lr
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU8_STATUS_t GLOBAL_CCU8_Init(GLOBAL_CCU8_t* handle)
{
 80043f8:	b510      	push	{r4, lr}
 80043fa:	4604      	mov	r4, r0
  XMC_ASSERT("GLOBAL_CCU8_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
  {
    /* Enable CCU8 module */
    XMC_CCU8_Init(handle->module_ptr,handle->mcs_action);
 80043fc:	6880      	ldr	r0, [r0, #8]
 80043fe:	7b21      	ldrb	r1, [r4, #12]
 8004400:	f7fc fae0 	bl	80009c4 <XMC_CCU8_Init>
    /* Start the prescaler */
    XMC_CCU8_StartPrescaler(handle->module_ptr);
 8004404:	68a2      	ldr	r2, [r4, #8]
 *  XMC_CCU8_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU8_StartPrescaler(XMC_CCU8_MODULE_t *const module)
{
  XMC_ASSERT("XMC_CCU8_StartPrescaler:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
  module->GIDLC |= (uint32_t) CCU8_GIDLC_SPRB_Msk;
 8004406:	68d3      	ldr	r3, [r2, #12]
    /* Restricts multiple initializations */
    handle->is_initialized = true;
 8004408:	2101      	movs	r1, #1
 800440a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800440e:	60d3      	str	r3, [r2, #12]
  }

  return (GLOBAL_CCU8_STATUS_SUCCESS);
}
 8004410:	2000      	movs	r0, #0
    /* Enable CCU8 module */
    XMC_CCU8_Init(handle->module_ptr,handle->mcs_action);
    /* Start the prescaler */
    XMC_CCU8_StartPrescaler(handle->module_ptr);
    /* Restricts multiple initializations */
    handle->is_initialized = true;
 8004412:	7361      	strb	r1, [r4, #13]
  }

  return (GLOBAL_CCU8_STATUS_SUCCESS);
}
 8004414:	bd10      	pop	{r4, pc}
 8004416:	bf00      	nop

08004418 <GLOBAL_CCU4_Init>:
/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
 8004418:	7b43      	ldrb	r3, [r0, #13]
 800441a:	b10b      	cbz	r3, 8004420 <GLOBAL_CCU4_Init+0x8>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
}
 800441c:	2000      	movs	r0, #0
 800441e:	4770      	bx	lr
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
 8004420:	b510      	push	{r4, lr}
 8004422:	4604      	mov	r4, r0
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
  {
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
 8004424:	6880      	ldr	r0, [r0, #8]
 8004426:	7b21      	ldrb	r1, [r4, #12]
 8004428:	f7fc fa4a 	bl	80008c0 <XMC_CCU4_Init>
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
 800442c:	68a2      	ldr	r2, [r4, #8]
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC |= (uint32_t) CCU4_GIDLC_SPRB_Msk;
 800442e:	68d3      	ldr	r3, [r2, #12]
    /* Restricts multiple initializations */
    handle->is_initialized = true;
 8004430:	2101      	movs	r1, #1
 8004432:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004436:	60d3      	str	r3, [r2, #12]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
}
 8004438:	2000      	movs	r0, #0
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
    /* Restricts multiple initializations */
    handle->is_initialized = true;
 800443a:	7361      	strb	r1, [r4, #13]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
}
 800443c:	bd10      	pop	{r4, pc}
 800443e:	bf00      	nop

08004440 <E_EEPROM_XMC4_Init>:

  return (version);
}

E_EEPROM_XMC4_STATUS_t E_EEPROM_XMC4_Init(E_EEPROM_XMC4_t *const handle)
{
 8004440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  XMC_ASSERT("E_EEPROM_XMC4_Init:Invalid handle Pointer", (handle != NULL));

  status = E_EEPROM_XMC4_STATUS_OK;
  
  if (handle->initialized == (bool)false)
 8004444:	7804      	ldrb	r4, [r0, #0]

  return (version);
}

E_EEPROM_XMC4_STATUS_t E_EEPROM_XMC4_Init(E_EEPROM_XMC4_t *const handle)
{
 8004446:	b085      	sub	sp, #20

  XMC_ASSERT("E_EEPROM_XMC4_Init:Invalid handle Pointer", (handle != NULL));

  status = E_EEPROM_XMC4_STATUS_OK;
  
  if (handle->initialized == (bool)false)
 8004448:	b11c      	cbz	r4, 8004452 <E_EEPROM_XMC4_Init+0x12>
  uint32_t sector_count;
  E_EEPROM_XMC4_STATUS_t status ;

  XMC_ASSERT("E_EEPROM_XMC4_Init:Invalid handle Pointer", (handle != NULL));

  status = E_EEPROM_XMC4_STATUS_OK;
 800444a:	2000      	movs	r0, #0

    handle->initialized = (bool)true;
  }

  return (status);
}
 800444c:	b005      	add	sp, #20
 800444e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

  status = E_EEPROM_XMC4_STATUS_OK;
  
  if (handle->initialized == (bool)false)
  {
    e_eeprom_xmc4_data_buffer.block_cycle_count = 0U;
 8004452:	4b7a      	ldr	r3, [pc, #488]	; (800463c <E_EEPROM_XMC4_Init+0x1fc>)
    e_eeprom_xmc4_sector_info.flash_data_addr = E_EEPROM_XMC4_EMPTY;
 8004454:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 800464c <E_EEPROM_XMC4_Init+0x20c>
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_FLASH_SetMargin(const XMC_FLASH_MARGIN_t margin)
{
  FLASH0->MARP = (FLASH0->MARP & (uint32_t)~FLASH_MARP_MARGIN_Msk) | margin;
 8004458:	4979      	ldr	r1, [pc, #484]	; (8004640 <E_EEPROM_XMC4_Init+0x200>)

  status = E_EEPROM_XMC4_STATUS_OK;
  
  if (handle->initialized == (bool)false)
  {
    e_eeprom_xmc4_data_buffer.block_cycle_count = 0U;
 800445a:	605c      	str	r4, [r3, #4]
 800445c:	f241 0218 	movw	r2, #4120	; 0x1018
    e_eeprom_xmc4_sector_info.flash_data_addr = E_EEPROM_XMC4_EMPTY;
 8004460:	f8c8 4004 	str.w	r4, [r8, #4]
 8004464:	588b      	ldr	r3, [r1, r2]
 8004466:	9001      	str	r0, [sp, #4]
 8004468:	f023 030f 	bic.w	r3, r3, #15
 800446c:	f043 0301 	orr.w	r3, r3, #1
 8004470:	508b      	str	r3, [r1, r2]
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_FLASH_DisableDoubleBitErrorTrap(void)
{
  FLASH0->MARP |= FLASH_MARP_TRAPDIS_Msk;
 8004472:	588b      	ldr	r3, [r1, r2]
    XMC_FLASH_DisableDoubleBitErrorTrap();
  
    XMC_FCE_Enable();

    /* Initialize FCE module for Hardware calculations */
    (void)XMC_FCE_Init(&e_eeprom_xmc4_fce);
 8004474:	4f73      	ldr	r7, [pc, #460]	; (8004644 <E_EEPROM_XMC4_Init+0x204>)
 * \par
 * The function sets the initial CRC (seed) value in the CRC register.
 */
__STATIC_INLINE void XMC_FCE_InitializeSeedValue(const XMC_FCE_t *const engine, uint32_t seedvalue)
{
  engine->kernel_ptr->CRC = seedvalue;
 8004476:	f8df b1ec 	ldr.w	fp, [pc, #492]	; 8004664 <E_EEPROM_XMC4_Init+0x224>
 800447a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800447e:	508b      	str	r3, [r1, r2]
    e_eeprom_xmc4_sector_info.flash_data_addr = E_EEPROM_XMC4_EMPTY;
  
    XMC_FLASH_SetMargin(XMC_FLASH_MARGIN_TIGHT0);
    XMC_FLASH_DisableDoubleBitErrorTrap();
  
    XMC_FCE_Enable();
 8004480:	f7fc fb1e 	bl	8000ac0 <XMC_FCE_Enable>

    /* Initialize FCE module for Hardware calculations */
    (void)XMC_FCE_Init(&e_eeprom_xmc4_fce);
 8004484:	4870      	ldr	r0, [pc, #448]	; (8004648 <E_EEPROM_XMC4_Init+0x208>)
 8004486:	f7fc fb13 	bl	8000ab0 <XMC_FCE_Init>
  
    /* Iterate all 4 sectors to find out which is the active sector having the latest data block*/
    for (sector_count = 0U; sector_count < E_EEPROM_XMC4_MAX_SECTORS ; sector_count++)
 800448a:	9400      	str	r4, [sp, #0]
 800448c:	4623      	mov	r3, r4
  uint32_t calculated_crc;

  /* Initialize starting address and last block address of the sector. */
  sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR + (E_EEPROM_XMC4_SECTOR_SIZE * (uint32_t)sector);
  block_read_addr = (sector_start_addr + E_EEPROM_XMC4_SECTOR_SIZE) - E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE;
  free_block_addr = E_EEPROM_XMC4_EMPTY;
 800448e:	f04f 0900 	mov.w	r9, #0

    /* Check if block cycle count is a non zero value*/
    if (block_cycle_count != E_EEPROM_XMC4_EMPTY)
    {
      /* Mark sector as non-empty sector*/
      e_eeprom_xmc4_sector_info.erase_state |= ((uint32_t)1U << sector);
 8004492:	f04f 0a01 	mov.w	sl, #1
 8004496:	fa0a fa03 	lsl.w	sl, sl, r3
  uint32_t calculated_crc;

  /* Initialize starting address and last block address of the sector. */
  sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR + (E_EEPROM_XMC4_SECTOR_SIZE * (uint32_t)sector);
  block_read_addr = (sector_start_addr + E_EEPROM_XMC4_SECTOR_SIZE) - E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE;
  free_block_addr = E_EEPROM_XMC4_EMPTY;
 800449a:	464b      	mov	r3, r9
  uint32_t written_crc;
  uint32_t calculated_crc;

  /* Initialize starting address and last block address of the sector. */
  sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR + (E_EEPROM_XMC4_SECTOR_SIZE * (uint32_t)sector);
  block_read_addr = (sector_start_addr + E_EEPROM_XMC4_SECTOR_SIZE) - E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE;
 800449c:	f507 5440 	add.w	r4, r7, #12288	; 0x3000
  free_block_addr = E_EEPROM_XMC4_EMPTY;
 80044a0:	46b9      	mov	r9, r7
 80044a2:	461f      	mov	r7, r3
 80044a4:	e003      	b.n	80044ae <E_EEPROM_XMC4_Init+0x6e>
          break;
        }
      }
    }
    /* Move the block read address to one block size up starting from the bottom of sector */
    block_read_addr -= E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE;
 80044a6:	f5a4 5480 	sub.w	r4, r4, #4096	; 0x1000

  /* Iterate the read process until the block read address crosses sector start address or a
   * latest valid block is identified.
   */
  } while ( block_read_addr >= sector_start_addr );
 80044aa:	454c      	cmp	r4, r9
 80044ac:	d32c      	bcc.n	8004508 <E_EEPROM_XMC4_Init+0xc8>

  do
  {
    /* Read first 32 bit data from the block which indicates the block cycle counter. */
    data_ptr = (uint32_t*)block_read_addr;
    block_cycle_count = *(data_ptr + E_EEPROM_XMC4_BCC_OFFSET);
 80044ae:	6865      	ldr	r5, [r4, #4]
  uint32_t result;

  /* Reset the CRC result register before new CRC calculation */
  XMC_FCE_InitializeSeedValue(&e_eeprom_xmc4_fce, 0U);

  (void)XMC_FCE_CalculateCRC32(&e_eeprom_xmc4_fce, data_start_addr, E_EEPROM_XMC4_DATA_SIZE_FOR_CRC, &result);
 80044b0:	4865      	ldr	r0, [pc, #404]	; (8004648 <E_EEPROM_XMC4_Init+0x208>)
      {
        free_block_addr = block_read_addr + E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE;
      }

      /* Read the second 32bit data which indicates the CRC */
      written_crc = *data_ptr;
 80044b2:	4621      	mov	r1, r4
 80044b4:	f04f 0e00 	mov.w	lr, #0
  uint32_t result;

  /* Reset the CRC result register before new CRC calculation */
  XMC_FCE_InitializeSeedValue(&e_eeprom_xmc4_fce, 0U);

  (void)XMC_FCE_CalculateCRC32(&e_eeprom_xmc4_fce, data_start_addr, E_EEPROM_XMC4_DATA_SIZE_FOR_CRC, &result);
 80044b8:	f640 72fc 	movw	r2, #4092	; 0xffc
 80044bc:	ab03      	add	r3, sp, #12
    /* Read first 32 bit data from the block which indicates the block cycle counter. */
    data_ptr = (uint32_t*)block_read_addr;
    block_cycle_count = *(data_ptr + E_EEPROM_XMC4_BCC_OFFSET);

    /* Check if block cycle count is a non zero value*/
    if (block_cycle_count != E_EEPROM_XMC4_EMPTY)
 80044be:	2d00      	cmp	r5, #0
 80044c0:	d0f1      	beq.n	80044a6 <E_EEPROM_XMC4_Init+0x66>
    {
      /* Mark sector as non-empty sector*/
      e_eeprom_xmc4_sector_info.erase_state |= ((uint32_t)1U << sector);
 80044c2:	f8d8 600c 	ldr.w	r6, [r8, #12]
 80044c6:	ea4a 0606 	orr.w	r6, sl, r6
 80044ca:	f8c8 600c 	str.w	r6, [r8, #12]

      /* If this is the first non empty block identified, then store the address as next free address */
      if (free_block_addr == E_EEPROM_XMC4_EMPTY)
 80044ce:	b90f      	cbnz	r7, 80044d4 <E_EEPROM_XMC4_Init+0x94>
      {
        free_block_addr = block_read_addr + E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE;
 80044d0:	f504 5780 	add.w	r7, r4, #4096	; 0x1000
      }

      /* Read the second 32bit data which indicates the CRC */
      written_crc = *data_ptr;
 80044d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80044d8:	f8cb e018 	str.w	lr, [fp, #24]
  uint32_t result;

  /* Reset the CRC result register before new CRC calculation */
  XMC_FCE_InitializeSeedValue(&e_eeprom_xmc4_fce, 0U);

  (void)XMC_FCE_CalculateCRC32(&e_eeprom_xmc4_fce, data_start_addr, E_EEPROM_XMC4_DATA_SIZE_FOR_CRC, &result);
 80044dc:	f7fc fb02 	bl	8000ae4 <XMC_FCE_CalculateCRC32>

  return (result);
 80044e0:	9b03      	ldr	r3, [sp, #12]
      /* Read the second 32bit data which indicates the CRC */
      written_crc = *data_ptr;
      /* Calculate the CRC for the written data in flash (3rd word to the last word)*/
      calculated_crc = E_EEPROM_XMC4_lCalculateCRC(data_ptr + E_EEPROM_XMC4_BCC_OFFSET);

      if (calculated_crc == written_crc)
 80044e2:	429e      	cmp	r6, r3
 80044e4:	d1df      	bne.n	80044a6 <E_EEPROM_XMC4_Init+0x66>
      {
        /* If both CRC matches and the current block cycle counter is greater than the previous recorded value,
         * Update the Data structure with the current block as the "latest" one and the current sector as "active".
         * Exit from the function.
         */
        if (block_cycle_count > e_eeprom_xmc4_data_buffer.block_cycle_count)
 80044e6:	4b55      	ldr	r3, [pc, #340]	; (800463c <E_EEPROM_XMC4_Init+0x1fc>)
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	429d      	cmp	r5, r3
 80044ec:	d9db      	bls.n	80044a6 <E_EEPROM_XMC4_Init+0x66>
 80044ee:	463b      	mov	r3, r7
 80044f0:	464f      	mov	r7, r9
 80044f2:	4699      	mov	r9, r3
        {
          e_eeprom_xmc4_data_buffer.block_cycle_count = block_cycle_count;
 80044f4:	4b51      	ldr	r3, [pc, #324]	; (800463c <E_EEPROM_XMC4_Init+0x1fc>)
          e_eeprom_xmc4_sector_info.current_sector = sector;
          e_eeprom_xmc4_sector_info.flash_data_addr = block_read_addr;
 80044f6:	f8c8 4004 	str.w	r4, [r8, #4]
         * Update the Data structure with the current block as the "latest" one and the current sector as "active".
         * Exit from the function.
         */
        if (block_cycle_count > e_eeprom_xmc4_data_buffer.block_cycle_count)
        {
          e_eeprom_xmc4_data_buffer.block_cycle_count = block_cycle_count;
 80044fa:	605d      	str	r5, [r3, #4]
          e_eeprom_xmc4_sector_info.current_sector = sector;
 80044fc:	9b00      	ldr	r3, [sp, #0]
 80044fe:	f8c8 3008 	str.w	r3, [r8, #8]
          e_eeprom_xmc4_sector_info.flash_data_addr = block_read_addr;
          e_eeprom_xmc4_sector_info.next_free_start_addr = free_block_addr;
 8004502:	f8c8 9000 	str.w	r9, [r8]
 8004506:	e001      	b.n	800450c <E_EEPROM_XMC4_Init+0xcc>
 8004508:	9b00      	ldr	r3, [sp, #0]
 800450a:	464f      	mov	r7, r9

    /* Initialize FCE module for Hardware calculations */
    (void)XMC_FCE_Init(&e_eeprom_xmc4_fce);
  
    /* Iterate all 4 sectors to find out which is the active sector having the latest data block*/
    for (sector_count = 0U; sector_count < E_EEPROM_XMC4_MAX_SECTORS ; sector_count++)
 800450c:	3301      	adds	r3, #1
 800450e:	2b04      	cmp	r3, #4
 8004510:	9300      	str	r3, [sp, #0]
 8004512:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 8004516:	d1ba      	bne.n	800448e <E_EEPROM_XMC4_Init+0x4e>
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_FLASH_SetMargin(const XMC_FLASH_MARGIN_t margin)
{
  FLASH0->MARP = (FLASH0->MARP & (uint32_t)~FLASH_MARP_MARGIN_Msk) | margin;
 8004518:	4949      	ldr	r1, [pc, #292]	; (8004640 <E_EEPROM_XMC4_Init+0x200>)
  sector_count = 0U;

  do
  {
    /* If the non empty sector is the current active sector, then do not erase it*/
    if (e_eeprom_xmc4_sector_info.current_sector != sector_count)
 800451a:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800451e:	4c4b      	ldr	r4, [pc, #300]	; (800464c <E_EEPROM_XMC4_Init+0x20c>)
 8004520:	f241 0218 	movw	r2, #4120	; 0x1018
 8004524:	588b      	ldr	r3, [r1, r2]
 8004526:	f023 030f 	bic.w	r3, r3, #15
 800452a:	508b      	str	r3, [r1, r2]
 800452c:	b130      	cbz	r0, 800453c <E_EEPROM_XMC4_Init+0xfc>
    {
      /* Check if the sector was previously identified as non-empty. i.e It is having old data or corrupted data
       * If so erase the sector and mark it as erase attempted.
       */
      if ((e_eeprom_xmc4_sector_info.erase_state >> sector_count) & ((uint32_t)1U))
 800452e:	68e3      	ldr	r3, [r4, #12]
 8004530:	07d8      	lsls	r0, r3, #31
 8004532:	d462      	bmi.n	80045fa <E_EEPROM_XMC4_Init+0x1ba>
  sector_count = 0U;

  do
  {
    /* If the non empty sector is the current active sector, then do not erase it*/
    if (e_eeprom_xmc4_sector_info.current_sector != sector_count)
 8004534:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004538:	2b01      	cmp	r3, #1
 800453a:	d008      	beq.n	800454e <E_EEPROM_XMC4_Init+0x10e>
    {
      /* Check if the sector was previously identified as non-empty. i.e It is having old data or corrupted data
       * If so erase the sector and mark it as erase attempted.
       */
      if ((e_eeprom_xmc4_sector_info.erase_state >> sector_count) & ((uint32_t)1U))
 800453c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8004540:	4c42      	ldr	r4, [pc, #264]	; (800464c <E_EEPROM_XMC4_Init+0x20c>)
 8004542:	0799      	lsls	r1, r3, #30
 8004544:	d44b      	bmi.n	80045de <E_EEPROM_XMC4_Init+0x19e>
  sector_count = 0U;

  do
  {
    /* If the non empty sector is the current active sector, then do not erase it*/
    if (e_eeprom_xmc4_sector_info.current_sector != sector_count)
 8004546:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800454a:	2b02      	cmp	r3, #2
 800454c:	d008      	beq.n	8004560 <E_EEPROM_XMC4_Init+0x120>
    {
      /* Check if the sector was previously identified as non-empty. i.e It is having old data or corrupted data
       * If so erase the sector and mark it as erase attempted.
       */
      if ((e_eeprom_xmc4_sector_info.erase_state >> sector_count) & ((uint32_t)1U))
 800454e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8004552:	4c3e      	ldr	r4, [pc, #248]	; (800464c <E_EEPROM_XMC4_Init+0x20c>)
 8004554:	075a      	lsls	r2, r3, #29
 8004556:	d45e      	bmi.n	8004616 <E_EEPROM_XMC4_Init+0x1d6>
  sector_count = 0U;

  do
  {
    /* If the non empty sector is the current active sector, then do not erase it*/
    if (e_eeprom_xmc4_sector_info.current_sector != sector_count)
 8004558:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800455c:	2b03      	cmp	r3, #3
 800455e:	d004      	beq.n	800456a <E_EEPROM_XMC4_Init+0x12a>
    {
      /* Check if the sector was previously identified as non-empty. i.e It is having old data or corrupted data
       * If so erase the sector and mark it as erase attempted.
       */
      if ((e_eeprom_xmc4_sector_info.erase_state >> sector_count) & ((uint32_t)1U))
 8004560:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8004564:	4c39      	ldr	r4, [pc, #228]	; (800464c <E_EEPROM_XMC4_Init+0x20c>)
 8004566:	071b      	lsls	r3, r3, #28
 8004568:	d42b      	bmi.n	80045c2 <E_EEPROM_XMC4_Init+0x182>
      {
  
        /* If a valid latest block were not detected, we shall assume that all sectors may be empty.
         * Then make Sector-0 as current sector and next free address as Sector0 start address
         */
        if (e_eeprom_xmc4_sector_info.flash_data_addr == E_EEPROM_XMC4_EMPTY)
 800456a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800456e:	4b37      	ldr	r3, [pc, #220]	; (800464c <E_EEPROM_XMC4_Init+0x20c>)
 8004570:	b978      	cbnz	r0, 8004592 <E_EEPROM_XMC4_Init+0x152>
        {
          e_eeprom_xmc4_sector_info.current_sector = E_EEPROM_XMC4_SECTOR_0;
          e_eeprom_xmc4_sector_info.next_free_start_addr =  E_EEPROM_XMC4_SECTOR0_START_ADDR;
 8004572:	4a34      	ldr	r2, [pc, #208]	; (8004644 <E_EEPROM_XMC4_Init+0x204>)
        /* If a valid latest block were not detected, we shall assume that all sectors may be empty.
         * Then make Sector-0 as current sector and next free address as Sector0 start address
         */
        if (e_eeprom_xmc4_sector_info.flash_data_addr == E_EEPROM_XMC4_EMPTY)
        {
          e_eeprom_xmc4_sector_info.current_sector = E_EEPROM_XMC4_SECTOR_0;
 8004574:	6098      	str	r0, [r3, #8]
          e_eeprom_xmc4_sector_info.next_free_start_addr =  E_EEPROM_XMC4_SECTOR0_START_ADDR;
 8004576:	601a      	str	r2, [r3, #0]
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_FLASH_EnableDoubleBitErrorTrap(void)
{
  FLASH0->MARP &= (uint32_t)~FLASH_MARP_TRAPDIS_Msk;
 8004578:	4931      	ldr	r1, [pc, #196]	; (8004640 <E_EEPROM_XMC4_Init+0x200>)
 800457a:	f241 0218 	movw	r2, #4120	; 0x1018
      }
    }

    XMC_FLASH_EnableDoubleBitErrorTrap();

    handle->initialized = (bool)true;
 800457e:	2401      	movs	r4, #1
 8004580:	588b      	ldr	r3, [r1, r2]
 8004582:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004586:	508b      	str	r3, [r1, r2]
 8004588:	9b01      	ldr	r3, [sp, #4]
 800458a:	701c      	strb	r4, [r3, #0]
  }

  return (status);
}
 800458c:	b005      	add	sp, #20
 800458e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004592:	4a2f      	ldr	r2, [pc, #188]	; (8004650 <E_EEPROM_XMC4_Init+0x210>)
 8004594:	1f03      	subs	r3, r0, #4
 8004596:	f600 74fc 	addw	r4, r0, #4092	; 0xffc
  flash_addr_ptr = (uint32_t*)e_eeprom_xmc4_sector_info.flash_data_addr;
  ram_addr_ptr = (uint32_t*)(void*)&e_eeprom_xmc4_data_buffer;

  for(byte_index = 0U ; byte_index < E_EEPROM_XMC4_MAX_WORDS; byte_index++)
  {
    *(ram_addr_ptr + byte_index) = *(flash_addr_ptr + byte_index);
 800459a:	f853 1f04 	ldr.w	r1, [r3, #4]!
 800459e:	f842 1f04 	str.w	r1, [r2, #4]!
  uint32_t byte_index;

  flash_addr_ptr = (uint32_t*)e_eeprom_xmc4_sector_info.flash_data_addr;
  ram_addr_ptr = (uint32_t*)(void*)&e_eeprom_xmc4_data_buffer;

  for(byte_index = 0U ; byte_index < E_EEPROM_XMC4_MAX_WORDS; byte_index++)
 80045a2:	42a3      	cmp	r3, r4
 80045a4:	d1f9      	bne.n	800459a <E_EEPROM_XMC4_Init+0x15a>
        else
        {
          /* If a valid latest block was detected, copy the valid block from flash to RAM. */
          E_EEPROM_XMC4_lCopyFlashToRam();
  
          if ((e_eeprom_xmc4_sector_info.next_free_start_addr - e_eeprom_xmc4_sector_info.flash_data_addr) !=
 80045a6:	f8d8 3000 	ldr.w	r3, [r8]
              E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE)
          {
            status = E_EEPROM_XMC4_STATUS_ERROR_OLD_DATA;
          }
  
          if (e_eeprom_xmc4_sector_info.next_free_start_addr >= E_EEPROM_XMC4_SECTOR4_START_ADDR)
 80045aa:	4a2a      	ldr	r2, [pc, #168]	; (8004654 <E_EEPROM_XMC4_Init+0x214>)
        else
        {
          /* If a valid latest block was detected, copy the valid block from flash to RAM. */
          E_EEPROM_XMC4_lCopyFlashToRam();
  
          if ((e_eeprom_xmc4_sector_info.next_free_start_addr - e_eeprom_xmc4_sector_info.flash_data_addr) !=
 80045ac:	4927      	ldr	r1, [pc, #156]	; (800464c <E_EEPROM_XMC4_Init+0x20c>)
 80045ae:	1a18      	subs	r0, r3, r0
              E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE)
          {
            status = E_EEPROM_XMC4_STATUS_ERROR_OLD_DATA;
 80045b0:	f5b0 5080 	subs.w	r0, r0, #4096	; 0x1000
 80045b4:	bf18      	it	ne
 80045b6:	2001      	movne	r0, #1
          }
  
          if (e_eeprom_xmc4_sector_info.next_free_start_addr >= E_EEPROM_XMC4_SECTOR4_START_ADDR)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d9dd      	bls.n	8004578 <E_EEPROM_XMC4_Init+0x138>
          {
            e_eeprom_xmc4_sector_info.next_free_start_addr =  E_EEPROM_XMC4_SECTOR0_START_ADDR;
 80045bc:	4b21      	ldr	r3, [pc, #132]	; (8004644 <E_EEPROM_XMC4_Init+0x204>)
 80045be:	600b      	str	r3, [r1, #0]
 80045c0:	e7da      	b.n	8004578 <E_EEPROM_XMC4_Init+0x138>
       */
      if ((e_eeprom_xmc4_sector_info.erase_state >> sector_count) & ((uint32_t)1U))
      {
        sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR + (E_EEPROM_XMC4_SECTOR_SIZE * (uint32_t)sector_count);

        XMC_FLASH_ClearStatus();
 80045c2:	f7fb fe6b 	bl	800029c <XMC_FLASH_ClearStatus>
        XMC_FLASH_EraseSector((uint32_t*)sector_start_addr);
 80045c6:	4824      	ldr	r0, [pc, #144]	; (8004658 <E_EEPROM_XMC4_Init+0x218>)
 80045c8:	f7fb fe76 	bl	80002b8 <XMC_FLASH_EraseSector>

        if (XMC_FLASH_GetStatus() != (uint32_t)XMC_FLASH_STATUS_ERASE_STATE)
 80045cc:	f7fb fe6c 	bl	80002a8 <XMC_FLASH_GetStatus>
 80045d0:	2820      	cmp	r0, #32
 80045d2:	d12e      	bne.n	8004632 <E_EEPROM_XMC4_Init+0x1f2>
        {
          status = E_EEPROM_XMC4_STATUS_ERASE_ERROR;
          break;
        }
        e_eeprom_xmc4_sector_info.erase_state &= ~(((uint32_t)1U << sector_count));
 80045d4:	68e3      	ldr	r3, [r4, #12]
 80045d6:	f023 0308 	bic.w	r3, r3, #8
 80045da:	60e3      	str	r3, [r4, #12]
 80045dc:	e7c5      	b.n	800456a <E_EEPROM_XMC4_Init+0x12a>
       */
      if ((e_eeprom_xmc4_sector_info.erase_state >> sector_count) & ((uint32_t)1U))
      {
        sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR + (E_EEPROM_XMC4_SECTOR_SIZE * (uint32_t)sector_count);

        XMC_FLASH_ClearStatus();
 80045de:	f7fb fe5d 	bl	800029c <XMC_FLASH_ClearStatus>
        XMC_FLASH_EraseSector((uint32_t*)sector_start_addr);
 80045e2:	481e      	ldr	r0, [pc, #120]	; (800465c <E_EEPROM_XMC4_Init+0x21c>)
 80045e4:	f7fb fe68 	bl	80002b8 <XMC_FLASH_EraseSector>

        if (XMC_FLASH_GetStatus() != (uint32_t)XMC_FLASH_STATUS_ERASE_STATE)
 80045e8:	f7fb fe5e 	bl	80002a8 <XMC_FLASH_GetStatus>
 80045ec:	2820      	cmp	r0, #32
 80045ee:	d120      	bne.n	8004632 <E_EEPROM_XMC4_Init+0x1f2>
        {
          status = E_EEPROM_XMC4_STATUS_ERASE_ERROR;
          break;
        }
        e_eeprom_xmc4_sector_info.erase_state &= ~(((uint32_t)1U << sector_count));
 80045f0:	68e3      	ldr	r3, [r4, #12]
 80045f2:	f023 0302 	bic.w	r3, r3, #2
 80045f6:	60e3      	str	r3, [r4, #12]
 80045f8:	e7a5      	b.n	8004546 <E_EEPROM_XMC4_Init+0x106>
       */
      if ((e_eeprom_xmc4_sector_info.erase_state >> sector_count) & ((uint32_t)1U))
      {
        sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR + (E_EEPROM_XMC4_SECTOR_SIZE * (uint32_t)sector_count);

        XMC_FLASH_ClearStatus();
 80045fa:	f7fb fe4f 	bl	800029c <XMC_FLASH_ClearStatus>
        XMC_FLASH_EraseSector((uint32_t*)sector_start_addr);
 80045fe:	4811      	ldr	r0, [pc, #68]	; (8004644 <E_EEPROM_XMC4_Init+0x204>)
 8004600:	f7fb fe5a 	bl	80002b8 <XMC_FLASH_EraseSector>

        if (XMC_FLASH_GetStatus() != (uint32_t)XMC_FLASH_STATUS_ERASE_STATE)
 8004604:	f7fb fe50 	bl	80002a8 <XMC_FLASH_GetStatus>
 8004608:	2820      	cmp	r0, #32
 800460a:	d114      	bne.n	8004636 <E_EEPROM_XMC4_Init+0x1f6>
        {
          status = E_EEPROM_XMC4_STATUS_ERASE_ERROR;
          break;
        }
        e_eeprom_xmc4_sector_info.erase_state &= ~(((uint32_t)1U << sector_count));
 800460c:	68e3      	ldr	r3, [r4, #12]
 800460e:	f023 0301 	bic.w	r3, r3, #1
 8004612:	60e3      	str	r3, [r4, #12]
 8004614:	e78e      	b.n	8004534 <E_EEPROM_XMC4_Init+0xf4>
       */
      if ((e_eeprom_xmc4_sector_info.erase_state >> sector_count) & ((uint32_t)1U))
      {
        sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR + (E_EEPROM_XMC4_SECTOR_SIZE * (uint32_t)sector_count);

        XMC_FLASH_ClearStatus();
 8004616:	f7fb fe41 	bl	800029c <XMC_FLASH_ClearStatus>
        XMC_FLASH_EraseSector((uint32_t*)sector_start_addr);
 800461a:	4811      	ldr	r0, [pc, #68]	; (8004660 <E_EEPROM_XMC4_Init+0x220>)
 800461c:	f7fb fe4c 	bl	80002b8 <XMC_FLASH_EraseSector>

        if (XMC_FLASH_GetStatus() != (uint32_t)XMC_FLASH_STATUS_ERASE_STATE)
 8004620:	f7fb fe42 	bl	80002a8 <XMC_FLASH_GetStatus>
 8004624:	2820      	cmp	r0, #32
 8004626:	d104      	bne.n	8004632 <E_EEPROM_XMC4_Init+0x1f2>
        {
          status = E_EEPROM_XMC4_STATUS_ERASE_ERROR;
          break;
        }
        e_eeprom_xmc4_sector_info.erase_state &= ~(((uint32_t)1U << sector_count));
 8004628:	68e3      	ldr	r3, [r4, #12]
 800462a:	f023 0304 	bic.w	r3, r3, #4
 800462e:	60e3      	str	r3, [r4, #12]
 8004630:	e792      	b.n	8004558 <E_EEPROM_XMC4_Init+0x118>
        XMC_FLASH_ClearStatus();
        XMC_FLASH_EraseSector((uint32_t*)sector_start_addr);

        if (XMC_FLASH_GetStatus() != (uint32_t)XMC_FLASH_STATUS_ERASE_STATE)
        {
          status = E_EEPROM_XMC4_STATUS_ERASE_ERROR;
 8004632:	2004      	movs	r0, #4
 8004634:	e7a0      	b.n	8004578 <E_EEPROM_XMC4_Init+0x138>
 8004636:	9800      	ldr	r0, [sp, #0]
 8004638:	e79e      	b.n	8004578 <E_EEPROM_XMC4_Init+0x138>
 800463a:	bf00      	nop
 800463c:	1ffed7f0 	.word	0x1ffed7f0
 8004640:	58001000 	.word	0x58001000
 8004644:	0c010000 	.word	0x0c010000
 8004648:	0800ca74 	.word	0x0800ca74
 800464c:	1ffed194 	.word	0x1ffed194
 8004650:	1ffed7ec 	.word	0x1ffed7ec
 8004654:	0c01ffff 	.word	0x0c01ffff
 8004658:	0c01c000 	.word	0x0c01c000
 800465c:	0c014000 	.word	0x0c014000
 8004660:	0c018000 	.word	0x0c018000
 8004664:	50020020 	.word	0x50020020

08004668 <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
 8004668:	b510      	push	{r4, lr}
 800466a:	4604      	mov	r4, r0
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
 800466c:	1d02      	adds	r2, r0, #4
 800466e:	7c21      	ldrb	r1, [r4, #16]
 8004670:	6800      	ldr	r0, [r0, #0]
 8004672:	f7fb fe3d 	bl	80002f0 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
 8004676:	6820      	ldr	r0, [r4, #0]
 8004678:	7c21      	ldrb	r1, [r4, #16]
 800467a:	7c62      	ldrb	r2, [r4, #17]
 800467c:	f7fc fa5a 	bl	8000b34 <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
}
 8004680:	2000      	movs	r0, #0
 8004682:	bd10      	pop	{r4, pc}

08004684 <SystemCoreSetup>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004684:	4b18      	ldr	r3, [pc, #96]	; (80046e8 <SystemCoreSetup+0x64>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8004686:	4a19      	ldr	r2, [pc, #100]	; (80046ec <SystemCoreSetup+0x68>)
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004688:	68d8      	ldr	r0, [r3, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800468a:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 800468e:	4001      	ands	r1, r0
  reg_value  =  (reg_value                                   |
 8004690:	430a      	orrs	r2, r1
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 8004692:	60da      	str	r2, [r3, #12]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004694:	b672      	cpsid	i
	
  /* relocate vector table */
  __disable_irq();

#if !defined(__TASKING__)
  SCB->VTOR = (uint32_t)(&__Vectors);
 8004696:	4a16      	ldr	r2, [pc, #88]	; (80046f0 <SystemCoreSetup+0x6c>)
 8004698:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800469a:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800469e:	b662      	cpsie	i

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80046a0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 80046a4:	4813      	ldr	r0, [pc, #76]	; (80046f4 <SystemCoreSetup+0x70>)

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80046a6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 80046aa:	f241 0114 	movw	r1, #4116	; 0x1014

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80046ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 80046b2:	5842      	ldr	r2, [r0, r1]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 80046b4:	f022 020f 	bic.w	r2, r2, #15
  temp |= PMU_FLASH_WS;
 80046b8:	f042 0204 	orr.w	r2, r2, #4
  FLASH0->FCON = temp;
 80046bc:	5042      	str	r2, [r0, r1]


  /* Disable divide by zero trap */
  SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 80046be:	695a      	ldr	r2, [r3, #20]
 80046c0:	f022 0210 	bic.w	r2, r2, #16
 80046c4:	615a      	str	r2, [r3, #20]

  /* Disable unaligned memory access trap */
  SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 80046c6:	695a      	ldr	r2, [r3, #20]
 80046c8:	f022 0208 	bic.w	r2, r2, #8
 80046cc:	615a      	str	r2, [r3, #20]

  /* Disable memory management fault */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80046ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80046d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable bus fault */
  SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 80046d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046d8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80046dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable usage fault */
  SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 80046de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80046e4:	625a      	str	r2, [r3, #36]	; 0x24
 80046e6:	4770      	bx	lr
 80046e8:	e000ed00 	.word	0xe000ed00
 80046ec:	05fa0100 	.word	0x05fa0100
 80046f0:	08000000 	.word	0x08000000
 80046f4:	58001000 	.word	0x58001000

080046f8 <CLOCK_XMC4_Init>:
{
  CLOCK_XMC4_STATUS_t status = CLOCK_XMC4_STATUS_SUCCESS;

  XMC_ASSERT("CLOCK_XMC4 APP handle function pointer uninitialized", (handle != NULL));

  handle->init_status = true;
 80046f8:	2301      	movs	r3, #1
 80046fa:	7003      	strb	r3, [r0, #0]

  return (status);
}
 80046fc:	2000      	movs	r0, #0
 80046fe:	4770      	bx	lr

08004700 <OSCHP_GetFrequency>:
#ifdef CLOCK_XMC4_OSCHP_ENABLED
/*  API to retrieve high precision external oscillator frequency */
uint32_t OSCHP_GetFrequency(void)
{
  return (CLOCK_XMC4_OSCHP_FREQUENCY);
}
 8004700:	4800      	ldr	r0, [pc, #0]	; (8004704 <OSCHP_GetFrequency+0x4>)
 8004702:	4770      	bx	lr
 8004704:	00b71b00 	.word	0x00b71b00

08004708 <SystemCoreClockSetup>:
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 8004708:	b530      	push	{r4, r5, lr}
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 800470a:	4d15      	ldr	r5, [pc, #84]	; (8004760 <SystemCoreClockSetup+0x58>)
 800470c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 800470e:	b087      	sub	sp, #28
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 8004710:	ac01      	add	r4, sp, #4
 8004712:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004714:	682b      	ldr	r3, [r5, #0]
 8004716:	6023      	str	r3, [r4, #0]
#endif
    /* Peripheral Clock Divider Value */
    .fperipheral_clkdiv = 1U
  };
  /* Initialize the SCU clock */
  XMC_SCU_CLOCK_Init(&CLOCK_XMC4_0_CONFIG);
 8004718:	a801      	add	r0, sp, #4
 800471a:	f7fb ffc9 	bl	80006b0 <XMC_SCU_CLOCK_Init>
  /* RTC source clock */
  XMC_SCU_HIB_SetRtcClockSource(XMC_SCU_HIB_RTCCLKSRC_OSI);
 800471e:	2000      	movs	r0, #0
 8004720:	f7fb fe64 	bl	80003ec <XMC_SCU_HIB_SetRtcClockSource>
  
#ifdef CLOCK_XMC4_USBCLK_ENABLED  
  /* USB/SDMMC source clock */
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_SYSPLL);
 8004724:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004728:	f7fb fe4c 	bl	80003c4 <XMC_SCU_CLOCK_SetUsbClockSource>
  /* USB/SDMMC divider setting */
  XMC_SCU_CLOCK_SetUsbClockDivider(6U);
 800472c:	2006      	movs	r0, #6
 800472e:	f7fb fe6d 	bl	800040c <XMC_SCU_CLOCK_SetUsbClockDivider>
#endif
  /* Start USB PLL */
  XMC_SCU_CLOCK_StartUsbPll(3U, 100U);
 8004732:	2164      	movs	r1, #100	; 0x64
 8004734:	2003      	movs	r0, #3
 8004736:	f7fb feaf 	bl	8000498 <XMC_SCU_CLOCK_StartUsbPll>
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetECATClockSource() \n\n\n
 */
__STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
{
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
 800473a:	4a0a      	ldr	r2, [pc, #40]	; (8004764 <SystemCoreClockSetup+0x5c>)
 800473c:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800473e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004742:	6393      	str	r3, [r2, #56]	; 0x38
  
#ifdef CLOCK_XMC4_ECATCLK_ENABLED    
  /* ECAT source clock */
  XMC_SCU_CLOCK_SetECATClockSource(XMC_SCU_CLOCK_ECATCLKSRC_USBPLL);
  /* ECAT divider setting */
  XMC_SCU_CLOCK_SetECATClockDivider(2U);
 8004744:	2002      	movs	r0, #2
 8004746:	f7fb fe7f 	bl	8000448 <XMC_SCU_CLOCK_SetECATClockDivider>
#endif

#ifdef CLOCK_XMC4_WDTCLK_ENABLED    
  /* WDT source clock */
  XMC_SCU_CLOCK_SetWdtClockSource(XMC_SCU_CLOCK_WDTCLKSRC_OFI);
 800474a:	2000      	movs	r0, #0
 800474c:	f7fb fe44 	bl	80003d8 <XMC_SCU_CLOCK_SetWdtClockSource>
  /* WDT divider setting */
  XMC_SCU_CLOCK_SetWdtClockDivider(1U);
 8004750:	2001      	movs	r0, #1
 8004752:	f7fb fe6f 	bl	8000434 <XMC_SCU_CLOCK_SetWdtClockDivider>
#endif

#ifdef CLOCK_XMC4_EBUCLK_ENABLED 
  /* EBU divider setting */
  XMC_SCU_CLOCK_SetEbuClockDivider(1U);
 8004756:	2001      	movs	r0, #1
 8004758:	f7fb fe62 	bl	8000420 <XMC_SCU_CLOCK_SetEbuClockDivider>
#endif

}
 800475c:	b007      	add	sp, #28
 800475e:	bd30      	pop	{r4, r5, pc}
 8004760:	0800caa8 	.word	0x0800caa8
 8004764:	50004600 	.word	0x50004600

08004768 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
DAVE_STATUS_t DAVE_Init(void)
{
 8004768:	b508      	push	{r3, lr}
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);
 800476a:	4820      	ldr	r0, [pc, #128]	; (80047ec <DAVE_Init+0x84>)
 800476c:	f7ff ffc4 	bl	80046f8 <CLOCK_XMC4_Init>

  if (init_status == DAVE_STATUS_SUCCESS)
 8004770:	b100      	cbz	r0, 8004774 <DAVE_Init+0xc>
  {
	 /**  Initialization of E_EEPROM_XMC4 APP instance Sec_NvM */
	 init_status = (DAVE_STATUS_t)E_EEPROM_XMC4_Init(&Sec_NvM); 
   }  
  return init_status;
} /**  End of function DAVE_Init */
 8004772:	bd08      	pop	{r3, pc}
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);

  if (init_status == DAVE_STATUS_SUCCESS)
  {
	 /**  Initialization of I2C_MASTER APP instance i2c_master_0 */
	 init_status = (DAVE_STATUS_t)I2C_MASTER_Init(&i2c_master_0); 
 8004774:	481e      	ldr	r0, [pc, #120]	; (80047f0 <DAVE_Init+0x88>)
 8004776:	f7ff f8d7 	bl	8003928 <I2C_MASTER_Init>
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800477a:	2800      	cmp	r0, #0
 800477c:	d1f9      	bne.n	8004772 <DAVE_Init+0xa>
  {
	 /**  Initialization of TIMER APP instance tick_timer */
	 init_status = (DAVE_STATUS_t)TIMER_Init(&tick_timer); 
 800477e:	481d      	ldr	r0, [pc, #116]	; (80047f4 <DAVE_Init+0x8c>)
 8004780:	f7fe fef4 	bl	800356c <TIMER_Init>
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8004784:	2800      	cmp	r0, #0
 8004786:	d1f4      	bne.n	8004772 <DAVE_Init+0xa>
  {
	 /**  Initialization of INTERRUPT APP instance tick_timer_intr */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&tick_timer_intr); 
 8004788:	481b      	ldr	r0, [pc, #108]	; (80047f8 <DAVE_Init+0x90>)
 800478a:	f7ff f885 	bl	8003898 <INTERRUPT_Init>
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800478e:	2800      	cmp	r0, #0
 8004790:	d1ef      	bne.n	8004772 <DAVE_Init+0xa>
  {
	 /**  Initialization of TIMER APP instance scheduler_timer */
	 init_status = (DAVE_STATUS_t)TIMER_Init(&scheduler_timer); 
 8004792:	481a      	ldr	r0, [pc, #104]	; (80047fc <DAVE_Init+0x94>)
 8004794:	f7fe feea 	bl	800356c <TIMER_Init>
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8004798:	2800      	cmp	r0, #0
 800479a:	d1ea      	bne.n	8004772 <DAVE_Init+0xa>
  {
	 /**  Initialization of INTERRUPT APP instance scheduler_timer_intr */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&scheduler_timer_intr); 
 800479c:	4818      	ldr	r0, [pc, #96]	; (8004800 <DAVE_Init+0x98>)
 800479e:	f7ff f87b 	bl	8003898 <INTERRUPT_Init>
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80047a2:	2800      	cmp	r0, #0
 80047a4:	d1e5      	bne.n	8004772 <DAVE_Init+0xa>
  {
	 /**  Initialization of DIGITAL_IO APP instance reset_pin */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&reset_pin); 
 80047a6:	4817      	ldr	r0, [pc, #92]	; (8004804 <DAVE_Init+0x9c>)
 80047a8:	f7ff ff5e 	bl	8004668 <DIGITAL_IO_Init>
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80047ac:	2800      	cmp	r0, #0
 80047ae:	d1e0      	bne.n	8004772 <DAVE_Init+0xa>
  {
	 /**  Initialization of UART APP instance cunit_logger */
	 init_status = (DAVE_STATUS_t)UART_Init(&cunit_logger); 
 80047b0:	4815      	ldr	r0, [pc, #84]	; (8004808 <DAVE_Init+0xa0>)
 80047b2:	f7fe fd9b 	bl	80032ec <UART_Init>
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80047b6:	2800      	cmp	r0, #0
 80047b8:	d1db      	bne.n	8004772 <DAVE_Init+0xa>
  {
	 /**  Initialization of USBD_VCOM APP instance console_logger */
	 init_status = (DAVE_STATUS_t)USBD_VCOM_Init(&console_logger); 
 80047ba:	4814      	ldr	r0, [pc, #80]	; (800480c <DAVE_Init+0xa4>)
 80047bc:	f7fd ff90 	bl	80026e0 <USBD_VCOM_Init>
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80047c0:	2800      	cmp	r0, #0
 80047c2:	d1d6      	bne.n	8004772 <DAVE_Init+0xa>
  {
	 /**  Initialization of DIGITAL_IO APP instance vdd_pin */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&vdd_pin); 
 80047c4:	4812      	ldr	r0, [pc, #72]	; (8004810 <DAVE_Init+0xa8>)
 80047c6:	f7ff ff4f 	bl	8004668 <DIGITAL_IO_Init>
   }  
    if (init_status == DAVE_STATUS_SUCCESS)
 80047ca:	2800      	cmp	r0, #0
 80047cc:	d1d1      	bne.n	8004772 <DAVE_Init+0xa>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_0 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_0); 
 80047ce:	4811      	ldr	r0, [pc, #68]	; (8004814 <DAVE_Init+0xac>)
 80047d0:	f7ff f862 	bl	8003898 <INTERRUPT_Init>
   }
    if (init_status == DAVE_STATUS_SUCCESS)
 80047d4:	2800      	cmp	r0, #0
 80047d6:	d1cc      	bne.n	8004772 <DAVE_Init+0xa>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_0 */
	 init_status = (DAVE_STATUS_t) TIMER_Init(&TIMER_Cooldwon);
 80047d8:	480f      	ldr	r0, [pc, #60]	; (8004818 <DAVE_Init+0xb0>)
 80047da:	f7fe fec7 	bl	800356c <TIMER_Init>
   }  
   
     if (init_status == DAVE_STATUS_SUCCESS)
 80047de:	2800      	cmp	r0, #0
 80047e0:	d1c7      	bne.n	8004772 <DAVE_Init+0xa>
  {
	 /**  Initialization of E_EEPROM_XMC4 APP instance Sec_NvM */
	 init_status = (DAVE_STATUS_t)E_EEPROM_XMC4_Init(&Sec_NvM); 
 80047e2:	480e      	ldr	r0, [pc, #56]	; (800481c <DAVE_Init+0xb4>)
   }  
  return init_status;
} /**  End of function DAVE_Init */
 80047e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   }  
   
     if (init_status == DAVE_STATUS_SUCCESS)
  {
	 /**  Initialization of E_EEPROM_XMC4 APP instance Sec_NvM */
	 init_status = (DAVE_STATUS_t)E_EEPROM_XMC4_Init(&Sec_NvM); 
 80047e8:	f7ff be2a 	b.w	8004440 <E_EEPROM_XMC4_Init>
 80047ec:	1ffee7f4 	.word	0x1ffee7f4
 80047f0:	1ffed158 	.word	0x1ffed158
 80047f4:	1ffed058 	.word	0x1ffed058
 80047f8:	0800ca20 	.word	0x0800ca20
 80047fc:	1ffed094 	.word	0x1ffed094
 8004800:	0800ca1c 	.word	0x0800ca1c
 8004804:	0800ca80 	.word	0x0800ca80
 8004808:	1ffed04c 	.word	0x1ffed04c
 800480c:	1ffed7a8 	.word	0x1ffed7a8
 8004810:	0800ca94 	.word	0x0800ca94
 8004814:	0800ca24 	.word	0x0800ca24
 8004818:	1ffed0d0 	.word	0x1ffed0d0
 800481c:	1ffee7f0 	.word	0x1ffee7f0

08004820 <pal_init>:


pal_status_t pal_init(void)
{
    return PAL_STATUS_SUCCESS;
}
 8004820:	2000      	movs	r0, #0
 8004822:	4770      	bx	lr

08004824 <pal_crypt_tls_prf_sha256>:
                                      uint16_t label_length,
                                      const uint8_t * p_seed,
                                      uint16_t seed_length,
                                      uint8_t * p_derived_key,
                                      uint16_t derived_key_length)
{
 8004824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004828:	b0ad      	sub	sp, #180	; 0xb4
 800482a:	460e      	mov	r6, r1
    uint8_t hmac_checksum_result[PAL_CRYPT_DIGEST_MAX_SIZE];
    const mbedtls_md_info_t *message_digest_info;
    mbedtls_md_context_t message_digest_context;
    uint16_t final_seed_length = 0;
       
    mbedtls_md_init(&message_digest_context);
 800482c:	a801      	add	r0, sp, #4
                                      uint16_t label_length,
                                      const uint8_t * p_seed,
                                      uint16_t seed_length,
                                      uint8_t * p_derived_key,
                                      uint16_t derived_key_length)
{
 800482e:	4692      	mov	sl, r2
 8004830:	461d      	mov	r5, r3
 8004832:	f8bd 80d8 	ldrh.w	r8, [sp, #216]	; 0xd8
 8004836:	f8bd 70e0 	ldrh.w	r7, [sp, #224]	; 0xe0
 800483a:	f8bd 40e8 	ldrh.w	r4, [sp, #232]	; 0xe8
    uint8_t hmac_checksum_result[PAL_CRYPT_DIGEST_MAX_SIZE];
    const mbedtls_md_info_t *message_digest_info;
    mbedtls_md_context_t message_digest_context;
    uint16_t final_seed_length = 0;
       
    mbedtls_md_init(&message_digest_context);
 800483e:	f006 f9ed 	bl	800ac1c <mbedtls_md_init>
    
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == p_secret) || (NULL == p_label) || (NULL == p_seed) || (NULL == p_derived_key))
 8004842:	b1c6      	cbz	r6, 8004876 <pal_crypt_tls_prf_sha256+0x52>
 8004844:	b1bd      	cbz	r5, 8004876 <pal_crypt_tls_prf_sha256+0x52>
 8004846:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8004848:	b1ab      	cbz	r3, 8004876 <pal_crypt_tls_prf_sha256+0x52>
 800484a:	9b39      	ldr	r3, [sp, #228]	; 0xe4
 800484c:	b19b      	cbz	r3, 8004876 <pal_crypt_tls_prf_sha256+0x52>
        {
            break;
        }
#endif  //OPTIGA_LIB_DEBUG_NULL_CHECK

        if (sizeof(md_hmac_temp_array ) < (uint32_t)(message_digest_length + label_length + seed_length))
 800484e:	f108 0920 	add.w	r9, r8, #32
 8004852:	eb09 0307 	add.w	r3, r9, r7
 8004856:	2b80      	cmp	r3, #128	; 0x80
 8004858:	dd10      	ble.n	800487c <pal_crypt_tls_prf_sha256+0x58>
 800485a:	ad0c      	add	r5, sp, #48	; 0x30
        {
            return_value = PAL_STATUS_INVALID_INPUT;
 800485c:	2404      	movs	r4, #4
        {
            return_value = PAL_STATUS_SUCCESS;
        }
    } while (FALSE);
    
    mbedtls_md_free(&message_digest_context);
 800485e:	a801      	add	r0, sp, #4
 8004860:	f006 f9f6 	bl	800ac50 <mbedtls_md_free>

    memset(md_hmac_temp_array, 0x00, sizeof(md_hmac_temp_array));
 8004864:	4628      	mov	r0, r5
 8004866:	2100      	movs	r1, #0
 8004868:	2280      	movs	r2, #128	; 0x80
 800486a:	f007 fea6 	bl	800c5ba <memset>
    memset(hmac_checksum_result, 0x00, sizeof(hmac_checksum_result));    
    #undef PAL_CRYPT_DIGEST_MAX_SIZE
    return return_value;
}
 800486e:	4620      	mov	r0, r4
 8004870:	b02d      	add	sp, #180	; 0xb4
 8004872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004876:	ad0c      	add	r5, sp, #48	; 0x30
                                      uint8_t * p_derived_key,
                                      uint16_t derived_key_length)
{
    #define PAL_CRYPT_DIGEST_MAX_SIZE    (32U)

    pal_status_t return_value = PAL_STATUS_FAILURE;
 8004878:	2401      	movs	r4, #1
 800487a:	e7f0      	b.n	800485e <pal_crypt_tls_prf_sha256+0x3a>
        {
            return_value = PAL_STATUS_INVALID_INPUT;
            break;
        }

        message_digest_info = mbedtls_md_info_from_type(MBEDTLS_MD_SHA256);
 800487c:	2006      	movs	r0, #6
 800487e:	f006 f9bf 	bl	800ac00 <mbedtls_md_info_from_type>

        memcpy(md_hmac_temp_array + message_digest_length, p_label, label_length);
 8004882:	4629      	mov	r1, r5
        {
            return_value = PAL_STATUS_INVALID_INPUT;
            break;
        }

        message_digest_info = mbedtls_md_info_from_type(MBEDTLS_MD_SHA256);
 8004884:	4683      	mov	fp, r0

        memcpy(md_hmac_temp_array + message_digest_length, p_label, label_length);
 8004886:	4642      	mov	r2, r8
 8004888:	a814      	add	r0, sp, #80	; 0x50
 800488a:	ad0c      	add	r5, sp, #48	; 0x30
 800488c:	f007 fe8a 	bl	800c5a4 <memcpy>
        memcpy(md_hmac_temp_array + message_digest_length + label_length, p_seed, seed_length);
 8004890:	9937      	ldr	r1, [sp, #220]	; 0xdc
 8004892:	463a      	mov	r2, r7
 8004894:	eb05 0009 	add.w	r0, r5, r9
 8004898:	f007 fe84 	bl	800c5a4 <memcpy>
        final_seed_length = label_length + seed_length;

        if (0 != (mbedtls_md_setup(&message_digest_context,message_digest_info,1)))
 800489c:	a801      	add	r0, sp, #4
 800489e:	4659      	mov	r1, fp
 80048a0:	2201      	movs	r2, #1
 80048a2:	f006 f9ef 	bl	800ac84 <mbedtls_md_setup>
 80048a6:	2800      	cmp	r0, #0
 80048a8:	d1d8      	bne.n	800485c <pal_crypt_tls_prf_sha256+0x38>
        {
            return_value = PAL_STATUS_INVALID_INPUT;
            break;
        }

        if (0 != mbedtls_md_hmac_starts(&message_digest_context, p_secret, secret_length))
 80048aa:	4631      	mov	r1, r6
 80048ac:	4652      	mov	r2, sl
 80048ae:	a801      	add	r0, sp, #4
 80048b0:	f006 fa0c 	bl	800accc <mbedtls_md_hmac_starts>
 80048b4:	2800      	cmp	r0, #0
 80048b6:	d1df      	bne.n	8004878 <pal_crypt_tls_prf_sha256+0x54>

        message_digest_info = mbedtls_md_info_from_type(MBEDTLS_MD_SHA256);

        memcpy(md_hmac_temp_array + message_digest_length, p_label, label_length);
        memcpy(md_hmac_temp_array + message_digest_length + label_length, p_seed, seed_length);
        final_seed_length = label_length + seed_length;
 80048b8:	eb08 0607 	add.w	r6, r8, r7
 80048bc:	b2b6      	uxth	r6, r6
        if (0 != mbedtls_md_hmac_starts(&message_digest_context, p_secret, secret_length))
        {
            break;
        }
       
        if (0 != mbedtls_md_hmac_update(&message_digest_context, md_hmac_temp_array + message_digest_length, final_seed_length))
 80048be:	a914      	add	r1, sp, #80	; 0x50
 80048c0:	4632      	mov	r2, r6
 80048c2:	a801      	add	r0, sp, #4
 80048c4:	f006 fafa 	bl	800aebc <mbedtls_md_hmac_update>
 80048c8:	2800      	cmp	r0, #0
 80048ca:	d1d5      	bne.n	8004878 <pal_crypt_tls_prf_sha256+0x54>
        {
            break;
        }
        
        if (0 != mbedtls_md_hmac_finish(&message_digest_context, md_hmac_temp_array))
 80048cc:	a801      	add	r0, sp, #4
 80048ce:	4629      	mov	r1, r5
 80048d0:	f006 fb08 	bl	800aee4 <mbedtls_md_hmac_finish>
 80048d4:	2800      	cmp	r0, #0
 80048d6:	d1cf      	bne.n	8004878 <pal_crypt_tls_prf_sha256+0x54>
        {
            break;
        }

        for (derive_key_len_index = 0; derive_key_len_index < derived_key_length; 
 80048d8:	2c00      	cmp	r4, #0
 80048da:	d042      	beq.n	8004962 <pal_crypt_tls_prf_sha256+0x13e>
            if (0 != mbedtls_md_hmac_reset(&message_digest_context))
            {
                break;
            }
            if (0 != mbedtls_md_hmac_update(&message_digest_context, md_hmac_temp_array, 
                            message_digest_length + final_seed_length))
 80048dc:	3620      	adds	r6, #32
            {
                break;                                
            }

            hmac_result_length = ((derive_key_len_index + message_digest_length) > derived_key_length) ? 
                                  (derived_key_length % message_digest_length) : (message_digest_length);
 80048de:	f004 081f 	and.w	r8, r4, #31
 80048e2:	2700      	movs	r7, #0
 80048e4:	e014      	b.n	8004910 <pal_crypt_tls_prf_sha256+0xec>

            for (hmac_checksum_result_index = 0; hmac_checksum_result_index < hmac_result_length; 
 80048e6:	4643      	mov	r3, r8
 80048e8:	f1b8 0f00 	cmp.w	r8, #0
 80048ec:	d00c      	beq.n	8004908 <pal_crypt_tls_prf_sha256+0xe4>
                 hmac_checksum_result_index++)
            {
                p_derived_key[derive_key_len_index + hmac_checksum_result_index] = 
 80048ee:	1e5a      	subs	r2, r3, #1
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	9b39      	ldr	r3, [sp, #228]	; 0xe4
 80048f4:	b292      	uxth	r2, r2
 80048f6:	f102 0201 	add.w	r2, r2, #1
 80048fa:	eb03 0007 	add.w	r0, r3, r7
 80048fe:	bf08      	it	eq
 8004900:	2201      	moveq	r2, #1
 8004902:	a904      	add	r1, sp, #16
 8004904:	f007 fe4e 	bl	800c5a4 <memcpy>
        {
            break;
        }

        for (derive_key_len_index = 0; derive_key_len_index < derived_key_length; 
             derive_key_len_index += message_digest_length)
 8004908:	fa1f f789 	uxth.w	r7, r9
        if (0 != mbedtls_md_hmac_finish(&message_digest_context, md_hmac_temp_array))
        {
            break;
        }

        for (derive_key_len_index = 0; derive_key_len_index < derived_key_length; 
 800490c:	42bc      	cmp	r4, r7
 800490e:	d928      	bls.n	8004962 <pal_crypt_tls_prf_sha256+0x13e>
             derive_key_len_index += message_digest_length)
        {
            if (0 != mbedtls_md_hmac_reset(&message_digest_context))
 8004910:	a801      	add	r0, sp, #4
 8004912:	f006 fb1f 	bl	800af54 <mbedtls_md_hmac_reset>
 8004916:	b9f8      	cbnz	r0, 8004958 <pal_crypt_tls_prf_sha256+0x134>
            {
                break;
            }
            if (0 != mbedtls_md_hmac_update(&message_digest_context, md_hmac_temp_array, 
 8004918:	a801      	add	r0, sp, #4
 800491a:	4629      	mov	r1, r5
 800491c:	4632      	mov	r2, r6
 800491e:	f006 facd 	bl	800aebc <mbedtls_md_hmac_update>
 8004922:	b9c8      	cbnz	r0, 8004958 <pal_crypt_tls_prf_sha256+0x134>
                            message_digest_length + final_seed_length))
            {
                break;                
            }
            if (0 != mbedtls_md_hmac_finish(&message_digest_context, hmac_checksum_result))
 8004924:	a801      	add	r0, sp, #4
 8004926:	a904      	add	r1, sp, #16
 8004928:	f006 fadc 	bl	800aee4 <mbedtls_md_hmac_finish>
 800492c:	b9a0      	cbnz	r0, 8004958 <pal_crypt_tls_prf_sha256+0x134>
            {
                break;                                
            }

            if (0 != mbedtls_md_hmac_reset(&message_digest_context))
 800492e:	a801      	add	r0, sp, #4
 8004930:	f006 fb10 	bl	800af54 <mbedtls_md_hmac_reset>
 8004934:	b980      	cbnz	r0, 8004958 <pal_crypt_tls_prf_sha256+0x134>
            {
                break;                
            }
            if (0 != mbedtls_md_hmac_update(&message_digest_context, md_hmac_temp_array, message_digest_length))
 8004936:	a801      	add	r0, sp, #4
 8004938:	4629      	mov	r1, r5
 800493a:	2220      	movs	r2, #32
 800493c:	f006 fabe 	bl	800aebc <mbedtls_md_hmac_update>
 8004940:	b950      	cbnz	r0, 8004958 <pal_crypt_tls_prf_sha256+0x134>
            {
                break;                                
            }
            if (0 != mbedtls_md_hmac_finish(&message_digest_context, md_hmac_temp_array))
 8004942:	a801      	add	r0, sp, #4
 8004944:	4629      	mov	r1, r5
 8004946:	f006 facd 	bl	800aee4 <mbedtls_md_hmac_finish>
 800494a:	b928      	cbnz	r0, 8004958 <pal_crypt_tls_prf_sha256+0x134>
            {
                break;                                
            }

            hmac_result_length = ((derive_key_len_index + message_digest_length) > derived_key_length) ? 
 800494c:	f107 0920 	add.w	r9, r7, #32
 8004950:	45a1      	cmp	r9, r4
 8004952:	dcc8      	bgt.n	80048e6 <pal_crypt_tls_prf_sha256+0xc2>
 8004954:	2320      	movs	r3, #32
 8004956:	e7ca      	b.n	80048ee <pal_crypt_tls_prf_sha256+0xca>
                                      uint8_t * p_derived_key,
                                      uint16_t derived_key_length)
{
    #define PAL_CRYPT_DIGEST_MAX_SIZE    (32U)

    pal_status_t return_value = PAL_STATUS_FAILURE;
 8004958:	42bc      	cmp	r4, r7
 800495a:	bf94      	ite	ls
 800495c:	2400      	movls	r4, #0
 800495e:	2401      	movhi	r4, #1
 8004960:	e77d      	b.n	800485e <pal_crypt_tls_prf_sha256+0x3a>
                                                                    hmac_checksum_result[hmac_checksum_result_index];
            }
        }
        if (derive_key_len_index >= derived_key_length)
        {
            return_value = PAL_STATUS_SUCCESS;
 8004962:	2400      	movs	r4, #0
 8004964:	e77b      	b.n	800485e <pal_crypt_tls_prf_sha256+0x3a>
 8004966:	bf00      	nop

08004968 <pal_crypt_encrypt_aes128_ccm>:
                                          uint16_t nonce_length,
                                          const uint8_t * p_associated_data,
                                          uint16_t associated_data_length,
                                          uint8_t mac_size,
                                          uint8_t * p_cipher_text)
{
 8004968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800496c:	b099      	sub	sp, #100	; 0x64
    
    pal_status_t return_status = PAL_STATUS_FAILURE;
    uint8_t mac_output[MAC_TAG_BUFFER_SIZE];
    mbedtls_ccm_context sEncrypt;

    mbedtls_ccm_init(&sEncrypt);
 800496e:	a80a      	add	r0, sp, #40	; 0x28
                                          uint16_t nonce_length,
                                          const uint8_t * p_associated_data,
                                          uint16_t associated_data_length,
                                          uint8_t mac_size,
                                          uint8_t * p_cipher_text)
{
 8004970:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8004972:	f8bd 908c 	ldrh.w	r9, [sp, #140]	; 0x8c
 8004976:	f8bd a094 	ldrh.w	sl, [sp, #148]	; 0x94
 800497a:	f89d 7098 	ldrb.w	r7, [sp, #152]	; 0x98
 800497e:	460e      	mov	r6, r1
 8004980:	4690      	mov	r8, r2
 8004982:	461c      	mov	r4, r3
    
    pal_status_t return_status = PAL_STATUS_FAILURE;
    uint8_t mac_output[MAC_TAG_BUFFER_SIZE];
    mbedtls_ccm_context sEncrypt;

    mbedtls_ccm_init(&sEncrypt);
 8004984:	f005 fffc 	bl	800a980 <mbedtls_ccm_init>

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == p_cipher_text) || (NULL == p_plain_text) ||
 8004988:	b165      	cbz	r5, 80049a4 <pal_crypt_encrypt_aes128_ccm+0x3c>
 800498a:	b15e      	cbz	r6, 80049a4 <pal_crypt_encrypt_aes128_ccm+0x3c>
 800498c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800498e:	b14b      	cbz	r3, 80049a4 <pal_crypt_encrypt_aes128_ccm+0x3c>
            (NULL == p_nonce) || (NULL == p_associated_data) || (NULL == p_encrypt_key))
 8004990:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004992:	b13b      	cbz	r3, 80049a4 <pal_crypt_encrypt_aes128_ccm+0x3c>
 8004994:	b134      	cbz	r4, 80049a4 <pal_crypt_encrypt_aes128_ccm+0x3c>
        {
            break;
        }
#endif

        if (0 != mbedtls_ccm_setkey(&sEncrypt, MBEDTLS_CIPHER_ID_AES, p_encrypt_key, 8 * AES128_KEY_BITS_SIZE))
 8004996:	4622      	mov	r2, r4
 8004998:	a80a      	add	r0, sp, #40	; 0x28
 800499a:	2102      	movs	r1, #2
 800499c:	2380      	movs	r3, #128	; 0x80
 800499e:	f005 fff3 	bl	800a988 <mbedtls_ccm_setkey>
 80049a2:	b138      	cbz	r0, 80049b4 <pal_crypt_encrypt_aes128_ccm+0x4c>
                                          uint8_t * p_cipher_text)
{
    #define AES128_KEY_BITS_SIZE    (16U)
    #define MAC_TAG_BUFFER_SIZE     (16U)
    
    pal_status_t return_status = PAL_STATUS_FAILURE;
 80049a4:	2401      	movs	r4, #1
        }

        memcpy((p_cipher_text + plain_text_length), mac_output, mac_size);
        return_status = PAL_STATUS_SUCCESS;
    } while (FALSE);
    mbedtls_ccm_free(&sEncrypt);
 80049a6:	a80a      	add	r0, sp, #40	; 0x28
 80049a8:	f006 f814 	bl	800a9d4 <mbedtls_ccm_free>
    #undef AES128_KEY_BITS_SIZE
    #undef MAC_TAG_BUFFER_SIZE    
    return return_status;
}
 80049ac:	4620      	mov	r0, r4
 80049ae:	b019      	add	sp, #100	; 0x64
 80049b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (0 != mbedtls_ccm_setkey(&sEncrypt, MBEDTLS_CIPHER_ID_AES, p_encrypt_key, 8 * AES128_KEY_BITS_SIZE))
        {
            break;
        }
        
        if (0 != mbedtls_ccm_encrypt_and_tag(&sEncrypt,
 80049b4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80049b6:	9602      	str	r6, [sp, #8]
 80049b8:	f10d 0b18 	add.w	fp, sp, #24
 80049bc:	e88d 0408 	stmia.w	sp, {r3, sl}
 80049c0:	9503      	str	r5, [sp, #12]
 80049c2:	9705      	str	r7, [sp, #20]
 80049c4:	464b      	mov	r3, r9
 80049c6:	f8cd b010 	str.w	fp, [sp, #16]
 80049ca:	a80a      	add	r0, sp, #40	; 0x28
 80049cc:	4641      	mov	r1, r8
 80049ce:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80049d0:	f006 f80c 	bl	800a9ec <mbedtls_ccm_encrypt_and_tag>
 80049d4:	4604      	mov	r4, r0
 80049d6:	2800      	cmp	r0, #0
 80049d8:	d1e4      	bne.n	80049a4 <pal_crypt_encrypt_aes128_ccm+0x3c>
        
        {
            break;
        }

        memcpy((p_cipher_text + plain_text_length), mac_output, mac_size);
 80049da:	eb05 0008 	add.w	r0, r5, r8
 80049de:	4659      	mov	r1, fp
 80049e0:	463a      	mov	r2, r7
 80049e2:	f007 fddf 	bl	800c5a4 <memcpy>
 80049e6:	e7de      	b.n	80049a6 <pal_crypt_encrypt_aes128_ccm+0x3e>

080049e8 <pal_crypt_decrypt_aes128_ccm>:
                                          uint16_t nonce_length,
                                          const uint8_t * p_associated_data,
                                          uint16_t associated_data_length,
                                          uint8_t mac_size,
                                          uint8_t * p_plain_text)
{
 80049e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049ec:	b094      	sub	sp, #80	; 0x50
    #define AES128_KEY_BITS_SIZE    (16U)
    pal_status_t return_status = PAL_STATUS_FAILURE;
    mbedtls_ccm_context sDecrypt;

    mbedtls_ccm_init(&sDecrypt);
 80049ee:	a806      	add	r0, sp, #24
                                          uint16_t nonce_length,
                                          const uint8_t * p_associated_data,
                                          uint16_t associated_data_length,
                                          uint8_t mac_size,
                                          uint8_t * p_plain_text)
{
 80049f0:	9d21      	ldr	r5, [sp, #132]	; 0x84
 80049f2:	f8bd 9074 	ldrh.w	r9, [sp, #116]	; 0x74
 80049f6:	f8bd a07c 	ldrh.w	sl, [sp, #124]	; 0x7c
 80049fa:	f89d 8080 	ldrb.w	r8, [sp, #128]	; 0x80
 80049fe:	460c      	mov	r4, r1
 8004a00:	4617      	mov	r7, r2
 8004a02:	461e      	mov	r6, r3
    #define AES128_KEY_BITS_SIZE    (16U)
    pal_status_t return_status = PAL_STATUS_FAILURE;
    mbedtls_ccm_context sDecrypt;

    mbedtls_ccm_init(&sDecrypt);
 8004a04:	f005 ffbc 	bl	800a980 <mbedtls_ccm_init>

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == p_plain_text) || (NULL == p_cipher_text) ||
 8004a08:	b165      	cbz	r5, 8004a24 <pal_crypt_decrypt_aes128_ccm+0x3c>
 8004a0a:	b15c      	cbz	r4, 8004a24 <pal_crypt_decrypt_aes128_ccm+0x3c>
 8004a0c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8004a0e:	b14b      	cbz	r3, 8004a24 <pal_crypt_decrypt_aes128_ccm+0x3c>
            (NULL == p_nonce) || (NULL == p_associated_data) || (NULL == p_decrypt_key))
 8004a10:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004a12:	b13b      	cbz	r3, 8004a24 <pal_crypt_decrypt_aes128_ccm+0x3c>
 8004a14:	b136      	cbz	r6, 8004a24 <pal_crypt_decrypt_aes128_ccm+0x3c>
        {
            break;
        }
#endif

        if (0 != mbedtls_ccm_setkey(&sDecrypt, MBEDTLS_CIPHER_ID_AES, p_decrypt_key, 8 * AES128_KEY_BITS_SIZE))
 8004a16:	4632      	mov	r2, r6
 8004a18:	a806      	add	r0, sp, #24
 8004a1a:	2102      	movs	r1, #2
 8004a1c:	2380      	movs	r3, #128	; 0x80
 8004a1e:	f005 ffb3 	bl	800a988 <mbedtls_ccm_setkey>
 8004a22:	b138      	cbz	r0, 8004a34 <pal_crypt_decrypt_aes128_ccm+0x4c>
                                          uint16_t associated_data_length,
                                          uint8_t mac_size,
                                          uint8_t * p_plain_text)
{
    #define AES128_KEY_BITS_SIZE    (16U)
    pal_status_t return_status = PAL_STATUS_FAILURE;
 8004a24:	2401      	movs	r4, #1
        {
            break;
        }
        return_status = PAL_STATUS_SUCCESS;
    } while (FALSE);
    mbedtls_ccm_free(&sDecrypt);
 8004a26:	a806      	add	r0, sp, #24
 8004a28:	f005 ffd4 	bl	800a9d4 <mbedtls_ccm_free>
    #undef AES128_KEY_BITS_SIZE
    return return_status;
}
 8004a2c:	4620      	mov	r0, r4
 8004a2e:	b014      	add	sp, #80	; 0x50
 8004a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (0 != mbedtls_ccm_setkey(&sDecrypt, MBEDTLS_CIPHER_ID_AES, p_decrypt_key, 8 * AES128_KEY_BITS_SIZE))
        {
            break;
        }

        if (0 != mbedtls_ccm_auth_decrypt(&sDecrypt,
 8004a34:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004a36:	9402      	str	r4, [sp, #8]
                                          (cipher_text_length - mac_size),
 8004a38:	ebc8 0107 	rsb	r1, r8, r7
        if (0 != mbedtls_ccm_setkey(&sDecrypt, MBEDTLS_CIPHER_ID_AES, p_decrypt_key, 8 * AES128_KEY_BITS_SIZE))
        {
            break;
        }

        if (0 != mbedtls_ccm_auth_decrypt(&sDecrypt,
 8004a3c:	1863      	adds	r3, r4, r1
 8004a3e:	e88d 0404 	stmia.w	sp, {r2, sl}
 8004a42:	9304      	str	r3, [sp, #16]
 8004a44:	9503      	str	r5, [sp, #12]
 8004a46:	f8cd 8014 	str.w	r8, [sp, #20]
 8004a4a:	464b      	mov	r3, r9
 8004a4c:	a806      	add	r0, sp, #24
 8004a4e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004a50:	f005 ffd8 	bl	800aa04 <mbedtls_ccm_auth_decrypt>
                                          uint16_t associated_data_length,
                                          uint8_t mac_size,
                                          uint8_t * p_plain_text)
{
    #define AES128_KEY_BITS_SIZE    (16U)
    pal_status_t return_status = PAL_STATUS_FAILURE;
 8004a54:	1c04      	adds	r4, r0, #0
 8004a56:	bf18      	it	ne
 8004a58:	2401      	movne	r4, #1
 8004a5a:	e7e4      	b.n	8004a26 <pal_crypt_decrypt_aes128_ccm+0x3e>

08004a5c <pal_gpio_set_high>:
    return PAL_STATUS_SUCCESS;
}

void pal_gpio_set_high(const pal_gpio_t * p_gpio_context)
{
    if ((p_gpio_context != NULL) && (p_gpio_context->p_gpio_hw != NULL))
 8004a5c:	b130      	cbz	r0, 8004a6c <pal_gpio_set_high+0x10>
 8004a5e:	6803      	ldr	r3, [r0, #0]
 8004a60:	b123      	cbz	r3, 8004a6c <pal_gpio_set_high+0x10>

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 8004a62:	7c19      	ldrb	r1, [r3, #16]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	2301      	movs	r3, #1
 8004a68:	408b      	lsls	r3, r1
 8004a6a:	6053      	str	r3, [r2, #4]
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop

08004a70 <pal_gpio_set_low>:
    }
}

void pal_gpio_set_low(const pal_gpio_t * p_gpio_context)
{
    if ((p_gpio_context != NULL) && (p_gpio_context->p_gpio_hw != NULL))
 8004a70:	b138      	cbz	r0, 8004a82 <pal_gpio_set_low+0x12>
 8004a72:	6803      	ldr	r3, [r0, #0]
 8004a74:	b12b      	cbz	r3, 8004a82 <pal_gpio_set_low+0x12>

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 8004a76:	7c19      	ldrb	r1, [r3, #16]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004a7e:	408b      	lsls	r3, r1
 8004a80:	6053      	str	r3, [r2, #4]
 8004a82:	4770      	bx	lr

08004a84 <i2c_master_end_of_transmit_callback>:
    pal_i2c_release(p_pal_i2c_ctx->p_upper_layer_ctx);
}

/// @cond hidden
void i2c_master_end_of_transmit_callback(void)
{
 8004a84:	b508      	push	{r3, lr}
    invoke_upper_layer_callback(gp_pal_i2c_current_ctx, PAL_I2C_EVENT_SUCCESS);
 8004a86:	4b05      	ldr	r3, [pc, #20]	; (8004a9c <i2c_master_end_of_transmit_callback+0x18>)
 8004a88:	681b      	ldr	r3, [r3, #0]
{
    upper_layer_callback_t upper_layer_handler;
    //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
    upper_layer_handler = (upper_layer_callback_t)p_pal_i2c_ctx->upper_layer_event_handler;

    upper_layer_handler(p_pal_i2c_ctx->p_upper_layer_ctx, event);
 8004a8a:	2100      	movs	r1, #0
 8004a8c:	68da      	ldr	r2, [r3, #12]
 8004a8e:	6898      	ldr	r0, [r3, #8]
 8004a90:	4790      	blx	r2
}

//lint --e{715} suppress "The unused p_i2c_context variable is kept for future enhancements"
_STATIC_H void pal_i2c_release(const void * p_i2c_context)
{
    g_entry_count = 0;
 8004a92:	4b03      	ldr	r3, [pc, #12]	; (8004aa0 <i2c_master_end_of_transmit_callback+0x1c>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	601a      	str	r2, [r3, #0]
 8004a98:	bd08      	pop	{r3, pc}
 8004a9a:	bf00      	nop
 8004a9c:	1ffee7f8 	.word	0x1ffee7f8
 8004aa0:	1ffee7fc 	.word	0x1ffee7fc

08004aa4 <i2c_master_end_of_receive_callback>:
{
    invoke_upper_layer_callback(gp_pal_i2c_current_ctx, PAL_I2C_EVENT_SUCCESS);
}

void i2c_master_end_of_receive_callback(void)
{
 8004aa4:	b508      	push	{r3, lr}
    invoke_upper_layer_callback(gp_pal_i2c_current_ctx, PAL_I2C_EVENT_SUCCESS);
 8004aa6:	4b05      	ldr	r3, [pc, #20]	; (8004abc <i2c_master_end_of_receive_callback+0x18>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
{
    upper_layer_callback_t upper_layer_handler;
    //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
    upper_layer_handler = (upper_layer_callback_t)p_pal_i2c_ctx->upper_layer_event_handler;

    upper_layer_handler(p_pal_i2c_ctx->p_upper_layer_ctx, event);
 8004aaa:	2100      	movs	r1, #0
 8004aac:	68da      	ldr	r2, [r3, #12]
 8004aae:	6898      	ldr	r0, [r3, #8]
 8004ab0:	4790      	blx	r2
}

//lint --e{715} suppress "The unused p_i2c_context variable is kept for future enhancements"
_STATIC_H void pal_i2c_release(const void * p_i2c_context)
{
    g_entry_count = 0;
 8004ab2:	4b03      	ldr	r3, [pc, #12]	; (8004ac0 <i2c_master_end_of_receive_callback+0x1c>)
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	601a      	str	r2, [r3, #0]
 8004ab8:	bd08      	pop	{r3, pc}
 8004aba:	bf00      	nop
 8004abc:	1ffee7f8 	.word	0x1ffee7f8
 8004ac0:	1ffee7fc 	.word	0x1ffee7fc

08004ac4 <i2c_master_error_detected_callback>:
{
    invoke_upper_layer_callback(gp_pal_i2c_current_ctx, PAL_I2C_EVENT_SUCCESS);
}

void i2c_master_error_detected_callback(void)
{
 8004ac4:	b538      	push	{r3, r4, r5, lr}
    I2C_MASTER_t * p_i2c_master;

    p_i2c_master = gp_pal_i2c_current_ctx->p_i2c_hw_config;
 8004ac6:	4d12      	ldr	r5, [pc, #72]	; (8004b10 <i2c_master_error_detected_callback+0x4c>)
 8004ac8:	682b      	ldr	r3, [r5, #0]
 8004aca:	681c      	ldr	r4, [r3, #0]
 8004acc:	68a3      	ldr	r3, [r4, #8]
 *
 */
__STATIC_INLINE bool I2C_MASTER_IsTxBusy(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_IsTxBusy: invalid handle", (handle != NULL))	
  return handle->runtime->tx_busy;
 8004ace:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    if (0 != I2C_MASTER_IsTxBusy(p_i2c_master))
 8004ad2:	b9a2      	cbnz	r2, 8004afe <i2c_master_error_detected_callback+0x3a>
 *
 */
__STATIC_INLINE bool I2C_MASTER_IsRxBusy(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_IsRxBusy: invalid handle", (handle != NULL))	
  return handle->runtime->rx_busy;
 8004ad4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
        //lint --e{534} suppress "Error handling is not required so return value is not checked"
        I2C_MASTER_AbortTransmit(p_i2c_master);
        while (I2C_MASTER_IsTxBusy(p_i2c_master)){}
    }

    if (0 != I2C_MASTER_IsRxBusy(p_i2c_master))
 8004ad8:	b943      	cbnz	r3, 8004aec <i2c_master_error_detected_callback+0x28>
        //lint --e{534} suppress "Error handling is not required so return value is not checked"
        I2C_MASTER_AbortReceive(p_i2c_master);
        while (I2C_MASTER_IsRxBusy(p_i2c_master)){}
    }

    invoke_upper_layer_callback(gp_pal_i2c_current_ctx, PAL_I2C_EVENT_ERROR);
 8004ada:	682b      	ldr	r3, [r5, #0]
{
    upper_layer_callback_t upper_layer_handler;
    //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
    upper_layer_handler = (upper_layer_callback_t)p_pal_i2c_ctx->upper_layer_event_handler;

    upper_layer_handler(p_pal_i2c_ctx->p_upper_layer_ctx, event);
 8004adc:	2101      	movs	r1, #1
 8004ade:	68da      	ldr	r2, [r3, #12]
 8004ae0:	6898      	ldr	r0, [r3, #8]
 8004ae2:	4790      	blx	r2
}

//lint --e{715} suppress "The unused p_i2c_context variable is kept for future enhancements"
_STATIC_H void pal_i2c_release(const void * p_i2c_context)
{
    g_entry_count = 0;
 8004ae4:	4b0b      	ldr	r3, [pc, #44]	; (8004b14 <i2c_master_error_detected_callback+0x50>)
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	601a      	str	r2, [r3, #0]
 8004aea:	bd38      	pop	{r3, r4, r5, pc}
    }

    if (0 != I2C_MASTER_IsRxBusy(p_i2c_master))
    {
        //lint --e{534} suppress "Error handling is not required so return value is not checked"
        I2C_MASTER_AbortReceive(p_i2c_master);
 8004aec:	4620      	mov	r0, r4
 8004aee:	f7ff fb97 	bl	8004220 <I2C_MASTER_AbortReceive>
 8004af2:	68a2      	ldr	r2, [r4, #8]
 8004af4:	f892 3027 	ldrb.w	r3, [r2, #39]	; 0x27
        while (I2C_MASTER_IsRxBusy(p_i2c_master)){}
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d1fb      	bne.n	8004af4 <i2c_master_error_detected_callback+0x30>
 8004afc:	e7ed      	b.n	8004ada <i2c_master_error_detected_callback+0x16>

    p_i2c_master = gp_pal_i2c_current_ctx->p_i2c_hw_config;
    if (0 != I2C_MASTER_IsTxBusy(p_i2c_master))
    {
        //lint --e{534} suppress "Error handling is not required so return value is not checked"
        I2C_MASTER_AbortTransmit(p_i2c_master);
 8004afe:	4620      	mov	r0, r4
 8004b00:	f7ff fb62 	bl	80041c8 <I2C_MASTER_AbortTransmit>
 8004b04:	68a3      	ldr	r3, [r4, #8]
 *
 */
__STATIC_INLINE bool I2C_MASTER_IsTxBusy(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_IsTxBusy: invalid handle", (handle != NULL))	
  return handle->runtime->tx_busy;
 8004b06:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
        while (I2C_MASTER_IsTxBusy(p_i2c_master)){}
 8004b0a:	2a00      	cmp	r2, #0
 8004b0c:	d1fb      	bne.n	8004b06 <i2c_master_error_detected_callback+0x42>
 8004b0e:	e7e1      	b.n	8004ad4 <i2c_master_error_detected_callback+0x10>
 8004b10:	1ffee7f8 	.word	0x1ffee7f8
 8004b14:	1ffee7fc 	.word	0x1ffee7fc

08004b18 <i2c_master_nack_received_callback>:

    invoke_upper_layer_callback(gp_pal_i2c_current_ctx, PAL_I2C_EVENT_ERROR);
}

void i2c_master_nack_received_callback(void)
{
 8004b18:	b538      	push	{r3, r4, r5, lr}

void i2c_master_error_detected_callback(void)
{
    I2C_MASTER_t * p_i2c_master;

    p_i2c_master = gp_pal_i2c_current_ctx->p_i2c_hw_config;
 8004b1a:	4d12      	ldr	r5, [pc, #72]	; (8004b64 <i2c_master_nack_received_callback+0x4c>)
 8004b1c:	682b      	ldr	r3, [r5, #0]
 8004b1e:	681c      	ldr	r4, [r3, #0]
 8004b20:	68a3      	ldr	r3, [r4, #8]
 8004b22:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    if (0 != I2C_MASTER_IsTxBusy(p_i2c_master))
 8004b26:	b9a2      	cbnz	r2, 8004b52 <i2c_master_nack_received_callback+0x3a>
 *
 */
__STATIC_INLINE bool I2C_MASTER_IsRxBusy(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_IsRxBusy: invalid handle", (handle != NULL))	
  return handle->runtime->rx_busy;
 8004b28:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
        //lint --e{534} suppress "Error handling is not required so return value is not checked"
        I2C_MASTER_AbortTransmit(p_i2c_master);
        while (I2C_MASTER_IsTxBusy(p_i2c_master)){}
    }

    if (0 != I2C_MASTER_IsRxBusy(p_i2c_master))
 8004b2c:	b943      	cbnz	r3, 8004b40 <i2c_master_nack_received_callback+0x28>
        //lint --e{534} suppress "Error handling is not required so return value is not checked"
        I2C_MASTER_AbortReceive(p_i2c_master);
        while (I2C_MASTER_IsRxBusy(p_i2c_master)){}
    }

    invoke_upper_layer_callback(gp_pal_i2c_current_ctx, PAL_I2C_EVENT_ERROR);
 8004b2e:	682b      	ldr	r3, [r5, #0]
{
    upper_layer_callback_t upper_layer_handler;
    //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
    upper_layer_handler = (upper_layer_callback_t)p_pal_i2c_ctx->upper_layer_event_handler;

    upper_layer_handler(p_pal_i2c_ctx->p_upper_layer_ctx, event);
 8004b30:	2101      	movs	r1, #1
 8004b32:	68da      	ldr	r2, [r3, #12]
 8004b34:	6898      	ldr	r0, [r3, #8]
 8004b36:	4790      	blx	r2
}

//lint --e{715} suppress "The unused p_i2c_context variable is kept for future enhancements"
_STATIC_H void pal_i2c_release(const void * p_i2c_context)
{
    g_entry_count = 0;
 8004b38:	4b0b      	ldr	r3, [pc, #44]	; (8004b68 <i2c_master_nack_received_callback+0x50>)
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	601a      	str	r2, [r3, #0]
 8004b3e:	bd38      	pop	{r3, r4, r5, pc}
    }

    if (0 != I2C_MASTER_IsRxBusy(p_i2c_master))
    {
        //lint --e{534} suppress "Error handling is not required so return value is not checked"
        I2C_MASTER_AbortReceive(p_i2c_master);
 8004b40:	4620      	mov	r0, r4
 8004b42:	f7ff fb6d 	bl	8004220 <I2C_MASTER_AbortReceive>
 8004b46:	68a2      	ldr	r2, [r4, #8]
 8004b48:	f892 3027 	ldrb.w	r3, [r2, #39]	; 0x27
        while (I2C_MASTER_IsRxBusy(p_i2c_master)){}
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1fb      	bne.n	8004b48 <i2c_master_nack_received_callback+0x30>
 8004b50:	e7ed      	b.n	8004b2e <i2c_master_nack_received_callback+0x16>

    p_i2c_master = gp_pal_i2c_current_ctx->p_i2c_hw_config;
    if (0 != I2C_MASTER_IsTxBusy(p_i2c_master))
    {
        //lint --e{534} suppress "Error handling is not required so return value is not checked"
        I2C_MASTER_AbortTransmit(p_i2c_master);
 8004b52:	4620      	mov	r0, r4
 8004b54:	f7ff fb38 	bl	80041c8 <I2C_MASTER_AbortTransmit>
 8004b58:	68a3      	ldr	r3, [r4, #8]
 *
 */
__STATIC_INLINE bool I2C_MASTER_IsTxBusy(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_IsTxBusy: invalid handle", (handle != NULL))	
  return handle->runtime->tx_busy;
 8004b5a:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
        while (I2C_MASTER_IsTxBusy(p_i2c_master)){}
 8004b5e:	2a00      	cmp	r2, #0
 8004b60:	d1fb      	bne.n	8004b5a <i2c_master_nack_received_callback+0x42>
 8004b62:	e7e1      	b.n	8004b28 <i2c_master_nack_received_callback+0x10>
 8004b64:	1ffee7f8 	.word	0x1ffee7f8
 8004b68:	1ffee7fc 	.word	0x1ffee7fc

08004b6c <i2c_master_arbitration_lost_callback>:
{
    i2c_master_error_detected_callback();
}

void i2c_master_arbitration_lost_callback(void)
{
 8004b6c:	b538      	push	{r3, r4, r5, lr}

void i2c_master_error_detected_callback(void)
{
    I2C_MASTER_t * p_i2c_master;

    p_i2c_master = gp_pal_i2c_current_ctx->p_i2c_hw_config;
 8004b6e:	4d12      	ldr	r5, [pc, #72]	; (8004bb8 <i2c_master_arbitration_lost_callback+0x4c>)
 8004b70:	682b      	ldr	r3, [r5, #0]
 8004b72:	681c      	ldr	r4, [r3, #0]
 8004b74:	68a3      	ldr	r3, [r4, #8]
 8004b76:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    if (0 != I2C_MASTER_IsTxBusy(p_i2c_master))
 8004b7a:	b9a2      	cbnz	r2, 8004ba6 <i2c_master_arbitration_lost_callback+0x3a>
 *
 */
__STATIC_INLINE bool I2C_MASTER_IsRxBusy(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_IsRxBusy: invalid handle", (handle != NULL))	
  return handle->runtime->rx_busy;
 8004b7c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
        //lint --e{534} suppress "Error handling is not required so return value is not checked"
        I2C_MASTER_AbortTransmit(p_i2c_master);
        while (I2C_MASTER_IsTxBusy(p_i2c_master)){}
    }

    if (0 != I2C_MASTER_IsRxBusy(p_i2c_master))
 8004b80:	b943      	cbnz	r3, 8004b94 <i2c_master_arbitration_lost_callback+0x28>
        //lint --e{534} suppress "Error handling is not required so return value is not checked"
        I2C_MASTER_AbortReceive(p_i2c_master);
        while (I2C_MASTER_IsRxBusy(p_i2c_master)){}
    }

    invoke_upper_layer_callback(gp_pal_i2c_current_ctx, PAL_I2C_EVENT_ERROR);
 8004b82:	682b      	ldr	r3, [r5, #0]
{
    upper_layer_callback_t upper_layer_handler;
    //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
    upper_layer_handler = (upper_layer_callback_t)p_pal_i2c_ctx->upper_layer_event_handler;

    upper_layer_handler(p_pal_i2c_ctx->p_upper_layer_ctx, event);
 8004b84:	2101      	movs	r1, #1
 8004b86:	68da      	ldr	r2, [r3, #12]
 8004b88:	6898      	ldr	r0, [r3, #8]
 8004b8a:	4790      	blx	r2
}

//lint --e{715} suppress "The unused p_i2c_context variable is kept for future enhancements"
_STATIC_H void pal_i2c_release(const void * p_i2c_context)
{
    g_entry_count = 0;
 8004b8c:	4b0b      	ldr	r3, [pc, #44]	; (8004bbc <i2c_master_arbitration_lost_callback+0x50>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	601a      	str	r2, [r3, #0]
 8004b92:	bd38      	pop	{r3, r4, r5, pc}
    }

    if (0 != I2C_MASTER_IsRxBusy(p_i2c_master))
    {
        //lint --e{534} suppress "Error handling is not required so return value is not checked"
        I2C_MASTER_AbortReceive(p_i2c_master);
 8004b94:	4620      	mov	r0, r4
 8004b96:	f7ff fb43 	bl	8004220 <I2C_MASTER_AbortReceive>
 8004b9a:	68a2      	ldr	r2, [r4, #8]
 8004b9c:	f892 3027 	ldrb.w	r3, [r2, #39]	; 0x27
        while (I2C_MASTER_IsRxBusy(p_i2c_master)){}
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1fb      	bne.n	8004b9c <i2c_master_arbitration_lost_callback+0x30>
 8004ba4:	e7ed      	b.n	8004b82 <i2c_master_arbitration_lost_callback+0x16>

    p_i2c_master = gp_pal_i2c_current_ctx->p_i2c_hw_config;
    if (0 != I2C_MASTER_IsTxBusy(p_i2c_master))
    {
        //lint --e{534} suppress "Error handling is not required so return value is not checked"
        I2C_MASTER_AbortTransmit(p_i2c_master);
 8004ba6:	4620      	mov	r0, r4
 8004ba8:	f7ff fb0e 	bl	80041c8 <I2C_MASTER_AbortTransmit>
 8004bac:	68a3      	ldr	r3, [r4, #8]
 *
 */
__STATIC_INLINE bool I2C_MASTER_IsTxBusy(I2C_MASTER_t * const handle)
{
  XMC_ASSERT("I2C_MASTER_IsTxBusy: invalid handle", (handle != NULL))	
  return handle->runtime->tx_busy;
 8004bae:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
        while (I2C_MASTER_IsTxBusy(p_i2c_master)){}
 8004bb2:	2a00      	cmp	r2, #0
 8004bb4:	d1fb      	bne.n	8004bae <i2c_master_arbitration_lost_callback+0x42>
 8004bb6:	e7e1      	b.n	8004b7c <i2c_master_arbitration_lost_callback+0x10>
 8004bb8:	1ffee7f8 	.word	0x1ffee7f8
 8004bbc:	1ffee7fc 	.word	0x1ffee7fc

08004bc0 <pal_i2c_init>:
/// @endcond

pal_status_t pal_i2c_init(const pal_i2c_t * p_i2c_context)
{
    return PAL_STATUS_SUCCESS;
}
 8004bc0:	2000      	movs	r0, #0
 8004bc2:	4770      	bx	lr

08004bc4 <pal_i2c_deinit>:

pal_status_t pal_i2c_deinit(const pal_i2c_t * p_i2c_context)
{
    return PAL_STATUS_SUCCESS;
}
 8004bc4:	2000      	movs	r0, #0
 8004bc6:	4770      	bx	lr

08004bc8 <pal_i2c_write>:

pal_status_t pal_i2c_write(const pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length)
{
 8004bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
_STATIC_H const pal_i2c_t * gp_pal_i2c_current_ctx;

//lint --e{715} suppress "This is implemented for overall completion of API"
_STATIC_H pal_status_t pal_i2c_acquire(const void * p_i2c_context)
{
    if (0 == g_entry_count)
 8004bca:	4d15      	ldr	r5, [pc, #84]	; (8004c20 <pal_i2c_write+0x58>)
 8004bcc:	682f      	ldr	r7, [r5, #0]
{
    return PAL_STATUS_SUCCESS;
}

pal_status_t pal_i2c_write(const pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length)
{
 8004bce:	b083      	sub	sp, #12
 8004bd0:	4604      	mov	r4, r0
_STATIC_H const pal_i2c_t * gp_pal_i2c_current_ctx;

//lint --e{715} suppress "This is implemented for overall completion of API"
_STATIC_H pal_status_t pal_i2c_acquire(const void * p_i2c_context)
{
    if (0 == g_entry_count)
 8004bd2:	b137      	cbz	r7, 8004be2 <pal_i2c_write+0x1a>
    }
    else
    {
        status = PAL_STATUS_I2C_BUSY;
        //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
        ((upper_layer_callback_t)(p_i2c_context->upper_layer_event_handler))
 8004bd4:	68a0      	ldr	r0, [r4, #8]
 8004bd6:	68e3      	ldr	r3, [r4, #12]
 8004bd8:	2102      	movs	r1, #2
 8004bda:	4798      	blx	r3
            status = PAL_STATUS_SUCCESS;
        }
    }
    else
    {
        status = PAL_STATUS_I2C_BUSY;
 8004bdc:	2002      	movs	r0, #2
        //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
        ((upper_layer_callback_t)(p_i2c_context->upper_layer_event_handler))
                                                        (p_i2c_context->p_upper_layer_ctx , PAL_I2C_EVENT_BUSY);
    }
    return status;
}
 8004bde:	b003      	add	sp, #12
 8004be0:	bdf0      	pop	{r4, r5, r6, r7, pc}
//lint --e{715} suppress "This is implemented for overall completion of API"
_STATIC_H pal_status_t pal_i2c_acquire(const void * p_i2c_context)
{
    if (0 == g_entry_count)
    {
        g_entry_count++;
 8004be2:	6828      	ldr	r0, [r5, #0]
 8004be4:	3001      	adds	r0, #1
 8004be6:	6028      	str	r0, [r5, #0]
        if (1 == g_entry_count)
 8004be8:	682e      	ldr	r6, [r5, #0]
 8004bea:	2e01      	cmp	r6, #1
 8004bec:	d1f2      	bne.n	8004bd4 <pal_i2c_write+0xc>
        gp_pal_i2c_current_ctx = p_i2c_context;

        //Invoke the low level i2c master driver API to write to the bus
        if (I2C_MASTER_STATUS_SUCCESS != I2C_MASTER_Transmit(p_i2c_context->p_i2c_hw_config,
                                                             (bool)TRUE,
                                                             (p_i2c_context->slave_address << 1),
 8004bee:	f894 c004 	ldrb.w	ip, [r4, #4]
    pal_status_t status = PAL_STATUS_FAILURE;

    //Acquire the I2C bus before read/write
    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
    {
        gp_pal_i2c_current_ctx = p_i2c_context;
 8004bf2:	f8df e030 	ldr.w	lr, [pc, #48]	; 8004c24 <pal_i2c_write+0x5c>

        //Invoke the low level i2c master driver API to write to the bus
        if (I2C_MASTER_STATUS_SUCCESS != I2C_MASTER_Transmit(p_i2c_context->p_i2c_hw_config,
 8004bf6:	6820      	ldr	r0, [r4, #0]
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	e88d 0044 	stmia.w	sp, {r2, r6}
 8004bfe:	4631      	mov	r1, r6
 8004c00:	ea4f 024c 	mov.w	r2, ip, lsl #1
    pal_status_t status = PAL_STATUS_FAILURE;

    //Acquire the I2C bus before read/write
    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
    {
        gp_pal_i2c_current_ctx = p_i2c_context;
 8004c04:	f8ce 4000 	str.w	r4, [lr]

        //Invoke the low level i2c master driver API to write to the bus
        if (I2C_MASTER_STATUS_SUCCESS != I2C_MASTER_Transmit(p_i2c_context->p_i2c_hw_config,
 8004c08:	f7fe fe98 	bl	800393c <I2C_MASTER_Transmit>
 8004c0c:	2800      	cmp	r0, #0
 8004c0e:	d0e6      	beq.n	8004bde <pal_i2c_write+0x16>
                                                             (bool)TRUE))
        {
            //If I2C Master fails to invoke the write operation, invoke upper layer event handler with error.

            //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
            ((upper_layer_callback_t)(p_i2c_context->upper_layer_event_handler))
 8004c10:	68a0      	ldr	r0, [r4, #8]
 8004c12:	68e3      	ldr	r3, [r4, #12]
 8004c14:	4631      	mov	r1, r6
 8004c16:	4798      	blx	r3
}

//lint --e{715} suppress "The unused p_i2c_context variable is kept for future enhancements"
_STATIC_H void pal_i2c_release(const void * p_i2c_context)
{
    g_entry_count = 0;
 8004c18:	602f      	str	r7, [r5, #0]
    return PAL_STATUS_SUCCESS;
}

pal_status_t pal_i2c_write(const pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length)
{
    pal_status_t status = PAL_STATUS_FAILURE;
 8004c1a:	4630      	mov	r0, r6
 8004c1c:	e7df      	b.n	8004bde <pal_i2c_write+0x16>
 8004c1e:	bf00      	nop
 8004c20:	1ffee7fc 	.word	0x1ffee7fc
 8004c24:	1ffee7f8 	.word	0x1ffee7f8

08004c28 <pal_i2c_read>:
    }
    return status;
}

pal_status_t pal_i2c_read(const pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length)
{
 8004c28:	b5f0      	push	{r4, r5, r6, r7, lr}
_STATIC_H const pal_i2c_t * gp_pal_i2c_current_ctx;

//lint --e{715} suppress "This is implemented for overall completion of API"
_STATIC_H pal_status_t pal_i2c_acquire(const void * p_i2c_context)
{
    if (0 == g_entry_count)
 8004c2a:	4e15      	ldr	r6, [pc, #84]	; (8004c80 <pal_i2c_read+0x58>)
 8004c2c:	6837      	ldr	r7, [r6, #0]
    }
    return status;
}

pal_status_t pal_i2c_read(const pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length)
{
 8004c2e:	b085      	sub	sp, #20
 8004c30:	4604      	mov	r4, r0
_STATIC_H const pal_i2c_t * gp_pal_i2c_current_ctx;

//lint --e{715} suppress "This is implemented for overall completion of API"
_STATIC_H pal_status_t pal_i2c_acquire(const void * p_i2c_context)
{
    if (0 == g_entry_count)
 8004c32:	b137      	cbz	r7, 8004c42 <pal_i2c_read+0x1a>
    }
    else
    {
        status = PAL_STATUS_I2C_BUSY;
        //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
        ((upper_layer_callback_t)(p_i2c_context->upper_layer_event_handler))
 8004c34:	68a0      	ldr	r0, [r4, #8]
 8004c36:	68e3      	ldr	r3, [r4, #12]
 8004c38:	2102      	movs	r1, #2
 8004c3a:	4798      	blx	r3
            status = PAL_STATUS_SUCCESS;
        }
    }
    else
    {
        status = PAL_STATUS_I2C_BUSY;
 8004c3c:	2002      	movs	r0, #2
        //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
        ((upper_layer_callback_t)(p_i2c_context->upper_layer_event_handler))
                                                        (p_i2c_context->p_upper_layer_ctx , PAL_I2C_EVENT_BUSY);
    }
    return status;
}
 8004c3e:	b005      	add	sp, #20
 8004c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
//lint --e{715} suppress "This is implemented for overall completion of API"
_STATIC_H pal_status_t pal_i2c_acquire(const void * p_i2c_context)
{
    if (0 == g_entry_count)
    {
        g_entry_count++;
 8004c42:	6830      	ldr	r0, [r6, #0]
 8004c44:	3001      	adds	r0, #1
 8004c46:	6030      	str	r0, [r6, #0]
        if (1 == g_entry_count)
 8004c48:	6835      	ldr	r5, [r6, #0]
 8004c4a:	2d01      	cmp	r5, #1
 8004c4c:	d1f2      	bne.n	8004c34 <pal_i2c_read+0xc>
        gp_pal_i2c_current_ctx = p_i2c_context;

        //Invoke the low level i2c master driver API to read from the bus
        if (I2C_MASTER_STATUS_SUCCESS != I2C_MASTER_Receive(p_i2c_context->p_i2c_hw_config,
                                                            (bool)TRUE,
                                                            (p_i2c_context->slave_address << 1),
 8004c4e:	f894 c004 	ldrb.w	ip, [r4, #4]
    pal_status_t status = PAL_STATUS_FAILURE;

    //Acquire the I2C bus before read/write
    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
    {
        gp_pal_i2c_current_ctx = p_i2c_context;
 8004c52:	f8df e030 	ldr.w	lr, [pc, #48]	; 8004c84 <pal_i2c_read+0x5c>

        //Invoke the low level i2c master driver API to read from the bus
        if (I2C_MASTER_STATUS_SUCCESS != I2C_MASTER_Receive(p_i2c_context->p_i2c_hw_config,
 8004c56:	6820      	ldr	r0, [r4, #0]
 8004c58:	9502      	str	r5, [sp, #8]
 8004c5a:	e88d 0024 	stmia.w	sp, {r2, r5}
 8004c5e:	460b      	mov	r3, r1
 8004c60:	ea4f 024c 	mov.w	r2, ip, lsl #1
 8004c64:	4629      	mov	r1, r5
    pal_status_t status = PAL_STATUS_FAILURE;

    //Acquire the I2C bus before read/write
    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
    {
        gp_pal_i2c_current_ctx = p_i2c_context;
 8004c66:	f8ce 4000 	str.w	r4, [lr]

        //Invoke the low level i2c master driver API to read from the bus
        if (I2C_MASTER_STATUS_SUCCESS != I2C_MASTER_Receive(p_i2c_context->p_i2c_hw_config,
 8004c6a:	f7fe fff5 	bl	8003c58 <I2C_MASTER_Receive>
 8004c6e:	2800      	cmp	r0, #0
 8004c70:	d0e5      	beq.n	8004c3e <pal_i2c_read+0x16>
                                                            (bool)TRUE))
        {
            //If I2C Master fails to invoke the read operation, invoke upper layer event handler with error.

            //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
            ((upper_layer_callback_t)(p_i2c_context->upper_layer_event_handler))
 8004c72:	68a0      	ldr	r0, [r4, #8]
 8004c74:	68e3      	ldr	r3, [r4, #12]
 8004c76:	4629      	mov	r1, r5
 8004c78:	4798      	blx	r3
}

//lint --e{715} suppress "The unused p_i2c_context variable is kept for future enhancements"
_STATIC_H void pal_i2c_release(const void * p_i2c_context)
{
    g_entry_count = 0;
 8004c7a:	6037      	str	r7, [r6, #0]
    return status;
}

pal_status_t pal_i2c_read(const pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length)
{
    pal_status_t status = PAL_STATUS_FAILURE;
 8004c7c:	4628      	mov	r0, r5
 8004c7e:	e7de      	b.n	8004c3e <pal_i2c_read+0x16>
 8004c80:	1ffee7fc 	.word	0x1ffee7fc
 8004c84:	1ffee7f8 	.word	0x1ffee7f8

08004c88 <pal_i2c_set_bitrate>:
    }
    return status;
}

pal_status_t pal_i2c_set_bitrate(const pal_i2c_t * p_i2c_context, uint16_t bitrate)
{
 8004c88:	b570      	push	{r4, r5, r6, lr}
_STATIC_H const pal_i2c_t * gp_pal_i2c_current_ctx;

//lint --e{715} suppress "This is implemented for overall completion of API"
_STATIC_H pal_status_t pal_i2c_acquire(const void * p_i2c_context)
{
    if (0 == g_entry_count)
 8004c8a:	4c15      	ldr	r4, [pc, #84]	; (8004ce0 <pal_i2c_set_bitrate+0x58>)
 8004c8c:	6823      	ldr	r3, [r4, #0]
    }
    return status;
}

pal_status_t pal_i2c_set_bitrate(const pal_i2c_t * p_i2c_context, uint16_t bitrate)
{
 8004c8e:	4605      	mov	r5, r0
_STATIC_H const pal_i2c_t * gp_pal_i2c_current_ctx;

//lint --e{715} suppress "This is implemented for overall completion of API"
_STATIC_H pal_status_t pal_i2c_acquire(const void * p_i2c_context)
{
    if (0 == g_entry_count)
 8004c90:	b13b      	cbz	r3, 8004ca2 <pal_i2c_set_bitrate+0x1a>
    else
    {
        return_status = PAL_STATUS_I2C_BUSY;
        event = PAL_I2C_EVENT_BUSY;
    }
    if (0 != p_i2c_context->upper_layer_event_handler)
 8004c92:	68eb      	ldr	r3, [r5, #12]
 8004c94:	b113      	cbz	r3, 8004c9c <pal_i2c_set_bitrate+0x14>
    {
        //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
        ((callback_handler_t)(p_i2c_context->upper_layer_event_handler))(p_i2c_context->p_upper_layer_ctx , event);
 8004c96:	68a8      	ldr	r0, [r5, #8]
 8004c98:	2102      	movs	r1, #2
 8004c9a:	4798      	blx	r3
    }
    return status;
}

pal_status_t pal_i2c_set_bitrate(const pal_i2c_t * p_i2c_context, uint16_t bitrate)
{
 8004c9c:	2602      	movs	r6, #2
    if (PAL_STATUS_I2C_BUSY != return_status)
    {
        pal_i2c_release((void * )p_i2c_context);
    }
    return return_status;
}
 8004c9e:	4630      	mov	r0, r6
 8004ca0:	bd70      	pop	{r4, r5, r6, pc}
//lint --e{715} suppress "This is implemented for overall completion of API"
_STATIC_H pal_status_t pal_i2c_acquire(const void * p_i2c_context)
{
    if (0 == g_entry_count)
    {
        g_entry_count++;
 8004ca2:	6823      	ldr	r3, [r4, #0]
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	6023      	str	r3, [r4, #0]
        if (1 == g_entry_count)
 8004ca8:	6823      	ldr	r3, [r4, #0]
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d1f1      	bne.n	8004c92 <pal_i2c_set_bitrate+0xa>
        if (bitrate > PAL_I2C_MASTER_MAX_BITRATE)
        {
            bitrate = PAL_I2C_MASTER_MAX_BITRATE;
        }
        if (XMC_I2C_CH_STATUS_OK != XMC_I2C_CH_SetBaudrate(((I2C_MASTER_t * )p_i2c_context->p_i2c_hw_config)->channel,
                                                            bitrate * 1000))
 8004cae:	f5b1 7fc8 	cmp.w	r1, #400	; 0x190
        // set the I2C master to its maximum supported value.
        if (bitrate > PAL_I2C_MASTER_MAX_BITRATE)
        {
            bitrate = PAL_I2C_MASTER_MAX_BITRATE;
        }
        if (XMC_I2C_CH_STATUS_OK != XMC_I2C_CH_SetBaudrate(((I2C_MASTER_t * )p_i2c_context->p_i2c_hw_config)->channel,
 8004cb2:	6803      	ldr	r3, [r0, #0]
                                                            bitrate * 1000))
 8004cb4:	bf28      	it	cs
 8004cb6:	f44f 71c8 	movcs.w	r1, #400	; 0x190
 8004cba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
        // set the I2C master to its maximum supported value.
        if (bitrate > PAL_I2C_MASTER_MAX_BITRATE)
        {
            bitrate = PAL_I2C_MASTER_MAX_BITRATE;
        }
        if (XMC_I2C_CH_STATUS_OK != XMC_I2C_CH_SetBaudrate(((I2C_MASTER_t * )p_i2c_context->p_i2c_hw_config)->channel,
 8004cbe:	6818      	ldr	r0, [r3, #0]
 8004cc0:	fb02 f101 	mul.w	r1, r2, r1
 8004cc4:	f7fb ff84 	bl	8000bd0 <XMC_I2C_CH_SetBaudrate>
    else
    {
        return_status = PAL_STATUS_I2C_BUSY;
        event = PAL_I2C_EVENT_BUSY;
    }
    if (0 != p_i2c_context->upper_layer_event_handler)
 8004cc8:	68eb      	ldr	r3, [r5, #12]
            bitrate = PAL_I2C_MASTER_MAX_BITRATE;
        }
        if (XMC_I2C_CH_STATUS_OK != XMC_I2C_CH_SetBaudrate(((I2C_MASTER_t * )p_i2c_context->p_i2c_hw_config)->channel,
                                                            bitrate * 1000))
        {
            return_status = PAL_STATUS_FAILURE;
 8004cca:	1c06      	adds	r6, r0, #0
 8004ccc:	bf18      	it	ne
 8004cce:	2601      	movne	r6, #1
    else
    {
        return_status = PAL_STATUS_I2C_BUSY;
        event = PAL_I2C_EVENT_BUSY;
    }
    if (0 != p_i2c_context->upper_layer_event_handler)
 8004cd0:	b113      	cbz	r3, 8004cd8 <pal_i2c_set_bitrate+0x50>
    {
        //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
        ((callback_handler_t)(p_i2c_context->upper_layer_event_handler))(p_i2c_context->p_upper_layer_ctx , event);
 8004cd2:	68a8      	ldr	r0, [r5, #8]
 8004cd4:	4631      	mov	r1, r6
 8004cd6:	4798      	blx	r3
}

//lint --e{715} suppress "The unused p_i2c_context variable is kept for future enhancements"
_STATIC_H void pal_i2c_release(const void * p_i2c_context)
{
    g_entry_count = 0;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	6023      	str	r3, [r4, #0]
    if (PAL_STATUS_I2C_BUSY != return_status)
    {
        pal_i2c_release((void * )p_i2c_context);
    }
    return return_status;
}
 8004cdc:	4630      	mov	r0, r6
 8004cde:	bd70      	pop	{r4, r5, r6, pc}
 8004ce0:	1ffee7fc 	.word	0x1ffee7fc

08004ce4 <cunit_console_uart_end_of_transmit_callback>:
        .logger_tx_flag = 1
};

void cunit_console_uart_end_of_transmit_callback(void)
{
    cunit_console.logger_tx_flag = 0;
 8004ce4:	4b01      	ldr	r3, [pc, #4]	; (8004cec <cunit_console_uart_end_of_transmit_callback+0x8>)
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	715a      	strb	r2, [r3, #5]
 8004cea:	4770      	bx	lr
 8004cec:	1ffed1bc 	.word	0x1ffed1bc

08004cf0 <cunit_console_uart_end_of_receive_callback>:
}

void cunit_console_uart_end_of_receive_callback(void)
{
    cunit_console.logger_rx_flag = 0;
 8004cf0:	4b01      	ldr	r3, [pc, #4]	; (8004cf8 <cunit_console_uart_end_of_receive_callback+0x8>)
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	711a      	strb	r2, [r3, #4]
 8004cf6:	4770      	bx	lr
 8004cf8:	1ffed1bc 	.word	0x1ffed1bc

08004cfc <pal_logger_init>:

/// @endcond


pal_status_t pal_logger_init(void * p_logger_context)
{
 8004cfc:	b508      	push	{r3, lr}
    pal_logger_t * p_log_context = p_logger_context;

    do
    {
        // The instance of VMCOMS is internally declared
        if(NULL == p_log_context->logger_config_ptr)
 8004cfe:	6803      	ldr	r3, [r0, #0]
 8004d00:	b10b      	cbz	r3, 8004d06 <pal_logger_init+0xa>
            while(!USBD_VCOM_IsEnumDone()){};
            return_status = PAL_STATUS_SUCCESS;
        }
        else
        {
            return_status = PAL_STATUS_SUCCESS;
 8004d02:	2000      	movs	r0, #0
 8004d04:	bd08      	pop	{r3, pc}
    do
    {
        // The instance of VMCOMS is internally declared
        if(NULL == p_log_context->logger_config_ptr)
        {
            if(USBD_VCOM_STATUS_SUCCESS != USBD_VCOM_Connect())
 8004d06:	f7fd fd4d 	bl	80027a4 <USBD_VCOM_Connect>
 8004d0a:	b920      	cbnz	r0, 8004d16 <pal_logger_init+0x1a>
            {
                break;
            }

            while(!USBD_VCOM_IsEnumDone()){};
 8004d0c:	f7fd fd3c 	bl	8002788 <USBD_VCOM_IsEnumDone>
 8004d10:	2800      	cmp	r0, #0
 8004d12:	d0fb      	beq.n	8004d0c <pal_logger_init+0x10>
 8004d14:	e7f5      	b.n	8004d02 <pal_logger_init+0x6>
/// @endcond


pal_status_t pal_logger_init(void * p_logger_context)
{
    pal_status_t return_status = PAL_STATUS_FAILURE;
 8004d16:	2001      	movs	r0, #1
        {
            return_status = PAL_STATUS_SUCCESS;
        }
    }while(FALSE);
    return return_status;
}
 8004d18:	bd08      	pop	{r3, pc}
 8004d1a:	bf00      	nop

08004d1c <pal_os_datastore_write>:
                                    uint16_t length)
{
    pal_status_t return_status = PAL_STATUS_FAILURE;
    uint8_t offset = 0;

    switch(datastore_id)
 8004d1c:	2822      	cmp	r0, #34	; 0x22


pal_status_t pal_os_datastore_write(uint16_t datastore_id,
                                    const uint8_t * p_buffer,
                                    uint16_t length)
{
 8004d1e:	b538      	push	{r3, r4, r5, lr}
 8004d20:	4613      	mov	r3, r2
    pal_status_t return_status = PAL_STATUS_FAILURE;
    uint8_t offset = 0;

    switch(datastore_id)
 8004d22:	d019      	beq.n	8004d58 <pal_os_datastore_write+0x3c>
 8004d24:	2833      	cmp	r0, #51	; 0x33
 8004d26:	d00e      	beq.n	8004d46 <pal_os_datastore_write+0x2a>
 8004d28:	2811      	cmp	r0, #17
 8004d2a:	d001      	beq.n	8004d30 <pal_os_datastore_write+0x14>

pal_status_t pal_os_datastore_write(uint16_t datastore_id,
                                    const uint8_t * p_buffer,
                                    uint16_t length)
{
    pal_status_t return_status = PAL_STATUS_FAILURE;
 8004d2c:	2001      	movs	r0, #1
        {
            break;
        }
    }
    return return_status;
}
 8004d2e:	bd38      	pop	{r3, r4, r5, pc}
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only, in case of updating
            // the platform binding shared secret during the runtime into NVM.
            // In current implementation, platform binding shared secret is 
            // stored in RAM.
            if (length <= OPTIGA_SHARED_SECRET_MAX_LENGTH)
 8004d30:	2a40      	cmp	r2, #64	; 0x40
 8004d32:	d8fb      	bhi.n	8004d2c <pal_os_datastore_write+0x10>
            {
                optiga_platform_binding_shared_secret[offset++] = (uint8_t)(length>>8);
 8004d34:	4d09      	ldr	r5, [pc, #36]	; (8004d5c <pal_os_datastore_write+0x40>)
 8004d36:	2400      	movs	r4, #0
                optiga_platform_binding_shared_secret[offset++] = (uint8_t)(length);
                memcpy(&optiga_platform_binding_shared_secret[offset], p_buffer, length);
 8004d38:	1ca8      	adds	r0, r5, #2
            // In current implementation, platform binding shared secret is 
            // stored in RAM.
            if (length <= OPTIGA_SHARED_SECRET_MAX_LENGTH)
            {
                optiga_platform_binding_shared_secret[offset++] = (uint8_t)(length>>8);
                optiga_platform_binding_shared_secret[offset++] = (uint8_t)(length);
 8004d3a:	706a      	strb	r2, [r5, #1]
            // the platform binding shared secret during the runtime into NVM.
            // In current implementation, platform binding shared secret is 
            // stored in RAM.
            if (length <= OPTIGA_SHARED_SECRET_MAX_LENGTH)
            {
                optiga_platform_binding_shared_secret[offset++] = (uint8_t)(length>>8);
 8004d3c:	702c      	strb	r4, [r5, #0]
                optiga_platform_binding_shared_secret[offset++] = (uint8_t)(length);
                memcpy(&optiga_platform_binding_shared_secret[offset], p_buffer, length);
 8004d3e:	f007 fc31 	bl	800c5a4 <memcpy>
                return_status = PAL_STATUS_SUCCESS;
 8004d42:	4620      	mov	r0, r4
 8004d44:	bd38      	pop	{r3, r4, r5, pc}
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only, in case of storing 
            // the application context information in non-volatile memory 
            // to reuse for later during hard reset scenarios where the 
            // RAM gets flushed out.
            data_store_app_context_buffer[offset++] = (uint8_t)(length>>8);
 8004d46:	4c06      	ldr	r4, [pc, #24]	; (8004d60 <pal_os_datastore_write+0x44>)
            data_store_app_context_buffer[offset++] = (uint8_t)(length);
 8004d48:	7063      	strb	r3, [r4, #1]
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only, in case of storing 
            // the application context information in non-volatile memory 
            // to reuse for later during hard reset scenarios where the 
            // RAM gets flushed out.
            data_store_app_context_buffer[offset++] = (uint8_t)(length>>8);
 8004d4a:	0a1d      	lsrs	r5, r3, #8
            data_store_app_context_buffer[offset++] = (uint8_t)(length);
            memcpy(&data_store_app_context_buffer[offset],p_buffer,length);
 8004d4c:	1ca0      	adds	r0, r4, #2
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only, in case of storing 
            // the application context information in non-volatile memory 
            // to reuse for later during hard reset scenarios where the 
            // RAM gets flushed out.
            data_store_app_context_buffer[offset++] = (uint8_t)(length>>8);
 8004d4e:	7025      	strb	r5, [r4, #0]
            data_store_app_context_buffer[offset++] = (uint8_t)(length);
            memcpy(&data_store_app_context_buffer[offset],p_buffer,length);
 8004d50:	f007 fc28 	bl	800c5a4 <memcpy>
            return_status = PAL_STATUS_SUCCESS;
 8004d54:	2000      	movs	r0, #0
            break;
 8004d56:	bd38      	pop	{r3, r4, r5, pc}
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only, in case of storing 
            // the manage context information in non-volatile memory 
            // to reuse for later during hard reset scenarios where the 
            // RAM gets flushed out.
            data_store_manage_context_buffer[offset++] = (uint8_t)(length>>8);
 8004d58:	4c02      	ldr	r4, [pc, #8]	; (8004d64 <pal_os_datastore_write+0x48>)
 8004d5a:	e7f5      	b.n	8004d48 <pal_os_datastore_write+0x2c>
 8004d5c:	1ffed1cc 	.word	0x1ffed1cc
 8004d60:	1fff176c 	.word	0x1fff176c
 8004d64:	1fff1728 	.word	0x1fff1728

08004d68 <pal_os_datastore_read>:
{
    pal_status_t return_status = PAL_STATUS_FAILURE;
    uint16_t data_length;
    uint8_t offset = 0;

    switch(datastore_id)
 8004d68:	2822      	cmp	r0, #34	; 0x22


pal_status_t pal_os_datastore_read(uint16_t datastore_id, 
                                   uint8_t * p_buffer, 
                                   uint16_t * p_buffer_length)
{
 8004d6a:	b538      	push	{r3, r4, r5, lr}
 8004d6c:	4614      	mov	r4, r2
    pal_status_t return_status = PAL_STATUS_FAILURE;
    uint16_t data_length;
    uint8_t offset = 0;

    switch(datastore_id)
 8004d6e:	d01d      	beq.n	8004dac <pal_os_datastore_read+0x44>
 8004d70:	2833      	cmp	r0, #51	; 0x33
 8004d72:	d00e      	beq.n	8004d92 <pal_os_datastore_read+0x2a>
 8004d74:	2811      	cmp	r0, #17
 8004d76:	d003      	beq.n	8004d80 <pal_os_datastore_read+0x18>
            return_status = PAL_STATUS_SUCCESS;
            break;
        }
        default:
        {
            *p_buffer_length = 0;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	8013      	strh	r3, [r2, #0]

pal_status_t pal_os_datastore_read(uint16_t datastore_id, 
                                   uint8_t * p_buffer, 
                                   uint16_t * p_buffer_length)
{
    pal_status_t return_status = PAL_STATUS_FAILURE;
 8004d7c:	2001      	movs	r0, #1
            break;
        }
        default:
        {
            *p_buffer_length = 0;
            break;
 8004d7e:	bd38      	pop	{r3, r4, r5, pc}
            // This has to be enhanced by user only,
            // if the platform binding shared secret is stored in non-volatile 
            // memory with a specific location and not as a context segment 
            // else updating the share secret content is good enough.

            data_length = (uint16_t) (optiga_platform_binding_shared_secret[offset++] << 8);
 8004d80:	4a0b      	ldr	r2, [pc, #44]	; (8004db0 <pal_os_datastore_read+0x48>)
 8004d82:	7815      	ldrb	r5, [r2, #0]
            data_length |= (uint16_t)(optiga_platform_binding_shared_secret[offset++]);
 8004d84:	7853      	ldrb	r3, [r2, #1]
 8004d86:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
            if (data_length <= OPTIGA_SHARED_SECRET_MAX_LENGTH)
 8004d8a:	2d40      	cmp	r5, #64	; 0x40
 8004d8c:	d906      	bls.n	8004d9c <pal_os_datastore_read+0x34>

pal_status_t pal_os_datastore_read(uint16_t datastore_id, 
                                   uint8_t * p_buffer, 
                                   uint16_t * p_buffer_length)
{
    pal_status_t return_status = PAL_STATUS_FAILURE;
 8004d8e:	2001      	movs	r0, #1
            break;
        }
    }

    return return_status;
}
 8004d90:	bd38      	pop	{r3, r4, r5, pc}
        {
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only,
            // if application context information is stored in NVM during the hibernate, 
            // else this is not required to be enhanced.
            data_length = (uint16_t) (data_store_app_context_buffer[offset++] << 8);
 8004d92:	4a08      	ldr	r2, [pc, #32]	; (8004db4 <pal_os_datastore_read+0x4c>)
 8004d94:	7815      	ldrb	r5, [r2, #0]
            data_length |= (uint16_t)(data_store_app_context_buffer[offset++]);
 8004d96:	7853      	ldrb	r3, [r2, #1]
 8004d98:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
            memcpy(p_buffer, &data_store_app_context_buffer[offset], data_length);
 8004d9c:	4608      	mov	r0, r1
 8004d9e:	1c91      	adds	r1, r2, #2
 8004da0:	462a      	mov	r2, r5
 8004da2:	f007 fbff 	bl	800c5a4 <memcpy>
            *p_buffer_length = data_length;
 8004da6:	8025      	strh	r5, [r4, #0]
            return_status = PAL_STATUS_SUCCESS;
 8004da8:	2000      	movs	r0, #0
            break;
 8004daa:	bd38      	pop	{r3, r4, r5, pc}
        {
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only,
            // if manage context information is stored in NVM during the hibernate, 
            // else this is not required to be enhanced.
            data_length = (uint16_t) (data_store_manage_context_buffer[offset++] << 8);
 8004dac:	4a02      	ldr	r2, [pc, #8]	; (8004db8 <pal_os_datastore_read+0x50>)
 8004dae:	e7f1      	b.n	8004d94 <pal_os_datastore_read+0x2c>
 8004db0:	1ffed1cc 	.word	0x1ffed1cc
 8004db4:	1fff176c 	.word	0x1fff176c
 8004db8:	1fff1728 	.word	0x1fff1728

08004dbc <pal_os_event_start>:
/// @cond hidden

static pal_os_event_t pal_os_event_0 = {0};

void pal_os_event_start(pal_os_event_t * p_pal_os_event, register_callback callback, void * callback_args)
{
 8004dbc:	b508      	push	{r3, lr}
    if (FALSE == p_pal_os_event->is_event_triggered)
 8004dbe:	7803      	ldrb	r3, [r0, #0]
 8004dc0:	b103      	cbz	r3, 8004dc4 <pal_os_event_start+0x8>
 8004dc2:	bd08      	pop	{r3, pc}
    {
        p_pal_os_event->is_event_triggered = TRUE;
 8004dc4:	2301      	movs	r3, #1
void pal_os_event_register_callback_oneshot(pal_os_event_t * p_pal_os_event,
                                             register_callback callback,
                                             void * callback_args,
                                             uint32_t time_us)
{
    p_pal_os_event->callback_registered = callback;
 8004dc6:	6041      	str	r1, [r0, #4]

void pal_os_event_start(pal_os_event_t * p_pal_os_event, register_callback callback, void * callback_args)
{
    if (FALSE == p_pal_os_event->is_event_triggered)
    {
        p_pal_os_event->is_event_triggered = TRUE;
 8004dc8:	7003      	strb	r3, [r0, #0]
                                             register_callback callback,
                                             void * callback_args,
                                             uint32_t time_us)
{
    p_pal_os_event->callback_registered = callback;
    p_pal_os_event->callback_ctx = callback_args;
 8004dca:	6082      	str	r2, [r0, #8]

    // !!!OPTIGA_LIB_PORTING_REQUIRED
    // The following steps related to TIMER must be taken care while porting to different platform
    //lint --e{534} suppress "Error handling is not required so return value is not checked"
    TIMER_SetTimeInterval(&scheduler_timer, (time_us * 100));
 8004dcc:	4904      	ldr	r1, [pc, #16]	; (8004de0 <pal_os_event_start+0x24>)
 8004dce:	4805      	ldr	r0, [pc, #20]	; (8004de4 <pal_os_event_start+0x28>)
 8004dd0:	f7fe fc86 	bl	80036e0 <TIMER_SetTimeInterval>
    TIMER_Start(&scheduler_timer);
 8004dd4:	4803      	ldr	r0, [pc, #12]	; (8004de4 <pal_os_event_start+0x28>)
    if (FALSE == p_pal_os_event->is_event_triggered)
    {
        p_pal_os_event->is_event_triggered = TRUE;
        pal_os_event_register_callback_oneshot(p_pal_os_event,callback,callback_args,1000);
    }
}
 8004dd6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

    // !!!OPTIGA_LIB_PORTING_REQUIRED
    // The following steps related to TIMER must be taken care while porting to different platform
    //lint --e{534} suppress "Error handling is not required so return value is not checked"
    TIMER_SetTimeInterval(&scheduler_timer, (time_us * 100));
    TIMER_Start(&scheduler_timer);
 8004dda:	f7fe bc49 	b.w	8003670 <TIMER_Start>
 8004dde:	bf00      	nop
 8004de0:	000186a0 	.word	0x000186a0
 8004de4:	1ffed094 	.word	0x1ffed094

08004de8 <pal_os_event_stop>:

void pal_os_event_stop(pal_os_event_t * p_pal_os_event)
{
    //lint --e{714} suppress "The API pal_os_event_stop is not exposed in header file but used as extern in 
    //optiga_cmd.c"
    p_pal_os_event->is_event_triggered = FALSE;
 8004de8:	2300      	movs	r3, #0
 8004dea:	7003      	strb	r3, [r0, #0]
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop

08004df0 <pal_os_event_create>:
}

pal_os_event_t * pal_os_event_create(register_callback callback, void * callback_args)
{
    if (( NULL != callback )&&( NULL != callback_args ))
 8004df0:	b1a8      	cbz	r0, 8004e1e <pal_os_event_create+0x2e>
 8004df2:	b1a1      	cbz	r1, 8004e1e <pal_os_event_create+0x2e>
    //optiga_cmd.c"
    p_pal_os_event->is_event_triggered = FALSE;
}

pal_os_event_t * pal_os_event_create(register_callback callback, void * callback_args)
{
 8004df4:	b538      	push	{r3, r4, r5, lr}

static pal_os_event_t pal_os_event_0 = {0};

void pal_os_event_start(pal_os_event_t * p_pal_os_event, register_callback callback, void * callback_args)
{
    if (FALSE == p_pal_os_event->is_event_triggered)
 8004df6:	4c0b      	ldr	r4, [pc, #44]	; (8004e24 <pal_os_event_create+0x34>)
 8004df8:	7823      	ldrb	r3, [r4, #0]
 8004dfa:	b10b      	cbz	r3, 8004e00 <pal_os_event_create+0x10>
    if (( NULL != callback )&&( NULL != callback_args ))
    {
        pal_os_event_start(&pal_os_event_0,callback,callback_args);
    }
    return (&pal_os_event_0);
}
 8004dfc:	4809      	ldr	r0, [pc, #36]	; (8004e24 <pal_os_event_create+0x34>)
 8004dfe:	bd38      	pop	{r3, r4, r5, pc}
 8004e00:	4603      	mov	r3, r0
 8004e02:	460a      	mov	r2, r1

void pal_os_event_start(pal_os_event_t * p_pal_os_event, register_callback callback, void * callback_args)
{
    if (FALSE == p_pal_os_event->is_event_triggered)
    {
        p_pal_os_event->is_event_triggered = TRUE;
 8004e04:	2501      	movs	r5, #1
    p_pal_os_event->callback_ctx = callback_args;

    // !!!OPTIGA_LIB_PORTING_REQUIRED
    // The following steps related to TIMER must be taken care while porting to different platform
    //lint --e{534} suppress "Error handling is not required so return value is not checked"
    TIMER_SetTimeInterval(&scheduler_timer, (time_us * 100));
 8004e06:	4908      	ldr	r1, [pc, #32]	; (8004e28 <pal_os_event_create+0x38>)
 8004e08:	4808      	ldr	r0, [pc, #32]	; (8004e2c <pal_os_event_create+0x3c>)
void pal_os_event_register_callback_oneshot(pal_os_event_t * p_pal_os_event,
                                             register_callback callback,
                                             void * callback_args,
                                             uint32_t time_us)
{
    p_pal_os_event->callback_registered = callback;
 8004e0a:	6063      	str	r3, [r4, #4]
    p_pal_os_event->callback_ctx = callback_args;
 8004e0c:	60a2      	str	r2, [r4, #8]

void pal_os_event_start(pal_os_event_t * p_pal_os_event, register_callback callback, void * callback_args)
{
    if (FALSE == p_pal_os_event->is_event_triggered)
    {
        p_pal_os_event->is_event_triggered = TRUE;
 8004e0e:	7025      	strb	r5, [r4, #0]
    p_pal_os_event->callback_ctx = callback_args;

    // !!!OPTIGA_LIB_PORTING_REQUIRED
    // The following steps related to TIMER must be taken care while porting to different platform
    //lint --e{534} suppress "Error handling is not required so return value is not checked"
    TIMER_SetTimeInterval(&scheduler_timer, (time_us * 100));
 8004e10:	f7fe fc66 	bl	80036e0 <TIMER_SetTimeInterval>
    TIMER_Start(&scheduler_timer);
 8004e14:	4805      	ldr	r0, [pc, #20]	; (8004e2c <pal_os_event_create+0x3c>)
 8004e16:	f7fe fc2b 	bl	8003670 <TIMER_Start>
    if (( NULL != callback )&&( NULL != callback_args ))
    {
        pal_os_event_start(&pal_os_event_0,callback,callback_args);
    }
    return (&pal_os_event_0);
}
 8004e1a:	4802      	ldr	r0, [pc, #8]	; (8004e24 <pal_os_event_create+0x34>)
 8004e1c:	bd38      	pop	{r3, r4, r5, pc}
 8004e1e:	4801      	ldr	r0, [pc, #4]	; (8004e24 <pal_os_event_create+0x34>)
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	1ffee800 	.word	0x1ffee800
 8004e28:	000186a0 	.word	0x000186a0
 8004e2c:	1ffed094 	.word	0x1ffed094

08004e30 <CCU43_1_IRQHandler>:

void pal_os_event_trigger_registered_callback(void)
{
 8004e30:	b510      	push	{r4, lr}
    register_callback callback;

    // !!!OPTIGA_LIB_PORTING_REQUIRED
    // The following steps related to TIMER must be taken care while porting to different platform
    TIMER_ClearEvent(&scheduler_timer);
 8004e32:	4808      	ldr	r0, [pc, #32]	; (8004e54 <CCU43_1_IRQHandler+0x24>)
 8004e34:	f7fe fd04 	bl	8003840 <TIMER_ClearEvent>
    //lint --e{534} suppress "Error handling is not required so return value is not checked"
    TIMER_Stop(&scheduler_timer);
 8004e38:	4806      	ldr	r0, [pc, #24]	; (8004e54 <CCU43_1_IRQHandler+0x24>)
 8004e3a:	f7fe fc2f 	bl	800369c <TIMER_Stop>
    TIMER_Clear(&scheduler_timer);
 8004e3e:	4805      	ldr	r0, [pc, #20]	; (8004e54 <CCU43_1_IRQHandler+0x24>)
 8004e40:	f7fe fd14 	bl	800386c <TIMER_Clear>
    /// If callback_ctx is NULL then callback function will have unexpected behavior 
    if (pal_os_event_0.callback_registered)
 8004e44:	4a04      	ldr	r2, [pc, #16]	; (8004e58 <CCU43_1_IRQHandler+0x28>)
 8004e46:	6853      	ldr	r3, [r2, #4]
 8004e48:	b11b      	cbz	r3, 8004e52 <CCU43_1_IRQHandler+0x22>
    {
        callback = pal_os_event_0.callback_registered;
        callback((void * )pal_os_event_0.callback_ctx);
 8004e4a:	6890      	ldr	r0, [r2, #8]
    }
}
 8004e4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    TIMER_Clear(&scheduler_timer);
    /// If callback_ctx is NULL then callback function will have unexpected behavior 
    if (pal_os_event_0.callback_registered)
    {
        callback = pal_os_event_0.callback_registered;
        callback((void * )pal_os_event_0.callback_ctx);
 8004e50:	4718      	bx	r3
 8004e52:	bd10      	pop	{r4, pc}
 8004e54:	1ffed094 	.word	0x1ffed094
 8004e58:	1ffee800 	.word	0x1ffee800

08004e5c <pal_os_event_register_callback_oneshot>:

void pal_os_event_register_callback_oneshot(pal_os_event_t * p_pal_os_event,
                                             register_callback callback,
                                             void * callback_args,
                                             uint32_t time_us)
{
 8004e5c:	b510      	push	{r4, lr}
    p_pal_os_event->callback_ctx = callback_args;

    // !!!OPTIGA_LIB_PORTING_REQUIRED
    // The following steps related to TIMER must be taken care while porting to different platform
    //lint --e{534} suppress "Error handling is not required so return value is not checked"
    TIMER_SetTimeInterval(&scheduler_timer, (time_us * 100));
 8004e5e:	4c07      	ldr	r4, [pc, #28]	; (8004e7c <pal_os_event_register_callback_oneshot+0x20>)
void pal_os_event_register_callback_oneshot(pal_os_event_t * p_pal_os_event,
                                             register_callback callback,
                                             void * callback_args,
                                             uint32_t time_us)
{
    p_pal_os_event->callback_registered = callback;
 8004e60:	6041      	str	r1, [r0, #4]
    p_pal_os_event->callback_ctx = callback_args;

    // !!!OPTIGA_LIB_PORTING_REQUIRED
    // The following steps related to TIMER must be taken care while porting to different platform
    //lint --e{534} suppress "Error handling is not required so return value is not checked"
    TIMER_SetTimeInterval(&scheduler_timer, (time_us * 100));
 8004e62:	2164      	movs	r1, #100	; 0x64
                                             register_callback callback,
                                             void * callback_args,
                                             uint32_t time_us)
{
    p_pal_os_event->callback_registered = callback;
    p_pal_os_event->callback_ctx = callback_args;
 8004e64:	6082      	str	r2, [r0, #8]

    // !!!OPTIGA_LIB_PORTING_REQUIRED
    // The following steps related to TIMER must be taken care while porting to different platform
    //lint --e{534} suppress "Error handling is not required so return value is not checked"
    TIMER_SetTimeInterval(&scheduler_timer, (time_us * 100));
 8004e66:	fb01 f103 	mul.w	r1, r1, r3
 8004e6a:	4620      	mov	r0, r4
 8004e6c:	f7fe fc38 	bl	80036e0 <TIMER_SetTimeInterval>
    TIMER_Start(&scheduler_timer);
 8004e70:	4620      	mov	r0, r4
}
 8004e72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

    // !!!OPTIGA_LIB_PORTING_REQUIRED
    // The following steps related to TIMER must be taken care while porting to different platform
    //lint --e{534} suppress "Error handling is not required so return value is not checked"
    TIMER_SetTimeInterval(&scheduler_timer, (time_us * 100));
    TIMER_Start(&scheduler_timer);
 8004e76:	f7fe bbfb 	b.w	8003670 <TIMER_Start>
 8004e7a:	bf00      	nop
 8004e7c:	1ffed094 	.word	0x1ffed094

08004e80 <pal_os_lock_enter_critical_section>:
        p_lock->lock--;
    }
}

void pal_os_lock_enter_critical_section()
{
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop

08004e84 <pal_os_lock_exit_critical_section>:
}

void pal_os_lock_exit_critical_section()
{
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop

08004e88 <pal_os_calloc>:
    return (malloc(block_size));
}

void * pal_os_calloc(uint32_t number_of_blocks , uint32_t block_size)
{
    return (calloc(number_of_blocks, block_size));
 8004e88:	f007 bb3e 	b.w	800c508 <calloc>

08004e8c <pal_os_free>:
}

void pal_os_free(void * p_block)
{
    free(p_block);
 8004e8c:	f007 bb72 	b.w	800c574 <free>

08004e90 <pal_os_memcpy>:
}

void pal_os_memcpy(void * p_destination, const void * p_source, uint32_t size)
{
    memcpy(p_destination, p_source, size);
 8004e90:	f007 bb88 	b.w	800c5a4 <memcpy>

08004e94 <pal_os_memset>:
}

void pal_os_memset(void * p_buffer, uint32_t value, uint32_t size)
{
    memset(p_buffer, (int32_t)value, size);
 8004e94:	f007 bb91 	b.w	800c5ba <memset>

08004e98 <CCU41_1_IRQHandler>:

/// @cond hidden
static volatile uint32_t g_tick_count = 0;

void delay_timer_isr(void)
{
 8004e98:	b510      	push	{r4, lr}
    TIMER_ClearEvent(&tick_timer);
 8004e9a:	4c06      	ldr	r4, [pc, #24]	; (8004eb4 <CCU41_1_IRQHandler+0x1c>)
 8004e9c:	4620      	mov	r0, r4
 8004e9e:	f7fe fccf 	bl	8003840 <TIMER_ClearEvent>
    (void)TIMER_Clear(&tick_timer);
 8004ea2:	4620      	mov	r0, r4
 8004ea4:	f7fe fce2 	bl	800386c <TIMER_Clear>
    g_tick_count += 1U;
 8004ea8:	4a03      	ldr	r2, [pc, #12]	; (8004eb8 <CCU41_1_IRQHandler+0x20>)
 8004eaa:	6813      	ldr	r3, [r2, #0]
 8004eac:	3301      	adds	r3, #1
 8004eae:	6013      	str	r3, [r2, #0]
 8004eb0:	bd10      	pop	{r4, pc}
 8004eb2:	bf00      	nop
 8004eb4:	1ffed058 	.word	0x1ffed058
 8004eb8:	1ffee810 	.word	0x1ffee810

08004ebc <pal_os_timer_get_time_in_microseconds>:
{
    // !!!OPTIGA_LIB_PORTING_REQUIRED
    // This API is needed to support optiga cmd scheduler. 
    static uint32_t count = 0;
    // The implementation must ensure that every invocation of this API returns a unique value.
    return (count++);
 8004ebc:	4b02      	ldr	r3, [pc, #8]	; (8004ec8 <pal_os_timer_get_time_in_microseconds+0xc>)
 8004ebe:	6818      	ldr	r0, [r3, #0]
 8004ec0:	1c42      	adds	r2, r0, #1
 8004ec2:	601a      	str	r2, [r3, #0]
}
 8004ec4:	4770      	bx	lr
 8004ec6:	bf00      	nop
 8004ec8:	1ffee814 	.word	0x1ffee814

08004ecc <pal_os_timer_get_time_in_milliseconds>:

uint32_t pal_os_timer_get_time_in_milliseconds(void)
{
    return (g_tick_count);
 8004ecc:	4b01      	ldr	r3, [pc, #4]	; (8004ed4 <pal_os_timer_get_time_in_milliseconds+0x8>)
 8004ece:	6818      	ldr	r0, [r3, #0]
}
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	1ffee810 	.word	0x1ffee810

08004ed8 <pal_os_timer_delay_in_milliseconds>:
    return (count++);
}

uint32_t pal_os_timer_get_time_in_milliseconds(void)
{
    return (g_tick_count);
 8004ed8:	4a03      	ldr	r2, [pc, #12]	; (8004ee8 <pal_os_timer_delay_in_milliseconds+0x10>)
 8004eda:	6811      	ldr	r1, [r2, #0]
 8004edc:	6813      	ldr	r3, [r2, #0]
    current_time = start_time;
    time_stamp_diff = current_time - start_time;
    while (time_stamp_diff <= (uint32_t)milliseconds)
    {
        current_time = pal_os_timer_get_time_in_milliseconds();
        time_stamp_diff = current_time - start_time;
 8004ede:	1a5b      	subs	r3, r3, r1
    uint32_t time_stamp_diff;

    start_time = pal_os_timer_get_time_in_milliseconds();
    current_time = start_time;
    time_stamp_diff = current_time - start_time;
    while (time_stamp_diff <= (uint32_t)milliseconds)
 8004ee0:	4283      	cmp	r3, r0
 8004ee2:	d9fb      	bls.n	8004edc <pal_os_timer_delay_in_milliseconds+0x4>
        if (start_time > current_time)
        {
            time_stamp_diff = (0xFFFFFFFF + (current_time - start_time)) + 0x01;
        }        
    }
}
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	1ffee810 	.word	0x1ffee810

08004eec <optiga_util_generic_event_handler>:
_STATIC_H void optiga_util_generic_event_handler(void * me,
                                                 optiga_lib_status_t event)
{
    optiga_util_t * p_optiga_util = (optiga_util_t *)me;

    p_optiga_util->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8004eec:	2300      	movs	r3, #0
 8004eee:	8403      	strh	r3, [r0, #32]
    p_optiga_util->handler(p_optiga_util->caller_context, event);
 8004ef0:	69c3      	ldr	r3, [r0, #28]
 8004ef2:	6980      	ldr	r0, [r0, #24]
 8004ef4:	4718      	bx	r3
 8004ef6:	bf00      	nop

08004ef8 <optiga_util_set_comms_params>:
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
void optiga_util_set_comms_params(optiga_util_t * me,
                                  uint8_t parameter_type,
                                  uint8_t value)
{
    switch (parameter_type)
 8004ef8:	2901      	cmp	r1, #1
 8004efa:	d005      	beq.n	8004f08 <optiga_util_set_comms_params+0x10>
 8004efc:	2902      	cmp	r1, #2
 8004efe:	d102      	bne.n	8004f06 <optiga_util_set_comms_params+0xe>
            me->protection_level = value;
            break;
        }
        case OPTIGA_COMMS_PROTOCOL_VERSION:
        {
            me->protocol_version = value;
 8004f00:	f880 2023 	strb.w	r2, [r0, #35]	; 0x23
 8004f04:	4770      	bx	lr
 8004f06:	4770      	bx	lr
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 8004f08:	f880 2022 	strb.w	r2, [r0, #34]	; 0x22
            break;
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop

08004f10 <optiga_util_create>:
#endif

optiga_util_t * optiga_util_create(uint8_t optiga_instance_id,
                                   callback_handler_t handler,
                                   void * caller_context)
{
 8004f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    optiga_util_t * me = NULL;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if (NULL == handler)
 8004f12:	b1d9      	cbz	r1, 8004f4c <optiga_util_create+0x3c>
 8004f14:	460d      	mov	r5, r1
 8004f16:	4606      	mov	r6, r0
        {
            break;
        }
#endif
        me = (optiga_util_t *)pal_os_calloc(1, sizeof(optiga_util_t));
 8004f18:	2124      	movs	r1, #36	; 0x24
 8004f1a:	2001      	movs	r0, #1
 8004f1c:	4617      	mov	r7, r2
 8004f1e:	f7ff ffb3 	bl	8004e88 <pal_os_calloc>
        if (NULL == me)
 8004f22:	4604      	mov	r4, r0
 8004f24:	b190      	cbz	r0, 8004f4c <optiga_util_create+0x3c>
            break;
        }

        me->handler = handler;
        me->caller_context = caller_context;
        me->instance_state = OPTIGA_LIB_SUCCESS;
 8004f26:	2300      	movs	r3, #0
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        me->protocol_version = OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET;
 8004f28:	2201      	movs	r2, #1
        if (NULL == me)
        {
            break;
        }

        me->handler = handler;
 8004f2a:	61c5      	str	r5, [r0, #28]
        me->caller_context = caller_context;
 8004f2c:	6187      	str	r7, [r0, #24]
        me->instance_state = OPTIGA_LIB_SUCCESS;
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        me->protocol_version = OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET;
        me->protection_level = OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL;
#endif
        me->my_cmd = optiga_cmd_create(optiga_instance_id, optiga_util_generic_event_handler, me);
 8004f2e:	490b      	ldr	r1, [pc, #44]	; (8004f5c <optiga_util_create+0x4c>)

        me->handler = handler;
        me->caller_context = caller_context;
        me->instance_state = OPTIGA_LIB_SUCCESS;
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        me->protocol_version = OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET;
 8004f30:	f884 2023 	strb.w	r2, [r4, #35]	; 0x23
        me->protection_level = OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL;
#endif
        me->my_cmd = optiga_cmd_create(optiga_instance_id, optiga_util_generic_event_handler, me);
 8004f34:	4630      	mov	r0, r6
            break;
        }

        me->handler = handler;
        me->caller_context = caller_context;
        me->instance_state = OPTIGA_LIB_SUCCESS;
 8004f36:	8423      	strh	r3, [r4, #32]
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        me->protocol_version = OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET;
        me->protection_level = OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL;
 8004f38:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
#endif
        me->my_cmd = optiga_cmd_create(optiga_instance_id, optiga_util_generic_event_handler, me);
 8004f3c:	4622      	mov	r2, r4
 8004f3e:	f003 fe03 	bl	8008b48 <optiga_cmd_create>
 8004f42:	4605      	mov	r5, r0
 8004f44:	6160      	str	r0, [r4, #20]
        if (NULL == me->my_cmd)
 8004f46:	b120      	cbz	r0, 8004f52 <optiga_util_create+0x42>
            me = NULL;
        }
    } while (FALSE);

    return (me);
}
 8004f48:	4620      	mov	r0, r4
 8004f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

optiga_util_t * optiga_util_create(uint8_t optiga_instance_id,
                                   callback_handler_t handler,
                                   void * caller_context)
{
    optiga_util_t * me = NULL;
 8004f4c:	2400      	movs	r4, #0
            me = NULL;
        }
    } while (FALSE);

    return (me);
}
 8004f4e:	4620      	mov	r0, r4
 8004f50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        me->protection_level = OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL;
#endif
        me->my_cmd = optiga_cmd_create(optiga_instance_id, optiga_util_generic_event_handler, me);
        if (NULL == me->my_cmd)
        {
            pal_os_free(me);
 8004f52:	4620      	mov	r0, r4
 8004f54:	f7ff ff9a 	bl	8004e8c <pal_os_free>
            me = NULL;
 8004f58:	462c      	mov	r4, r5
 8004f5a:	e7f5      	b.n	8004f48 <optiga_util_create+0x38>
 8004f5c:	08004eed 	.word	0x08004eed

08004f60 <optiga_util_destroy>:

    return (me);
}

optiga_lib_status_t optiga_util_destroy(optiga_util_t * me)
{
 8004f60:	b538      	push	{r3, r4, r5, lr}
    optiga_lib_status_t return_value;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if (NULL == me)
 8004f62:	b180      	cbz	r0, 8004f86 <optiga_util_destroy+0x26>
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
            break;
        }
#endif
        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8004f64:	8c03      	ldrh	r3, [r0, #32]
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d103      	bne.n	8004f72 <optiga_util_destroy+0x12>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 8004f6a:	f240 3505 	movw	r5, #773	; 0x305
        }
        return_value = optiga_cmd_destroy(me->my_cmd);
        pal_os_free(me);
    } while (FALSE);
    return (return_value);
}
 8004f6e:	4628      	mov	r0, r5
 8004f70:	bd38      	pop	{r3, r4, r5, pc}
 8004f72:	4604      	mov	r4, r0
        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
            break;
        }
        return_value = optiga_cmd_destroy(me->my_cmd);
 8004f74:	6940      	ldr	r0, [r0, #20]
 8004f76:	f003 fe85 	bl	8008c84 <optiga_cmd_destroy>
 8004f7a:	4605      	mov	r5, r0
        pal_os_free(me);
 8004f7c:	4620      	mov	r0, r4
 8004f7e:	f7ff ff85 	bl	8004e8c <pal_os_free>
    } while (FALSE);
    return (return_value);
}
 8004f82:	4628      	mov	r0, r5
 8004f84:	bd38      	pop	{r3, r4, r5, pc}
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if (NULL == me)
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 8004f86:	f240 3503 	movw	r5, #771	; 0x303
        }
        return_value = optiga_cmd_destroy(me->my_cmd);
        pal_os_free(me);
    } while (FALSE);
    return (return_value);
}
 8004f8a:	4628      	mov	r0, r5
 8004f8c:	bd38      	pop	{r3, r4, r5, pc}
 8004f8e:	bf00      	nop

08004f90 <optiga_util_open_application>:

    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd))
 8004f90:	b168      	cbz	r0, 8004fae <optiga_util_open_application+0x1e>
    return (return_value);
}

optiga_lib_status_t optiga_util_open_application(optiga_util_t * me,
                                                 bool_t perform_restore)
{
 8004f92:	b570      	push	{r4, r5, r6, lr}
 8004f94:	4604      	mov	r4, r0

    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd))
 8004f96:	6940      	ldr	r0, [r0, #20]
 8004f98:	460d      	mov	r5, r1
 8004f9a:	b340      	cbz	r0, 8004fee <optiga_util_open_application+0x5e>
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
            break;
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8004f9c:	8c23      	ldrh	r3, [r4, #32]
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d108      	bne.n	8004fb4 <optiga_util_open_application+0x24>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 8004fa2:	f240 3005 	movw	r0, #773	; 0x305
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22

    } while (FALSE);
    optiga_util_reset_protection_level(me);

    return (return_value);
}
 8004fac:	bd70      	pop	{r4, r5, r6, pc}
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd))
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 8004fae:	f240 3003 	movw	r0, #771	; 0x303

    } while (FALSE);
    optiga_util_reset_protection_level(me);

    return (return_value);
}
 8004fb2:	4770      	bx	lr
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
            break;
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 8004fb4:	2601      	movs	r6, #1
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8004fb6:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
            break;
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 8004fba:	8426      	strh	r6, [r4, #32]
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f003 fdb7 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 8004fc2:	6960      	ldr	r0, [r4, #20]
 8004fc4:	f894 1023 	ldrb.w	r1, [r4, #35]	; 0x23
 8004fc8:	4632      	mov	r2, r6
 8004fca:	f003 fdb1 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        if (FALSE == perform_restore)
        {
            OPTIGA_PROTECTION_MANAGE_CONTEXT(me->my_cmd, OPTIGA_COMMS_SESSION_CONTEXT_NONE);
 8004fce:	6960      	ldr	r0, [r4, #20]

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        if (FALSE == perform_restore)
 8004fd0:	b99d      	cbnz	r5, 8004ffa <optiga_util_open_application+0x6a>
        {
            OPTIGA_PROTECTION_MANAGE_CONTEXT(me->my_cmd, OPTIGA_COMMS_SESSION_CONTEXT_NONE);
 8004fd2:	2133      	movs	r1, #51	; 0x33
 8004fd4:	2202      	movs	r2, #2
 8004fd6:	f003 fdab 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>
        {
             OPTIGA_PROTECTION_MANAGE_CONTEXT(me->my_cmd, OPTIGA_COMMS_SESSION_CONTEXT_RESTORE);
        }
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

        return_value = optiga_cmd_open_application(me->my_cmd, perform_restore, NULL);
 8004fda:	4629      	mov	r1, r5
 8004fdc:	6960      	ldr	r0, [r4, #20]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f003 fe76 	bl	8008cd0 <optiga_cmd_open_application>
        if (OPTIGA_LIB_SUCCESS != return_value)
 8004fe4:	2800      	cmp	r0, #0
 8004fe6:	d0de      	beq.n	8004fa6 <optiga_util_open_application+0x16>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	8423      	strh	r3, [r4, #32]
 8004fec:	e7db      	b.n	8004fa6 <optiga_util_open_application+0x16>
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd))
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 8004ff4:	f240 3003 	movw	r0, #771	; 0x303

    } while (FALSE);
    optiga_util_reset_protection_level(me);

    return (return_value);
}
 8004ff8:	bd70      	pop	{r4, r5, r6, pc}
        {
            OPTIGA_PROTECTION_MANAGE_CONTEXT(me->my_cmd, OPTIGA_COMMS_SESSION_CONTEXT_NONE);
        }
        else
        {
             OPTIGA_PROTECTION_MANAGE_CONTEXT(me->my_cmd, OPTIGA_COMMS_SESSION_CONTEXT_RESTORE);
 8004ffa:	2111      	movs	r1, #17
 8004ffc:	2202      	movs	r2, #2
 8004ffe:	f003 fd97 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>
 8005002:	e7ea      	b.n	8004fda <optiga_util_open_application+0x4a>

08005004 <optiga_util_read_metadata>:
    optiga_get_data_object_params_t * p_params;
    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
 8005004:	b1d8      	cbz	r0, 800503e <optiga_util_read_metadata+0x3a>

optiga_lib_status_t optiga_util_read_metadata(optiga_util_t * me,
                                              uint16_t optiga_oid,
                                              uint8_t * buffer,
                                              uint16_t * length)
{
 8005006:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800500a:	4615      	mov	r5, r2
    optiga_get_data_object_params_t * p_params;
    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
 800500c:	6942      	ldr	r2, [r0, #20]

optiga_lib_status_t optiga_util_read_metadata(optiga_util_t * me,
                                              uint16_t optiga_oid,
                                              uint8_t * buffer,
                                              uint16_t * length)
{
 800500e:	b082      	sub	sp, #8
 8005010:	4604      	mov	r4, r0
    optiga_get_data_object_params_t * p_params;
    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
 8005012:	b162      	cbz	r2, 800502e <optiga_util_read_metadata+0x2a>
 8005014:	b15d      	cbz	r5, 800502e <optiga_util_read_metadata+0x2a>
            (NULL == buffer) || (NULL == length))
 8005016:	b153      	cbz	r3, 800502e <optiga_util_read_metadata+0x2a>
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
            break;
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8005018:	8c02      	ldrh	r2, [r0, #32]
 800501a:	2a01      	cmp	r2, #1
 800501c:	d112      	bne.n	8005044 <optiga_util_read_metadata+0x40>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 800501e:	f240 3005 	movw	r0, #773	; 0x305
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 8005022:	2300      	movs	r3, #0
 8005024:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
        }
    } while (FALSE);
    optiga_util_reset_protection_level(me);

    return (return_value);
}
 8005028:	b002      	add	sp, #8
 800502a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
            (NULL == buffer) || (NULL == length))
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 800502e:	f240 3003 	movw	r0, #771	; 0x303
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 8005032:	2300      	movs	r3, #0
 8005034:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
        }
    } while (FALSE);
    optiga_util_reset_protection_level(me);

    return (return_value);
}
 8005038:	b002      	add	sp, #8
 800503a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
            (NULL == buffer) || (NULL == length))
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 800503e:	f240 3003 	movw	r0, #771	; 0x303
        }
    } while (FALSE);
    optiga_util_reset_protection_level(me);

    return (return_value);
}
 8005042:	4770      	bx	lr
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
            break;
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 8005044:	f04f 0801 	mov.w	r8, #1
 8005048:	460e      	mov	r6, r1
 800504a:	f8a0 8020 	strh.w	r8, [r0, #32]
        p_params = (optiga_get_data_object_params_t *)&(me->params.optiga_get_data_object_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));
 800504e:	2100      	movs	r1, #0
 8005050:	2214      	movs	r2, #20

        p_params->oid = optiga_oid;
        p_params->offset = 0;
 8005052:	460f      	mov	r7, r1
 8005054:	9301      	str	r3, [sp, #4]
            break;
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
        p_params = (optiga_get_data_object_params_t *)&(me->params.optiga_get_data_object_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));
 8005056:	f7ff ff1d 	bl	8004e94 <pal_os_memset>
        p_params->oid = optiga_oid;
        p_params->offset = 0;
        // set option to read metadata
        p_params->data_or_metadata = 1;//for metadata
        p_params->buffer = buffer;
        p_params->bytes_to_read = *length;
 800505a:	9b01      	ldr	r3, [sp, #4]
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));

        p_params->oid = optiga_oid;
        p_params->offset = 0;
        // set option to read metadata
        p_params->data_or_metadata = 1;//for metadata
 800505c:	f884 800a 	strb.w	r8, [r4, #10]

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
        p_params = (optiga_get_data_object_params_t *)&(me->params.optiga_get_data_object_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));

        p_params->oid = optiga_oid;
 8005060:	8026      	strh	r6, [r4, #0]
        p_params->offset = 0;
 8005062:	8067      	strh	r7, [r4, #2]
        // set option to read metadata
        p_params->data_or_metadata = 1;//for metadata
        p_params->buffer = buffer;
        p_params->bytes_to_read = *length;
 8005064:	881a      	ldrh	r2, [r3, #0]
 8005066:	80a2      	strh	r2, [r4, #4]
        p_params->ref_bytes_to_read = length;
 8005068:	60e3      	str	r3, [r4, #12]
        p_params->accumulated_size = 0;
        p_params->last_read_size = 0;
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 800506a:	463a      	mov	r2, r7
 800506c:	6960      	ldr	r0, [r4, #20]
 800506e:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22

        p_params->oid = optiga_oid;
        p_params->offset = 0;
        // set option to read metadata
        p_params->data_or_metadata = 1;//for metadata
        p_params->buffer = buffer;
 8005072:	6125      	str	r5, [r4, #16]
        p_params->bytes_to_read = *length;
        p_params->ref_bytes_to_read = length;
        p_params->accumulated_size = 0;
 8005074:	80e7      	strh	r7, [r4, #6]
        p_params->last_read_size = 0;
 8005076:	8127      	strh	r7, [r4, #8]
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8005078:	f003 fd5a 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 800507c:	4642      	mov	r2, r8
 800507e:	6960      	ldr	r0, [r4, #20]
 8005080:	f894 1023 	ldrb.w	r1, [r4, #35]	; 0x23
 8005084:	f003 fd54 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>

        return_value = optiga_cmd_get_data_object(me->my_cmd, p_params->data_or_metadata,
 8005088:	6960      	ldr	r0, [r4, #20]
 800508a:	7aa1      	ldrb	r1, [r4, #10]
 800508c:	4622      	mov	r2, r4
 800508e:	f003 fe31 	bl	8008cf4 <optiga_cmd_get_data_object>
                                                  (optiga_get_data_object_params_t *)p_params);
        if (OPTIGA_LIB_SUCCESS != return_value)
 8005092:	2800      	cmp	r0, #0
 8005094:	d0cd      	beq.n	8005032 <optiga_util_read_metadata+0x2e>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8005096:	8427      	strh	r7, [r4, #32]
 8005098:	e7cb      	b.n	8005032 <optiga_util_read_metadata+0x2e>
 800509a:	bf00      	nop

0800509c <optiga_util_write_data>:
                                           uint16_t optiga_oid,
                                           uint8_t write_type,
                                           uint16_t offset,
                                           const uint8_t * buffer,
                                           uint16_t length)
{
 800509c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80050a0:	b083      	sub	sp, #12
    optiga_lib_status_t return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
        if ((OPTIGA_UTIL_WRITE_ONLY != write_type) && (OPTIGA_UTIL_ERASE_AND_WRITE != write_type))
 80050a2:	f012 06bf 	ands.w	r6, r2, #191	; 0xbf
                                           uint16_t optiga_oid,
                                           uint8_t write_type,
                                           uint16_t offset,
                                           const uint8_t * buffer,
                                           uint16_t length)
{
 80050a6:	4614      	mov	r4, r2
 80050a8:	f8bd 702c 	ldrh.w	r7, [sp, #44]	; 0x2c
    optiga_lib_status_t return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
        if ((OPTIGA_UTIL_WRITE_ONLY != write_type) && (OPTIGA_UTIL_ERASE_AND_WRITE != write_type))
 80050ac:	d004      	beq.n	80050b8 <optiga_util_write_data+0x1c>
                                           uint8_t write_type,
                                           uint16_t offset,
                                           const uint8_t * buffer,
                                           uint16_t length)
{
    optiga_lib_status_t return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 80050ae:	f240 3003 	movw	r0, #771	; 0x303
                                                       offset,
                                                       buffer,
                                                       length);
    } while (FALSE);
    return (return_value);
}
 80050b2:	b003      	add	sp, #12
 80050b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80050b8:	4605      	mov	r5, r0
    optiga_set_data_object_params_t * p_params;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == p_buffer))
 80050ba:	2800      	cmp	r0, #0
 80050bc:	d0f7      	beq.n	80050ae <optiga_util_write_data+0x12>
 80050be:	6942      	ldr	r2, [r0, #20]
 80050c0:	b162      	cbz	r2, 80050dc <optiga_util_write_data+0x40>
 80050c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050c4:	b152      	cbz	r2, 80050dc <optiga_util_write_data+0x40>
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
            break;
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 80050c6:	8c02      	ldrh	r2, [r0, #32]
 80050c8:	2a01      	cmp	r2, #1
 80050ca:	d10a      	bne.n	80050e2 <optiga_util_write_data+0x46>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 80050cc:	f240 3005 	movw	r0, #773	; 0x305
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 80050d0:	2300      	movs	r3, #0
 80050d2:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
                                                       offset,
                                                       buffer,
                                                       length);
    } while (FALSE);
    return (return_value);
}
 80050d6:	b003      	add	sp, #12
 80050d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == p_buffer))
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 80050dc:	f240 3003 	movw	r0, #771	; 0x303
 80050e0:	e7f6      	b.n	80050d0 <optiga_util_write_data+0x34>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
            break;
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 80050e2:	2201      	movs	r2, #1
 80050e4:	8402      	strh	r2, [r0, #32]
 80050e6:	4688      	mov	r8, r1
        p_params = (optiga_set_data_object_params_t *)&(me->params.optiga_set_data_object_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));
 80050e8:	2214      	movs	r2, #20
 80050ea:	4631      	mov	r1, r6
 80050ec:	9301      	str	r3, [sp, #4]
 80050ee:	f7ff fed1 	bl	8004e94 <pal_os_memset>

        if (OPTIGA_UTIL_COUNT_DATA_OBJECT == write_type)
        {
            p_params->count = p_buffer[0];
 80050f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
        p_params = (optiga_set_data_object_params_t *)&(me->params.optiga_set_data_object_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));

        if (OPTIGA_UTIL_COUNT_DATA_OBJECT == write_type)
 80050f4:	9b01      	ldr	r3, [sp, #4]
        p_params->data_or_metadata = 0;//for Data
        p_params->size = length;
        p_params->written_size = 0;
        p_params->write_type = write_type;

        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 80050f6:	6968      	ldr	r0, [r5, #20]
 80050f8:	f895 1022 	ldrb.w	r1, [r5, #34]	; 0x22

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
        p_params = (optiga_set_data_object_params_t *)&(me->params.optiga_set_data_object_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));

        if (OPTIGA_UTIL_COUNT_DATA_OBJECT == write_type)
 80050fc:	2c02      	cmp	r4, #2
        {
            p_params->count = p_buffer[0];
 80050fe:	bf08      	it	eq
 8005100:	7816      	ldrbeq	r6, [r2, #0]
 8005102:	73ae      	strb	r6, [r5, #14]
            p_params->buffer = NULL;
 8005104:	bf08      	it	eq
 8005106:	2200      	moveq	r2, #0
            p_params->count = 0;
            p_params->buffer = p_buffer;
        }
        p_params->oid = optiga_oid;
        p_params->offset = offset;
        p_params->data_or_metadata = 0;//for Data
 8005108:	f04f 0900 	mov.w	r9, #0
 800510c:	60aa      	str	r2, [r5, #8]
        {
            p_params->count = 0;
            p_params->buffer = p_buffer;
        }
        p_params->oid = optiga_oid;
        p_params->offset = offset;
 800510e:	806b      	strh	r3, [r5, #2]
        p_params->data_or_metadata = 0;//for Data
        p_params->size = length;
        p_params->written_size = 0;
        p_params->write_type = write_type;

        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8005110:	464a      	mov	r2, r9
        else
        {
            p_params->count = 0;
            p_params->buffer = p_buffer;
        }
        p_params->oid = optiga_oid;
 8005112:	f8a5 8000 	strh.w	r8, [r5]
        p_params->offset = offset;
        p_params->data_or_metadata = 0;//for Data
        p_params->size = length;
 8005116:	80af      	strh	r7, [r5, #4]
        p_params->written_size = 0;
        p_params->write_type = write_type;
 8005118:	736c      	strb	r4, [r5, #13]
            p_params->count = 0;
            p_params->buffer = p_buffer;
        }
        p_params->oid = optiga_oid;
        p_params->offset = offset;
        p_params->data_or_metadata = 0;//for Data
 800511a:	f885 900c 	strb.w	r9, [r5, #12]
        p_params->size = length;
        p_params->written_size = 0;
 800511e:	f8a5 9006 	strh.w	r9, [r5, #6]
        p_params->write_type = write_type;

        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8005122:	f003 fd05 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 8005126:	6968      	ldr	r0, [r5, #20]
 8005128:	f895 1023 	ldrb.w	r1, [r5, #35]	; 0x23
 800512c:	2201      	movs	r2, #1
 800512e:	f003 fcff 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>

        return_value = optiga_cmd_set_data_object(me->my_cmd, write_type, (optiga_set_data_object_params_t *)p_params);
 8005132:	4621      	mov	r1, r4
 8005134:	6968      	ldr	r0, [r5, #20]
 8005136:	462a      	mov	r2, r5
 8005138:	f003 fdf0 	bl	8008d1c <optiga_cmd_set_data_object>
        if (OPTIGA_LIB_SUCCESS != return_value)
 800513c:	2800      	cmp	r0, #0
 800513e:	d0c7      	beq.n	80050d0 <optiga_util_write_data+0x34>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8005140:	f8a5 9020 	strh.w	r9, [r5, #32]
 8005144:	e7c4      	b.n	80050d0 <optiga_util_write_data+0x34>
 8005146:	bf00      	nop

08005148 <optiga_util_write_metadata>:
    optiga_set_data_object_params_t * p_params;
    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == buffer))
 8005148:	b1d0      	cbz	r0, 8005180 <optiga_util_write_metadata+0x38>

optiga_lib_status_t optiga_util_write_metadata(optiga_util_t * me,
                                               uint16_t optiga_oid,
                                               const uint8_t * buffer,
                                               uint8_t length)
{
 800514a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800514e:	4615      	mov	r5, r2
    optiga_set_data_object_params_t * p_params;
    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == buffer))
 8005150:	6942      	ldr	r2, [r0, #20]

optiga_lib_status_t optiga_util_write_metadata(optiga_util_t * me,
                                               uint16_t optiga_oid,
                                               const uint8_t * buffer,
                                               uint8_t length)
{
 8005152:	b082      	sub	sp, #8
 8005154:	4604      	mov	r4, r0
    optiga_set_data_object_params_t * p_params;
    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == buffer))
 8005156:	b15a      	cbz	r2, 8005170 <optiga_util_write_metadata+0x28>
 8005158:	b155      	cbz	r5, 8005170 <optiga_util_write_metadata+0x28>
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
            break;
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 800515a:	8c02      	ldrh	r2, [r0, #32]
 800515c:	2a01      	cmp	r2, #1
 800515e:	d112      	bne.n	8005186 <optiga_util_write_metadata+0x3e>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 8005160:	f240 3005 	movw	r0, #773	; 0x305
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 8005164:	2300      	movs	r3, #0
 8005166:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
        }
    } while (FALSE);
    optiga_util_reset_protection_level(me);

    return (return_value);
}
 800516a:	b002      	add	sp, #8
 800516c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == buffer))
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 8005170:	f240 3003 	movw	r0, #771	; 0x303
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 8005174:	2300      	movs	r3, #0
 8005176:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
        }
    } while (FALSE);
    optiga_util_reset_protection_level(me);

    return (return_value);
}
 800517a:	b002      	add	sp, #8
 800517c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == buffer))
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 8005180:	f240 3003 	movw	r0, #771	; 0x303
        }
    } while (FALSE);
    optiga_util_reset_protection_level(me);

    return (return_value);
}
 8005184:	4770      	bx	lr
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
            break;
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 8005186:	2701      	movs	r7, #1
 8005188:	460e      	mov	r6, r1
 800518a:	8407      	strh	r7, [r0, #32]
        p_params = (optiga_set_data_object_params_t *)&(me->params.optiga_set_data_object_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));
 800518c:	2100      	movs	r1, #0
 800518e:	2214      	movs	r2, #20

        p_params->oid = optiga_oid;
        p_params->offset = 0;
 8005190:	4688      	mov	r8, r1
 8005192:	9301      	str	r3, [sp, #4]
            break;
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
        p_params = (optiga_set_data_object_params_t *)&(me->params.optiga_set_data_object_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));
 8005194:	f7ff fe7e 	bl	8004e94 <pal_os_memset>
        p_params->oid = optiga_oid;
        p_params->offset = 0;
        //for Metadata
        p_params->data_or_metadata = 1;
        p_params->buffer = buffer;
        p_params->size = length;
 8005198:	9b01      	ldr	r3, [sp, #4]
 800519a:	80a3      	strh	r3, [r4, #4]
        p_params->write_type = 1;
        p_params->written_size = 0;
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 800519c:	4642      	mov	r2, r8
 800519e:	6960      	ldr	r0, [r4, #20]
 80051a0:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));

        p_params->oid = optiga_oid;
        p_params->offset = 0;
        //for Metadata
        p_params->data_or_metadata = 1;
 80051a4:	7327      	strb	r7, [r4, #12]
        p_params->buffer = buffer;
        p_params->size = length;
        p_params->write_type = 1;
 80051a6:	7367      	strb	r7, [r4, #13]

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
        p_params = (optiga_set_data_object_params_t *)&(me->params.optiga_set_data_object_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));

        p_params->oid = optiga_oid;
 80051a8:	8026      	strh	r6, [r4, #0]
        p_params->offset = 0;
        //for Metadata
        p_params->data_or_metadata = 1;
        p_params->buffer = buffer;
 80051aa:	60a5      	str	r5, [r4, #8]
        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
        p_params = (optiga_set_data_object_params_t *)&(me->params.optiga_set_data_object_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));

        p_params->oid = optiga_oid;
        p_params->offset = 0;
 80051ac:	f8a4 8002 	strh.w	r8, [r4, #2]
        //for Metadata
        p_params->data_or_metadata = 1;
        p_params->buffer = buffer;
        p_params->size = length;
        p_params->write_type = 1;
        p_params->written_size = 0;
 80051b0:	f8a4 8006 	strh.w	r8, [r4, #6]
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 80051b4:	f003 fcbc 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 80051b8:	463a      	mov	r2, r7
 80051ba:	6960      	ldr	r0, [r4, #20]
 80051bc:	f894 1023 	ldrb.w	r1, [r4, #35]	; 0x23
 80051c0:	f003 fcb6 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>

        return_value = optiga_cmd_set_data_object(me->my_cmd, p_params->write_type,
 80051c4:	6960      	ldr	r0, [r4, #20]
 80051c6:	7b61      	ldrb	r1, [r4, #13]
 80051c8:	4622      	mov	r2, r4
 80051ca:	f003 fda7 	bl	8008d1c <optiga_cmd_set_data_object>
                                                  (optiga_set_data_object_params_t *)p_params);
        if (OPTIGA_LIB_SUCCESS != return_value)
 80051ce:	2800      	cmp	r0, #0
 80051d0:	d0c8      	beq.n	8005164 <optiga_util_write_metadata+0x1c>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 80051d2:	f8a4 8020 	strh.w	r8, [r4, #32]
 80051d6:	e7c5      	b.n	8005164 <optiga_util_write_metadata+0x1c>

080051d8 <optiga_crypt_generic_event_handler>:
_STATIC_H void optiga_crypt_generic_event_handler(void * p_ctx,
                                                  optiga_lib_status_t event)
{
    optiga_crypt_t * me = (optiga_crypt_t *)p_ctx;

    me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 80051d8:	2300      	movs	r3, #0
 80051da:	8583      	strh	r3, [r0, #44]	; 0x2c
    me->handler(me->caller_context, event);
 80051dc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80051de:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80051e0:	4718      	bx	r3
 80051e2:	bf00      	nop

080051e4 <optiga_crypt_set_comms_params>:
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
void optiga_crypt_set_comms_params(optiga_crypt_t * me,
                                   uint8_t parameter_type,
                                   uint8_t value)
{
    switch (parameter_type)
 80051e4:	2901      	cmp	r1, #1
 80051e6:	d005      	beq.n	80051f4 <optiga_crypt_set_comms_params+0x10>
 80051e8:	2902      	cmp	r1, #2
 80051ea:	d102      	bne.n	80051f2 <optiga_crypt_set_comms_params+0xe>
            me->protection_level = value;
            break;
        }
        case OPTIGA_COMMS_PROTOCOL_VERSION:
        {
            me->protocol_version = value;
 80051ec:	f880 202f 	strb.w	r2, [r0, #47]	; 0x2f
 80051f0:	4770      	bx	lr
 80051f2:	4770      	bx	lr
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 80051f4:	f880 202e 	strb.w	r2, [r0, #46]	; 0x2e
            break;
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop

080051fc <optiga_crypt_create>:
#endif

optiga_crypt_t * optiga_crypt_create(uint8_t optiga_instance_id,
                                     callback_handler_t handler,
                                     void * caller_context)
{
 80051fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    optiga_crypt_t * me = NULL;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if (NULL == handler)
 80051fe:	b1d9      	cbz	r1, 8005238 <optiga_crypt_create+0x3c>
 8005200:	460d      	mov	r5, r1
 8005202:	4606      	mov	r6, r0
        {
            break;
        }
#endif
        me = (optiga_crypt_t *)pal_os_calloc(1, sizeof(optiga_crypt_t));
 8005204:	2130      	movs	r1, #48	; 0x30
 8005206:	2001      	movs	r0, #1
 8005208:	4617      	mov	r7, r2
 800520a:	f7ff fe3d 	bl	8004e88 <pal_os_calloc>
        if (NULL == me)
 800520e:	4604      	mov	r4, r0
 8005210:	b190      	cbz	r0, 8005238 <optiga_crypt_create+0x3c>
            break;
        }

        me->handler = handler;
        me->caller_context = caller_context;
        me->instance_state = OPTIGA_LIB_SUCCESS;
 8005212:	2300      	movs	r3, #0
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        me->protocol_version = OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET;
 8005214:	2201      	movs	r2, #1
        if (NULL == me)
        {
            break;
        }

        me->handler = handler;
 8005216:	6285      	str	r5, [r0, #40]	; 0x28
        me->caller_context = caller_context;
 8005218:	6247      	str	r7, [r0, #36]	; 0x24
        me->instance_state = OPTIGA_LIB_SUCCESS;
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        me->protocol_version = OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET;
        me->protection_level = OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL;
#endif
        me->my_cmd = optiga_cmd_create(optiga_instance_id,
 800521a:	490b      	ldr	r1, [pc, #44]	; (8005248 <optiga_crypt_create+0x4c>)

        me->handler = handler;
        me->caller_context = caller_context;
        me->instance_state = OPTIGA_LIB_SUCCESS;
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        me->protocol_version = OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET;
 800521c:	f884 202f 	strb.w	r2, [r4, #47]	; 0x2f
        me->protection_level = OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL;
#endif
        me->my_cmd = optiga_cmd_create(optiga_instance_id,
 8005220:	4630      	mov	r0, r6
            break;
        }

        me->handler = handler;
        me->caller_context = caller_context;
        me->instance_state = OPTIGA_LIB_SUCCESS;
 8005222:	85a3      	strh	r3, [r4, #44]	; 0x2c
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        me->protocol_version = OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET;
        me->protection_level = OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL;
 8005224:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
#endif
        me->my_cmd = optiga_cmd_create(optiga_instance_id,
 8005228:	4622      	mov	r2, r4
 800522a:	f003 fc8d 	bl	8008b48 <optiga_cmd_create>
 800522e:	4605      	mov	r5, r0
 8005230:	6220      	str	r0, [r4, #32]
                                       optiga_crypt_generic_event_handler,
                                       me);
        if (NULL == me->my_cmd)
 8005232:	b120      	cbz	r0, 800523e <optiga_crypt_create+0x42>
        }

    } while (FALSE);

    return (me);
}
 8005234:	4620      	mov	r0, r4
 8005236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

optiga_crypt_t * optiga_crypt_create(uint8_t optiga_instance_id,
                                     callback_handler_t handler,
                                     void * caller_context)
{
    optiga_crypt_t * me = NULL;
 8005238:	2400      	movs	r4, #0
        }

    } while (FALSE);

    return (me);
}
 800523a:	4620      	mov	r0, r4
 800523c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        me->my_cmd = optiga_cmd_create(optiga_instance_id,
                                       optiga_crypt_generic_event_handler,
                                       me);
        if (NULL == me->my_cmd)
        {
            pal_os_free(me);
 800523e:	4620      	mov	r0, r4
 8005240:	f7ff fe24 	bl	8004e8c <pal_os_free>
            me = NULL;
 8005244:	462c      	mov	r4, r5
 8005246:	e7f5      	b.n	8005234 <optiga_crypt_create+0x38>
 8005248:	080051d9 	.word	0x080051d9

0800524c <optiga_crypt_destroy>:

    return (me);
}

optiga_lib_status_t optiga_crypt_destroy(optiga_crypt_t * me)
{
 800524c:	b538      	push	{r3, r4, r5, lr}
    optiga_lib_status_t return_value;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if (NULL == me)
 800524e:	b180      	cbz	r0, 8005272 <optiga_crypt_destroy+0x26>
        {
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
            break;
        }
#endif
        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8005250:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
 8005252:	2b01      	cmp	r3, #1
 8005254:	d103      	bne.n	800525e <optiga_crypt_destroy+0x12>
        {
            return_value = OPTIGA_CRYPT_ERROR_INSTANCE_IN_USE;
 8005256:	f240 4505 	movw	r5, #1029	; 0x405
        return_value = optiga_cmd_destroy(me->my_cmd);
        pal_os_free(me);

    } while (FALSE);
    return (return_value);
}
 800525a:	4628      	mov	r0, r5
 800525c:	bd38      	pop	{r3, r4, r5, pc}
 800525e:	4604      	mov	r4, r0
        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
        {
            return_value = OPTIGA_CRYPT_ERROR_INSTANCE_IN_USE;
            break;
        }
        return_value = optiga_cmd_destroy(me->my_cmd);
 8005260:	6a00      	ldr	r0, [r0, #32]
 8005262:	f003 fd0f 	bl	8008c84 <optiga_cmd_destroy>
 8005266:	4605      	mov	r5, r0
        pal_os_free(me);
 8005268:	4620      	mov	r0, r4
 800526a:	f7ff fe0f 	bl	8004e8c <pal_os_free>

    } while (FALSE);
    return (return_value);
}
 800526e:	4628      	mov	r0, r5
 8005270:	bd38      	pop	{r3, r4, r5, pc}
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if (NULL == me)
        {
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
 8005272:	f240 4503 	movw	r5, #1027	; 0x403
        return_value = optiga_cmd_destroy(me->my_cmd);
        pal_os_free(me);

    } while (FALSE);
    return (return_value);
}
 8005276:	4628      	mov	r0, r5
 8005278:	bd38      	pop	{r3, r4, r5, pc}
 800527a:	bf00      	nop

0800527c <optiga_crypt_random>:
    optiga_lib_status_t return_value = OPTIGA_CRYPT_ERROR;
    OPTIGA_CRYPT_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == random_data))
 800527c:	b1b8      	cbz	r0, 80052ae <optiga_crypt_random+0x32>
#ifdef OPTIGA_CRYPT_RANDOM_ENABLED
optiga_lib_status_t optiga_crypt_random(optiga_crypt_t * me,
                                        optiga_rng_type_t rng_type,
                                        uint8_t * random_data,
                                        uint16_t random_data_length)
{
 800527e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005282:	4615      	mov	r5, r2
    optiga_lib_status_t return_value = OPTIGA_CRYPT_ERROR;
    OPTIGA_CRYPT_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == random_data))
 8005284:	6a02      	ldr	r2, [r0, #32]
#ifdef OPTIGA_CRYPT_RANDOM_ENABLED
optiga_lib_status_t optiga_crypt_random(optiga_crypt_t * me,
                                        optiga_rng_type_t rng_type,
                                        uint8_t * random_data,
                                        uint16_t random_data_length)
{
 8005286:	b082      	sub	sp, #8
 8005288:	4604      	mov	r4, r0
    optiga_lib_status_t return_value = OPTIGA_CRYPT_ERROR;
    OPTIGA_CRYPT_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == random_data))
 800528a:	b15a      	cbz	r2, 80052a4 <optiga_crypt_random+0x28>
 800528c:	b155      	cbz	r5, 80052a4 <optiga_crypt_random+0x28>
{
    optiga_lib_status_t return_value = OPTIGA_CRYPT_ERROR;
    optiga_get_random_params_t * p_params;
    do
    {
        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 800528e:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
 8005290:	2a01      	cmp	r2, #1
 8005292:	d10f      	bne.n	80052b4 <optiga_crypt_random+0x38>
        {
            return_value = OPTIGA_CRYPT_ERROR_INSTANCE_IN_USE;
 8005294:	f240 4005 	movw	r0, #1029	; 0x405
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 8005298:	2300      	movs	r3, #0
 800529a:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
                                               0x00,
                                               FALSE);
    } while (FALSE);

    return (return_value);
}
 800529e:	b002      	add	sp, #8
 80052a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == random_data))
        {
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
 80052a4:	f240 4003 	movw	r0, #1027	; 0x403
                                               0x00,
                                               FALSE);
    } while (FALSE);

    return (return_value);
}
 80052a8:	b002      	add	sp, #8
 80052aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == random_data))
        {
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
 80052ae:	f240 4003 	movw	r0, #1027	; 0x403
                                               0x00,
                                               FALSE);
    } while (FALSE);

    return (return_value);
}
 80052b2:	4770      	bx	lr
        {
            return_value = OPTIGA_CRYPT_ERROR_INSTANCE_IN_USE;
            break;
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 80052b4:	f04f 0801 	mov.w	r8, #1
 80052b8:	460e      	mov	r6, r1
 80052ba:	f8a0 802c 	strh.w	r8, [r0, #44]	; 0x2c
        p_params = (optiga_get_random_params_t *)&(me->params.optiga_get_random_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_crypt_params_t));
 80052be:	2100      	movs	r1, #0
 80052c0:	2220      	movs	r2, #32

        p_params->optional_data = p_optional_data;
 80052c2:	460f      	mov	r7, r1
 80052c4:	9301      	str	r3, [sp, #4]
            break;
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
        p_params = (optiga_get_random_params_t *)&(me->params.optiga_get_random_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_crypt_params_t));
 80052c6:	f7ff fde5 	bl	8004e94 <pal_os_memset>

        p_params->optional_data = p_optional_data;
        p_params->optional_data_length = optional_data_length;
        p_params->random_data = p_random_data;
        p_params->random_data_length = random_data_length;
 80052ca:	9b01      	ldr	r3, [sp, #4]
 80052cc:	8023      	strh	r3, [r4, #0]
        p_params->store_in_session = store_in_session;
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 80052ce:	463a      	mov	r2, r7
 80052d0:	6a20      	ldr	r0, [r4, #32]
 80052d2:	f894 102e 	ldrb.w	r1, [r4, #46]	; 0x2e
        p_params = (optiga_get_random_params_t *)&(me->params.optiga_get_random_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_crypt_params_t));

        p_params->optional_data = p_optional_data;
        p_params->optional_data_length = optional_data_length;
        p_params->random_data = p_random_data;
 80052d6:	6065      	str	r5, [r4, #4]

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
        p_params = (optiga_get_random_params_t *)&(me->params.optiga_get_random_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_crypt_params_t));

        p_params->optional_data = p_optional_data;
 80052d8:	60a7      	str	r7, [r4, #8]
        p_params->optional_data_length = optional_data_length;
 80052da:	8067      	strh	r7, [r4, #2]
        p_params->random_data = p_random_data;
        p_params->random_data_length = random_data_length;
        p_params->store_in_session = store_in_session;
 80052dc:	7327      	strb	r7, [r4, #12]
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 80052de:	f003 fc27 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 80052e2:	4642      	mov	r2, r8
 80052e4:	6a20      	ldr	r0, [r4, #32]
 80052e6:	f894 102f 	ldrb.w	r1, [r4, #47]	; 0x2f
 80052ea:	f003 fc21 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>

        return_value = optiga_cmd_get_random(me->my_cmd,
 80052ee:	4631      	mov	r1, r6
 80052f0:	6a20      	ldr	r0, [r4, #32]
 80052f2:	4622      	mov	r2, r4
 80052f4:	f003 fd26 	bl	8008d44 <optiga_cmd_get_random>
                                             cmd_param,
                                             (optiga_get_random_params_t *)p_params);
        if (OPTIGA_LIB_SUCCESS != return_value)
 80052f8:	2800      	cmp	r0, #0
 80052fa:	d0cd      	beq.n	8005298 <optiga_crypt_random+0x1c>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 80052fc:	85a7      	strh	r7, [r4, #44]	; 0x2c
 80052fe:	e7cb      	b.n	8005298 <optiga_crypt_random+0x1c>

08005300 <optiga_crypt_ecc_generate_keypair>:
    optiga_gen_keypair_params_t * p_params;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
 8005300:	b1e0      	cbz	r0, 800533c <optiga_crypt_ecc_generate_keypair+0x3c>
                                                      uint8_t key_usage,
                                                      bool_t export_private_key,
                                                      void * private_key,
                                                      uint8_t * public_key,
                                                      uint16_t * public_key_length)
{
 8005302:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005304:	4616      	mov	r6, r2
    optiga_gen_keypair_params_t * p_params;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
 8005306:	6a02      	ldr	r2, [r0, #32]
                                                      uint8_t key_usage,
                                                      bool_t export_private_key,
                                                      void * private_key,
                                                      uint8_t * public_key,
                                                      uint16_t * public_key_length)
{
 8005308:	b083      	sub	sp, #12
 800530a:	4604      	mov	r4, r0
    optiga_gen_keypair_params_t * p_params;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
 800530c:	b17a      	cbz	r2, 800532e <optiga_crypt_ecc_generate_keypair+0x2e>
 800530e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005310:	b16a      	cbz	r2, 800532e <optiga_crypt_ecc_generate_keypair+0x2e>
            (NULL == p_public_key) || (NULL == p_private_key) || (NULL == p_public_key_length))
 8005312:	9a08      	ldr	r2, [sp, #32]
 8005314:	b15a      	cbz	r2, 800532e <optiga_crypt_ecc_generate_keypair+0x2e>
 8005316:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005318:	b14a      	cbz	r2, 800532e <optiga_crypt_ecc_generate_keypair+0x2e>
        {
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
            break;
        }
#endif
        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 800531a:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
 800531c:	2a01      	cmp	r2, #1
 800531e:	d110      	bne.n	8005342 <optiga_crypt_ecc_generate_keypair+0x42>
        {
            return_value = OPTIGA_CRYPT_ERROR_INSTANCE_IN_USE;
 8005320:	f240 4005 	movw	r0, #1029	; 0x405
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 8005324:	2300      	movs	r3, #0
 8005326:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
                                         key_usage,
                                         export_private_key,
                                         private_key,
                                         public_key,
                                         public_key_length));
}
 800532a:	b003      	add	sp, #12
 800532c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
            (NULL == p_public_key) || (NULL == p_private_key) || (NULL == p_public_key_length))
        {
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
 800532e:	f240 4003 	movw	r0, #1027	; 0x403
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 8005332:	2300      	movs	r3, #0
 8005334:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
                                         key_usage,
                                         export_private_key,
                                         private_key,
                                         public_key,
                                         public_key_length));
}
 8005338:	b003      	add	sp, #12
 800533a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
            (NULL == p_public_key) || (NULL == p_private_key) || (NULL == p_public_key_length))
        {
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
 800533c:	f240 4003 	movw	r0, #1027	; 0x403
                                         key_usage,
                                         export_private_key,
                                         private_key,
                                         public_key,
                                         public_key_length));
}
 8005340:	4770      	bx	lr
        {
            return_value = OPTIGA_CRYPT_ERROR_INSTANCE_IN_USE;
            break;
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 8005342:	2701      	movs	r7, #1
 8005344:	8587      	strh	r7, [r0, #44]	; 0x2c
        p_params = (optiga_gen_keypair_params_t *)&(me->params.optiga_gen_keypair_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_crypt_params_t));
 8005346:	2220      	movs	r2, #32
 8005348:	460d      	mov	r5, r1
 800534a:	2100      	movs	r1, #0
 800534c:	9301      	str	r3, [sp, #4]
 800534e:	f7ff fda1 	bl	8004e94 <pal_os_memset>

        p_params->key_usage = key_usage;
        p_params->export_private_key = export_private_key;
 8005352:	9b01      	ldr	r3, [sp, #4]
 8005354:	7063      	strb	r3, [r4, #1]
        p_params->public_key_length = p_public_key_length;
 8005356:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005358:	6123      	str	r3, [r4, #16]
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 800535a:	6a20      	ldr	r0, [r4, #32]
 800535c:	f894 102e 	ldrb.w	r1, [r4, #46]	; 0x2e

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
        p_params = (optiga_gen_keypair_params_t *)&(me->params.optiga_gen_keypair_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_crypt_params_t));

        p_params->key_usage = key_usage;
 8005360:	7026      	strb	r6, [r4, #0]
        p_params->export_private_key = export_private_key;
        p_params->public_key_length = p_public_key_length;
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8005362:	2200      	movs	r2, #0
 8005364:	f003 fbe4 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 8005368:	463a      	mov	r2, r7
 800536a:	6a20      	ldr	r0, [r4, #32]
 800536c:	f894 102f 	ldrb.w	r1, [r4, #47]	; 0x2f
 8005370:	f003 fbde 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>

        if (export_private_key)
 8005374:	9b01      	ldr	r3, [sp, #4]
 8005376:	b963      	cbnz	r3, 8005392 <optiga_crypt_ecc_generate_keypair+0x92>
        {
            p_params->private_key = (uint8_t *)p_private_key;
        }
        else
        {
            p_params->private_key_oid = (optiga_key_id_t)(* ((uint16_t* )p_private_key));
 8005378:	9b08      	ldr	r3, [sp, #32]
 800537a:	881b      	ldrh	r3, [r3, #0]
 800537c:	8063      	strh	r3, [r4, #2]
        }

        p_params->public_key = p_public_key;
 800537e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005380:	60e3      	str	r3, [r4, #12]
        p_params->public_key_length = p_public_key_length;
 8005382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005384:	6123      	str	r3, [r4, #16]

        return_value = optiga_cmd_gen_keypair(me->my_cmd,
 8005386:	4629      	mov	r1, r5
 8005388:	6a20      	ldr	r0, [r4, #32]
 800538a:	4622      	mov	r2, r4
 800538c:	f003 fd22 	bl	8008dd4 <optiga_cmd_gen_keypair>
 8005390:	e7cf      	b.n	8005332 <optiga_crypt_ecc_generate_keypair+0x32>
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);

        if (export_private_key)
        {
            p_params->private_key = (uint8_t *)p_private_key;
 8005392:	9b08      	ldr	r3, [sp, #32]
 8005394:	6063      	str	r3, [r4, #4]
 8005396:	e7f2      	b.n	800537e <optiga_crypt_ecc_generate_keypair+0x7e>

08005398 <optiga_crypt_ecdsa_sign>:
    optiga_calc_sign_params_t * p_params;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == p_digest) ||
 8005398:	b1e0      	cbz	r0, 80053d4 <optiga_crypt_ecdsa_sign+0x3c>
                                            const uint8_t * digest,
                                            uint8_t digest_length,
                                            optiga_key_id_t private_key,
                                            uint8_t * signature,
                                            uint16_t * signature_length)
{
 800539a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800539c:	4616      	mov	r6, r2
    optiga_calc_sign_params_t * p_params;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == p_digest) ||
 800539e:	6a02      	ldr	r2, [r0, #32]
                                            const uint8_t * digest,
                                            uint8_t digest_length,
                                            optiga_key_id_t private_key,
                                            uint8_t * signature,
                                            uint16_t * signature_length)
{
 80053a0:	b083      	sub	sp, #12
 80053a2:	4604      	mov	r4, r0
    optiga_calc_sign_params_t * p_params;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == p_digest) ||
 80053a4:	b17a      	cbz	r2, 80053c6 <optiga_crypt_ecdsa_sign+0x2e>
 80053a6:	460d      	mov	r5, r1
 80053a8:	b169      	cbz	r1, 80053c6 <optiga_crypt_ecdsa_sign+0x2e>
 80053aa:	9a08      	ldr	r2, [sp, #32]
 80053ac:	b15a      	cbz	r2, 80053c6 <optiga_crypt_ecdsa_sign+0x2e>
            (NULL == p_signature) || (NULL == p_signature_length))
 80053ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80053b0:	b14a      	cbz	r2, 80053c6 <optiga_crypt_ecdsa_sign+0x2e>
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
            break;
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 80053b2:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
 80053b4:	2a01      	cmp	r2, #1
 80053b6:	d110      	bne.n	80053da <optiga_crypt_ecdsa_sign+0x42>
        {
            return_value = OPTIGA_CRYPT_ERROR_INSTANCE_IN_USE;
 80053b8:	f240 4005 	movw	r0, #1029	; 0x405
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 80053bc:	2300      	movs	r3, #0
 80053be:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
                              digest_length,
                              private_key,
                              signature,
                              signature_length,
                              0x0000));
}
 80053c2:	b003      	add	sp, #12
 80053c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == p_digest) ||
            (NULL == p_signature) || (NULL == p_signature_length))
        {
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
 80053c6:	f240 4003 	movw	r0, #1027	; 0x403
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 80053ca:	2300      	movs	r3, #0
 80053cc:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
                              digest_length,
                              private_key,
                              signature,
                              signature_length,
                              0x0000));
}
 80053d0:	b003      	add	sp, #12
 80053d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == p_digest) ||
            (NULL == p_signature) || (NULL == p_signature_length))
        {
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
 80053d4:	f240 4003 	movw	r0, #1027	; 0x403
                              digest_length,
                              private_key,
                              signature,
                              signature_length,
                              0x0000));
}
 80053d8:	4770      	bx	lr
        {
            return_value = OPTIGA_CRYPT_ERROR_INSTANCE_IN_USE;
            break;
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 80053da:	2701      	movs	r7, #1
 80053dc:	8587      	strh	r7, [r0, #44]	; 0x2c

        p_params = (optiga_calc_sign_params_t *)&(me->params.optiga_calc_sign_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_crypt_params_t));
 80053de:	2100      	movs	r1, #0
 80053e0:	2220      	movs	r2, #32
 80053e2:	9301      	str	r3, [sp, #4]
 80053e4:	f7ff fd56 	bl	8004e94 <pal_os_memset>

        p_params->p_digest = p_digest;
        p_params->digest_length = digest_length;
        p_params->private_key_oid = private_key;
 80053e8:	9b01      	ldr	r3, [sp, #4]
 80053ea:	81a3      	strh	r3, [r4, #12]
        p_params->p_signature = p_signature;
 80053ec:	9b08      	ldr	r3, [sp, #32]
 80053ee:	6063      	str	r3, [r4, #4]
        p_params->p_signature_length = p_signature_length;
 80053f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053f2:	60a3      	str	r3, [r4, #8]
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 80053f4:	6a20      	ldr	r0, [r4, #32]
 80053f6:	f894 102e 	ldrb.w	r1, [r4, #46]	; 0x2e
        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;

        p_params = (optiga_calc_sign_params_t *)&(me->params.optiga_calc_sign_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_crypt_params_t));

        p_params->p_digest = p_digest;
 80053fa:	6025      	str	r5, [r4, #0]
        p_params->digest_length = digest_length;
        p_params->private_key_oid = private_key;
        p_params->p_signature = p_signature;
        p_params->p_signature_length = p_signature_length;
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 80053fc:	2200      	movs	r2, #0

        p_params = (optiga_calc_sign_params_t *)&(me->params.optiga_calc_sign_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_crypt_params_t));

        p_params->p_digest = p_digest;
        p_params->digest_length = digest_length;
 80053fe:	73a6      	strb	r6, [r4, #14]
        p_params->private_key_oid = private_key;
        p_params->p_signature = p_signature;
        p_params->p_signature_length = p_signature_length;
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8005400:	f003 fb96 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 8005404:	463a      	mov	r2, r7
 8005406:	6a20      	ldr	r0, [r4, #32]
 8005408:	f894 102f 	ldrb.w	r1, [r4, #47]	; 0x2f
 800540c:	f003 fb90 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>

        return_value = optiga_cmd_calc_sign(me->my_cmd,
 8005410:	6a20      	ldr	r0, [r4, #32]
 8005412:	2111      	movs	r1, #17
 8005414:	4622      	mov	r2, r4
 8005416:	f003 fcad 	bl	8008d74 <optiga_cmd_calc_sign>
                                            signature_scheme,
                                            (optiga_calc_sign_params_t *)p_params);
        if (OPTIGA_LIB_SUCCESS != return_value)
 800541a:	2800      	cmp	r0, #0
 800541c:	d0d5      	beq.n	80053ca <optiga_crypt_ecdsa_sign+0x32>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 800541e:	2300      	movs	r3, #0
 8005420:	85a3      	strh	r3, [r4, #44]	; 0x2c
 8005422:	e7d2      	b.n	80053ca <optiga_crypt_ecdsa_sign+0x32>

08005424 <optiga_crypt_ecdsa_verify>:
                                              uint8_t digest_length,
                                              const uint8_t * signature,
                                              uint16_t signature_length,
                                              uint8_t public_key_source_type,
                                              const void * public_key)
{
 8005424:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005428:	b083      	sub	sp, #12
 800542a:	f8bd 7028 	ldrh.w	r7, [sp, #40]	; 0x28
 800542e:	f89d 602c 	ldrb.w	r6, [sp, #44]	; 0x2c
    optiga_lib_status_t return_value = OPTIGA_CRYPT_ERROR;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
 8005432:	b1b0      	cbz	r0, 8005462 <optiga_crypt_ecdsa_verify+0x3e>
 8005434:	4690      	mov	r8, r2
 8005436:	6a02      	ldr	r2, [r0, #32]
 8005438:	4604      	mov	r4, r0
 800543a:	b152      	cbz	r2, 8005452 <optiga_crypt_ecdsa_verify+0x2e>
 800543c:	460d      	mov	r5, r1
 800543e:	b141      	cbz	r1, 8005452 <optiga_crypt_ecdsa_verify+0x2e>
            (NULL == p_digest) || (NULL == p_signature) || (NULL == p_public_key))
 8005440:	b13b      	cbz	r3, 8005452 <optiga_crypt_ecdsa_verify+0x2e>
 8005442:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005444:	b12a      	cbz	r2, 8005452 <optiga_crypt_ecdsa_verify+0x2e>
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
            break;
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8005446:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
 8005448:	2a01      	cmp	r2, #1
 800544a:	d10f      	bne.n	800546c <optiga_crypt_ecdsa_verify+0x48>
        {
            return_value = OPTIGA_CRYPT_ERROR_INSTANCE_IN_USE;
 800544c:	f240 4005 	movw	r0, #1029	; 0x405
 8005450:	e001      	b.n	8005456 <optiga_crypt_ecdsa_verify+0x32>
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
            (NULL == p_digest) || (NULL == p_signature) || (NULL == p_public_key))
        {
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
 8005452:	f240 4003 	movw	r0, #1027	; 0x403
{
    switch (parameter_type)
    {
        case OPTIGA_COMMS_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 8005456:	2300      	movs	r3, #0
 8005458:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
                                signature,
                                signature_length,
                                public_key_source_type,
                                public_key,
                                0x0000));
}
 800545c:	b003      	add	sp, #12
 800545e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
            (NULL == p_digest) || (NULL == p_signature) || (NULL == p_public_key))
        {
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
 8005462:	f240 4003 	movw	r0, #1027	; 0x403
                                signature,
                                signature_length,
                                public_key_source_type,
                                public_key,
                                0x0000));
}
 8005466:	b003      	add	sp, #12
 8005468:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        {
            return_value = OPTIGA_CRYPT_ERROR_INSTANCE_IN_USE;
            break;
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 800546c:	f04f 0901 	mov.w	r9, #1
 8005470:	f8a0 902c 	strh.w	r9, [r0, #44]	; 0x2c
        p_params = (optiga_verify_sign_params_t *)&(me->params.optiga_verify_sign_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_crypt_params_t));
 8005474:	2100      	movs	r1, #0
 8005476:	2220      	movs	r2, #32
 8005478:	9301      	str	r3, [sp, #4]
 800547a:	f7ff fd0b 	bl	8004e94 <pal_os_memset>

        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 800547e:	6a20      	ldr	r0, [r4, #32]
 8005480:	f894 102e 	ldrb.w	r1, [r4, #46]	; 0x2e
 8005484:	2200      	movs	r2, #0
 8005486:	f003 fb53 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 800548a:	464a      	mov	r2, r9
 800548c:	6a20      	ldr	r0, [r4, #32]
 800548e:	f894 102f 	ldrb.w	r1, [r4, #47]	; 0x2f
 8005492:	f003 fb4d 	bl	8008b30 <optiga_cmd_set_shielded_connection_option>
        p_params->p_digest = p_digest;
        p_params->digest_length = digest_length;
        p_params->p_signature = p_signature;
 8005496:	9b01      	ldr	r3, [sp, #4]
 8005498:	60a3      	str	r3, [r4, #8]
        p_params = (optiga_verify_sign_params_t *)&(me->params.optiga_verify_sign_params);
        pal_os_memset(&me->params,0x00,sizeof(optiga_crypt_params_t));

        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
        p_params->p_digest = p_digest;
 800549a:	6025      	str	r5, [r4, #0]
        p_params->digest_length = digest_length;
 800549c:	f884 8004 	strb.w	r8, [r4, #4]
        p_params->p_signature = p_signature;
        p_params->signature_length = signature_length;
 80054a0:	81a7      	strh	r7, [r4, #12]
        p_params->public_key_source_type = public_key_source_type;
 80054a2:	73a6      	strb	r6, [r4, #14]

        if (OPTIGA_CRYPT_OID_DATA == public_key_source_type)
        {
            p_params->certificate_oid = *((uint16_t *)p_public_key);
 80054a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
        p_params->digest_length = digest_length;
        p_params->p_signature = p_signature;
        p_params->signature_length = signature_length;
        p_params->public_key_source_type = public_key_source_type;

        if (OPTIGA_CRYPT_OID_DATA == public_key_source_type)
 80054a6:	b156      	cbz	r6, 80054be <optiga_crypt_ecdsa_verify+0x9a>
        {
            p_params->certificate_oid = *((uint16_t *)p_public_key);
        }
        else
        {
            p_params->public_key = (public_key_from_host_t *)p_public_key;
 80054a8:	6123      	str	r3, [r4, #16]
        }

        return_value = optiga_cmd_verify_sign(me->my_cmd,
 80054aa:	6a20      	ldr	r0, [r4, #32]
 80054ac:	2111      	movs	r1, #17
 80054ae:	4622      	mov	r2, r4
 80054b0:	f003 fc7c 	bl	8008dac <optiga_cmd_verify_sign>
                                             (uint8_t)cmd_param,
                                             (optiga_verify_sign_params_t *)p_params);
        if (OPTIGA_LIB_SUCCESS != return_value)
 80054b4:	2800      	cmp	r0, #0
 80054b6:	d0ce      	beq.n	8005456 <optiga_crypt_ecdsa_verify+0x32>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 80054b8:	2300      	movs	r3, #0
 80054ba:	85a3      	strh	r3, [r4, #44]	; 0x2c
 80054bc:	e7cb      	b.n	8005456 <optiga_crypt_ecdsa_verify+0x32>
        p_params->signature_length = signature_length;
        p_params->public_key_source_type = public_key_source_type;

        if (OPTIGA_CRYPT_OID_DATA == public_key_source_type)
        {
            p_params->certificate_oid = *((uint16_t *)p_public_key);
 80054be:	881b      	ldrh	r3, [r3, #0]
 80054c0:	82a3      	strh	r3, [r4, #20]
 80054c2:	e7f2      	b.n	80054aa <optiga_crypt_ecdsa_verify+0x86>

080054c4 <ifx_i2c_tl_event_handler>:
//                        but as per the function signature those 2 parameter should be passed"
void ifx_i2c_tl_event_handler(ifx_i2c_context_t * p_ctx,
                              optiga_lib_status_t event,
                              const uint8_t * p_data,
                              uint16_t data_len)
{
 80054c4:	b538      	push	{r3, r4, r5, lr}
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
 80054c6:	6983      	ldr	r3, [r0, #24]
//                        but as per the function signature those 2 parameter should be passed"
void ifx_i2c_tl_event_handler(ifx_i2c_context_t * p_ctx,
                              optiga_lib_status_t event,
                              const uint8_t * p_data,
                              uint16_t data_len)
{
 80054c8:	4604      	mov	r4, r0
 80054ca:	460d      	mov	r5, r1
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
 80054cc:	b10b      	cbz	r3, 80054d2 <ifx_i2c_tl_event_handler+0xe>
    {
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
 80054ce:	69c0      	ldr	r0, [r0, #28]
 80054d0:	4798      	blx	r3
    }
    p_ctx->close_state = event;
    p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
    switch (p_ctx->state)
 80054d2:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
    {
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
    }
    p_ctx->close_state = event;
 80054d6:	85a5      	strh	r5, [r4, #44]	; 0x2c
    p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 80054d8:	2204      	movs	r2, #4
    switch (p_ctx->state)
 80054da:	2b01      	cmp	r3, #1
    if (NULL != p_ctx->upper_layer_event_handler)
    {
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
    }
    p_ctx->close_state = event;
    p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 80054dc:	f884 2029 	strb.w	r2, [r4, #41]	; 0x29
    switch (p_ctx->state)
 80054e0:	d103      	bne.n	80054ea <ifx_i2c_tl_event_handler+0x26>
    {
        case IFX_I2C_STATE_UNINIT:
        {
            if (IFX_I2C_STACK_SUCCESS == event)
 80054e2:	b915      	cbnz	r5, 80054ea <ifx_i2c_tl_event_handler+0x26>
            {
                p_ctx->state = IFX_I2C_STATE_IDLE;
 80054e4:	2302      	movs	r3, #2
 80054e6:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 80054ea:	bd38      	pop	{r3, r4, r5, pc}

080054ec <ifx_i2c_init>:
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
    }
}
#endif
_STATIC_H optiga_lib_status_t ifx_i2c_init(ifx_i2c_context_t * p_ifx_i2c_context)
{
 80054ec:	b510      	push	{r4, lr}
    optiga_lib_status_t api_status = IFX_I2C_STACK_ERROR;

    if (((uint8_t)IFX_I2C_WARM_RESET == p_ifx_i2c_context->reset_type) ||
 80054ee:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
 80054f2:	2b02      	cmp	r3, #2
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
    }
}
#endif
_STATIC_H optiga_lib_status_t ifx_i2c_init(ifx_i2c_context_t * p_ifx_i2c_context)
{
 80054f4:	4604      	mov	r4, r0
    optiga_lib_status_t api_status = IFX_I2C_STACK_ERROR;

    if (((uint8_t)IFX_I2C_WARM_RESET == p_ifx_i2c_context->reset_type) ||
 80054f6:	d00b      	beq.n	8005510 <ifx_i2c_init+0x24>
 80054f8:	b99b      	cbnz	r3, 8005522 <ifx_i2c_init+0x36>
        ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type))
    {
        switch (p_ifx_i2c_context->reset_state)
 80054fa:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 80054fe:	2bb2      	cmp	r3, #178	; 0xb2
 8005500:	d017      	beq.n	8005532 <ifx_i2c_init+0x46>
 8005502:	2bb3      	cmp	r3, #179	; 0xb3
 8005504:	d03b      	beq.n	800557e <ifx_i2c_init+0x92>
 8005506:	2bb1      	cmp	r3, #177	; 0xb1
 8005508:	d026      	beq.n	8005558 <ifx_i2c_init+0x6c>
    }
}
#endif
_STATIC_H optiga_lib_status_t ifx_i2c_init(ifx_i2c_context_t * p_ifx_i2c_context)
{
    optiga_lib_status_t api_status = IFX_I2C_STACK_ERROR;
 800550a:	f44f 7081 	mov.w	r0, #258	; 0x102
 800550e:	bd10      	pop	{r4, pc}

    if (((uint8_t)IFX_I2C_WARM_RESET == p_ifx_i2c_context->reset_type) ||
        ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type))
    {
        switch (p_ifx_i2c_context->reset_state)
 8005510:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 8005514:	2bb2      	cmp	r3, #178	; 0xb2
 8005516:	d00f      	beq.n	8005538 <ifx_i2c_init+0x4c>
 8005518:	2bb3      	cmp	r3, #179	; 0xb3
 800551a:	d030      	beq.n	800557e <ifx_i2c_init+0x92>
 800551c:	2bb1      	cmp	r3, #177	; 0xb1
 800551e:	d1f4      	bne.n	800550a <ifx_i2c_init+0x1e>
 8005520:	e01d      	b.n	800555e <ifx_i2c_init+0x72>
        }
    }
    //soft reset
    else
    {
        p_ifx_i2c_context->pl.request_soft_reset = (uint8_t)TRUE;    //Soft reset
 8005522:	2301      	movs	r3, #1
 8005524:	f880 31ad 	strb.w	r3, [r0, #429]	; 0x1ad
#ifndef OPTIGA_COMMS_SHIELDED_CONNECTION
        api_status = ifx_i2c_tl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
#else
        api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
 8005528:	4918      	ldr	r1, [pc, #96]	; (800558c <ifx_i2c_init+0xa0>)
#endif
    }

    return (api_status);
}
 800552a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    {
        p_ifx_i2c_context->pl.request_soft_reset = (uint8_t)TRUE;    //Soft reset
#ifndef OPTIGA_COMMS_SHIELDED_CONNECTION
        api_status = ifx_i2c_tl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
#else
        api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
 800552e:	f001 bdb9 	b.w	80070a4 <ifx_i2c_prl_init>
            case IFX_I2C_STATE_RESET_PIN_HIGH:
            {
                // Setting the Vdd & Reset pin to high
                if ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type)
                {
                    pal_gpio_set_high(p_ifx_i2c_context->p_slave_vdd_pin);
 8005532:	68a0      	ldr	r0, [r4, #8]
 8005534:	f7ff fa92 	bl	8004a5c <pal_gpio_set_high>
                }
                pal_gpio_set_high(p_ifx_i2c_context->p_slave_reset_pin);
 8005538:	68e0      	ldr	r0, [r4, #12]
 800553a:	f7ff fa8f 	bl	8004a5c <pal_gpio_set_high>
                p_ifx_i2c_context->reset_state = IFX_I2C_STATE_RESET_INIT;
 800553e:	23b3      	movs	r3, #179	; 0xb3
 8005540:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
                pal_os_event_register_callback_oneshot(p_ifx_i2c_context->pal_os_event_ctx,
 8005544:	f8d4 04d0 	ldr.w	r0, [r4, #1232]	; 0x4d0
 8005548:	4911      	ldr	r1, [pc, #68]	; (8005590 <ifx_i2c_init+0xa4>)
 800554a:	4622      	mov	r2, r4
 800554c:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8005550:	f7ff fc84 	bl	8004e5c <pal_os_event_register_callback_oneshot>
                                                       (register_callback)ifx_i2c_init,
                                                       (void * )p_ifx_i2c_context,
                                                       STARTUP_TIME_MSEC);
                api_status = IFX_I2C_STACK_SUCCESS;
 8005554:	2000      	movs	r0, #0
                break;
 8005556:	bd10      	pop	{r4, pc}
            case IFX_I2C_STATE_RESET_PIN_LOW:
            {
                // Setting the Vdd & Reset pin to low
                if ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type)
                {
                    pal_gpio_set_low(p_ifx_i2c_context->p_slave_vdd_pin);
 8005558:	68a0      	ldr	r0, [r4, #8]
 800555a:	f7ff fa89 	bl	8004a70 <pal_gpio_set_low>
                }
                pal_gpio_set_low(p_ifx_i2c_context->p_slave_reset_pin);
 800555e:	68e0      	ldr	r0, [r4, #12]
 8005560:	f7ff fa86 	bl	8004a70 <pal_gpio_set_low>
                p_ifx_i2c_context->reset_state = IFX_I2C_STATE_RESET_PIN_HIGH;
 8005564:	23b2      	movs	r3, #178	; 0xb2
 8005566:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
                pal_os_event_register_callback_oneshot(p_ifx_i2c_context->pal_os_event_ctx,
 800556a:	f8d4 04d0 	ldr.w	r0, [r4, #1232]	; 0x4d0
 800556e:	4908      	ldr	r1, [pc, #32]	; (8005590 <ifx_i2c_init+0xa4>)
 8005570:	4622      	mov	r2, r4
 8005572:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8005576:	f7ff fc71 	bl	8004e5c <pal_os_event_register_callback_oneshot>
                                                       (register_callback)ifx_i2c_init,
                                                       (void * )p_ifx_i2c_context,
                                                       RESET_LOW_TIME_MSEC);
                api_status = IFX_I2C_STACK_SUCCESS;
 800557a:	2000      	movs	r0, #0
                break;
 800557c:	bd10      	pop	{r4, pc}
            {
                //Frequency and frame size negotiation
#ifndef OPTIGA_COMMS_SHIELDED_CONNECTION
                api_status = ifx_i2c_tl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
#else
                api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
 800557e:	4620      	mov	r0, r4
 8005580:	4902      	ldr	r1, [pc, #8]	; (800558c <ifx_i2c_init+0xa0>)
        api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
#endif
    }

    return (api_status);
}
 8005582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            {
                //Frequency and frame size negotiation
#ifndef OPTIGA_COMMS_SHIELDED_CONNECTION
                api_status = ifx_i2c_tl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
#else
                api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
 8005586:	f001 bd8d 	b.w	80070a4 <ifx_i2c_prl_init>
 800558a:	bf00      	nop
 800558c:	080054c5 	.word	0x080054c5
 8005590:	080054ed 	.word	0x080054ed

08005594 <ifx_i2c_prl_close_event_handler>:
//                        but as per the function signature those 2 parameter should be passed"
_STATIC_H void ifx_i2c_prl_close_event_handler(ifx_i2c_context_t * p_ctx,
                                               optiga_lib_status_t event,
                                               const uint8_t * p_data,
                                               uint16_t data_len)
{
 8005594:	b510      	push	{r4, lr}
    p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
    switch (p_ctx->state)
 8005596:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
_STATIC_H void ifx_i2c_prl_close_event_handler(ifx_i2c_context_t * p_ctx,
                                               optiga_lib_status_t event,
                                               const uint8_t * p_data,
                                               uint16_t data_len)
{
    p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 800559a:	2204      	movs	r2, #4
    switch (p_ctx->state)
 800559c:	2b01      	cmp	r3, #1
//                        but as per the function signature those 2 parameter should be passed"
_STATIC_H void ifx_i2c_prl_close_event_handler(ifx_i2c_context_t * p_ctx,
                                               optiga_lib_status_t event,
                                               const uint8_t * p_data,
                                               uint16_t data_len)
{
 800559e:	b082      	sub	sp, #8
 80055a0:	4604      	mov	r4, r0
    p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 80055a2:	f880 2029 	strb.w	r2, [r0, #41]	; 0x29
    switch (p_ctx->state)
 80055a6:	d006      	beq.n	80055b6 <ifx_i2c_prl_close_event_handler+0x22>
        }
        default:
            break;
    }
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
 80055a8:	69a3      	ldr	r3, [r4, #24]
 80055aa:	b193      	cbz	r3, 80055d2 <ifx_i2c_prl_close_event_handler+0x3e>
    {
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
 80055ac:	69e0      	ldr	r0, [r4, #28]
    }
}
 80055ae:	b002      	add	sp, #8
 80055b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            break;
    }
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
    {
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
 80055b4:	4718      	bx	r3
    switch (p_ctx->state)
    {
        case IFX_I2C_STATE_UNINIT:
        {
            //lint --e{534} suppress "Error handling is not required so return value is not checked"
            pal_i2c_deinit(p_ctx->p_pal_i2c_ctx);
 80055b6:	6900      	ldr	r0, [r0, #16]
 80055b8:	9101      	str	r1, [sp, #4]
 80055ba:	f7ff fb03 	bl	8004bc4 <pal_i2c_deinit>
            // Also power off the device
            pal_gpio_set_low(p_ctx->p_slave_vdd_pin);
 80055be:	68a0      	ldr	r0, [r4, #8]
 80055c0:	f7ff fa56 	bl	8004a70 <pal_gpio_set_low>
            pal_gpio_set_low(p_ctx->p_slave_reset_pin);
 80055c4:	68e0      	ldr	r0, [r4, #12]
 80055c6:	f7ff fa53 	bl	8004a70 <pal_gpio_set_low>
        }
        default:
            break;
    }
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
 80055ca:	69a3      	ldr	r3, [r4, #24]
        {
            //lint --e{534} suppress "Error handling is not required so return value is not checked"
            pal_i2c_deinit(p_ctx->p_pal_i2c_ctx);
            // Also power off the device
            pal_gpio_set_low(p_ctx->p_slave_vdd_pin);
            pal_gpio_set_low(p_ctx->p_slave_reset_pin);
 80055cc:	9901      	ldr	r1, [sp, #4]
        }
        default:
            break;
    }
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d1ec      	bne.n	80055ac <ifx_i2c_prl_close_event_handler+0x18>
    {
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
    }
}
 80055d2:	b002      	add	sp, #8
 80055d4:	bd10      	pop	{r4, pc}
 80055d6:	bf00      	nop

080055d8 <ifx_i2c_open>:
                                                          uint8_t slave_address,
                                                          uint8_t storage_type);
/// @endcond

optiga_lib_status_t ifx_i2c_open(ifx_i2c_context_t * p_ctx)
{
 80055d8:	b538      	push	{r3, r4, r5, lr}
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;

    //If api status is not busy, proceed
    if ((IFX_I2C_STATUS_BUSY != p_ctx->status))
 80055da:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 80055de:	2b03      	cmp	r3, #3
 80055e0:	d102      	bne.n	80055e8 <ifx_i2c_open+0x10>
                                                          uint8_t storage_type);
/// @endcond

optiga_lib_status_t ifx_i2c_open(ifx_i2c_context_t * p_ctx)
{
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 80055e2:	f44f 7081 	mov.w	r0, #258	; 0x102
                p_ctx->status = IFX_I2C_STATUS_BUSY;
            }
        }while(FALSE);
    }
    return (api_status);
}
 80055e6:	bd38      	pop	{r3, r4, r5, pc}
    //If api status is not busy, proceed
    if ((IFX_I2C_STATUS_BUSY != p_ctx->status))
    {
        do
        {
            p_ctx->p_pal_i2c_ctx->p_upper_layer_ctx = p_ctx;
 80055e8:	6903      	ldr	r3, [r0, #16]
 80055ea:	4604      	mov	r4, r0
            p_ctx->reset_type = OPTIGA_COMMS_DEFAULT_RESET_TYPE;
            if(p_ctx->reset_type > (uint8_t)IFX_I2C_WARM_RESET)
            {
                break;
            }
            p_ctx->reset_state = IFX_I2C_STATE_RESET_PIN_LOW;
 80055ec:	22b1      	movs	r2, #177	; 0xb1
            case IFX_I2C_STATE_RESET_PIN_LOW:
            {
                // Setting the Vdd & Reset pin to low
                if ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type)
                {
                    pal_gpio_set_low(p_ifx_i2c_context->p_slave_vdd_pin);
 80055ee:	6880      	ldr	r0, [r0, #8]
    //If api status is not busy, proceed
    if ((IFX_I2C_STATUS_BUSY != p_ctx->status))
    {
        do
        {
            p_ctx->p_pal_i2c_ctx->p_upper_layer_ctx = p_ctx;
 80055f0:	609c      	str	r4, [r3, #8]
            p_ctx->reset_type = OPTIGA_COMMS_DEFAULT_RESET_TYPE;
 80055f2:	2500      	movs	r5, #0
            if(p_ctx->reset_type > (uint8_t)IFX_I2C_WARM_RESET)
            {
                break;
            }
            p_ctx->reset_state = IFX_I2C_STATE_RESET_PIN_LOW;
            p_ctx->do_pal_init = TRUE;
 80055f4:	2301      	movs	r3, #1
            p_ctx->reset_type = OPTIGA_COMMS_DEFAULT_RESET_TYPE;
            if(p_ctx->reset_type > (uint8_t)IFX_I2C_WARM_RESET)
            {
                break;
            }
            p_ctx->reset_state = IFX_I2C_STATE_RESET_PIN_LOW;
 80055f6:	f884 202a 	strb.w	r2, [r4, #42]	; 0x2a
            p_ctx->do_pal_init = TRUE;
 80055fa:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
            p_ctx->state = IFX_I2C_STATE_UNINIT;
 80055fe:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
    if ((IFX_I2C_STATUS_BUSY != p_ctx->status))
    {
        do
        {
            p_ctx->p_pal_i2c_ctx->p_upper_layer_ctx = p_ctx;
            p_ctx->reset_type = OPTIGA_COMMS_DEFAULT_RESET_TYPE;
 8005602:	f884 502e 	strb.w	r5, [r4, #46]	; 0x2e
            case IFX_I2C_STATE_RESET_PIN_LOW:
            {
                // Setting the Vdd & Reset pin to low
                if ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type)
                {
                    pal_gpio_set_low(p_ifx_i2c_context->p_slave_vdd_pin);
 8005606:	f7ff fa33 	bl	8004a70 <pal_gpio_set_low>
                }
                pal_gpio_set_low(p_ifx_i2c_context->p_slave_reset_pin);
 800560a:	68e0      	ldr	r0, [r4, #12]
 800560c:	f7ff fa30 	bl	8004a70 <pal_gpio_set_low>
                p_ifx_i2c_context->reset_state = IFX_I2C_STATE_RESET_PIN_HIGH;
 8005610:	23b2      	movs	r3, #178	; 0xb2
 8005612:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
                pal_os_event_register_callback_oneshot(p_ifx_i2c_context->pal_os_event_ctx,
 8005616:	f8d4 04d0 	ldr.w	r0, [r4, #1232]	; 0x4d0
 800561a:	4905      	ldr	r1, [pc, #20]	; (8005630 <ifx_i2c_open+0x58>)
 800561c:	4622      	mov	r2, r4
 800561e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8005622:	f7ff fc1b 	bl	8004e5c <pal_os_event_register_callback_oneshot>
            p_ctx->state = IFX_I2C_STATE_UNINIT;

            api_status = ifx_i2c_init(p_ctx);
            if (IFX_I2C_STACK_SUCCESS == api_status)
            {
                p_ctx->status = IFX_I2C_STATUS_BUSY;
 8005626:	2303      	movs	r3, #3
 8005628:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
            }
            p_ctx->reset_state = IFX_I2C_STATE_RESET_PIN_LOW;
            p_ctx->do_pal_init = TRUE;
            p_ctx->state = IFX_I2C_STATE_UNINIT;

            api_status = ifx_i2c_init(p_ctx);
 800562c:	4628      	mov	r0, r5
 800562e:	bd38      	pop	{r3, r4, r5, pc}
 8005630:	080054ed 	.word	0x080054ed

08005634 <ifx_i2c_transceive>:
optiga_lib_status_t ifx_i2c_transceive(ifx_i2c_context_t * p_ctx,
                                       const uint8_t * p_tx_data,
                                       uint16_t tx_data_length,
                                       uint8_t * p_rx_buffer,
                                       uint16_t * p_rx_buffer_len)
{
 8005634:	b570      	push	{r4, r5, r6, lr}
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
    // Proceed, if not busy and in idle state
    if ((IFX_I2C_STATE_IDLE == p_ctx->state) && (IFX_I2C_STATUS_BUSY != p_ctx->status))
 8005636:	f890 5028 	ldrb.w	r5, [r0, #40]	; 0x28
 800563a:	2d02      	cmp	r5, #2
optiga_lib_status_t ifx_i2c_transceive(ifx_i2c_context_t * p_ctx,
                                       const uint8_t * p_tx_data,
                                       uint16_t tx_data_length,
                                       uint8_t * p_rx_buffer,
                                       uint16_t * p_rx_buffer_len)
{
 800563c:	b082      	sub	sp, #8
 800563e:	4604      	mov	r4, r0
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
    // Proceed, if not busy and in idle state
    if ((IFX_I2C_STATE_IDLE == p_ctx->state) && (IFX_I2C_STATUS_BUSY != p_ctx->status))
 8005640:	d003      	beq.n	800564a <ifx_i2c_transceive+0x16>
                                       const uint8_t * p_tx_data,
                                       uint16_t tx_data_length,
                                       uint8_t * p_rx_buffer,
                                       uint16_t * p_rx_buffer_len)
{
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 8005642:	f44f 7081 	mov.w	r0, #258	; 0x102
        {
            p_ctx->status = IFX_I2C_STATUS_BUSY;
        }
    }
    return (api_status);
}
 8005646:	b002      	add	sp, #8
 8005648:	bd70      	pop	{r4, r5, r6, pc}
                                       uint8_t * p_rx_buffer,
                                       uint16_t * p_rx_buffer_len)
{
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
    // Proceed, if not busy and in idle state
    if ((IFX_I2C_STATE_IDLE == p_ctx->state) && (IFX_I2C_STATUS_BUSY != p_ctx->status))
 800564a:	f890 5029 	ldrb.w	r5, [r0, #41]	; 0x29
 800564e:	2d03      	cmp	r5, #3
 8005650:	d0f7      	beq.n	8005642 <ifx_i2c_transceive+0xe>
    {
        p_ctx->p_upper_layer_rx_buffer = p_rx_buffer;
        p_ctx->p_upper_layer_rx_buffer_len = p_rx_buffer_len;
 8005652:	9d06      	ldr	r5, [sp, #24]
{
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
    // Proceed, if not busy and in idle state
    if ((IFX_I2C_STATE_IDLE == p_ctx->state) && (IFX_I2C_STATUS_BUSY != p_ctx->status))
    {
        p_ctx->p_upper_layer_rx_buffer = p_rx_buffer;
 8005654:	6223      	str	r3, [r4, #32]
        p_ctx->p_upper_layer_rx_buffer_len = p_rx_buffer_len;
 8005656:	6245      	str	r5, [r0, #36]	; 0x24
        if (IFX_I2C_STACK_SUCCESS == api_status)
        {
            p_ctx->status = IFX_I2C_STATUS_BUSY;
        }
#else
        api_status = ifx_i2c_prl_transceive(p_ctx,
 8005658:	9500      	str	r5, [sp, #0]
 800565a:	f001 fd77 	bl	800714c <ifx_i2c_prl_transceive>
                                         (uint8_t * )p_tx_data,
                                         tx_data_length,
                                         (uint8_t * )p_rx_buffer,
                                         p_rx_buffer_len);
#endif
        if ((IFX_I2C_STACK_SUCCESS == api_status) && (IFX_I2C_STACK_SUCCESS == p_ctx->close_state))
 800565e:	2800      	cmp	r0, #0
 8005660:	d1f1      	bne.n	8005646 <ifx_i2c_transceive+0x12>
 8005662:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1ee      	bne.n	8005646 <ifx_i2c_transceive+0x12>
        {
            p_ctx->status = IFX_I2C_STATUS_BUSY;
 8005668:	2303      	movs	r3, #3
 800566a:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
 800566e:	e7ea      	b.n	8005646 <ifx_i2c_transceive+0x12>

08005670 <ifx_i2c_close>:
    return (api_status);
}


optiga_lib_status_t ifx_i2c_close(ifx_i2c_context_t * p_ctx)
{
 8005670:	b538      	push	{r3, r4, r5, lr}
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
    // Proceed, if not busy and in idle state
    if (IFX_I2C_STATUS_BUSY != p_ctx->status)
 8005672:	f890 2029 	ldrb.w	r2, [r0, #41]	; 0x29
 8005676:	2a03      	cmp	r2, #3
 8005678:	d103      	bne.n	8005682 <ifx_i2c_close+0x12>
}


optiga_lib_status_t ifx_i2c_close(ifx_i2c_context_t * p_ctx)
{
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 800567a:	f44f 7581 	mov.w	r5, #258	; 0x102
        p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
#endif

    }
    return (api_status);
}
 800567e:	4628      	mov	r0, r5
 8005680:	bd38      	pop	{r3, r4, r5, pc}
    if (IFX_I2C_STATUS_BUSY != p_ctx->status)
    {
        api_status = IFX_I2C_STACK_SUCCESS;

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        p_ctx->close_state = IFX_I2C_STACK_ERROR;
 8005682:	f44f 7281 	mov.w	r2, #258	; 0x102
        p_ctx->state = IFX_I2C_STATE_UNINIT;
 8005686:	2301      	movs	r3, #1
    if (IFX_I2C_STATUS_BUSY != p_ctx->status)
    {
        api_status = IFX_I2C_STACK_SUCCESS;

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        p_ctx->close_state = IFX_I2C_STACK_ERROR;
 8005688:	8582      	strh	r2, [r0, #44]	; 0x2c
        p_ctx->state = IFX_I2C_STATE_UNINIT;
 800568a:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
        //lint --e{838} suppress "Previous value of api_status is needed for scenario when shielded connection is disabled"
        api_status = ifx_i2c_prl_close(p_ctx, ifx_i2c_prl_close_event_handler);
 800568e:	490a      	ldr	r1, [pc, #40]	; (80056b8 <ifx_i2c_close+0x48>)
 8005690:	4604      	mov	r4, r0
 8005692:	f001 fd31 	bl	80070f8 <ifx_i2c_prl_close>
        if (IFX_I2C_STACK_ERROR == api_status)
 8005696:	f5b0 7f81 	cmp.w	r0, #258	; 0x102

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        p_ctx->close_state = IFX_I2C_STACK_ERROR;
        p_ctx->state = IFX_I2C_STATE_UNINIT;
        //lint --e{838} suppress "Previous value of api_status is needed for scenario when shielded connection is disabled"
        api_status = ifx_i2c_prl_close(p_ctx, ifx_i2c_prl_close_event_handler);
 800569a:	4605      	mov	r5, r0
        if (IFX_I2C_STACK_ERROR == api_status)
 800569c:	d1ef      	bne.n	800567e <ifx_i2c_close+0xe>
        {
            //lint --e{534} suppress "Error handling is not required so return value is not checked"
            pal_i2c_deinit(p_ctx->p_pal_i2c_ctx);
 800569e:	6920      	ldr	r0, [r4, #16]
 80056a0:	f7ff fa90 	bl	8004bc4 <pal_i2c_deinit>
            // Also power off the device
            pal_gpio_set_low(p_ctx->p_slave_vdd_pin);
 80056a4:	68a0      	ldr	r0, [r4, #8]
 80056a6:	f7ff f9e3 	bl	8004a70 <pal_gpio_set_low>
            pal_gpio_set_low(p_ctx->p_slave_reset_pin);
 80056aa:	68e0      	ldr	r0, [r4, #12]
 80056ac:	f7ff f9e0 	bl	8004a70 <pal_gpio_set_low>
            p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 80056b0:	2304      	movs	r3, #4
 80056b2:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
 80056b6:	e7e2      	b.n	800567e <ifx_i2c_close+0xe>
 80056b8:	08005595 	.word	0x08005595

080056bc <ifx_i2c_pl_event_handler>:

_STATIC_H void ifx_i2c_pl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 80056bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056c0:	b087      	sub	sp, #28
    uint8_t current_event;
    uint8_t ftype = 0;
    uint8_t continue_state_machine = TRUE;
    uint16_t packet_len = 0;
    uint16_t crc_received = 0;
    uint16_t crc_calculated = 0;
 80056c2:	2400      	movs	r4, #0
 80056c4:	f1a3 0a03 	sub.w	sl, r3, #3

_STATIC_H void ifx_i2c_pl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 80056c8:	469b      	mov	fp, r3
 80056ca:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
    uint8_t seqctr = 0;
    uint8_t current_event;
    uint8_t ftype = 0;
    uint8_t continue_state_machine = TRUE;
    uint16_t packet_len = 0;
    uint16_t crc_received = 0;
 80056ce:	9400      	str	r4, [sp, #0]

_STATIC_H void ifx_i2c_pl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 80056d0:	4605      	mov	r5, r0
 80056d2:	4690      	mov	r8, r2
 80056d4:	4689      	mov	r9, r1
 80056d6:	fa12 fa8a 	uxtah	sl, r2, sl
    uint8_t ack_nr = 0;
    uint8_t seqctr = 0;
    uint8_t current_event;
    uint8_t ftype = 0;
    uint8_t continue_state_machine = TRUE;
    uint16_t packet_len = 0;
 80056da:	9402      	str	r4, [sp, #8]
                                        uint16_t data_len)
{
    uint8_t fctr = 0;
    uint8_t fr_nr = 0;
    uint8_t ack_nr = 0;
    uint8_t seqctr = 0;
 80056dc:	9401      	str	r4, [sp, #4]
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
    uint8_t fctr = 0;
    uint8_t fr_nr = 0;
    uint8_t ack_nr = 0;
 80056de:	9404      	str	r4, [sp, #16]
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
    uint8_t fctr = 0;
    uint8_t fr_nr = 0;
 80056e0:	9403      	str	r4, [sp, #12]
    uint16_t crc_received = 0;
    uint16_t crc_calculated = 0;
    LOG_DL("[IFX-DL]: #Enter DL Handler\n");
    do
    {
        if ((IFX_I2C_FATAL_ERROR == event) && (DL_STATE_IDLE != p_ctx->dl.state))
 80056e2:	f5b9 7f83 	cmp.w	r9, #262	; 0x106
 80056e6:	d021      	beq.n	800572c <ifx_i2c_pl_event_handler+0x70>
        {    // Exit in case of fatal error
            LOG_DL("[IFX-DL]: Fatal error received\n");
            p_ctx->dl.state = DL_STATE_ERROR;
        }
        switch (p_ctx->dl.state)
 80056e8:	3b01      	subs	r3, #1
 80056ea:	2b0a      	cmp	r3, #10
 80056ec:	f200 814a 	bhi.w	8005984 <ifx_i2c_pl_event_handler+0x2c8>
 80056f0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80056f4:	01360154 	.word	0x01360154
 80056f8:	00db00f4 	.word	0x00db00f4
 80056fc:	005c009b 	.word	0x005c009b
 8005700:	00220148 	.word	0x00220148
 8005704:	004b0053 	.word	0x004b0053
 8005708:	000b      	.short	0x000b
            {
                LOG_DL("[IFX-DL]: Control Frame Received\n");
                // Except Re-Sync, Discard Control frame when in receiver mode
                // Discard Re-Sync in transmission mode
                //lint --e{514} suppress "Refer the above comment for the explaination of this check"
                if ((p_ctx->dl.action_rx_only) ^ (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr))
 800570a:	9a01      	ldr	r2, [sp, #4]
 800570c:	f895 3063 	ldrb.w	r3, [r5, #99]	; 0x63
 8005710:	f1a2 0202 	sub.w	r2, r2, #2
 8005714:	fab2 f282 	clz	r2, r2
 8005718:	0952      	lsrs	r2, r2, #5
 800571a:	4293      	cmp	r3, r2
 800571c:	f000 81d2 	beq.w	8005ac4 <ifx_i2c_pl_event_handler+0x408>
                {
                    //If control frame already received for data frame, ignore any received control frame
                    LOG_DL("[IFX-DL]: CF in receiver mode,Discard\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8005720:	2309      	movs	r3, #9
    uint16_t crc_received = 0;
    uint16_t crc_calculated = 0;
    LOG_DL("[IFX-DL]: #Enter DL Handler\n");
    do
    {
        if ((IFX_I2C_FATAL_ERROR == event) && (DL_STATE_IDLE != p_ctx->dl.state))
 8005722:	f5b9 7f83 	cmp.w	r9, #262	; 0x106
                //lint --e{514} suppress "Refer the above comment for the explaination of this check"
                if ((p_ctx->dl.action_rx_only) ^ (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr))
                {
                    //If control frame already received for data frame, ignore any received control frame
                    LOG_DL("[IFX-DL]: CF in receiver mode,Discard\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8005726:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
    uint16_t crc_received = 0;
    uint16_t crc_calculated = 0;
    LOG_DL("[IFX-DL]: #Enter DL Handler\n");
    do
    {
        if ((IFX_I2C_FATAL_ERROR == event) && (DL_STATE_IDLE != p_ctx->dl.state))
 800572a:	d1dd      	bne.n	80056e8 <ifx_i2c_pl_event_handler+0x2c>
 800572c:	2b01      	cmp	r3, #1
 800572e:	f000 8140 	beq.w	80059b2 <ifx_i2c_pl_event_handler+0x2f6>
        {    // Exit in case of fatal error
            LOG_DL("[IFX-DL]: Fatal error received\n");
            p_ctx->dl.state = DL_STATE_ERROR;
 8005732:	2308      	movs	r3, #8
 8005734:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
                }
            }
            break;
            case DL_STATE_ERROR:
            {
                if (0 == p_ctx->dl.resynced)
 8005738:	f895 3066 	ldrb.w	r3, [r5, #102]	; 0x66
 800573c:	2b00      	cmp	r3, #0
 800573e:	f040 813a 	bne.w	80059b6 <ifx_i2c_pl_event_handler+0x2fa>
                {
                    p_ctx->dl.error = 1;
 8005742:	2301      	movs	r3, #1
 8005744:	f885 3065 	strb.w	r3, [r5, #101]	; 0x65
    p_buffer = p_ctx->dl.p_tx_frame_buffer;
    if (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr_value)
    {
        ack_nr = 0;
        // Use rx buffer to send resync
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
 8005748:	6f69      	ldr	r1, [r5, #116]	; 0x74

_STATIC_H optiga_lib_status_t ifx_i2c_dl_resync(ifx_i2c_context_t * p_ctx)
{
    optiga_lib_status_t api_status;
    // Reset tx and rx counters
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 800574a:	2303      	movs	r3, #3
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 800574c:	2400      	movs	r4, #0
{
    optiga_lib_status_t api_status;
    // Reset tx and rx counters
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
    p_ctx->dl.resynced = 1;
 800574e:	f04f 0e01 	mov.w	lr, #1
    LOG_DL("[IFX-DL]: Send Re-Sync Frame\n");
    p_ctx->dl.state = DL_STATE_RESEND;
 8005752:	2205      	movs	r2, #5
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
    p_buffer[4 + frame_len] = (uint8_t)crc;
 8005754:	209a      	movs	r0, #154	; 0x9a
        p_ctx->dl.resynced = 0;
        OPTIGA_COMMS_LOG_MESSAGE(">>>>");
    }
    else // Control frame
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
 8005756:	27c0      	movs	r7, #192	; 0xc0
    p_buffer[1] = (uint8_t)(frame_len >> 8);
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 8005758:	260a      	movs	r6, #10

_STATIC_H optiga_lib_status_t ifx_i2c_dl_resync(ifx_i2c_context_t * p_ctx)
{
    optiga_lib_status_t api_status;
    // Reset tx and rx counters
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 800575a:	f885 3061 	strb.w	r3, [r5, #97]	; 0x61
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 800575e:	f885 3062 	strb.w	r3, [r5, #98]	; 0x62
    p_ctx->dl.resynced = 1;
 8005762:	f885 e066 	strb.w	lr, [r5, #102]	; 0x66
    LOG_DL("[IFX-DL]: Send Re-Sync Frame\n");
    p_ctx->dl.state = DL_STATE_RESEND;
 8005766:	f885 2060 	strb.w	r2, [r5, #96]	; 0x60
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
    p_buffer[4 + frame_len] = (uint8_t)crc;
 800576a:	7108      	strb	r0, [r1, #4]
        p_ctx->dl.resynced = 0;
        OPTIGA_COMMS_LOG_MESSAGE(">>>>");
    }
    else // Control frame
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
 800576c:	700f      	strb	r7, [r1, #0]
    p_buffer[1] = (uint8_t)(frame_len >> 8);
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 800576e:	70ce      	strb	r6, [r1, #3]
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 8005770:	704c      	strb	r4, [r1, #1]
    p_buffer[2] = (uint8_t)frame_len;
 8005772:	708c      	strb	r4, [r1, #2]
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
    p_buffer[4 + frame_len] = (uint8_t)crc;

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 8005774:	4628      	mov	r0, r5
 8005776:	f000 fe17 	bl	80063a8 <ifx_i2c_pl_send_frame>
                {
                    LOG_DL("[IFX-DL]: Sending re-sync after fatal error\n");
                    // Send re-sync to slave on error
                    //lint --e{534} suppress "As this is last step, no effect of checking return code"
                    ifx_i2c_dl_resync(p_ctx);
                    p_ctx->dl.state = DL_STATE_ERROR;
 800577a:	2308      	movs	r3, #8
                    p_ctx->dl.error = 0;
 800577c:	f885 4065 	strb.w	r4, [r5, #101]	; 0x65
                {
                    LOG_DL("[IFX-DL]: Sending re-sync after fatal error\n");
                    // Send re-sync to slave on error
                    //lint --e{534} suppress "As this is last step, no effect of checking return code"
                    ifx_i2c_dl_resync(p_ctx);
                    p_ctx->dl.state = DL_STATE_ERROR;
 8005780:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
                continue_state_machine = FALSE;
                break;
        }
    } while (TRUE == continue_state_machine);
    LOG_DL("[IFX-DL]: #Exiting DL Handler\n");
}
 8005784:	b007      	add	sp, #28
 8005786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            }
            break;
            case DL_STATE_RX_DF:
            {
                LOG_DL("[IFX-DL]: Data Frame Received\n");
                if ((crc_received != crc_calculated) || (0 == packet_len) ||
 800578a:	9b00      	ldr	r3, [sp, #0]
 800578c:	42a3      	cmp	r3, r4
 800578e:	f000 8134 	beq.w	80059fa <ifx_i2c_pl_event_handler+0x33e>
                    (data_len != (DL_HEADER_SIZE + packet_len)) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) ||
                    (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr))
                {
                    // CRC,Length of data frame is 0/ SEQCTR has RFU/Re-sync in Data frame
                    LOG_DL("[IFX-DL]: NACK for CRC error,Data frame length is not correct,RFU in SEQCTR\n");
                    p_ctx->dl.state  = DL_STATE_NACK;
 8005792:	2306      	movs	r3, #6
 8005794:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
                    break;
 8005798:	e7a3      	b.n	80056e2 <ifx_i2c_pl_event_handler+0x26>
            }
            break;
            case DL_STATE_DISCARD:
            {
                LOG_DL("[IFX-DL]: Discard frame\n");
                p_ctx->dl.state = DL_STATE_RX;
 800579a:	2303      	movs	r3, #3
                continue_state_machine = FALSE;
                //lint --e{534} suppress "Error handling is not required so return value is not checked"
                ifx_i2c_pl_receive_frame(p_ctx);
 800579c:	4628      	mov	r0, r5
            }
            break;
            case DL_STATE_DISCARD:
            {
                LOG_DL("[IFX-DL]: Discard frame\n");
                p_ctx->dl.state = DL_STATE_RX;
 800579e:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
                continue_state_machine = FALSE;
                break;
        }
    } while (TRUE == continue_state_machine);
    LOG_DL("[IFX-DL]: #Exiting DL Handler\n");
}
 80057a2:	b007      	add	sp, #28
 80057a4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            {
                LOG_DL("[IFX-DL]: Discard frame\n");
                p_ctx->dl.state = DL_STATE_RX;
                continue_state_machine = FALSE;
                //lint --e{534} suppress "Error handling is not required so return value is not checked"
                ifx_i2c_pl_receive_frame(p_ctx);
 80057a8:	f000 be38 	b.w	800641c <ifx_i2c_pl_receive_frame>
                                                             uint16_t frame_len,
                                                             uint8_t seqctr_value,
                                                             uint8_t resend)
{
    uint16_t crc;
    uint16_t ack_nr = p_ctx->dl.rx_seq_nr;
 80057ac:	f895 3062 	ldrb.w	r3, [r5, #98]	; 0x62
    // In case of sending a NACK the next frame is referenced
    if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr_value)
    {
        ack_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
    }
    p_buffer = p_ctx->dl.p_tx_frame_buffer;
 80057b0:	6f29      	ldr	r1, [r5, #112]	; 0x70

    LOG_DL("[IFX-DL]: TX Frame len %d\n", frame_len);
    // In case of sending a NACK the next frame is referenced
    if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr_value)
    {
        ack_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 80057b2:	3301      	adds	r3, #1
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
    }

    // Set sequence control value (ACK or NACK) and referenced frame number
    //lint --e{835} suppress "DL_FCTR_ACKNR_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_buffer[0] = (uint8_t)(ack_nr << DL_FCTR_ACKNR_OFFSET);
 80057b4:	f003 0303 	and.w	r3, r3, #3
        p_ctx->dl.resynced = 0;
        OPTIGA_COMMS_LOG_MESSAGE(">>>>");
    }
    else // Control frame
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
 80057b8:	f043 04a0 	orr.w	r4, r3, #160	; 0xa0
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
    h2 = h1 & 0x0F;
 80057bc:	b29b      	uxth	r3, r3
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 80057be:	ea84 1003 	eor.w	r0, r4, r3, lsl #4
    h4 = h3 >> 4;
 80057c2:	0902      	lsrs	r2, r0, #4

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 80057c4:	ea82 0040 	eor.w	r0, r2, r0, lsl #1
 80057c8:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80057cc:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
    h2 = h1 & 0x0F;
 80057d0:	f003 060b 	and.w	r6, r3, #11
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 80057d4:	b2d8      	uxtb	r0, r3
    h2 = h1 & 0x0F;
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 80057d6:	ea80 1006 	eor.w	r0, r0, r6, lsl #4
    h4 = h3 >> 4;
 80057da:	0902      	lsrs	r2, r0, #4

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 80057dc:	ea82 0040 	eor.w	r0, r2, r0, lsl #1
 80057e0:	ea46 1000 	orr.w	r0, r6, r0, lsl #4
 80057e4:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 80057e8:	ea82 03c0 	eor.w	r3, r2, r0, lsl #3
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
    h2 = h1 & 0x0F;
 80057ec:	f003 060f 	and.w	r6, r3, #15
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 80057f0:	b2d8      	uxtb	r0, r3
    h2 = h1 & 0x0F;
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 80057f2:	ea80 1006 	eor.w	r0, r0, r6, lsl #4
    h4 = h3 >> 4;
 80057f6:	0902      	lsrs	r2, r0, #4

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 80057f8:	ea82 0040 	eor.w	r0, r2, r0, lsl #1
 80057fc:	ea46 1000 	orr.w	r0, r6, r0, lsl #4
 8005800:	ea82 2313 	eor.w	r3, r2, r3, lsr #8
 8005804:	ea83 03c0 	eor.w	r3, r3, r0, lsl #3
            break;
            case DL_STATE_NACK:
            {
                // Sending NACK
                LOG_DL("[IFX-DL]: Sending NACK\n");
                p_ctx->dl.state = DL_STATE_TX;
 8005808:	2002      	movs	r0, #2
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 800580a:	2200      	movs	r2, #0
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 800580c:	0a1e      	lsrs	r6, r3, #8
            break;
            case DL_STATE_NACK:
            {
                // Sending NACK
                LOG_DL("[IFX-DL]: Sending NACK\n");
                p_ctx->dl.state = DL_STATE_TX;
 800580e:	f885 0060 	strb.w	r0, [r5, #96]	; 0x60
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
    p_buffer[4 + frame_len] = (uint8_t)crc;

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 8005812:	4628      	mov	r0, r5
        p_ctx->dl.resynced = 0;
        OPTIGA_COMMS_LOG_MESSAGE(">>>>");
    }
    else // Control frame
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
 8005814:	700c      	strb	r4, [r1, #0]
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
    p_buffer[4 + frame_len] = (uint8_t)crc;
 8005816:	710b      	strb	r3, [r1, #4]
    p_buffer[1] = (uint8_t)(frame_len >> 8);
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 8005818:	70ce      	strb	r6, [r1, #3]
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 800581a:	704a      	strb	r2, [r1, #1]
    p_buffer[2] = (uint8_t)frame_len;
 800581c:	708a      	strb	r2, [r1, #2]
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
    p_buffer[4 + frame_len] = (uint8_t)crc;

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 800581e:	2205      	movs	r2, #5
                continue_state_machine = FALSE;
                break;
        }
    } while (TRUE == continue_state_machine);
    LOG_DL("[IFX-DL]: #Exiting DL Handler\n");
}
 8005820:	b007      	add	sp, #28
 8005822:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
    p_buffer[4 + frame_len] = (uint8_t)crc;

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 8005826:	f000 bdbf 	b.w	80063a8 <ifx_i2c_pl_send_frame>

_STATIC_H void ifx_i2c_dl_resend_frame(ifx_i2c_context_t * p_ctx, uint8_t seqctr_value)
{
    optiga_lib_status_t status;
    // If exit timeout not violated
    uint32_t current_time_stamp = pal_os_timer_get_time_in_milliseconds();
 800582a:	f7ff fb4f 	bl	8004ecc <pal_os_timer_get_time_in_milliseconds>
    uint32_t time_stamp_diff = current_time_stamp - p_ctx->tl.api_start_time;
 800582e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c

    if (p_ctx->tl.api_start_time > current_time_stamp)
    {
        time_stamp_diff = (0xFFFFFFFF + (current_time_stamp - p_ctx->tl.api_start_time)) + 0x01;
    }
    if (time_stamp_diff < (TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS))
 8005830:	4ad0      	ldr	r2, [pc, #832]	; (8005b74 <ifx_i2c_pl_event_handler+0x4b8>)
_STATIC_H void ifx_i2c_dl_resend_frame(ifx_i2c_context_t * p_ctx, uint8_t seqctr_value)
{
    optiga_lib_status_t status;
    // If exit timeout not violated
    uint32_t current_time_stamp = pal_os_timer_get_time_in_milliseconds();
    uint32_t time_stamp_diff = current_time_stamp - p_ctx->tl.api_start_time;
 8005832:	1ac0      	subs	r0, r0, r3

    if (p_ctx->tl.api_start_time > current_time_stamp)
    {
        time_stamp_diff = (0xFFFFFFFF + (current_time_stamp - p_ctx->tl.api_start_time)) + 0x01;
    }
    if (time_stamp_diff < (TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS))
 8005834:	4290      	cmp	r0, r2
 8005836:	f200 80ce 	bhi.w	80059d6 <ifx_i2c_pl_event_handler+0x31a>
    {
        if (DL_TRANS_REPEAT == p_ctx->dl.retransmit_counter)
 800583a:	f895 3064 	ldrb.w	r3, [r5, #100]	; 0x64
 800583e:	2b03      	cmp	r3, #3
 8005840:	f000 8177 	beq.w	8005b32 <ifx_i2c_pl_event_handler+0x476>
        else
        {
            LOG_DL("[IFX-DL]: Re-TX Frame\n");
            p_ctx->dl.retransmit_counter++;
            p_ctx->dl.state = DL_STATE_TX;
            status = ifx_i2c_dl_send_frame_internal(p_ctx, p_ctx->dl.tx_buffer_size, seqctr_value, 1);
 8005844:	f8b5 206c 	ldrh.w	r2, [r5, #108]	; 0x6c
    // In case of sending a NACK the next frame is referenced
    if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr_value)
    {
        ack_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
    }
    p_buffer = p_ctx->dl.p_tx_frame_buffer;
 8005848:	6f29      	ldr	r1, [r5, #112]	; 0x70
        else
        {
            LOG_DL("[IFX-DL]: Re-TX Frame\n");
            p_ctx->dl.retransmit_counter++;
            p_ctx->dl.state = DL_STATE_TX;
            status = ifx_i2c_dl_send_frame_internal(p_ctx, p_ctx->dl.tx_buffer_size, seqctr_value, 1);
 800584a:	9205      	str	r2, [sp, #20]
            status = ifx_i2c_dl_resync(p_ctx);
        }
        else
        {
            LOG_DL("[IFX-DL]: Re-TX Frame\n");
            p_ctx->dl.retransmit_counter++;
 800584c:	3301      	adds	r3, #1
 800584e:	f885 3064 	strb.w	r3, [r5, #100]	; 0x64
            p_ctx->dl.state = DL_STATE_TX;
            status = ifx_i2c_dl_send_frame_internal(p_ctx, p_ctx->dl.tx_buffer_size, seqctr_value, 1);
 8005852:	4610      	mov	r0, r2
        }
        else
        {
            LOG_DL("[IFX-DL]: Re-TX Frame\n");
            p_ctx->dl.retransmit_counter++;
            p_ctx->dl.state = DL_STATE_TX;
 8005854:	2302      	movs	r3, #2
                                                             uint16_t frame_len,
                                                             uint8_t seqctr_value,
                                                             uint8_t resend)
{
    uint16_t crc;
    uint16_t ack_nr = p_ctx->dl.rx_seq_nr;
 8005856:	f895 2062 	ldrb.w	r2, [r5, #98]	; 0x62
        }
        else
        {
            LOG_DL("[IFX-DL]: Re-TX Frame\n");
            p_ctx->dl.retransmit_counter++;
            p_ctx->dl.state = DL_STATE_TX;
 800585a:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
    }

    // Set sequence control value (ACK or NACK) and referenced frame number
    //lint --e{835} suppress "DL_FCTR_ACKNR_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_buffer[0] = (uint8_t)(ack_nr << DL_FCTR_ACKNR_OFFSET);
 800585e:	700a      	strb	r2, [r1, #0]
    p_buffer[0] |= (uint8_t)(seqctr_value << DL_FCTR_SEQCTR_OFFSET);

    if (0 != frame_len) // Data frame
 8005860:	2800      	cmp	r0, #0
 8005862:	f000 8136 	beq.w	8005ad2 <ifx_i2c_pl_event_handler+0x416>
    {
        // Increment and set frame transmit sequence number
        if ((0 == resend) || (0 != p_ctx->dl.resynced))
 8005866:	f895 3066 	ldrb.w	r3, [r5, #102]	; 0x66
 800586a:	2b00      	cmp	r3, #0
 800586c:	f000 81a1 	beq.w	8005bb2 <ifx_i2c_pl_event_handler+0x4f6>
        {
            p_ctx->dl.tx_seq_nr = (p_ctx->dl.tx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 8005870:	f895 3061 	ldrb.w	r3, [r5, #97]	; 0x61
 8005874:	3301      	adds	r3, #1
 8005876:	f003 0303 	and.w	r3, r3, #3
 800587a:	f885 3061 	strb.w	r3, [r5, #97]	; 0x61
 800587e:	780a      	ldrb	r2, [r1, #0]
    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
 8005880:	9e05      	ldr	r6, [sp, #20]
 8005882:	f106 0c03 	add.w	ip, r6, #3
        // Increment and set frame transmit sequence number
        if ((0 == resend) || (0 != p_ctx->dl.resynced))
        {
            p_ctx->dl.tx_seq_nr = (p_ctx->dl.tx_seq_nr + 1) & DL_MAX_FRAME_NUM;
        }
        p_buffer[0] |= (uint8_t)(p_ctx->dl.tx_seq_nr << DL_FCTR_FRNR_OFFSET);
 8005886:	ea42 0283 	orr.w	r2, r2, r3, lsl #2
        // Reset resync received
        p_ctx->dl.resynced = 0;
 800588a:	2000      	movs	r0, #0
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 800588c:	0a33      	lsrs	r3, r6, #8
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
 800588e:	fa1f fc8c 	uxth.w	ip, ip
        // Increment and set frame transmit sequence number
        if ((0 == resend) || (0 != p_ctx->dl.resynced))
        {
            p_ctx->dl.tx_seq_nr = (p_ctx->dl.tx_seq_nr + 1) & DL_MAX_FRAME_NUM;
        }
        p_buffer[0] |= (uint8_t)(p_ctx->dl.tx_seq_nr << DL_FCTR_FRNR_OFFSET);
 8005892:	700a      	strb	r2, [r1, #0]
        // Reset resync received
        p_ctx->dl.resynced = 0;
 8005894:	f885 0066 	strb.w	r0, [r5, #102]	; 0x66
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
    p_buffer[2] = (uint8_t)frame_len;
 8005898:	708e      	strb	r6, [r1, #2]
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 800589a:	704b      	strb	r3, [r1, #1]
_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
    uint16_t i;
    uint16_t crc = 0;

    for (i = 0; i < data_len; i++)
 800589c:	f1bc 0f00 	cmp.w	ip, #0
 80058a0:	f040 811f 	bne.w	8005ae2 <ifx_i2c_pl_event_handler+0x426>
 80058a4:	4660      	mov	r0, ip
 80058a6:	4666      	mov	r6, ip
 80058a8:	e135      	b.n	8005b16 <ifx_i2c_pl_event_handler+0x45a>
            }
            break;
            case DL_STATE_ACK:
            {
                LOG_DL("[IFX-DL]: ACK sent\n");
                if (IFX_I2C_STACK_ERROR == event)
 80058aa:	f5b9 7f81 	cmp.w	r9, #258	; 0x102
 80058ae:	d07c      	beq.n	80059aa <ifx_i2c_pl_event_handler+0x2ee>
                    break;
                }
                // Control frame successful transmitted
                p_ctx->dl.state = DL_STATE_IDLE;
                continue_state_machine = FALSE;
                if (0 != p_ctx->dl.action_rx_only)
 80058b0:	f895 3063 	ldrb.w	r3, [r5, #99]	; 0x63
                    LOG_DL("[IFX-DL]: Physical Layer error -> Resend ACK\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
                    break;
                }
                // Control frame successful transmitted
                p_ctx->dl.state = DL_STATE_IDLE;
 80058b4:	2201      	movs	r2, #1
 80058b6:	f885 2060 	strb.w	r2, [r5, #96]	; 0x60
                continue_state_machine = FALSE;
                if (0 != p_ctx->dl.action_rx_only)
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	f000 808f 	beq.w	80059de <ifx_i2c_pl_event_handler+0x322>
                {
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 80058c0:	f8b5 306e 	ldrh.w	r3, [r5, #110]	; 0x6e
 80058c4:	6f6a      	ldr	r2, [r5, #116]	; 0x74
 80058c6:	6fec      	ldr	r4, [r5, #124]	; 0x7c
 80058c8:	3b05      	subs	r3, #5
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	3203      	adds	r2, #3
 80058ce:	4628      	mov	r0, r5
 80058d0:	2104      	movs	r1, #4
            }
            break;
            default:
                LOG_DL("[IFX-DL]: Default condition occurred. Exiting with error\n");
                p_ctx->dl.state = DL_STATE_IDLE;
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 80058d2:	46a4      	mov	ip, r4
                continue_state_machine = FALSE;
                break;
        }
    } while (TRUE == continue_state_machine);
    LOG_DL("[IFX-DL]: #Exiting DL Handler\n");
}
 80058d4:	b007      	add	sp, #28
 80058d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            }
            break;
            default:
                LOG_DL("[IFX-DL]: Default condition occurred. Exiting with error\n");
                p_ctx->dl.state = DL_STATE_IDLE;
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 80058da:	4760      	bx	ip
                }
            }
            break;
            case DL_STATE_RX:
            {
                if (IFX_I2C_STACK_ERROR == event)
 80058dc:	f5b9 7f81 	cmp.w	r9, #258	; 0x102
 80058e0:	d063      	beq.n	80059aa <ifx_i2c_pl_event_handler+0x2ee>
                    break;
                }
                // Received frame from device, start analyzing
                LOG_DL("[IFX-DL]: Received Frame of length %d\n",data_len);

                if (data_len < DL_HEADER_SIZE)
 80058e2:	f1bb 0f04 	cmp.w	fp, #4
 80058e6:	f67f af54 	bls.w	8005792 <ifx_i2c_pl_event_handler+0xd6>
                ack_nr = (fctr & DL_FCTR_ACKNR_MASK) >> DL_FCTR_ACKNR_OFFSET;
                fr_nr = (fctr & DL_FCTR_FRNR_MASK) >> DL_FCTR_FRNR_OFFSET;
                packet_len = (p_data[1] << 8) | p_data[2];

                // Check frame CRC value
                crc_received = (p_data[data_len - 2] << 8) | p_data[data_len - 1];
 80058ea:	eb08 020b 	add.w	r2, r8, fp
                    LOG_DL("[IFX-DL]: received data_len < DL_HEADER_SIZE\n");
                    p_ctx->dl.state  = DL_STATE_NACK;
                    break;
                }
                // Check transmit frame sequence number
                fctr = p_data[0];
 80058ee:	f898 3000 	ldrb.w	r3, [r8]
                ack_nr = (fctr & DL_FCTR_ACKNR_MASK) >> DL_FCTR_ACKNR_OFFSET;
                fr_nr = (fctr & DL_FCTR_FRNR_MASK) >> DL_FCTR_FRNR_OFFSET;
                packet_len = (p_data[1] << 8) | p_data[2];

                // Check frame CRC value
                crc_received = (p_data[data_len - 2] << 8) | p_data[data_len - 1];
 80058f2:	f812 4c02 	ldrb.w	r4, [r2, #-2]
 80058f6:	f812 0c01 	ldrb.w	r0, [r2, #-1]
                ftype = (fctr & DL_FCTR_FTYPE_MASK) >> DL_FCTR_FTYPE_OFFSET;
                seqctr = (fctr & DL_FCTR_SEQCTR_MASK) >> DL_FCTR_SEQCTR_OFFSET;
                //lint --e{835} suppress "DL_FCTR_ACKNR_OFFSET is defined as 0x00 and is kept for future enhancements"
                ack_nr = (fctr & DL_FCTR_ACKNR_MASK) >> DL_FCTR_ACKNR_OFFSET;
                fr_nr = (fctr & DL_FCTR_FRNR_MASK) >> DL_FCTR_FRNR_OFFSET;
                packet_len = (p_data[1] << 8) | p_data[2];
 80058fa:	f898 1001 	ldrb.w	r1, [r8, #1]
 80058fe:	f898 2002 	ldrb.w	r2, [r8, #2]

                // Check frame CRC value
                crc_received = (p_data[data_len - 2] << 8) | p_data[data_len - 1];
 8005902:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
                    break;
                }
                // Check transmit frame sequence number
                fctr = p_data[0];
                ftype = (fctr & DL_FCTR_FTYPE_MASK) >> DL_FCTR_FTYPE_OFFSET;
                seqctr = (fctr & DL_FCTR_SEQCTR_MASK) >> DL_FCTR_SEQCTR_OFFSET;
 8005906:	f3c3 1441 	ubfx	r4, r3, #5, #2
                ack_nr = (fctr & DL_FCTR_ACKNR_MASK) >> DL_FCTR_ACKNR_OFFSET;
                fr_nr = (fctr & DL_FCTR_FRNR_MASK) >> DL_FCTR_FRNR_OFFSET;
                packet_len = (p_data[1] << 8) | p_data[2];

                // Check frame CRC value
                crc_received = (p_data[data_len - 2] << 8) | p_data[data_len - 1];
 800590a:	9000      	str	r0, [sp, #0]
                    break;
                }
                // Check transmit frame sequence number
                fctr = p_data[0];
                ftype = (fctr & DL_FCTR_FTYPE_MASK) >> DL_FCTR_FTYPE_OFFSET;
                seqctr = (fctr & DL_FCTR_SEQCTR_MASK) >> DL_FCTR_SEQCTR_OFFSET;
 800590c:	9401      	str	r4, [sp, #4]
                    p_ctx->dl.state  = DL_STATE_NACK;
                    break;
                }
                // Check transmit frame sequence number
                fctr = p_data[0];
                ftype = (fctr & DL_FCTR_FTYPE_MASK) >> DL_FCTR_FTYPE_OFFSET;
 800590e:	09d8      	lsrs	r0, r3, #7
                seqctr = (fctr & DL_FCTR_SEQCTR_MASK) >> DL_FCTR_SEQCTR_OFFSET;
                //lint --e{835} suppress "DL_FCTR_ACKNR_OFFSET is defined as 0x00 and is kept for future enhancements"
                ack_nr = (fctr & DL_FCTR_ACKNR_MASK) >> DL_FCTR_ACKNR_OFFSET;
 8005910:	f003 0403 	and.w	r4, r3, #3
                fr_nr = (fctr & DL_FCTR_FRNR_MASK) >> DL_FCTR_FRNR_OFFSET;
 8005914:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8005918:	9303      	str	r3, [sp, #12]
                packet_len = (p_data[1] << 8) | p_data[2];
 800591a:	ea42 2301 	orr.w	r3, r2, r1, lsl #8
                // Check transmit frame sequence number
                fctr = p_data[0];
                ftype = (fctr & DL_FCTR_FTYPE_MASK) >> DL_FCTR_FTYPE_OFFSET;
                seqctr = (fctr & DL_FCTR_SEQCTR_MASK) >> DL_FCTR_SEQCTR_OFFSET;
                //lint --e{835} suppress "DL_FCTR_ACKNR_OFFSET is defined as 0x00 and is kept for future enhancements"
                ack_nr = (fctr & DL_FCTR_ACKNR_MASK) >> DL_FCTR_ACKNR_OFFSET;
 800591e:	9404      	str	r4, [sp, #16]
                fr_nr = (fctr & DL_FCTR_FRNR_MASK) >> DL_FCTR_FRNR_OFFSET;
                packet_len = (p_data[1] << 8) | p_data[2];
 8005920:	9302      	str	r3, [sp, #8]
 8005922:	f108 31ff 	add.w	r1, r8, #4294967295
}

_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
    uint16_t i;
    uint16_t crc = 0;
 8005926:	2400      	movs	r4, #0
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 8005928:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800592c:	4063      	eors	r3, r4
 800592e:	b29b      	uxth	r3, r3
    h2 = h1 & 0x0F;
 8005930:	f003 060f 	and.w	r6, r3, #15
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 8005934:	b2db      	uxtb	r3, r3
    h2 = h1 & 0x0F;
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 8005936:	ea83 1306 	eor.w	r3, r3, r6, lsl #4
    h4 = h3 >> 4;
 800593a:	091a      	lsrs	r2, r3, #4

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 800593c:	ea82 0343 	eor.w	r3, r2, r3, lsl #1
 8005940:	ea82 2414 	eor.w	r4, r2, r4, lsr #8
 8005944:	ea46 1303 	orr.w	r3, r6, r3, lsl #4
 8005948:	b2a4      	uxth	r4, r4
_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
    uint16_t i;
    uint16_t crc = 0;

    for (i = 0; i < data_len; i++)
 800594a:	4551      	cmp	r1, sl
    h1 = (seed ^ byte) & 0xFF;
    h2 = h1 & 0x0F;
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
    h4 = h3 >> 4;

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 800594c:	ea84 04c3 	eor.w	r4, r4, r3, lsl #3
_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
    uint16_t i;
    uint16_t crc = 0;

    for (i = 0; i < data_len; i++)
 8005950:	d1ea      	bne.n	8005928 <ifx_i2c_pl_event_handler+0x26c>
                packet_len = (p_data[1] << 8) | p_data[2];

                // Check frame CRC value
                crc_received = (p_data[data_len - 2] << 8) | p_data[data_len - 1];
                crc_calculated = ifx_i2c_dl_calc_crc(p_data, data_len - 2);
                p_ctx->dl.state = (ftype == DL_FCTR_VALUE_CONTROL_FRAME) ? DL_STATE_RX_CF : DL_STATE_RX_DF;
 8005952:	2801      	cmp	r0, #1
 8005954:	bf0c      	ite	eq
 8005956:	230b      	moveq	r3, #11
 8005958:	230a      	movne	r3, #10
 800595a:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
            }
            break;
 800595e:	e6c0      	b.n	80056e2 <ifx_i2c_pl_event_handler+0x26>
            }
            break;
            case DL_STATE_TX:
            {
                // If writing a frame failed retry sending
                if (IFX_I2C_STACK_ERROR == event)
 8005960:	f5b9 7f81 	cmp.w	r9, #258	; 0x102
                {
                    p_ctx->dl.state = DL_STATE_RESEND;
 8005964:	f04f 0305 	mov.w	r3, #5
            }
            break;
            case DL_STATE_TX:
            {
                // If writing a frame failed retry sending
                if (IFX_I2C_STACK_ERROR == event)
 8005968:	d020      	beq.n	80059ac <ifx_i2c_pl_event_handler+0x2f0>
                    p_ctx->dl.state = DL_STATE_RESEND;
                    break;
                }
                LOG_DL("[IFX-DL]: Frame Sent\n");
                // Transmission successful, start receiving frame
                p_ctx->dl.frame_start_time = pal_os_timer_get_time_in_milliseconds();
 800596a:	f7ff faaf 	bl	8004ecc <pal_os_timer_get_time_in_milliseconds>
                p_ctx->dl.state = DL_STATE_RX;
 800596e:	2303      	movs	r3, #3
                    p_ctx->dl.state = DL_STATE_RESEND;
                    break;
                }
                LOG_DL("[IFX-DL]: Frame Sent\n");
                // Transmission successful, start receiving frame
                p_ctx->dl.frame_start_time = pal_os_timer_get_time_in_milliseconds();
 8005970:	67a8      	str	r0, [r5, #120]	; 0x78
                p_ctx->dl.state = DL_STATE_RX;
 8005972:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
                if (0 != ifx_i2c_pl_receive_frame(p_ctx))
 8005976:	4628      	mov	r0, r5
 8005978:	f000 fd50 	bl	800641c <ifx_i2c_pl_receive_frame>
 800597c:	2800      	cmp	r0, #0
 800597e:	f47f af08 	bne.w	8005792 <ifx_i2c_pl_event_handler+0xd6>
 8005982:	e6ff      	b.n	8005784 <ifx_i2c_pl_event_handler+0xc8>
                continue_state_machine = FALSE;
            }
            break;
            default:
                LOG_DL("[IFX-DL]: Default condition occurred. Exiting with error\n");
                p_ctx->dl.state = DL_STATE_IDLE;
 8005984:	2101      	movs	r1, #1
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 8005986:	2200      	movs	r2, #0
                continue_state_machine = FALSE;
            }
            break;
            default:
                LOG_DL("[IFX-DL]: Default condition occurred. Exiting with error\n");
                p_ctx->dl.state = DL_STATE_IDLE;
 8005988:	f885 1060 	strb.w	r1, [r5, #96]	; 0x60
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 800598c:	6fec      	ldr	r4, [r5, #124]	; 0x7c
 800598e:	4613      	mov	r3, r2
 8005990:	4628      	mov	r0, r5
 8005992:	46a4      	mov	ip, r4
                continue_state_machine = FALSE;
                break;
        }
    } while (TRUE == continue_state_machine);
    LOG_DL("[IFX-DL]: #Exiting DL Handler\n");
}
 8005994:	b007      	add	sp, #28
 8005996:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            }
            break;
            default:
                LOG_DL("[IFX-DL]: Default condition occurred. Exiting with error\n");
                p_ctx->dl.state = DL_STATE_IDLE;
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 800599a:	4760      	bx	ip
        }
        switch (p_ctx->dl.state)
        {
            case DL_STATE_IDLE:
            {
                current_event = (event != IFX_I2C_STACK_SUCCESS) ? IFX_I2C_DL_EVENT_ERROR : IFX_I2C_DL_EVENT_TX_SUCCESS;
 800599c:	f1b9 0f00 	cmp.w	r9, #0
 80059a0:	bf14      	ite	ne
 80059a2:	2101      	movne	r1, #1
 80059a4:	2102      	moveq	r1, #2
                continue_state_machine = FALSE;
                p_ctx->dl.upper_layer_event_handler(p_ctx,current_event, 0, 0);
 80059a6:	2200      	movs	r2, #0
 80059a8:	e7f0      	b.n	800598c <ifx_i2c_pl_event_handler+0x2d0>
                LOG_DL("[IFX-DL]: ACK sent\n");
                if (IFX_I2C_STACK_ERROR == event)
                {
                    // If writing the ACK frame failed, Re-Send
                    LOG_DL("[IFX-DL]: Physical Layer error -> Resend ACK\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 80059aa:	2305      	movs	r3, #5
 80059ac:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
                    break;
 80059b0:	e69a      	b.n	80056e8 <ifx_i2c_pl_event_handler+0x2c>
 80059b2:	4619      	mov	r1, r3
 80059b4:	e7f7      	b.n	80059a6 <ifx_i2c_pl_event_handler+0x2ea>
            {
                if (0 == p_ctx->dl.resynced)
                {
                    p_ctx->dl.error = 1;
                }
                if (0 == p_ctx->dl.error)
 80059b6:	f895 2065 	ldrb.w	r2, [r5, #101]	; 0x65
 80059ba:	2a00      	cmp	r2, #0
 80059bc:	f47f aec4 	bne.w	8005748 <ifx_i2c_pl_event_handler+0x8c>
                {
                    LOG_DL("[IFX-DL]: Exit error after fatal error\n");
                    //After sending resync, inform upper layer
                    p_ctx->dl.state = DL_STATE_IDLE;
                    p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 80059c0:	6fec      	ldr	r4, [r5, #124]	; 0x7c
                }
                if (0 == p_ctx->dl.error)
                {
                    LOG_DL("[IFX-DL]: Exit error after fatal error\n");
                    //After sending resync, inform upper layer
                    p_ctx->dl.state = DL_STATE_IDLE;
 80059c2:	2101      	movs	r1, #1
                    p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 80059c4:	4628      	mov	r0, r5
 80059c6:	4613      	mov	r3, r2
            }
            break;
            default:
                LOG_DL("[IFX-DL]: Default condition occurred. Exiting with error\n");
                p_ctx->dl.state = DL_STATE_IDLE;
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 80059c8:	46a4      	mov	ip, r4
                }
                if (0 == p_ctx->dl.error)
                {
                    LOG_DL("[IFX-DL]: Exit error after fatal error\n");
                    //After sending resync, inform upper layer
                    p_ctx->dl.state = DL_STATE_IDLE;
 80059ca:	f885 1060 	strb.w	r1, [r5, #96]	; 0x60
                continue_state_machine = FALSE;
                break;
        }
    } while (TRUE == continue_state_machine);
    LOG_DL("[IFX-DL]: #Exiting DL Handler\n");
}
 80059ce:	b007      	add	sp, #28
 80059d0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            }
            break;
            default:
                LOG_DL("[IFX-DL]: Default condition occurred. Exiting with error\n");
                p_ctx->dl.state = DL_STATE_IDLE;
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 80059d4:	4760      	bx	ip
            p_ctx->dl.state  = DL_STATE_NACK;
        }
    }
    else
    {
        p_ctx->dl.state = DL_STATE_ERROR;
 80059d6:	2308      	movs	r3, #8
 80059d8:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
 80059dc:	e681      	b.n	80056e2 <ifx_i2c_pl_event_handler+0x26>
                                                        p_ctx->dl.p_rx_frame_buffer + 3,
                                                        p_ctx->dl.rx_buffer_size - DL_HEADER_SIZE);
                }
                else
                {
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 80059de:	f8b5 306e 	ldrh.w	r3, [r5, #110]	; 0x6e
 80059e2:	6f6a      	ldr	r2, [r5, #116]	; 0x74
 80059e4:	6fec      	ldr	r4, [r5, #124]	; 0x7c
 80059e6:	3b05      	subs	r3, #5
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	3203      	adds	r2, #3
 80059ec:	4628      	mov	r0, r5
 80059ee:	2106      	movs	r1, #6
            }
            break;
            default:
                LOG_DL("[IFX-DL]: Default condition occurred. Exiting with error\n");
                p_ctx->dl.state = DL_STATE_IDLE;
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 80059f0:	46a4      	mov	ip, r4
                continue_state_machine = FALSE;
                break;
        }
    } while (TRUE == continue_state_machine);
    LOG_DL("[IFX-DL]: #Exiting DL Handler\n");
}
 80059f2:	b007      	add	sp, #28
 80059f4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            }
            break;
            default:
                LOG_DL("[IFX-DL]: Default condition occurred. Exiting with error\n");
                p_ctx->dl.state = DL_STATE_IDLE;
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 80059f8:	4760      	bx	ip
            }
            break;
            case DL_STATE_RX_DF:
            {
                LOG_DL("[IFX-DL]: Data Frame Received\n");
                if ((crc_received != crc_calculated) || (0 == packet_len) ||
 80059fa:	9b02      	ldr	r3, [sp, #8]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f43f aec8 	beq.w	8005792 <ifx_i2c_pl_event_handler+0xd6>
                    (data_len != (DL_HEADER_SIZE + packet_len)) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) ||
 8005a02:	3305      	adds	r3, #5
            }
            break;
            case DL_STATE_RX_DF:
            {
                LOG_DL("[IFX-DL]: Data Frame Received\n");
                if ((crc_received != crc_calculated) || (0 == packet_len) ||
 8005a04:	459b      	cmp	fp, r3
 8005a06:	f47f aec4 	bne.w	8005792 <ifx_i2c_pl_event_handler+0xd6>
                    (data_len != (DL_HEADER_SIZE + packet_len)) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) ||
 8005a0a:	9b01      	ldr	r3, [sp, #4]
 8005a0c:	3b02      	subs	r3, #2
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	f67f aebf 	bls.w	8005792 <ifx_i2c_pl_event_handler+0xd6>
                    // CRC,Length of data frame is 0/ SEQCTR has RFU/Re-sync in Data frame
                    LOG_DL("[IFX-DL]: NACK for CRC error,Data frame length is not correct,RFU in SEQCTR\n");
                    p_ctx->dl.state  = DL_STATE_NACK;
                    break;
                }
                if (fr_nr != ((p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM))
 8005a14:	f895 3062 	ldrb.w	r3, [r5, #98]	; 0x62
 8005a18:	9903      	ldr	r1, [sp, #12]
 8005a1a:	1c5a      	adds	r2, r3, #1
 8005a1c:	f002 0203 	and.w	r2, r2, #3
 8005a20:	4291      	cmp	r1, r2
 8005a22:	f040 80d8 	bne.w	8005bd6 <ifx_i2c_pl_event_handler+0x51a>
                    continue_state_machine = FALSE;
                    //lint --e{534} suppress "Error handling is not required so return value is not checked"
                    ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_ACK, 0);
                    break;
                }
                if (ack_nr != p_ctx->dl.tx_seq_nr)
 8005a26:	f895 3061 	ldrb.w	r3, [r5, #97]	; 0x61
 8005a2a:	9a04      	ldr	r2, [sp, #16]
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	f040 80bb 	bne.w	8005ba8 <ifx_i2c_pl_event_handler+0x4ec>
                    LOG_DL("[IFX-DL]: Error in ack number\n");
                    //lint --e{534} suppress "Error handling is not required so return value is not checked"
                    p_ctx->dl.state = DL_STATE_DISCARD;
                    break;
                }
                if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr)
 8005a32:	9b01      	ldr	r3, [sp, #4]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	f000 80b2 	beq.w	8005b9e <ifx_i2c_pl_event_handler+0x4e2>
                    // NACK for transmitted frame
                    LOG_DL("[IFX-DL]: NACK received in data frame\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
                    break;
                }
                p_ctx->dl.rx_seq_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 8005a3a:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8005a3e:	f885 3062 	strb.w	r3, [r5, #98]	; 0x62
                memcpy(p_ctx->dl.p_rx_frame_buffer, p_data, data_len);
 8005a42:	4641      	mov	r1, r8
 8005a44:	465a      	mov	r2, fp
 8005a46:	6f68      	ldr	r0, [r5, #116]	; 0x74
 8005a48:	f006 fdac 	bl	800c5a4 <memcpy>
                                                             uint16_t frame_len,
                                                             uint8_t seqctr_value,
                                                             uint8_t resend)
{
    uint16_t crc;
    uint16_t ack_nr = p_ctx->dl.rx_seq_nr;
 8005a4c:	f895 3062 	ldrb.w	r3, [r5, #98]	; 0x62
    // In case of sending a NACK the next frame is referenced
    if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr_value)
    {
        ack_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
    }
    p_buffer = p_ctx->dl.p_tx_frame_buffer;
 8005a50:	6f29      	ldr	r1, [r5, #112]	; 0x70
                    p_ctx->dl.state = DL_STATE_RESEND;
                    break;
                }
                p_ctx->dl.rx_seq_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
                memcpy(p_ctx->dl.p_rx_frame_buffer, p_data, data_len);
                p_ctx->dl.rx_buffer_size = data_len;
 8005a52:	f8a5 b06e 	strh.w	fp, [r5, #110]	; 0x6e
        p_ctx->dl.resynced = 0;
        OPTIGA_COMMS_LOG_MESSAGE(">>>>");
    }
    else // Control frame
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
 8005a56:	f043 0480 	orr.w	r4, r3, #128	; 0x80
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
    h2 = h1 & 0x0F;
 8005a5a:	f003 030f 	and.w	r3, r3, #15
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 8005a5e:	ea84 1003 	eor.w	r0, r4, r3, lsl #4
    h4 = h3 >> 4;
 8005a62:	0902      	lsrs	r2, r0, #4

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 8005a64:	ea82 0040 	eor.w	r0, r2, r0, lsl #1
 8005a68:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8005a6c:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
    h2 = h1 & 0x0F;
 8005a70:	f003 060f 	and.w	r6, r3, #15
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 8005a74:	b2d8      	uxtb	r0, r3
    h2 = h1 & 0x0F;
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 8005a76:	ea80 1006 	eor.w	r0, r0, r6, lsl #4
    h4 = h3 >> 4;
 8005a7a:	0902      	lsrs	r2, r0, #4

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 8005a7c:	ea82 0040 	eor.w	r0, r2, r0, lsl #1
 8005a80:	ea46 1000 	orr.w	r0, r6, r0, lsl #4
 8005a84:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 8005a88:	ea82 03c0 	eor.w	r3, r2, r0, lsl #3
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
    h2 = h1 & 0x0F;
 8005a8c:	f003 060f 	and.w	r6, r3, #15
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 8005a90:	b2d8      	uxtb	r0, r3
    h2 = h1 & 0x0F;
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 8005a92:	ea80 1006 	eor.w	r0, r0, r6, lsl #4
    h4 = h3 >> 4;
 8005a96:	0902      	lsrs	r2, r0, #4

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 8005a98:	ea82 0040 	eor.w	r0, r2, r0, lsl #1
 8005a9c:	ea46 1000 	orr.w	r0, r6, r0, lsl #4
 8005aa0:	ea82 2313 	eor.w	r3, r2, r3, lsr #8
 8005aa4:	ea83 03c0 	eor.w	r3, r3, r0, lsl #3
                memcpy(p_ctx->dl.p_rx_frame_buffer, p_data, data_len);
                p_ctx->dl.rx_buffer_size = data_len;

                // Send control frame to acknowledge reception of this data frame
                LOG_DL("[IFX-DL]: Read Data Frame -> Send ACK\n");
                p_ctx->dl.retransmit_counter = 0;
 8005aa8:	2200      	movs	r2, #0
                p_ctx->dl.state = DL_STATE_ACK;
 8005aaa:	2004      	movs	r0, #4
    p_buffer[1] = (uint8_t)(frame_len >> 8);
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 8005aac:	0a1e      	lsrs	r6, r3, #8
                p_ctx->dl.rx_buffer_size = data_len;

                // Send control frame to acknowledge reception of this data frame
                LOG_DL("[IFX-DL]: Read Data Frame -> Send ACK\n");
                p_ctx->dl.retransmit_counter = 0;
                p_ctx->dl.state = DL_STATE_ACK;
 8005aae:	f885 0060 	strb.w	r0, [r5, #96]	; 0x60
                memcpy(p_ctx->dl.p_rx_frame_buffer, p_data, data_len);
                p_ctx->dl.rx_buffer_size = data_len;

                // Send control frame to acknowledge reception of this data frame
                LOG_DL("[IFX-DL]: Read Data Frame -> Send ACK\n");
                p_ctx->dl.retransmit_counter = 0;
 8005ab2:	f885 2064 	strb.w	r2, [r5, #100]	; 0x64
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
    p_buffer[4 + frame_len] = (uint8_t)crc;

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 8005ab6:	4628      	mov	r0, r5
        p_ctx->dl.resynced = 0;
        OPTIGA_COMMS_LOG_MESSAGE(">>>>");
    }
    else // Control frame
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
 8005ab8:	700c      	strb	r4, [r1, #0]
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 8005aba:	704a      	strb	r2, [r1, #1]
    p_buffer[2] = (uint8_t)frame_len;
 8005abc:	708a      	strb	r2, [r1, #2]

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
    p_buffer[4 + frame_len] = (uint8_t)crc;
 8005abe:	710b      	strb	r3, [r1, #4]
    p_buffer[1] = (uint8_t)(frame_len >> 8);
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 8005ac0:	70ce      	strb	r6, [r1, #3]
 8005ac2:	e6ac      	b.n	800581e <ifx_i2c_pl_event_handler+0x162>
                    //If control frame already received for data frame, ignore any received control frame
                    LOG_DL("[IFX-DL]: CF in receiver mode,Discard\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
                    break;
                }
                if (crc_received != crc_calculated)
 8005ac4:	9a00      	ldr	r2, [sp, #0]
 8005ac6:	42a2      	cmp	r2, r4
 8005ac8:	d056      	beq.n	8005b78 <ifx_i2c_pl_event_handler+0x4bc>
                {
                    // Re-Transmit frame in case of CF CRC error
                    LOG_DL("[IFX-DL]: Retransmit frame for CF CRC error\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 8005aca:	2305      	movs	r3, #5
 8005acc:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
                    break;
 8005ad0:	e607      	b.n	80056e2 <ifx_i2c_pl_event_handler+0x26>
        p_ctx->dl.resynced = 0;
        OPTIGA_COMMS_LOG_MESSAGE(">>>>");
    }
    else // Control frame
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
 8005ad2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ad6:	700a      	strb	r2, [r1, #0]
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 8005ad8:	9a05      	ldr	r2, [sp, #20]
 8005ada:	704a      	strb	r2, [r1, #1]
    p_buffer[2] = (uint8_t)frame_len;
 8005adc:	708a      	strb	r2, [r1, #2]

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
 8005ade:	f04f 0c03 	mov.w	ip, #3
 8005ae2:	468e      	mov	lr, r1
 8005ae4:	2000      	movs	r0, #0
    uint16_t i;
    uint16_t crc = 0;

    for (i = 0; i < data_len; i++)
    {
        crc = ifx_i2c_dl_calc_crc_byte(crc, p_data[i]);
 8005ae6:	f81e 3b01 	ldrb.w	r3, [lr], #1
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 8005aea:	4043      	eors	r3, r0
    h2 = h1 & 0x0F;
 8005aec:	f003 060f 	and.w	r6, r3, #15
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 8005af0:	b2db      	uxtb	r3, r3
    h2 = h1 & 0x0F;
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 8005af2:	ea83 1306 	eor.w	r3, r3, r6, lsl #4
    h4 = h3 >> 4;
 8005af6:	091a      	lsrs	r2, r3, #4
 8005af8:	ebc1 070e 	rsb	r7, r1, lr

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 8005afc:	ea82 0343 	eor.w	r3, r2, r3, lsl #1
_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
    uint16_t i;
    uint16_t crc = 0;

    for (i = 0; i < data_len; i++)
 8005b00:	b2bf      	uxth	r7, r7
    h1 = (seed ^ byte) & 0xFF;
    h2 = h1 & 0x0F;
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
    h4 = h3 >> 4;

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 8005b02:	ea46 1303 	orr.w	r3, r6, r3, lsl #4
 8005b06:	ea82 2010 	eor.w	r0, r2, r0, lsr #8
_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
    uint16_t i;
    uint16_t crc = 0;

    for (i = 0; i < data_len; i++)
 8005b0a:	45bc      	cmp	ip, r7
    h1 = (seed ^ byte) & 0xFF;
    h2 = h1 & 0x0F;
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
    h4 = h3 >> 4;

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 8005b0c:	ea80 00c3 	eor.w	r0, r0, r3, lsl #3
_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
    uint16_t i;
    uint16_t crc = 0;

    for (i = 0; i < data_len; i++)
 8005b10:	d8e9      	bhi.n	8005ae6 <ifx_i2c_pl_event_handler+0x42a>
 8005b12:	0a06      	lsrs	r6, r0, #8
 8005b14:	b2c0      	uxtb	r0, r0
    p_buffer[1] = (uint8_t)(frame_len >> 8);
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 8005b16:	9a05      	ldr	r2, [sp, #20]
 8005b18:	188b      	adds	r3, r1, r2
    p_buffer[4 + frame_len] = (uint8_t)crc;

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 8005b1a:	3205      	adds	r2, #5
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
    p_buffer[4 + frame_len] = (uint8_t)crc;
 8005b1c:	7118      	strb	r0, [r3, #4]
    p_buffer[1] = (uint8_t)(frame_len >> 8);
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 8005b1e:	70de      	strb	r6, [r3, #3]
    p_buffer[4 + frame_len] = (uint8_t)crc;

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 8005b20:	b292      	uxth	r2, r2
 8005b22:	4628      	mov	r0, r5
 8005b24:	f000 fc40 	bl	80063a8 <ifx_i2c_pl_send_frame>
            p_ctx->dl.retransmit_counter++;
            p_ctx->dl.state = DL_STATE_TX;
            status = ifx_i2c_dl_send_frame_internal(p_ctx, p_ctx->dl.tx_buffer_size, seqctr_value, 1);
        }
        // Handle error in above case by sending NACK
        if (IFX_I2C_STACK_SUCCESS != status)
 8005b28:	b1f0      	cbz	r0, 8005b68 <ifx_i2c_pl_event_handler+0x4ac>
        {
            p_ctx->dl.state  = DL_STATE_NACK;
 8005b2a:	2306      	movs	r3, #6
 8005b2c:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
 8005b30:	e628      	b.n	8005784 <ifx_i2c_pl_event_handler+0xc8>
    p_buffer = p_ctx->dl.p_tx_frame_buffer;
    if (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr_value)
    {
        ack_nr = 0;
        // Use rx buffer to send resync
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
 8005b32:	6f69      	ldr	r1, [r5, #116]	; 0x74

_STATIC_H optiga_lib_status_t ifx_i2c_dl_resync(ifx_i2c_context_t * p_ctx)
{
    optiga_lib_status_t api_status;
    // Reset tx and rx counters
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 8005b34:	f885 3061 	strb.w	r3, [r5, #97]	; 0x61
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 8005b38:	f885 3062 	strb.w	r3, [r5, #98]	; 0x62
    if (time_stamp_diff < (TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS))
    {
        if (DL_TRANS_REPEAT == p_ctx->dl.retransmit_counter)
        {
            LOG_DL("[IFX-DL]: Re-Sync counters\n");
            p_ctx->dl.retransmit_counter = 0;
 8005b3c:	2000      	movs	r0, #0
        p_ctx->dl.resynced = 0;
        OPTIGA_COMMS_LOG_MESSAGE(">>>>");
    }
    else // Control frame
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
 8005b3e:	23c0      	movs	r3, #192	; 0xc0
{
    optiga_lib_status_t api_status;
    // Reset tx and rx counters
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
    p_ctx->dl.resynced = 1;
 8005b40:	2601      	movs	r6, #1
    LOG_DL("[IFX-DL]: Send Re-Sync Frame\n");
    p_ctx->dl.state = DL_STATE_RESEND;
 8005b42:	2205      	movs	r2, #5
    if (time_stamp_diff < (TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS))
    {
        if (DL_TRANS_REPEAT == p_ctx->dl.retransmit_counter)
        {
            LOG_DL("[IFX-DL]: Re-Sync counters\n");
            p_ctx->dl.retransmit_counter = 0;
 8005b44:	f885 0064 	strb.w	r0, [r5, #100]	; 0x64
{
    optiga_lib_status_t api_status;
    // Reset tx and rx counters
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
    p_ctx->dl.resynced = 1;
 8005b48:	f885 6066 	strb.w	r6, [r5, #102]	; 0x66
    LOG_DL("[IFX-DL]: Send Re-Sync Frame\n");
    p_ctx->dl.state = DL_STATE_RESEND;
 8005b4c:	f885 2060 	strb.w	r2, [r5, #96]	; 0x60
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 8005b50:	7048      	strb	r0, [r1, #1]
    p_buffer[2] = (uint8_t)frame_len;
 8005b52:	7088      	strb	r0, [r1, #2]
        p_ctx->dl.resynced = 0;
        OPTIGA_COMMS_LOG_MESSAGE(">>>>");
    }
    else // Control frame
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
 8005b54:	700b      	strb	r3, [r1, #0]
    p_buffer[1] = (uint8_t)(frame_len >> 8);
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 8005b56:	200a      	movs	r0, #10
    p_buffer[4 + frame_len] = (uint8_t)crc;
 8005b58:	239a      	movs	r3, #154	; 0x9a
    p_buffer[1] = (uint8_t)(frame_len >> 8);
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 8005b5a:	70c8      	strb	r0, [r1, #3]
    p_buffer[4 + frame_len] = (uint8_t)crc;
 8005b5c:	710b      	strb	r3, [r1, #4]

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 8005b5e:	4628      	mov	r0, r5
 8005b60:	f000 fc22 	bl	80063a8 <ifx_i2c_pl_send_frame>
            p_ctx->dl.retransmit_counter++;
            p_ctx->dl.state = DL_STATE_TX;
            status = ifx_i2c_dl_send_frame_internal(p_ctx, p_ctx->dl.tx_buffer_size, seqctr_value, 1);
        }
        // Handle error in above case by sending NACK
        if (IFX_I2C_STACK_SUCCESS != status)
 8005b64:	2800      	cmp	r0, #0
 8005b66:	d1e0      	bne.n	8005b2a <ifx_i2c_pl_event_handler+0x46e>
            break;
            case DL_STATE_RESEND:
            {
                //Resend frame
                ifx_i2c_dl_resend_frame(p_ctx, DL_FCTR_SEQCTR_VALUE_ACK);
                if (DL_STATE_ERROR != p_ctx->dl.state)
 8005b68:	f895 3060 	ldrb.w	r3, [r5, #96]	; 0x60
 8005b6c:	2b08      	cmp	r3, #8
 8005b6e:	f47f ae09 	bne.w	8005784 <ifx_i2c_pl_event_handler+0xc8>
 8005b72:	e5b6      	b.n	80056e2 <ifx_i2c_pl_event_handler+0x26>
 8005b74:	0002bf1f 	.word	0x0002bf1f
                    // Re-Transmit frame in case of CF CRC error
                    LOG_DL("[IFX-DL]: Retransmit frame for CF CRC error\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
                    break;
                }
                if ((data_len > DL_CONTROL_FRAME_LENGTH) || (0 != packet_len))
 8005b78:	f1bb 0f05 	cmpne.w	fp, #5
 8005b7c:	d814      	bhi.n	8005ba8 <ifx_i2c_pl_event_handler+0x4ec>	; unpredictable <IT:ne>
 8005b7e:	9a02      	ldrne	r2, [sp, #8]
 8005b80:	b992      	cbnz	r2, 8005ba8 <ifx_i2c_pl_event_handler+0x4ec>
                    // Control frame is more than 5/Control frame with non-zero FRNR/packet len is not 0
                    LOG_DL("[IFX-DL]: Errors in control frame\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
                    break;
                }
                if (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr)
 8005b82:	b9cb      	cbnz	r3, 8005bb8 <ifx_i2c_pl_event_handler+0x4fc>
                    p_ctx->dl.resynced = 1;
                    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
                    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
                    break;
                }
                if ((0 != fr_nr) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) || (ack_nr != p_ctx->dl.tx_seq_nr))
 8005b84:	9b03      	ldr	r3, [sp, #12]
 8005b86:	b97b      	cbnz	r3, 8005ba8 <ifx_i2c_pl_event_handler+0x4ec>
 8005b88:	9b01      	ldr	r3, [sp, #4]
 8005b8a:	2b03      	cmp	r3, #3
 8005b8c:	d00c      	beq.n	8005ba8 <ifx_i2c_pl_event_handler+0x4ec>
 8005b8e:	f895 3061 	ldrb.w	r3, [r5, #97]	; 0x61
 8005b92:	9a04      	ldr	r2, [sp, #16]
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d107      	bne.n	8005ba8 <ifx_i2c_pl_event_handler+0x4ec>
                    // Control frame with non-zero FRNR/ ACK not received/ ack number != tx number
                    LOG_DL("[IFX-DL]: Errors in control frame\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
                    break;
                }
                if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr)
 8005b98:	9b01      	ldr	r3, [sp, #4]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d147      	bne.n	8005c2e <ifx_i2c_pl_event_handler+0x572>
                {
                    // NACK for transmitted frame
                    LOG_DL("[IFX-DL]: NACK received\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 8005b9e:	2305      	movs	r3, #5
 8005ba0:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
                    break;
 8005ba4:	9c00      	ldr	r4, [sp, #0]
 8005ba6:	e59c      	b.n	80056e2 <ifx_i2c_pl_event_handler+0x26>
                }
                if ((0 != fr_nr) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) || (ack_nr != p_ctx->dl.tx_seq_nr))
                {
                    // Control frame with non-zero FRNR/ ACK not received/ ack number != tx number
                    LOG_DL("[IFX-DL]: Errors in control frame\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8005ba8:	2309      	movs	r3, #9
 8005baa:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
                    break;
 8005bae:	9c00      	ldr	r4, [sp, #0]
 8005bb0:	e597      	b.n	80056e2 <ifx_i2c_pl_event_handler+0x26>
 8005bb2:	f895 3061 	ldrb.w	r3, [r5, #97]	; 0x61
 8005bb6:	e663      	b.n	8005880 <ifx_i2c_pl_event_handler+0x1c4>
                if (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr)
                {    // Re-sync received
                    LOG_DL("[IFX-DL]: Re-Sync received\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
                    p_ctx->dl.resynced = 1;
                    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 8005bb8:	2203      	movs	r2, #3
                    break;
                }
                if (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr)
                {    // Re-sync received
                    LOG_DL("[IFX-DL]: Re-Sync received\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8005bba:	2309      	movs	r3, #9
                    p_ctx->dl.resynced = 1;
 8005bbc:	2101      	movs	r1, #1
                    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 8005bbe:	f885 2061 	strb.w	r2, [r5, #97]	; 0x61
                    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 8005bc2:	f885 2062 	strb.w	r2, [r5, #98]	; 0x62
                    break;
 8005bc6:	2202      	movs	r2, #2
                    break;
                }
                if (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr)
                {    // Re-sync received
                    LOG_DL("[IFX-DL]: Re-Sync received\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8005bc8:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
                    p_ctx->dl.resynced = 1;
 8005bcc:	f885 1066 	strb.w	r1, [r5, #102]	; 0x66
                    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
                    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
                    break;
 8005bd0:	9c00      	ldr	r4, [sp, #0]
 8005bd2:	9201      	str	r2, [sp, #4]
 8005bd4:	e585      	b.n	80056e2 <ifx_i2c_pl_event_handler+0x26>
        p_ctx->dl.resynced = 0;
        OPTIGA_COMMS_LOG_MESSAGE(">>>>");
    }
    else // Control frame
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
 8005bd6:	f043 0480 	orr.w	r4, r3, #128	; 0x80
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
    h2 = h1 & 0x0F;
 8005bda:	f003 030f 	and.w	r3, r3, #15
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 8005bde:	ea84 1103 	eor.w	r1, r4, r3, lsl #4
    h4 = h3 >> 4;
 8005be2:	090a      	lsrs	r2, r1, #4

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 8005be4:	ea82 0141 	eor.w	r1, r2, r1, lsl #1
 8005be8:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005bec:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
    h2 = h1 & 0x0F;
 8005bf0:	f003 000f 	and.w	r0, r3, #15
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 8005bf4:	b2d9      	uxtb	r1, r3
    h2 = h1 & 0x0F;
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 8005bf6:	ea81 1100 	eor.w	r1, r1, r0, lsl #4
    h4 = h3 >> 4;
 8005bfa:	090a      	lsrs	r2, r1, #4

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 8005bfc:	ea82 0141 	eor.w	r1, r2, r1, lsl #1
 8005c00:	ea40 1101 	orr.w	r1, r0, r1, lsl #4
 8005c04:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 8005c08:	ea82 03c1 	eor.w	r3, r2, r1, lsl #3
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
    h2 = h1 & 0x0F;
 8005c0c:	f003 000f 	and.w	r0, r3, #15
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 8005c10:	b2d9      	uxtb	r1, r3
    h2 = h1 & 0x0F;
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 8005c12:	ea81 1100 	eor.w	r1, r1, r0, lsl #4
    h4 = h3 >> 4;
 8005c16:	090a      	lsrs	r2, r1, #4

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 8005c18:	ea82 0141 	eor.w	r1, r2, r1, lsl #1
 8005c1c:	ea40 1001 	orr.w	r0, r0, r1, lsl #4
 8005c20:	ea82 2313 	eor.w	r3, r2, r3, lsr #8
 8005c24:	ea83 03c0 	eor.w	r3, r3, r0, lsl #3
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
    }
    // Use tx buffer when discarding a frame and send nakc for later received frame
    if ((DL_FCTR_SEQCTR_VALUE_ACK == seqctr_value) && (DL_STATE_DISCARD == p_ctx->dl.state))
    {
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
 8005c28:	6f69      	ldr	r1, [r5, #116]	; 0x74
                    break;
                }
                if (fr_nr != ((p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM))
                {
                    LOG_DL("[IFX-DL]: Data frame number not expected\n");
                    p_ctx->dl.state  = DL_STATE_DISCARD;
 8005c2a:	2009      	movs	r0, #9
 8005c2c:	e5ed      	b.n	800580a <ifx_i2c_pl_event_handler+0x14e>

                LOG_DL("[IFX-DL]: ACK received\n");
                // Report frame reception to upper layer and go in idle state
                p_ctx->dl.state = DL_STATE_IDLE;
                continue_state_machine = FALSE;
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_TX_SUCCESS, 0, 0);
 8005c2e:	9a03      	ldr	r2, [sp, #12]
 8005c30:	6fec      	ldr	r4, [r5, #124]	; 0x7c
                    break;
                }

                LOG_DL("[IFX-DL]: ACK received\n");
                // Report frame reception to upper layer and go in idle state
                p_ctx->dl.state = DL_STATE_IDLE;
 8005c32:	2301      	movs	r3, #1
 8005c34:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
                continue_state_machine = FALSE;
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_TX_SUCCESS, 0, 0);
 8005c38:	4628      	mov	r0, r5
 8005c3a:	2102      	movs	r1, #2
 8005c3c:	4613      	mov	r3, r2
 8005c3e:	e6a8      	b.n	8005992 <ifx_i2c_pl_event_handler+0x2d6>

08005c40 <ifx_i2c_dl_init>:

optiga_lib_status_t ifx_i2c_dl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
    LOG_DL("[IFX-DL]: Init\n");

    p_ctx->dl.state = DL_STATE_UNINIT;
 8005c40:	2300      	movs	r3, #0
                                        uint16_t data_len);

/// @endcond

optiga_lib_status_t ifx_i2c_dl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8005c42:	b570      	push	{r4, r5, r6, lr}
 8005c44:	460d      	mov	r5, r1
    LOG_DL("[IFX-DL]: Init\n");

    p_ctx->dl.state = DL_STATE_UNINIT;
 8005c46:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
    // Initialize Physical Layer (and register event handler)
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_pl_init(p_ctx, ifx_i2c_pl_event_handler))
 8005c4a:	490e      	ldr	r1, [pc, #56]	; (8005c84 <ifx_i2c_dl_init+0x44>)
                                        uint16_t data_len);

/// @endcond

optiga_lib_status_t ifx_i2c_dl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8005c4c:	4604      	mov	r4, r0
    LOG_DL("[IFX-DL]: Init\n");

    p_ctx->dl.state = DL_STATE_UNINIT;
    // Initialize Physical Layer (and register event handler)
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_pl_init(p_ctx, ifx_i2c_pl_event_handler))
 8005c4e:	f000 fb73 	bl	8006338 <ifx_i2c_pl_init>
 8005c52:	b110      	cbz	r0, 8005c5a <ifx_i2c_dl_init+0x1a>
    {
        return (IFX_I2C_STACK_ERROR);
 8005c54:	f44f 7081 	mov.w	r0, #258	; 0x102
    p_ctx->dl.error = 0;
    p_ctx->dl.p_tx_frame_buffer = p_ctx->tx_frame_buffer;
    p_ctx->dl.p_rx_frame_buffer = p_ctx->rx_frame_buffer;

    return IFX_I2C_STACK_SUCCESS;
}
 8005c58:	bd70      	pop	{r4, r5, r6, pc}
    }

    // Initialize internal variables
    p_ctx->dl.upper_layer_event_handler = handler;
    p_ctx->dl.state = DL_STATE_IDLE;
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 8005c5a:	2303      	movs	r3, #3
        return (IFX_I2C_STACK_ERROR);
    }

    // Initialize internal variables
    p_ctx->dl.upper_layer_event_handler = handler;
    p_ctx->dl.state = DL_STATE_IDLE;
 8005c5c:	2601      	movs	r6, #1
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
    p_ctx->dl.resynced = 0;
    p_ctx->dl.error = 0;
    p_ctx->dl.p_tx_frame_buffer = p_ctx->tx_frame_buffer;
 8005c5e:	f504 7129 	add.w	r1, r4, #676	; 0x2a4
    p_ctx->dl.p_rx_frame_buffer = p_ctx->rx_frame_buffer;
 8005c62:	f204 32ba 	addw	r2, r4, #954	; 0x3ba
    // Initialize internal variables
    p_ctx->dl.upper_layer_event_handler = handler;
    p_ctx->dl.state = DL_STATE_IDLE;
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
    p_ctx->dl.resynced = 0;
 8005c66:	f884 0066 	strb.w	r0, [r4, #102]	; 0x66
    p_ctx->dl.error = 0;
 8005c6a:	f884 0065 	strb.w	r0, [r4, #101]	; 0x65
        return (IFX_I2C_STACK_ERROR);
    }

    // Initialize internal variables
    p_ctx->dl.upper_layer_event_handler = handler;
    p_ctx->dl.state = DL_STATE_IDLE;
 8005c6e:	f884 6060 	strb.w	r6, [r4, #96]	; 0x60
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 8005c72:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 8005c76:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
    {
        return (IFX_I2C_STACK_ERROR);
    }

    // Initialize internal variables
    p_ctx->dl.upper_layer_event_handler = handler;
 8005c7a:	67e5      	str	r5, [r4, #124]	; 0x7c
    p_ctx->dl.state = DL_STATE_IDLE;
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
    p_ctx->dl.resynced = 0;
    p_ctx->dl.error = 0;
    p_ctx->dl.p_tx_frame_buffer = p_ctx->tx_frame_buffer;
 8005c7c:	6721      	str	r1, [r4, #112]	; 0x70
    p_ctx->dl.p_rx_frame_buffer = p_ctx->rx_frame_buffer;
 8005c7e:	6762      	str	r2, [r4, #116]	; 0x74

    return IFX_I2C_STACK_SUCCESS;
 8005c80:	bd70      	pop	{r4, r5, r6, pc}
 8005c82:	bf00      	nop
 8005c84:	080056bd 	.word	0x080056bd

08005c88 <ifx_i2c_dl_send_frame>:

optiga_lib_status_t ifx_i2c_dl_send_frame(ifx_i2c_context_t * p_ctx, uint16_t frame_len)
{
    LOG_DL("[IFX-DL]: Start TX Frame\n");
    // State must be idle and payload available
    if (p_ctx->dl.state != DL_STATE_IDLE || (0 == frame_len))
 8005c88:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d002      	beq.n	8005c96 <ifx_i2c_dl_send_frame+0xe>
    p_ctx->dl.action_rx_only = 0;
    p_ctx->dl.tx_buffer_size = frame_len;
    p_ctx->dl.data_poll_timeout = PL_TRANS_TIMEOUT_MS;

    return (ifx_i2c_dl_send_frame_internal(p_ctx, frame_len, DL_FCTR_SEQCTR_VALUE_ACK, 0));
}
 8005c90:	f44f 7081 	mov.w	r0, #258	; 0x102
 8005c94:	4770      	bx	lr

optiga_lib_status_t ifx_i2c_dl_send_frame(ifx_i2c_context_t * p_ctx, uint16_t frame_len)
{
    LOG_DL("[IFX-DL]: Start TX Frame\n");
    // State must be idle and payload available
    if (p_ctx->dl.state != DL_STATE_IDLE || (0 == frame_len))
 8005c96:	2900      	cmp	r1, #0
 8005c98:	d0fa      	beq.n	8005c90 <ifx_i2c_dl_send_frame+0x8>

    return IFX_I2C_STACK_SUCCESS;
}

optiga_lib_status_t ifx_i2c_dl_send_frame(ifx_i2c_context_t * p_ctx, uint16_t frame_len)
{
 8005c9a:	b5f0      	push	{r4, r5, r6, r7, lr}
    // In case of sending a NACK the next frame is referenced
    if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr_value)
    {
        ack_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
    }
    p_buffer = p_ctx->dl.p_tx_frame_buffer;
 8005c9c:	6f05      	ldr	r5, [r0, #112]	; 0x70
                                                             uint16_t frame_len,
                                                             uint8_t seqctr_value,
                                                             uint8_t resend)
{
    uint16_t crc;
    uint16_t ack_nr = p_ctx->dl.rx_seq_nr;
 8005c9e:	f890 3062 	ldrb.w	r3, [r0, #98]	; 0x62
    }

    p_ctx->dl.state = DL_STATE_TX;
    p_ctx->dl.retransmit_counter = 0;
    p_ctx->dl.action_rx_only = 0;
    p_ctx->dl.tx_buffer_size = frame_len;
 8005ca2:	f8a0 106c 	strh.w	r1, [r0, #108]	; 0x6c
    {
        return (IFX_I2C_STACK_ERROR);
    }

    p_ctx->dl.state = DL_STATE_TX;
    p_ctx->dl.retransmit_counter = 0;
 8005ca6:	2200      	movs	r2, #0
    if (p_ctx->dl.state != DL_STATE_IDLE || (0 == frame_len))
    {
        return (IFX_I2C_STACK_ERROR);
    }

    p_ctx->dl.state = DL_STATE_TX;
 8005ca8:	2602      	movs	r6, #2
    p_ctx->dl.retransmit_counter = 0;
    p_ctx->dl.action_rx_only = 0;
    p_ctx->dl.tx_buffer_size = frame_len;
    p_ctx->dl.data_poll_timeout = PL_TRANS_TIMEOUT_MS;
 8005caa:	240a      	movs	r4, #10
 8005cac:	6684      	str	r4, [r0, #104]	; 0x68
    if (p_ctx->dl.state != DL_STATE_IDLE || (0 == frame_len))
    {
        return (IFX_I2C_STACK_ERROR);
    }

    p_ctx->dl.state = DL_STATE_TX;
 8005cae:	f880 6060 	strb.w	r6, [r0, #96]	; 0x60
    p_ctx->dl.retransmit_counter = 0;
 8005cb2:	f880 2064 	strb.w	r2, [r0, #100]	; 0x64
    p_ctx->dl.action_rx_only = 0;
 8005cb6:	f880 2063 	strb.w	r2, [r0, #99]	; 0x63
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
    }

    // Set sequence control value (ACK or NACK) and referenced frame number
    //lint --e{835} suppress "DL_FCTR_ACKNR_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_buffer[0] = (uint8_t)(ack_nr << DL_FCTR_ACKNR_OFFSET);
 8005cba:	702b      	strb	r3, [r5, #0]
    if (0 != frame_len) // Data frame
    {
        // Increment and set frame transmit sequence number
        if ((0 == resend) || (0 != p_ctx->dl.resynced))
        {
            p_ctx->dl.tx_seq_nr = (p_ctx->dl.tx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 8005cbc:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	f003 0303 	and.w	r3, r3, #3
 8005cc6:	f880 3061 	strb.w	r3, [r0, #97]	; 0x61
        }
        p_buffer[0] |= (uint8_t)(p_ctx->dl.tx_seq_nr << DL_FCTR_FRNR_OFFSET);
 8005cca:	782e      	ldrb	r6, [r5, #0]
 8005ccc:	ea46 0383 	orr.w	r3, r6, r3, lsl #2
_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
    uint16_t i;
    uint16_t crc = 0;

    for (i = 0; i < data_len; i++)
 8005cd0:	f64f 76fd 	movw	r6, #65533	; 0xfffd
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 8005cd4:	0a0c      	lsrs	r4, r1, #8
_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
    uint16_t i;
    uint16_t crc = 0;

    for (i = 0; i < data_len; i++)
 8005cd6:	42b1      	cmp	r1, r6
        // Increment and set frame transmit sequence number
        if ((0 == resend) || (0 != p_ctx->dl.resynced))
        {
            p_ctx->dl.tx_seq_nr = (p_ctx->dl.tx_seq_nr + 1) & DL_MAX_FRAME_NUM;
        }
        p_buffer[0] |= (uint8_t)(p_ctx->dl.tx_seq_nr << DL_FCTR_FRNR_OFFSET);
 8005cd8:	702b      	strb	r3, [r5, #0]
        // Reset resync received
        p_ctx->dl.resynced = 0;
 8005cda:	f880 2066 	strb.w	r2, [r0, #102]	; 0x66
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
    p_buffer[2] = (uint8_t)frame_len;
 8005cde:	70a9      	strb	r1, [r5, #2]
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 8005ce0:	706c      	strb	r4, [r5, #1]
_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
    uint16_t i;
    uint16_t crc = 0;

    for (i = 0; i < data_len; i++)
 8005ce2:	d027      	beq.n	8005d34 <ifx_i2c_dl_send_frame+0xac>
 8005ce4:	1c8f      	adds	r7, r1, #2
 8005ce6:	4696      	mov	lr, r2
 8005ce8:	fa15 f787 	uxtah	r7, r5, r7
 8005cec:	1e6e      	subs	r6, r5, #1
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 8005cee:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 8005cf2:	ea8e 0303 	eor.w	r3, lr, r3
    h2 = h1 & 0x0F;
 8005cf6:	f003 040f 	and.w	r4, r3, #15
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 8005cfa:	b2db      	uxtb	r3, r3
    h2 = h1 & 0x0F;
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 8005cfc:	ea83 1304 	eor.w	r3, r3, r4, lsl #4
    h4 = h3 >> 4;
 8005d00:	091a      	lsrs	r2, r3, #4

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 8005d02:	ea82 0343 	eor.w	r3, r2, r3, lsl #1
 8005d06:	ea44 1303 	orr.w	r3, r4, r3, lsl #4
 8005d0a:	ea82 221e 	eor.w	r2, r2, lr, lsr #8
_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
    uint16_t i;
    uint16_t crc = 0;

    for (i = 0; i < data_len; i++)
 8005d0e:	42be      	cmp	r6, r7
    h1 = (seed ^ byte) & 0xFF;
    h2 = h1 & 0x0F;
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
    h4 = h3 >> 4;

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 8005d10:	ea82 0ec3 	eor.w	lr, r2, r3, lsl #3
_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
    uint16_t i;
    uint16_t crc = 0;

    for (i = 0; i < data_len; i++)
 8005d14:	d1eb      	bne.n	8005cee <ifx_i2c_dl_send_frame+0x66>
 8005d16:	ea4f 241e 	mov.w	r4, lr, lsr #8
 8005d1a:	fa5f fe8e 	uxtb.w	lr, lr
    p_buffer[1] = (uint8_t)(frame_len >> 8);
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 8005d1e:	186b      	adds	r3, r5, r1
    p_buffer[4 + frame_len] = (uint8_t)crc;

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 8005d20:	1d4a      	adds	r2, r1, #5
    p_buffer[1] = (uint8_t)(frame_len >> 8);
    p_buffer[2] = (uint8_t)frame_len;

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 8005d22:	70dc      	strb	r4, [r3, #3]
    p_buffer[4 + frame_len] = (uint8_t)crc;
 8005d24:	f883 e004 	strb.w	lr, [r3, #4]

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 8005d28:	4629      	mov	r1, r5
 8005d2a:	b292      	uxth	r2, r2
    p_ctx->dl.action_rx_only = 0;
    p_ctx->dl.tx_buffer_size = frame_len;
    p_ctx->dl.data_poll_timeout = PL_TRANS_TIMEOUT_MS;

    return (ifx_i2c_dl_send_frame_internal(p_ctx, frame_len, DL_FCTR_SEQCTR_VALUE_ACK, 0));
}
 8005d2c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
    p_buffer[4 + frame_len] = (uint8_t)crc;

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 8005d30:	f000 bb3a 	b.w	80063a8 <ifx_i2c_pl_send_frame>
_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
    uint16_t i;
    uint16_t crc = 0;

    for (i = 0; i < data_len; i++)
 8005d34:	4696      	mov	lr, r2
 8005d36:	4614      	mov	r4, r2
 8005d38:	e7f1      	b.n	8005d1e <ifx_i2c_dl_send_frame+0x96>
 8005d3a:	bf00      	nop

08005d3c <ifx_i2c_dl_receive_frame>:

optiga_lib_status_t ifx_i2c_dl_receive_frame(ifx_i2c_context_t * p_ctx)
{
    LOG_DL("[IFX-DL]: Start RX Frame\n");

    if (DL_STATE_IDLE != p_ctx->dl.state)
 8005d3c:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d002      	beq.n	8005d4a <ifx_i2c_dl_receive_frame+0xe>
    p_ctx->dl.action_rx_only = 1;
    p_ctx->dl.frame_start_time = pal_os_timer_get_time_in_milliseconds();
    p_ctx->dl.data_poll_timeout = TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS;

    return (ifx_i2c_pl_receive_frame(p_ctx));
}
 8005d44:	f44f 7081 	mov.w	r0, #258	; 0x102
 8005d48:	4770      	bx	lr

    return (ifx_i2c_dl_send_frame_internal(p_ctx, frame_len, DL_FCTR_SEQCTR_VALUE_ACK, 0));
}

optiga_lib_status_t ifx_i2c_dl_receive_frame(ifx_i2c_context_t * p_ctx)
{
 8005d4a:	b510      	push	{r4, lr}
    {
        return (IFX_I2C_STACK_ERROR);
    }

    // Set internal state
    p_ctx->dl.state = DL_STATE_RX;
 8005d4c:	2103      	movs	r1, #3
    p_ctx->dl.retransmit_counter = 0;
 8005d4e:	2200      	movs	r2, #0
    p_ctx->dl.action_rx_only = 1;
 8005d50:	f880 3063 	strb.w	r3, [r0, #99]	; 0x63
    {
        return (IFX_I2C_STACK_ERROR);
    }

    // Set internal state
    p_ctx->dl.state = DL_STATE_RX;
 8005d54:	f880 1060 	strb.w	r1, [r0, #96]	; 0x60
    p_ctx->dl.retransmit_counter = 0;
 8005d58:	f880 2064 	strb.w	r2, [r0, #100]	; 0x64
 8005d5c:	4604      	mov	r4, r0
    p_ctx->dl.action_rx_only = 1;
    p_ctx->dl.frame_start_time = pal_os_timer_get_time_in_milliseconds();
 8005d5e:	f7ff f8b5 	bl	8004ecc <pal_os_timer_get_time_in_milliseconds>
    p_ctx->dl.data_poll_timeout = TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS;
 8005d62:	4b04      	ldr	r3, [pc, #16]	; (8005d74 <ifx_i2c_dl_receive_frame+0x38>)

    // Set internal state
    p_ctx->dl.state = DL_STATE_RX;
    p_ctx->dl.retransmit_counter = 0;
    p_ctx->dl.action_rx_only = 1;
    p_ctx->dl.frame_start_time = pal_os_timer_get_time_in_milliseconds();
 8005d64:	67a0      	str	r0, [r4, #120]	; 0x78
    p_ctx->dl.data_poll_timeout = TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS;
 8005d66:	66a3      	str	r3, [r4, #104]	; 0x68

    return (ifx_i2c_pl_receive_frame(p_ctx));
 8005d68:	4620      	mov	r0, r4
}
 8005d6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    p_ctx->dl.retransmit_counter = 0;
    p_ctx->dl.action_rx_only = 1;
    p_ctx->dl.frame_start_time = pal_os_timer_get_time_in_milliseconds();
    p_ctx->dl.data_poll_timeout = TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS;

    return (ifx_i2c_pl_receive_frame(p_ctx));
 8005d6e:	f000 bb55 	b.w	800641c <ifx_i2c_pl_receive_frame>
 8005d72:	bf00      	nop
 8005d74:	0002bf20 	.word	0x0002bf20

08005d78 <ifx_i2c_pl_status_poll_callback>:
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
}


_STATIC_H void ifx_i2c_pl_status_poll_callback(void * p_ctx)
{
 8005d78:	4601      	mov	r1, r0
 8005d7a:	b410      	push	{r4}
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;
 8005d7c:	2201      	movs	r2, #1
_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 8005d7e:	2482      	movs	r4, #130	; 0x82
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 8005d80:	2004      	movs	r0, #4
_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 8005d82:	f881 4080 	strb.w	r4, [r1, #128]	; 0x80
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 8005d86:	f881 219a 	strb.w	r2, [r1, #410]	; 0x19a
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 8005d8a:	f881 219b 	strb.w	r2, [r1, #411]	; 0x19b
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 8005d8e:	23c8      	movs	r3, #200	; 0xc8
    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 8005d90:	f8a1 0198 	strh.w	r0, [r1, #408]	; 0x198
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 8005d94:	f8a1 319c 	strh.w	r3, [r1, #412]	; 0x19c
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;
 8005d98:	f8a1 2196 	strh.w	r2, [r1, #406]	; 0x196
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;

    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 8005d9c:	6908      	ldr	r0, [r1, #16]

_STATIC_H void ifx_i2c_pl_status_poll_callback(void * p_ctx)
{
    LOG_PL("[IFX-PL]: Status poll Timer elapsed  -> Read STATUS register\n");
    ifx_i2c_pl_read_register((ifx_i2c_context_t * )p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
}
 8005d9e:	f85d 4b04 	ldr.w	r4, [sp], #4
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;

    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 8005da2:	3180      	adds	r1, #128	; 0x80
 8005da4:	f7fe bf10 	b.w	8004bc8 <pal_i2c_write>

08005da8 <ifx_i2c_pal_poll_callback>:
}

_STATIC_H void ifx_i2c_pal_poll_callback(void * p_ctx)
{
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
    if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
 8005da8:	f890 319b 	ldrb.w	r3, [r0, #411]	; 0x19b
 8005dac:	2b01      	cmp	r3, #1
        }
    }
}

_STATIC_H void ifx_i2c_pal_poll_callback(void * p_ctx)
{
 8005dae:	4601      	mov	r1, r0
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
    if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
 8005db0:	d008      	beq.n	8005dc4 <ifx_i2c_pal_poll_callback+0x1c>
    {
        LOG_PL("[IFX-PL]: Poll Timer elapsed -> Restart TX\n");
        //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
        pal_i2c_write(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_tx_len);
    }
    else if (PL_I2C_CMD_READ == p_local_ctx->pl.i2c_cmd)
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	d000      	beq.n	8005db8 <ifx_i2c_pal_poll_callback+0x10>
 8005db6:	4770      	bx	lr
    {
        LOG_PL("[IFX-PL]: Poll Timer elapsed  -> Restart Read Register -> Start TX\n");
        //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
        pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
 8005db8:	f8b1 2198 	ldrh.w	r2, [r1, #408]	; 0x198
 8005dbc:	6900      	ldr	r0, [r0, #16]
 8005dbe:	3180      	adds	r1, #128	; 0x80
 8005dc0:	f7fe bf32 	b.w	8004c28 <pal_i2c_read>
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
    if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
    {
        LOG_PL("[IFX-PL]: Poll Timer elapsed -> Restart TX\n");
        //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
        pal_i2c_write(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_tx_len);
 8005dc4:	f8b1 2196 	ldrh.w	r2, [r1, #406]	; 0x196
 8005dc8:	6900      	ldr	r0, [r0, #16]
 8005dca:	3180      	adds	r1, #128	; 0x80
 8005dcc:	f7fe befc 	b.w	8004bc8 <pal_i2c_write>

08005dd0 <ifx_i2c_pl_negotiation_event_handler>:

    return (status);

}
_STATIC_H void ifx_i2c_pl_negotiation_event_handler(void * p_input_ctx)
{
 8005dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dd4:	f890 31ac 	ldrb.w	r3, [r0, #428]	; 0x1ac
    optiga_lib_status_t event = (optiga_lib_status_t)IFX_I2C_STACK_ERROR;
    uint8_t continue_negotiation;
    ifx_i2c_context_t * p_ctx = (ifx_i2c_context_t * )p_input_ctx;
    uint8_t i2c_mode_value[2];
    uint8_t max_frame_size[2] = { (uint8_t)(p_ctx->frame_size >> 8), (uint8_t)(p_ctx->frame_size) };
 8005dd8:	8885      	ldrh	r5, [r0, #4]

    do
    {
        continue_negotiation = FALSE;
        LOG_PL("[IFX-PL]: Negotiation started\n");
        switch (p_ctx->pl.negotiate_state)
 8005dda:	2b55      	cmp	r3, #85	; 0x55
{
    optiga_lib_status_t event = (optiga_lib_status_t)IFX_I2C_STACK_ERROR;
    uint8_t continue_negotiation;
    ifx_i2c_context_t * p_ctx = (ifx_i2c_context_t * )p_input_ctx;
    uint8_t i2c_mode_value[2];
    uint8_t max_frame_size[2] = { (uint8_t)(p_ctx->frame_size >> 8), (uint8_t)(p_ctx->frame_size) };
 8005ddc:	ea4f 2715 	mov.w	r7, r5, lsr #8

    return (status);

}
_STATIC_H void ifx_i2c_pl_negotiation_event_handler(void * p_input_ctx)
{
 8005de0:	4604      	mov	r4, r0
    optiga_lib_status_t event = (optiga_lib_status_t)IFX_I2C_STACK_ERROR;
 8005de2:	f44f 7181 	mov.w	r1, #258	; 0x102
    uint8_t continue_negotiation;
    ifx_i2c_context_t * p_ctx = (ifx_i2c_context_t * )p_input_ctx;
    uint8_t i2c_mode_value[2];
    uint8_t max_frame_size[2] = { (uint8_t)(p_ctx->frame_size >> 8), (uint8_t)(p_ctx->frame_size) };
 8005de6:	b2ed      	uxtb	r5, r5
            }
            break;
            // Check is slave accepted the new frame length
            case PL_INIT_VERIFY_DATA_REG:
            {
                p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8005de8:	f04f 06aa 	mov.w	r6, #170	; 0xaa
            {
                // Default frequency set to master
                event = ifx_i2c_pl_set_bit_rate(p_input_ctx, PL_DEFAULT_FREQUENCY);
                if (IFX_I2C_STACK_SUCCESS == event)
                {
                    p_ctx->pl.negotiate_state = PL_INIT_GET_FREQ_REG;
 8005dec:	f04f 0833 	mov.w	r8, #51	; 0x33

    do
    {
        continue_negotiation = FALSE;
        LOG_PL("[IFX-PL]: Negotiation started\n");
        switch (p_ctx->pl.negotiate_state)
 8005df0:	d025      	beq.n	8005e3e <ifx_i2c_pl_negotiation_event_handler+0x6e>
 8005df2:	d93e      	bls.n	8005e72 <ifx_i2c_pl_negotiation_event_handler+0xa2>
 8005df4:	2b88      	cmp	r3, #136	; 0x88
 8005df6:	f000 80c6 	beq.w	8005f86 <ifx_i2c_pl_negotiation_event_handler+0x1b6>
 8005dfa:	d858      	bhi.n	8005eae <ifx_i2c_pl_negotiation_event_handler+0xde>
 8005dfc:	2b66      	cmp	r3, #102	; 0x66
 8005dfe:	f000 80af 	beq.w	8005f60 <ifx_i2c_pl_negotiation_event_handler+0x190>
 8005e02:	2b77      	cmp	r3, #119	; 0x77
 8005e04:	f040 810a 	bne.w	800601c <ifx_i2c_pl_negotiation_event_handler+0x24c>
_STATIC_H optiga_lib_status_t ifx_i2c_pl_set_bit_rate(ifx_i2c_context_t * p_ctx, uint16_t bitrate)
{
    optiga_lib_status_t status;
    void* p_pal_ctx_upper_layer_handler;
    // Save upper layer context in pal
    p_pal_ctx_upper_layer_handler = p_ctx->p_pal_i2c_ctx->upper_layer_event_handler;
 8005e08:	6920      	ldr	r0, [r4, #16]
            break;
            // Frequency negotiated, Set frequency at master
            case PL_INIT_AGREE_FREQ:
            {
                // Frequency negotiation between master and slave is complete
                event = ifx_i2c_pl_set_bit_rate(p_input_ctx, p_ctx->frequency);
 8005e0a:	8861      	ldrh	r1, [r4, #2]
_STATIC_H optiga_lib_status_t ifx_i2c_pl_set_bit_rate(ifx_i2c_context_t * p_ctx, uint16_t bitrate)
{
    optiga_lib_status_t status;
    void* p_pal_ctx_upper_layer_handler;
    // Save upper layer context in pal
    p_pal_ctx_upper_layer_handler = p_ctx->p_pal_i2c_ctx->upper_layer_event_handler;
 8005e0c:	f8d0 900c 	ldr.w	r9, [r0, #12]
    // Pass context as NULL to avoid callback invocation
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = NULL;
 8005e10:	2300      	movs	r3, #0
 8005e12:	60c3      	str	r3, [r0, #12]
    status = pal_i2c_set_bitrate(p_ctx->p_pal_i2c_ctx , bitrate);
 8005e14:	f7fe ff38 	bl	8004c88 <pal_i2c_set_bitrate>
    // Restore callback
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = p_pal_ctx_upper_layer_handler;
 8005e18:	6923      	ldr	r3, [r4, #16]
 8005e1a:	f8c3 900c 	str.w	r9, [r3, #12]
    if (PAL_I2C_EVENT_SUCCESS != status)
 8005e1e:	2800      	cmp	r0, #0
 8005e20:	f000 80eb 	beq.w	8005ffa <ifx_i2c_pl_negotiation_event_handler+0x22a>
    {
        if (0 != (p_ctx->pl.retry_counter--))
 8005e24:	f8b4 319c 	ldrh.w	r3, [r4, #412]	; 0x19c
 8005e28:	1e5a      	subs	r2, r3, #1
 8005e2a:	f8a4 219c 	strh.w	r2, [r4, #412]	; 0x19c
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	f040 80f6 	bne.w	8006020 <ifx_i2c_pl_negotiation_event_handler+0x250>
                    p_ctx->pl.negotiate_state = PL_INIT_SET_DATA_REG_LEN;
                    continue_negotiation = TRUE;
                }
                else if (IFX_I2C_STACK_ERROR == event)
                {
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8005e34:	23aa      	movs	r3, #170	; 0xaa
 8005e36:	f884 31ac 	strb.w	r3, [r4, #428]	; 0x1ac
 8005e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
            }
            break;
            // After setting I2C mode register, read the slave's supported frequency
            case PL_INIT_READ_FREQ:
            {
                p_ctx->pl.negotiate_state = PL_INIT_VERIFY_FREQ;
 8005e3e:	2566      	movs	r5, #102	; 0x66
_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 8005e40:	2084      	movs	r0, #132	; 0x84
    p_ctx->pl.buffer_tx_len = 1;
 8005e42:	2201      	movs	r2, #1

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 8005e44:	2104      	movs	r1, #4
_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 8005e46:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 8005e4a:	23c8      	movs	r3, #200	; 0xc8
            }
            break;
            // After setting I2C mode register, read the slave's supported frequency
            case PL_INIT_READ_FREQ:
            {
                p_ctx->pl.negotiate_state = PL_INIT_VERIFY_FREQ;
 8005e4c:	f884 51ac 	strb.w	r5, [r4, #428]	; 0x1ac
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 8005e50:	f884 219a 	strb.w	r2, [r4, #410]	; 0x19a
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 8005e54:	f884 219b 	strb.w	r2, [r4, #411]	; 0x19b
    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 8005e58:	f8a4 1198 	strh.w	r1, [r4, #408]	; 0x198
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;
 8005e5c:	f8a4 2196 	strh.w	r2, [r4, #406]	; 0x196

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 8005e60:	f8a4 319c 	strh.w	r3, [r4, #412]	; 0x19c
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;

    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 8005e64:	6920      	ldr	r0, [r4, #16]
 8005e66:	f104 0180 	add.w	r1, r4, #128	; 0x80
            break;
            default:
                break;
        }
    } while (FALSE != continue_negotiation);
}
 8005e6a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;

    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 8005e6e:	f7fe beab 	b.w	8004bc8 <pal_i2c_write>

    do
    {
        continue_negotiation = FALSE;
        LOG_PL("[IFX-PL]: Negotiation started\n");
        switch (p_ctx->pl.negotiate_state)
 8005e72:	2b22      	cmp	r3, #34	; 0x22
 8005e74:	f000 8082 	beq.w	8005f7c <ifx_i2c_pl_negotiation_event_handler+0x1ac>
 8005e78:	d940      	bls.n	8005efc <ifx_i2c_pl_negotiation_event_handler+0x12c>
 8005e7a:	2b33      	cmp	r3, #51	; 0x33
 8005e7c:	d05f      	beq.n	8005f3e <ifx_i2c_pl_negotiation_event_handler+0x16e>
 8005e7e:	2b44      	cmp	r3, #68	; 0x44
 8005e80:	f040 80ca 	bne.w	8006018 <ifx_i2c_pl_negotiation_event_handler+0x248>
            case PL_INIT_SET_FREQ_REG:
            {
                slave_frequency = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];

                i2c_mode_value[0] = PL_REG_I2C_MODE_PERSISTANT;
                if ((p_ctx->frequency > PL_SM_FM_MAX_FREQUENCY) && (slave_frequency <= PL_SM_FM_MAX_FREQUENCY))
 8005e84:	8862      	ldrh	r2, [r4, #2]
            }
            break;
            // Set the I2C mode register
            case PL_INIT_SET_FREQ_REG:
            {
                slave_frequency = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 8005e86:	f894 0082 	ldrb.w	r0, [r4, #130]	; 0x82
 8005e8a:	f894 3083 	ldrb.w	r3, [r4, #131]	; 0x83

                i2c_mode_value[0] = PL_REG_I2C_MODE_PERSISTANT;
                if ((p_ctx->frequency > PL_SM_FM_MAX_FREQUENCY) && (slave_frequency <= PL_SM_FM_MAX_FREQUENCY))
 8005e8e:	f5b2 7fc8 	cmp.w	r2, #400	; 0x190
            }
            break;
            // Set the I2C mode register
            case PL_INIT_SET_FREQ_REG:
            {
                slave_frequency = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 8005e92:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

                i2c_mode_value[0] = PL_REG_I2C_MODE_PERSISTANT;
                if ((p_ctx->frequency > PL_SM_FM_MAX_FREQUENCY) && (slave_frequency <= PL_SM_FM_MAX_FREQUENCY))
 8005e96:	f240 808f 	bls.w	8005fb8 <ifx_i2c_pl_negotiation_event_handler+0x1e8>
 8005e9a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8005e9e:	f240 80c9 	bls.w	8006034 <ifx_i2c_pl_negotiation_event_handler+0x264>
                    p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
                    ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode_value);
                }
                else
                {
                    p_ctx->pl.negotiate_state = PL_INIT_VERIFY_FREQ;
 8005ea2:	2266      	movs	r2, #102	; 0x66
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	f884 21ac 	strb.w	r2, [r4, #428]	; 0x1ac
 8005eaa:	2a55      	cmp	r2, #85	; 0x55
 8005eac:	e7a1      	b.n	8005df2 <ifx_i2c_pl_negotiation_event_handler+0x22>

    do
    {
        continue_negotiation = FALSE;
        LOG_PL("[IFX-PL]: Negotiation started\n");
        switch (p_ctx->pl.negotiate_state)
 8005eae:	2baa      	cmp	r3, #170	; 0xaa
 8005eb0:	d047      	beq.n	8005f42 <ifx_i2c_pl_negotiation_event_handler+0x172>
 8005eb2:	2bbb      	cmp	r3, #187	; 0xbb
 8005eb4:	d1c1      	bne.n	8005e3a <ifx_i2c_pl_negotiation_event_handler+0x6a>
_STATIC_H optiga_lib_status_t ifx_i2c_pl_set_bit_rate(ifx_i2c_context_t * p_ctx, uint16_t bitrate)
{
    optiga_lib_status_t status;
    void* p_pal_ctx_upper_layer_handler;
    // Save upper layer context in pal
    p_pal_ctx_upper_layer_handler = p_ctx->p_pal_i2c_ctx->upper_layer_event_handler;
 8005eb6:	6920      	ldr	r0, [r4, #16]
    // Pass context as NULL to avoid callback invocation
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = NULL;
 8005eb8:	2300      	movs	r3, #0
_STATIC_H optiga_lib_status_t ifx_i2c_pl_set_bit_rate(ifx_i2c_context_t * p_ctx, uint16_t bitrate)
{
    optiga_lib_status_t status;
    void* p_pal_ctx_upper_layer_handler;
    // Save upper layer context in pal
    p_pal_ctx_upper_layer_handler = p_ctx->p_pal_i2c_ctx->upper_layer_event_handler;
 8005eba:	f8d0 900c 	ldr.w	r9, [r0, #12]
    // Pass context as NULL to avoid callback invocation
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = NULL;
 8005ebe:	60c3      	str	r3, [r0, #12]
    status = pal_i2c_set_bitrate(p_ctx->p_pal_i2c_ctx , bitrate);
 8005ec0:	2164      	movs	r1, #100	; 0x64
 8005ec2:	f7fe fee1 	bl	8004c88 <pal_i2c_set_bitrate>
    // Restore callback
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = p_pal_ctx_upper_layer_handler;
 8005ec6:	6923      	ldr	r3, [r4, #16]
 8005ec8:	f8c3 900c 	str.w	r9, [r3, #12]
    if (PAL_I2C_EVENT_SUCCESS != status)
 8005ecc:	2800      	cmp	r0, #0
 8005ece:	f000 809b 	beq.w	8006008 <ifx_i2c_pl_negotiation_event_handler+0x238>
    {
        if (0 != (p_ctx->pl.retry_counter--))
 8005ed2:	f8b4 319c 	ldrh.w	r3, [r4, #412]	; 0x19c
 8005ed6:	1e5a      	subs	r2, r3, #1
 8005ed8:	f8a4 219c 	strh.w	r2, [r4, #412]	; 0x19c
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	f040 809f 	bne.w	8006020 <ifx_i2c_pl_negotiation_event_handler+0x250>
                    p_ctx->pl.negotiate_state = PL_INIT_GET_FREQ_REG;
                    continue_negotiation = TRUE;
                }
                else if (IFX_I2C_STACK_ERROR == event)
                {
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8005ee2:	23aa      	movs	r3, #170	; 0xaa
 8005ee4:	f884 31ac 	strb.w	r3, [r4, #428]	; 0x1ac
                    p_buffer = NULL;
                    buffer_len = 0;
                    pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callback)ifx_i2c_pl_negotiation_event_handler,
 8005ee8:	f8d4 04d0 	ldr.w	r0, [r4, #1232]	; 0x4d0
 8005eec:	4961      	ldr	r1, [pc, #388]	; (8006074 <ifx_i2c_pl_negotiation_event_handler+0x2a4>)
 8005eee:	4622      	mov	r2, r4
 8005ef0:	f642 63e0 	movw	r3, #12000	; 0x2ee0
            break;
            default:
                break;
        }
    } while (FALSE != continue_negotiation);
}
 8005ef4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
                else if (IFX_I2C_STACK_ERROR == event)
                {
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
                    p_buffer = NULL;
                    buffer_len = 0;
                    pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callback)ifx_i2c_pl_negotiation_event_handler,
 8005ef8:	f7fe bfb0 	b.w	8004e5c <pal_os_event_register_callback_oneshot>

    do
    {
        continue_negotiation = FALSE;
        LOG_PL("[IFX-PL]: Negotiation started\n");
        switch (p_ctx->pl.negotiate_state)
 8005efc:	2b11      	cmp	r3, #17
 8005efe:	f040 8089 	bne.w	8006014 <ifx_i2c_pl_negotiation_event_handler+0x244>
            }
            break;
            // Start frame length negotiation by writing the requested frame length
            case PL_INIT_SET_DATA_REG_LEN:
            {
                p_ctx->pl.negotiate_state = PL_INIT_GET_DATA_REG_LEN;
 8005f02:	f04f 0e22 	mov.w	lr, #34	; 0x22
                                         const uint8_t * p_content)
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 8005f06:	2681      	movs	r6, #129	; 0x81
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 8005f08:	2002      	movs	r0, #2
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 8005f0a:	2301      	movs	r3, #1
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 8005f0c:	21c8      	movs	r1, #200	; 0xc8
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 8005f0e:	f884 019a 	strb.w	r0, [r4, #410]	; 0x19a
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 8005f12:	2203      	movs	r2, #3
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 8005f14:	f884 7081 	strb.w	r7, [r4, #129]	; 0x81
 8005f18:	f884 5082 	strb.w	r5, [r4, #130]	; 0x82
            }
            break;
            // Start frame length negotiation by writing the requested frame length
            case PL_INIT_SET_DATA_REG_LEN:
            {
                p_ctx->pl.negotiate_state = PL_INIT_GET_DATA_REG_LEN;
 8005f1c:	f884 e1ac 	strb.w	lr, [r4, #428]	; 0x1ac
                                         const uint8_t * p_content)
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 8005f20:	f884 6080 	strb.w	r6, [r4, #128]	; 0x80
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 8005f24:	f884 319b 	strb.w	r3, [r4, #411]	; 0x19b
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 8005f28:	f8a4 119c 	strh.w	r1, [r4, #412]	; 0x19c
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 8005f2c:	f8a4 2196 	strh.w	r2, [r4, #406]	; 0x196
    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 8005f30:	6920      	ldr	r0, [r4, #16]
 8005f32:	f104 0180 	add.w	r1, r4, #128	; 0x80
            break;
            default:
                break;
        }
    } while (FALSE != continue_negotiation);
}
 8005f36:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 8005f3a:	f7fe be45 	b.w	8004bc8 <pal_i2c_write>
            }
            break;
            // Read the current Max frequency supported by slave
            case PL_INIT_GET_FREQ_REG:
            {
                p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_REG;
 8005f3e:	2544      	movs	r5, #68	; 0x44
 8005f40:	e77e      	b.n	8005e40 <ifx_i2c_pl_negotiation_event_handler+0x70>
            break;
            case PL_INIT_DONE:
            {
                if (IFX_I2C_STACK_SUCCESS == event)
                {
                    p_ctx->pl.frame_state = PL_STATE_READY;
 8005f42:	2900      	cmp	r1, #0
 8005f44:	bf14      	ite	ne
 8005f46:	2300      	movne	r3, #0
 8005f48:	2302      	moveq	r3, #2
                else
                {
                    p_ctx->pl.frame_state = PL_STATE_UNINIT;
                }
                // Negotiation between master and slave is complete
                p_ctx->pl.upper_layer_event_handler(p_ctx,event, p_buffer, buffer_len);
 8005f4a:	f8d4 51a8 	ldr.w	r5, [r4, #424]	; 0x1a8
 8005f4e:	f884 319f 	strb.w	r3, [r4, #415]	; 0x19f
 8005f52:	2200      	movs	r2, #0
 8005f54:	4620      	mov	r0, r4
 8005f56:	46ac      	mov	ip, r5
 8005f58:	4613      	mov	r3, r2
            break;
            default:
                break;
        }
    } while (FALSE != continue_negotiation);
}
 8005f5a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
                else
                {
                    p_ctx->pl.frame_state = PL_STATE_UNINIT;
                }
                // Negotiation between master and slave is complete
                p_ctx->pl.upper_layer_event_handler(p_ctx,event, p_buffer, buffer_len);
 8005f5e:	4760      	bx	ip
            }
            break;
            // Verify the requested frequency and slave's supported frequency
            case PL_INIT_VERIFY_FREQ:
            {
                slave_frequency = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 8005f60:	f894 0082 	ldrb.w	r0, [r4, #130]	; 0x82
 8005f64:	f894 3083 	ldrb.w	r3, [r4, #131]	; 0x83
                if (p_ctx->frequency > slave_frequency)
 8005f68:	8862      	ldrh	r2, [r4, #2]
 8005f6a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d91c      	bls.n	8005fac <ifx_i2c_pl_negotiation_event_handler+0x1dc>
 8005f72:	23aa      	movs	r3, #170	; 0xaa
                {
                    LOG_PL("[IFX-PL]: Unexpected frequency in MAX_SCL_FREQU\n");
                    p_buffer = NULL;
                    buffer_len = 0;
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8005f74:	f884 61ac 	strb.w	r6, [r4, #428]	; 0x1ac
 8005f78:	2b55      	cmp	r3, #85	; 0x55
 8005f7a:	e73a      	b.n	8005df2 <ifx_i2c_pl_negotiation_event_handler+0x22>
            }
            break;
            // Read the frame length to verify
            case PL_INIT_GET_DATA_REG_LEN:
            {
                p_ctx->pl.negotiate_state = PL_INIT_VERIFY_DATA_REG;
 8005f7c:	2588      	movs	r5, #136	; 0x88
_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 8005f7e:	2081      	movs	r0, #129	; 0x81
    p_ctx->pl.buffer_tx_len = 1;
 8005f80:	2201      	movs	r2, #1

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 8005f82:	2102      	movs	r1, #2
 8005f84:	e75f      	b.n	8005e46 <ifx_i2c_pl_negotiation_event_handler+0x76>
            break;
            // Check is slave accepted the new frame length
            case PL_INIT_VERIFY_DATA_REG:
            {
                p_ctx->pl.negotiate_state = PL_INIT_DONE;
                slave_frame_len = (p_ctx->pl.buffer[0] << 8) | p_ctx->pl.buffer[1];
 8005f86:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8005f8a:	f894 2080 	ldrb.w	r2, [r4, #128]	; 0x80
                // Error if slave's frame length is more than requested frame length
                if (p_ctx->frame_size >= slave_frame_len)
 8005f8e:	88a0      	ldrh	r0, [r4, #4]
            }
            break;
            // Check is slave accepted the new frame length
            case PL_INIT_VERIFY_DATA_REG:
            {
                p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8005f90:	f884 61ac 	strb.w	r6, [r4, #428]	; 0x1ac
                slave_frame_len = (p_ctx->pl.buffer[0] << 8) | p_ctx->pl.buffer[1];
 8005f94:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
                // Error if slave's frame length is more than requested frame length
                if (p_ctx->frame_size >= slave_frame_len)
 8005f98:	4290      	cmp	r0, r2
                {
                    p_ctx->frame_size = slave_frame_len;
 8005f9a:	f04f 03aa 	mov.w	r3, #170	; 0xaa
            case PL_INIT_VERIFY_DATA_REG:
            {
                p_ctx->pl.negotiate_state = PL_INIT_DONE;
                slave_frame_len = (p_ctx->pl.buffer[0] << 8) | p_ctx->pl.buffer[1];
                // Error if slave's frame length is more than requested frame length
                if (p_ctx->frame_size >= slave_frame_len)
 8005f9e:	d303      	bcc.n	8005fa8 <ifx_i2c_pl_negotiation_event_handler+0x1d8>
                {
                    p_ctx->frame_size = slave_frame_len;
 8005fa0:	80a2      	strh	r2, [r4, #4]
                    event = IFX_I2C_STACK_SUCCESS;
 8005fa2:	2100      	movs	r1, #0
 8005fa4:	2b55      	cmp	r3, #85	; 0x55
 8005fa6:	e724      	b.n	8005df2 <ifx_i2c_pl_negotiation_event_handler+0x22>
 8005fa8:	2b55      	cmp	r3, #85	; 0x55
 8005faa:	e722      	b.n	8005df2 <ifx_i2c_pl_negotiation_event_handler+0x22>
                    buffer_len = 0;
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
                }
                else
                {
                    p_ctx->pl.negotiate_state = PL_INIT_AGREE_FREQ;
 8005fac:	2277      	movs	r2, #119	; 0x77
 8005fae:	4613      	mov	r3, r2
 8005fb0:	f884 21ac 	strb.w	r2, [r4, #428]	; 0x1ac
 8005fb4:	2a55      	cmp	r2, #85	; 0x55
 8005fb6:	e71c      	b.n	8005df2 <ifx_i2c_pl_negotiation_event_handler+0x22>
                    //Change to FM+ mode if slave's current supported frequency is below user's requested frequency
                    i2c_mode_value[1] = PL_REG_I2C_MODE_FM_PLUS;
                    p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
                    ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode_value);
                }
                else if ((p_ctx->frequency <= PL_SM_FM_MAX_FREQUENCY) && (slave_frequency > PL_SM_FM_MAX_FREQUENCY))
 8005fb8:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8005fbc:	f67f af71 	bls.w	8005ea2 <ifx_i2c_pl_negotiation_event_handler+0xd2>
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 8005fc0:	2580      	movs	r5, #128	; 0x80
                }
                else if ((p_ctx->frequency <= PL_SM_FM_MAX_FREQUENCY) && (slave_frequency > PL_SM_FM_MAX_FREQUENCY))
                {
                    //Change to SM&FM mode if slave's current supported frequency is above user's requested frequency
                    i2c_mode_value[1] = PL_REG_I2C_MODE_SM_FM;
                    p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
 8005fc2:	2755      	movs	r7, #85	; 0x55
                                         const uint8_t * p_content)
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 8005fc4:	2689      	movs	r6, #137	; 0x89
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 8005fc6:	2203      	movs	r2, #3
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 8005fc8:	2002      	movs	r0, #2
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 8005fca:	2301      	movs	r3, #1
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 8005fcc:	21c8      	movs	r1, #200	; 0xc8
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 8005fce:	f884 019a 	strb.w	r0, [r4, #410]	; 0x19a
                }
                else if ((p_ctx->frequency <= PL_SM_FM_MAX_FREQUENCY) && (slave_frequency > PL_SM_FM_MAX_FREQUENCY))
                {
                    //Change to SM&FM mode if slave's current supported frequency is above user's requested frequency
                    i2c_mode_value[1] = PL_REG_I2C_MODE_SM_FM;
                    p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
 8005fd2:	f884 71ac 	strb.w	r7, [r4, #428]	; 0x1ac
                                         const uint8_t * p_content)
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 8005fd6:	f884 6080 	strb.w	r6, [r4, #128]	; 0x80
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 8005fda:	f884 5081 	strb.w	r5, [r4, #129]	; 0x81
 8005fde:	f884 2082 	strb.w	r2, [r4, #130]	; 0x82
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 8005fe2:	f884 319b 	strb.w	r3, [r4, #411]	; 0x19b
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 8005fe6:	f8a4 119c 	strh.w	r1, [r4, #412]	; 0x19c
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 8005fea:	f8a4 2196 	strh.w	r2, [r4, #406]	; 0x196
    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 8005fee:	6920      	ldr	r0, [r4, #16]
 8005ff0:	1961      	adds	r1, r4, r5
            break;
            default:
                break;
        }
    } while (FALSE != continue_negotiation);
}
 8005ff2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 8005ff6:	f7fe bde7 	b.w	8004bc8 <pal_i2c_write>
            {
                // Frequency negotiation between master and slave is complete
                event = ifx_i2c_pl_set_bit_rate(p_input_ctx, p_ctx->frequency);
                if (IFX_I2C_STACK_SUCCESS == event)
                {
                    p_ctx->pl.negotiate_state = PL_INIT_SET_DATA_REG_LEN;
 8005ffa:	2211      	movs	r2, #17
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	4601      	mov	r1, r0
 8006000:	f884 21ac 	strb.w	r2, [r4, #428]	; 0x1ac
 8006004:	2a55      	cmp	r2, #85	; 0x55
 8006006:	e6f4      	b.n	8005df2 <ifx_i2c_pl_negotiation_event_handler+0x22>
 8006008:	2333      	movs	r3, #51	; 0x33
            {
                // Default frequency set to master
                event = ifx_i2c_pl_set_bit_rate(p_input_ctx, PL_DEFAULT_FREQUENCY);
                if (IFX_I2C_STACK_SUCCESS == event)
                {
                    p_ctx->pl.negotiate_state = PL_INIT_GET_FREQ_REG;
 800600a:	f884 81ac 	strb.w	r8, [r4, #428]	; 0x1ac
 800600e:	4601      	mov	r1, r0
 8006010:	2b55      	cmp	r3, #85	; 0x55
 8006012:	e6ee      	b.n	8005df2 <ifx_i2c_pl_negotiation_event_handler+0x22>
 8006014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800601c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (PAL_I2C_EVENT_SUCCESS != status)
    {
        if (0 != (p_ctx->pl.retry_counter--))
        {
            LOG_PL("[IFX-PL]: Set bit rate failed, Retry setting.\n");
            pal_os_event_register_callback_oneshot( p_ctx->pal_os_event_ctx,
 8006020:	f8d4 04d0 	ldr.w	r0, [r4, #1232]	; 0x4d0
 8006024:	4913      	ldr	r1, [pc, #76]	; (8006074 <ifx_i2c_pl_negotiation_event_handler+0x2a4>)
 8006026:	4622      	mov	r2, r4
 8006028:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
            break;
            default:
                break;
        }
    } while (FALSE != continue_negotiation);
}
 800602c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if (PAL_I2C_EVENT_SUCCESS != status)
    {
        if (0 != (p_ctx->pl.retry_counter--))
        {
            LOG_PL("[IFX-PL]: Set bit rate failed, Retry setting.\n");
            pal_os_event_register_callback_oneshot( p_ctx->pal_os_event_ctx,
 8006030:	f7fe bf14 	b.w	8004e5c <pal_os_event_register_callback_oneshot>
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 8006034:	2680      	movs	r6, #128	; 0x80
                i2c_mode_value[0] = PL_REG_I2C_MODE_PERSISTANT;
                if ((p_ctx->frequency > PL_SM_FM_MAX_FREQUENCY) && (slave_frequency <= PL_SM_FM_MAX_FREQUENCY))
                {
                    //Change to FM+ mode if slave's current supported frequency is below user's requested frequency
                    i2c_mode_value[1] = PL_REG_I2C_MODE_FM_PLUS;
                    p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
 8006036:	f04f 0e55 	mov.w	lr, #85	; 0x55
                                         const uint8_t * p_content)
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 800603a:	2789      	movs	r7, #137	; 0x89
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 800603c:	2504      	movs	r5, #4
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 800603e:	2002      	movs	r0, #2
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 8006040:	2301      	movs	r3, #1
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 8006042:	21c8      	movs	r1, #200	; 0xc8
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 8006044:	f884 019a 	strb.w	r0, [r4, #410]	; 0x19a
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 8006048:	2203      	movs	r2, #3
                i2c_mode_value[0] = PL_REG_I2C_MODE_PERSISTANT;
                if ((p_ctx->frequency > PL_SM_FM_MAX_FREQUENCY) && (slave_frequency <= PL_SM_FM_MAX_FREQUENCY))
                {
                    //Change to FM+ mode if slave's current supported frequency is below user's requested frequency
                    i2c_mode_value[1] = PL_REG_I2C_MODE_FM_PLUS;
                    p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
 800604a:	f884 e1ac 	strb.w	lr, [r4, #428]	; 0x1ac
                                         const uint8_t * p_content)
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 800604e:	f884 7080 	strb.w	r7, [r4, #128]	; 0x80
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 8006052:	f884 6081 	strb.w	r6, [r4, #129]	; 0x81
 8006056:	f884 5082 	strb.w	r5, [r4, #130]	; 0x82
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 800605a:	f884 319b 	strb.w	r3, [r4, #411]	; 0x19b
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 800605e:	f8a4 119c 	strh.w	r1, [r4, #412]	; 0x19c
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 8006062:	f8a4 2196 	strh.w	r2, [r4, #406]	; 0x196
    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 8006066:	6920      	ldr	r0, [r4, #16]
 8006068:	19a1      	adds	r1, r4, r6
            break;
            default:
                break;
        }
    } while (FALSE != continue_negotiation);
}
 800606a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 800606e:	f7fe bdab 	b.w	8004bc8 <pal_i2c_write>
 8006072:	bf00      	nop
 8006074:	08005dd1 	.word	0x08005dd1

08006078 <ifx_i2c_pl_pal_event_handler>:
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
    }
}

_STATIC_H void ifx_i2c_pl_pal_event_handler(void * p_ctx, optiga_lib_status_t event)
{
 8006078:	4602      	mov	r2, r0
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
    switch (event)
 800607a:	b179      	cbz	r1, 800609c <ifx_i2c_pl_pal_event_handler+0x24>
 800607c:	2902      	cmp	r1, #2
 800607e:	d900      	bls.n	8006082 <ifx_i2c_pl_pal_event_handler+0xa>
 8006080:	4770      	bx	lr
    {
        case PAL_I2C_EVENT_ERROR:
        case PAL_I2C_EVENT_BUSY:
            // Error event usually occurs when the device is in sleep mode and needs time to wake up
            if (p_local_ctx->pl.retry_counter--)
 8006082:	f8b0 319c 	ldrh.w	r3, [r0, #412]	; 0x19c
 8006086:	1e59      	subs	r1, r3, #1
 8006088:	f8a0 119c 	strh.w	r1, [r0, #412]	; 0x19c
 800608c:	b163      	cbz	r3, 80060a8 <ifx_i2c_pl_pal_event_handler+0x30>
            {
                LOG_PL("[IFX-PL]: PAL Error -> Continue polling\n");
                pal_os_event_register_callback_oneshot(p_local_ctx->pal_os_event_ctx,
 800608e:	f8d0 04d0 	ldr.w	r0, [r0, #1232]	; 0x4d0
 8006092:	490c      	ldr	r1, [pc, #48]	; (80060c4 <ifx_i2c_pl_pal_event_handler+0x4c>)
 8006094:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006098:	f7fe bee0 	b.w	8004e5c <pal_os_event_register_callback_oneshot>
            }
            break;

        case PAL_I2C_EVENT_SUCCESS:
            LOG_PL("[IFX-PL]: PAL Success -> Wait Guard Time\n");
            pal_os_event_register_callback_oneshot(p_local_ctx->pal_os_event_ctx, ifx_i2c_pl_guard_time_callback,
 800609c:	f8d0 04d0 	ldr.w	r0, [r0, #1232]	; 0x4d0
 80060a0:	4909      	ldr	r1, [pc, #36]	; (80060c8 <ifx_i2c_pl_pal_event_handler+0x50>)
 80060a2:	2332      	movs	r3, #50	; 0x32
 80060a4:	f7fe beda 	b.w	8004e5c <pal_os_event_register_callback_oneshot>
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
    }
}

_STATIC_H void ifx_i2c_pl_pal_event_handler(void * p_ctx, optiga_lib_status_t event)
{
 80060a8:	b410      	push	{r4}
    uint32_t time_stamp_diff;
    uint32_t current_time;
    uint16_t frame_size;
    if (IFX_I2C_STACK_SUCCESS != event)
    {
        p_ctx->pl.frame_state = PL_STATE_READY;
 80060aa:	2102      	movs	r1, #2
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
 80060ac:	f8d0 41a8 	ldr.w	r4, [r0, #424]	; 0x1a8
    uint32_t time_stamp_diff;
    uint32_t current_time;
    uint16_t frame_size;
    if (IFX_I2C_STACK_SUCCESS != event)
    {
        p_ctx->pl.frame_state = PL_STATE_READY;
 80060b0:	f880 119f 	strb.w	r1, [r0, #415]	; 0x19f
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
 80060b4:	46a4      	mov	ip, r4
 80060b6:	f44f 7183 	mov.w	r1, #262	; 0x106
 80060ba:	461a      	mov	r2, r3
                                                    p_local_ctx,PL_GUARD_TIME_INTERVAL_US);
            break;
        default:
            break;
    }
}
 80060bc:	f85d 4b04 	ldr.w	r4, [sp], #4
    uint16_t frame_size;
    if (IFX_I2C_STACK_SUCCESS != event)
    {
        p_ctx->pl.frame_state = PL_STATE_READY;
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
 80060c0:	4760      	bx	ip
 80060c2:	bf00      	nop
 80060c4:	08005da9 	.word	0x08005da9
 80060c8:	080061b1 	.word	0x080061b1

080060cc <ifx_i2c_pl_soft_reset>:
    }
}


_STATIC_H void ifx_i2c_pl_soft_reset(ifx_i2c_context_t * p_ctx)
{
 80060cc:	b470      	push	{r4, r5, r6}
    uint8_t i2c_mode_value[2] = {0};
    switch (p_ctx->pl.request_soft_reset)
 80060ce:	f890 31ad 	ldrb.w	r3, [r0, #429]	; 0x1ad
    }
}


_STATIC_H void ifx_i2c_pl_soft_reset(ifx_i2c_context_t * p_ctx)
{
 80060d2:	b083      	sub	sp, #12
    uint8_t i2c_mode_value[2] = {0};
 80060d4:	2200      	movs	r2, #0
    switch (p_ctx->pl.request_soft_reset)
 80060d6:	3b99      	subs	r3, #153	; 0x99
    }
}


_STATIC_H void ifx_i2c_pl_soft_reset(ifx_i2c_context_t * p_ctx)
{
 80060d8:	4604      	mov	r4, r0
    uint8_t i2c_mode_value[2] = {0};
 80060da:	f8ad 2004 	strh.w	r2, [sp, #4]
    switch (p_ctx->pl.request_soft_reset)
 80060de:	2b0a      	cmp	r3, #10
 80060e0:	d84a      	bhi.n	8006178 <ifx_i2c_pl_soft_reset+0xac>
 80060e2:	e8df f003 	tbb	[pc, r3]
 80060e6:	492f      	.short	0x492f
 80060e8:	49494949 	.word	0x49494949
 80060ec:	13284949 	.word	0x13284949
 80060f0:	06          	.byte	0x06
 80060f1:	00          	.byte	0x00
            }
            break;
        }
        case PL_RESET_STARTUP:
        {
            p_ctx->pl.request_soft_reset= PL_RESET_INIT;
 80060f2:	23a1      	movs	r3, #161	; 0xa1
 80060f4:	f880 31ad 	strb.w	r3, [r0, #429]	; 0x1ad
            pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callback)ifx_i2c_pl_soft_reset,
 80060f8:	492c      	ldr	r1, [pc, #176]	; (80061ac <ifx_i2c_pl_soft_reset+0xe0>)
 80060fa:	f8d0 04d0 	ldr.w	r0, [r0, #1232]	; 0x4d0
 80060fe:	4622      	mov	r2, r4
 8006100:	f642 63e0 	movw	r3, #12000	; 0x2ee0
            break;
        }
        default:
            break;
    }
}
 8006104:	b003      	add	sp, #12
 8006106:	bc70      	pop	{r4, r5, r6}
            break;
        }
        case PL_RESET_STARTUP:
        {
            p_ctx->pl.request_soft_reset= PL_RESET_INIT;
            pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callback)ifx_i2c_pl_soft_reset,
 8006108:	f7fe bea8 	b.w	8004e5c <pal_os_event_register_callback_oneshot>
            break;
        }
        case PL_RESET_WRITE:
        {
            //Mask for soft reset bit(5th bit) from the 1st byte of status register
            p_ctx->pl.buffer[0] &= PL_REG_I2C_STATE_SOFT_RESET;
 800610c:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006110:	f003 0308 	and.w	r3, r3, #8
 8006114:	b2db      	uxtb	r3, r3
 8006116:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
            if (PL_REG_I2C_STATE_SOFT_RESET == p_ctx->pl.buffer[0])
 800611a:	bb83      	cbnz	r3, 800617e <ifx_i2c_pl_soft_reset+0xb2>
    uint16_t frame_size;
    if (IFX_I2C_STACK_SUCCESS != event)
    {
        p_ctx->pl.frame_state = PL_STATE_READY;
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
 800611c:	f8d0 51a8 	ldr.w	r5, [r0, #424]	; 0x1a8
    uint32_t time_stamp_diff;
    uint32_t current_time;
    uint16_t frame_size;
    if (IFX_I2C_STACK_SUCCESS != event)
    {
        p_ctx->pl.frame_state = PL_STATE_READY;
 8006120:	2302      	movs	r3, #2
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
 8006122:	2200      	movs	r2, #0
    uint32_t time_stamp_diff;
    uint32_t current_time;
    uint16_t frame_size;
    if (IFX_I2C_STACK_SUCCESS != event)
    {
        p_ctx->pl.frame_state = PL_STATE_READY;
 8006124:	f880 319f 	strb.w	r3, [r0, #415]	; 0x19f
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
 8006128:	f44f 7181 	mov.w	r1, #258	; 0x102
 800612c:	4613      	mov	r3, r2
 800612e:	46ac      	mov	ip, r5
            break;
        }
        default:
            break;
    }
}
 8006130:	b003      	add	sp, #12
 8006132:	bc70      	pop	{r4, r5, r6}
    uint16_t frame_size;
    if (IFX_I2C_STACK_SUCCESS != event)
    {
        p_ctx->pl.frame_state = PL_STATE_READY;
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
 8006134:	4760      	bx	ip
                                                   STARTUP_TIME_MSEC);
            break;
        }
        case PL_RESET_INIT:
        {
            p_ctx->pl.frame_state = PL_STATE_INIT;
 8006136:	2301      	movs	r3, #1
 8006138:	f880 319f 	strb.w	r3, [r0, #415]	; 0x19f
            break;
        }
        default:
            break;
    }
}
 800613c:	b003      	add	sp, #12
 800613e:	bc70      	pop	{r4, r5, r6}
            }
            break;
            // Negotiate frame and frequency with slave
            case PL_STATE_INIT:
            {
                ifx_i2c_pl_negotiation_event_handler(p_ctx);
 8006140:	f7ff be46 	b.w	8005dd0 <ifx_i2c_pl_negotiation_event_handler>
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;
 8006144:	2201      	movs	r2, #1
    uint8_t i2c_mode_value[2] = {0};
    switch (p_ctx->pl.request_soft_reset)
    {
        case PL_INIT_GET_STATUS_REG:
        {
            p_ctx->pl.request_soft_reset = PL_RESET_WRITE;
 8006146:	25a2      	movs	r5, #162	; 0xa2
_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 8006148:	2082      	movs	r0, #130	; 0x82
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 800614a:	2104      	movs	r1, #4
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 800614c:	23c8      	movs	r3, #200	; 0xc8
    uint8_t i2c_mode_value[2] = {0};
    switch (p_ctx->pl.request_soft_reset)
    {
        case PL_INIT_GET_STATUS_REG:
        {
            p_ctx->pl.request_soft_reset = PL_RESET_WRITE;
 800614e:	f884 51ad 	strb.w	r5, [r4, #429]	; 0x1ad
_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 8006152:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
    p_ctx->pl.buffer_tx_len = 1;
 8006156:	f8a4 2196 	strh.w	r2, [r4, #406]	; 0x196

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 800615a:	f884 219a 	strb.w	r2, [r4, #410]	; 0x19a
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 800615e:	f884 219b 	strb.w	r2, [r4, #411]	; 0x19b
    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 8006162:	f8a4 1198 	strh.w	r1, [r4, #408]	; 0x198
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 8006166:	f8a4 319c 	strh.w	r3, [r4, #412]	; 0x19c
    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 800616a:	6920      	ldr	r0, [r4, #16]
 800616c:	f104 0180 	add.w	r1, r4, #128	; 0x80
            break;
        }
        default:
            break;
    }
}
 8006170:	b003      	add	sp, #12
 8006172:	bc70      	pop	{r4, r5, r6}
    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 8006174:	f7fe bd28 	b.w	8004bc8 <pal_i2c_write>
            break;
        }
        default:
            break;
    }
}
 8006178:	b003      	add	sp, #12
 800617a:	bc70      	pop	{r4, r5, r6}
 800617c:	4770      	bx	lr
        {
            //Mask for soft reset bit(5th bit) from the 1st byte of status register
            p_ctx->pl.buffer[0] &= PL_REG_I2C_STATE_SOFT_RESET;
            if (PL_REG_I2C_STATE_SOFT_RESET == p_ctx->pl.buffer[0])
            {
                p_ctx->pl.request_soft_reset = PL_RESET_STARTUP;
 800617e:	23a3      	movs	r3, #163	; 0xa3
 8006180:	f880 31ad 	strb.w	r3, [r0, #429]	; 0x1ad
                                         const uint8_t * p_content)
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 8006184:	2688      	movs	r6, #136	; 0x88
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 8006186:	f8bd 5004 	ldrh.w	r5, [sp, #4]
                                         const uint8_t * p_content)
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 800618a:	f884 6080 	strb.w	r6, [r4, #128]	; 0x80
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 800618e:	2203      	movs	r2, #3

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 8006190:	2002      	movs	r0, #2
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 8006192:	21c8      	movs	r1, #200	; 0xc8
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 8006194:	2301      	movs	r3, #1
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 8006196:	f8a4 5081 	strh.w	r5, [r4, #129]	; 0x81
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 800619a:	f8a4 2196 	strh.w	r2, [r4, #406]	; 0x196

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 800619e:	f884 019a 	strb.w	r0, [r4, #410]	; 0x19a
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 80061a2:	f8a4 119c 	strh.w	r1, [r4, #412]	; 0x19c
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 80061a6:	f884 319b 	strb.w	r3, [r4, #411]	; 0x19b
 80061aa:	e7de      	b.n	800616a <ifx_i2c_pl_soft_reset+0x9e>
 80061ac:	080060cd 	.word	0x080060cd

080061b0 <ifx_i2c_pl_guard_time_callback>:
    }
}


_STATIC_H void ifx_i2c_pl_guard_time_callback(void * p_ctx)
{
 80061b0:	b570      	push	{r4, r5, r6, lr}
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
    if (PL_ACTION_READ_REGISTER == p_local_ctx->pl.register_action)
 80061b2:	f890 319a 	ldrb.w	r3, [r0, #410]	; 0x19a
 80061b6:	2b01      	cmp	r3, #1
    }
}


_STATIC_H void ifx_i2c_pl_guard_time_callback(void * p_ctx)
{
 80061b8:	4604      	mov	r4, r0
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
    if (PL_ACTION_READ_REGISTER == p_local_ctx->pl.register_action)
 80061ba:	d002      	beq.n	80061c2 <ifx_i2c_pl_guard_time_callback+0x12>
        {
            LOG_PL("[IFX-PL]: GT done -> REG is read\n");
            ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
        }
    }
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
 80061bc:	2b02      	cmp	r3, #2
 80061be:	d010      	beq.n	80061e2 <ifx_i2c_pl_guard_time_callback+0x32>
 80061c0:	bd70      	pop	{r4, r5, r6, pc}
_STATIC_H void ifx_i2c_pl_guard_time_callback(void * p_ctx)
{
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
    if (PL_ACTION_READ_REGISTER == p_local_ctx->pl.register_action)
    {
        if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
 80061c2:	f890 319b 	ldrb.w	r3, [r0, #411]	; 0x19b
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d1f8      	bne.n	80061bc <ifx_i2c_pl_guard_time_callback+0xc>
        {
            LOG_PL("[IFX-PL]: GT done-> Start RX\n");
            p_local_ctx->pl.i2c_cmd = PL_I2C_CMD_READ;
 80061ca:	2302      	movs	r3, #2
 80061cc:	f880 319b 	strb.w	r3, [r0, #411]	; 0x19b
            //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
            pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
 80061d0:	f8b4 2198 	ldrh.w	r2, [r4, #408]	; 0x198
 80061d4:	6900      	ldr	r0, [r0, #16]
 80061d6:	f104 0180 	add.w	r1, r4, #128	; 0x80
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
    {
        LOG_PL("[IFX-PL]: GT done -> REG written\n");
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
    }
}
 80061da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
        {
            LOG_PL("[IFX-PL]: GT done-> Start RX\n");
            p_local_ctx->pl.i2c_cmd = PL_I2C_CMD_READ;
            //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
            pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
 80061de:	f7fe bd23 	b.w	8004c28 <pal_i2c_read>
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
    }
    else
    {
        switch (p_ctx->pl.frame_state)
 80061e2:	f894 319f 	ldrb.w	r3, [r4, #415]	; 0x19f
 80061e6:	3b01      	subs	r3, #1
 80061e8:	2b04      	cmp	r3, #4
 80061ea:	d86b      	bhi.n	80062c4 <ifx_i2c_pl_guard_time_callback+0x114>
 80061ec:	e8df f003 	tbb	[pc, r3]
 80061f0:	08173a65 	.word	0x08173a65
 80061f4:	03          	.byte	0x03
 80061f5:	00          	.byte	0x00
        {
            // Perform soft reset
            case PL_STATE_SOFT_RESET:
            {
                ifx_i2c_pl_soft_reset(p_ctx);
 80061f6:	4620      	mov	r0, r4
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
    {
        LOG_PL("[IFX-PL]: GT done -> REG written\n");
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
    }
}
 80061f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        switch (p_ctx->pl.frame_state)
        {
            // Perform soft reset
            case PL_STATE_SOFT_RESET:
            {
                ifx_i2c_pl_soft_reset(p_ctx);
 80061fc:	f7ff bf66 	b.w	80060cc <ifx_i2c_pl_soft_reset>
            break;
            // Frame reading is complete
            case PL_STATE_RXTX:
            {
                // Writing/reading of frame to/from DATA register complete
                p_ctx->pl.frame_state = PL_STATE_READY;
 8006200:	2302      	movs	r3, #2
                p_ctx->pl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8006202:	f8d4 51a8 	ldr.w	r5, [r4, #424]	; 0x1a8
            break;
            // Frame reading is complete
            case PL_STATE_RXTX:
            {
                // Writing/reading of frame to/from DATA register complete
                p_ctx->pl.frame_state = PL_STATE_READY;
 8006206:	f884 319f 	strb.w	r3, [r4, #415]	; 0x19f
                p_ctx->pl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 800620a:	4620      	mov	r0, r4
 800620c:	f8b4 3198 	ldrh.w	r3, [r4, #408]	; 0x198
 8006210:	f104 0280 	add.w	r2, r4, #128	; 0x80
 8006214:	46ac      	mov	ip, r5
 8006216:	2100      	movs	r1, #0
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
    {
        LOG_PL("[IFX-PL]: GT done -> REG written\n");
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
    }
}
 8006218:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            // Frame reading is complete
            case PL_STATE_RXTX:
            {
                // Writing/reading of frame to/from DATA register complete
                p_ctx->pl.frame_state = PL_STATE_READY;
                p_ctx->pl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 800621c:	4760      	bx	ip
            //lint -fallthrough "For write frame, polling of i2c status register is skipped"
            // Do read/write frame
            case PL_STATE_DATA_AVAILABLE:
            {
                // Read frame, if response is ready. Ignore busy flag
                if ((PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 800621e:	f894 519e 	ldrb.w	r5, [r4, #414]	; 0x19e
 8006222:	2d02      	cmp	r5, #2
 8006224:	d125      	bne.n	8006272 <ifx_i2c_pl_guard_time_callback+0xc2>
                && (0 != (p_ctx->pl.buffer[0] & PL_REG_I2C_STATE_RESPONSE_READY)))
 8006226:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 800622a:	065b      	lsls	r3, r3, #25
 800622c:	d509      	bpl.n	8006242 <ifx_i2c_pl_guard_time_callback+0x92>
                {
                    frame_size = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 800622e:	f894 2082 	ldrb.w	r2, [r4, #130]	; 0x82
 8006232:	f894 3083 	ldrb.w	r3, [r4, #131]	; 0x83
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8006236:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 800623a:	d002      	beq.n	8006242 <ifx_i2c_pl_guard_time_callback+0x92>
 800623c:	88a2      	ldrh	r2, [r4, #4]
 800623e:	429a      	cmp	r2, r3
 8006240:	d25f      	bcs.n	8006302 <ifx_i2c_pl_guard_time_callback+0x152>
                                              (uint8_t * )p_ctx->pl.p_tx_frame);
                }
                // Continue checking the slave status register
                else
                {
                    current_time = pal_os_timer_get_time_in_milliseconds();
 8006242:	f7fe fe43 	bl	8004ecc <pal_os_timer_get_time_in_milliseconds>
                    time_stamp_diff = (current_time - p_ctx->dl.frame_start_time);
 8006246:	6fa3      	ldr	r3, [r4, #120]	; 0x78
                    {
                        time_stamp_diff = (0xFFFFFFFF + (current_time -
                                           p_ctx->dl.frame_start_time)) + 0x01;
                    }
                    // Continue polling STATUS register if retry limit is not reached
                    if (time_stamp_diff < p_ctx->dl.data_poll_timeout)
 8006248:	6ea2      	ldr	r2, [r4, #104]	; 0x68
                }
                // Continue checking the slave status register
                else
                {
                    current_time = pal_os_timer_get_time_in_milliseconds();
                    time_stamp_diff = (current_time - p_ctx->dl.frame_start_time);
 800624a:	1ac0      	subs	r0, r0, r3
                    {
                        time_stamp_diff = (0xFFFFFFFF + (current_time -
                                           p_ctx->dl.frame_start_time)) + 0x01;
                    }
                    // Continue polling STATUS register if retry limit is not reached
                    if (time_stamp_diff < p_ctx->dl.data_poll_timeout)
 800624c:	4290      	cmp	r0, r2
 800624e:	d247      	bcs.n	80062e0 <ifx_i2c_pl_guard_time_callback+0x130>
                    {
                        pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,
 8006250:	f8d4 04d0 	ldr.w	r0, [r4, #1232]	; 0x4d0
 8006254:	4937      	ldr	r1, [pc, #220]	; (8006334 <ifx_i2c_pl_guard_time_callback+0x184>)
 8006256:	4622      	mov	r2, r4
 8006258:	f241 3388 	movw	r3, #5000	; 0x1388
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
    {
        LOG_PL("[IFX-PL]: GT done -> REG written\n");
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
    }
}
 800625c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                                           p_ctx->dl.frame_start_time)) + 0x01;
                    }
                    // Continue polling STATUS register if retry limit is not reached
                    if (time_stamp_diff < p_ctx->dl.data_poll_timeout)
                    {
                        pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,
 8006260:	f7fe bdfc 	b.w	8004e5c <pal_os_event_register_callback_oneshot>
            // Check status of slave data
            case PL_STATE_READY:
            {
                // Start polling status register
                p_ctx->pl.frame_state            = PL_STATE_DATA_AVAILABLE;
                if (PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 8006264:	f894 519e 	ldrb.w	r5, [r4, #414]	; 0x19e
            break;
            // Check status of slave data
            case PL_STATE_READY:
            {
                // Start polling status register
                p_ctx->pl.frame_state            = PL_STATE_DATA_AVAILABLE;
 8006268:	2303      	movs	r3, #3
                if (PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 800626a:	2d02      	cmp	r5, #2
            break;
            // Check status of slave data
            case PL_STATE_READY:
            {
                // Start polling status register
                p_ctx->pl.frame_state            = PL_STATE_DATA_AVAILABLE;
 800626c:	f884 319f 	strb.w	r3, [r4, #415]	; 0x19f
                if (PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 8006270:	d038      	beq.n	80062e4 <ifx_i2c_pl_guard_time_callback+0x134>
                            p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
                        }
                    }
                }
                // Write frame is slave is not busy
                else if (PL_ACTION_WRITE_FRAME == p_ctx->pl.frame_action)
 8006272:	2d01      	cmp	r5, #1
 8006274:	d1e5      	bne.n	8006242 <ifx_i2c_pl_guard_time_callback+0x92>
                {
                    // Write frame if device is not busy, otherwise wait and poll STATUS again later
                    p_ctx->pl.frame_state = PL_STATE_RXTX;
                    ifx_i2c_pl_write_register(p_ctx,
 8006276:	f8b4 61a4 	ldrh.w	r6, [r4, #420]	; 0x1a4
                                              PL_REG_DATA,
                                              p_ctx->pl.tx_frame_len,
                                              (uint8_t * )p_ctx->pl.p_tx_frame);
 800627a:	f8d4 11a0 	ldr.w	r1, [r4, #416]	; 0x1a0
                                         const uint8_t * p_content)
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 800627e:	2380      	movs	r3, #128	; 0x80
                }
                // Write frame is slave is not busy
                else if (PL_ACTION_WRITE_FRAME == p_ctx->pl.frame_action)
                {
                    // Write frame if device is not busy, otherwise wait and poll STATUS again later
                    p_ctx->pl.frame_state = PL_STATE_RXTX;
 8006280:	2004      	movs	r0, #4
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 8006282:	4632      	mov	r2, r6
                }
                // Write frame is slave is not busy
                else if (PL_ACTION_WRITE_FRAME == p_ctx->pl.frame_action)
                {
                    // Write frame if device is not busy, otherwise wait and poll STATUS again later
                    p_ctx->pl.frame_state = PL_STATE_RXTX;
 8006284:	f884 019f 	strb.w	r0, [r4, #415]	; 0x19f
                                         const uint8_t * p_content)
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 8006288:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 800628c:	f104 0081 	add.w	r0, r4, #129	; 0x81
 8006290:	f006 f988 	bl	800c5a4 <memcpy>
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 8006294:	1c72      	adds	r2, r6, #1
 8006296:	b292      	uxth	r2, r2

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 8006298:	2102      	movs	r1, #2
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 800629a:	23c8      	movs	r3, #200	; 0xc8
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 800629c:	f8a4 2196 	strh.w	r2, [r4, #406]	; 0x196

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 80062a0:	f884 519b 	strb.w	r5, [r4, #411]	; 0x19b
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 80062a4:	f884 119a 	strb.w	r1, [r4, #410]	; 0x19a
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 80062a8:	f8a4 319c 	strh.w	r3, [r4, #412]	; 0x19c
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 80062ac:	6920      	ldr	r0, [r4, #16]
 80062ae:	f104 0180 	add.w	r1, r4, #128	; 0x80
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
    {
        LOG_PL("[IFX-PL]: GT done -> REG written\n");
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
    }
}
 80062b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 80062b6:	f7fe bc87 	b.w	8004bc8 <pal_i2c_write>
            }
            break;
            // Negotiate frame and frequency with slave
            case PL_STATE_INIT:
            {
                ifx_i2c_pl_negotiation_event_handler(p_ctx);
 80062ba:	4620      	mov	r0, r4
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
    {
        LOG_PL("[IFX-PL]: GT done -> REG written\n");
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
    }
}
 80062bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            }
            break;
            // Negotiate frame and frequency with slave
            case PL_STATE_INIT:
            {
                ifx_i2c_pl_negotiation_event_handler(p_ctx);
 80062c0:	f7ff bd86 	b.w	8005dd0 <ifx_i2c_pl_negotiation_event_handler>
            }
            break;
            default:
            {
                // Default condition occurred
                p_ctx->pl.frame_state = PL_STATE_INIT;
 80062c4:	2301      	movs	r3, #1
                p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 80062c6:	f8d4 51a8 	ldr.w	r5, [r4, #424]	; 0x1a8
            }
            break;
            default:
            {
                // Default condition occurred
                p_ctx->pl.frame_state = PL_STATE_INIT;
 80062ca:	f884 319f 	strb.w	r3, [r4, #415]	; 0x19f
                p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 80062ce:	2200      	movs	r2, #0
 80062d0:	4620      	mov	r0, r4
 80062d2:	46ac      	mov	ip, r5
 80062d4:	4613      	mov	r3, r2
 80062d6:	f44f 7181 	mov.w	r1, #258	; 0x102
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
    {
        LOG_PL("[IFX-PL]: GT done -> REG written\n");
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
    }
}
 80062da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            break;
            default:
            {
                // Default condition occurred
                p_ctx->pl.frame_state = PL_STATE_INIT;
                p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 80062de:	4760      	bx	ip
                                                               (void * )p_ctx,
                                                               PL_DATA_POLLING_INVERVAL_US);
                    }
                    else
                    {
                        p_ctx->pl.frame_state = PL_STATE_READY;
 80062e0:	2302      	movs	r3, #2
 80062e2:	e7f0      	b.n	80062c6 <ifx_i2c_pl_guard_time_callback+0x116>
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;
 80062e4:	2201      	movs	r2, #1
_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 80062e6:	2082      	movs	r0, #130	; 0x82
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 80062e8:	2104      	movs	r1, #4
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 80062ea:	23c8      	movs	r3, #200	; 0xc8
_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 80062ec:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
    p_ctx->pl.buffer_tx_len = 1;
 80062f0:	f8a4 2196 	strh.w	r2, [r4, #406]	; 0x196

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 80062f4:	f884 219a 	strb.w	r2, [r4, #410]	; 0x19a
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 80062f8:	f884 219b 	strb.w	r2, [r4, #411]	; 0x19b
    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 80062fc:	f8a4 1198 	strh.w	r1, [r4, #408]	; 0x198
 8006300:	e7d2      	b.n	80062a8 <ifx_i2c_pl_guard_time_callback+0xf8>
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;
 8006302:	2201      	movs	r2, #1
                && (0 != (p_ctx->pl.buffer[0] & PL_REG_I2C_STATE_RESPONSE_READY)))
                {
                    frame_size = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
                    {
                        p_ctx->pl.frame_state = PL_STATE_RXTX;
 8006304:	2504      	movs	r5, #4
_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 8006306:	2080      	movs	r0, #128	; 0x80
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 8006308:	21c8      	movs	r1, #200	; 0xc8
_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 800630a:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
                && (0 != (p_ctx->pl.buffer[0] & PL_REG_I2C_STATE_RESPONSE_READY)))
                {
                    frame_size = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
                    {
                        p_ctx->pl.frame_state = PL_STATE_RXTX;
 800630e:	f884 519f 	strb.w	r5, [r4, #415]	; 0x19f
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 8006312:	f884 219a 	strb.w	r2, [r4, #410]	; 0x19a
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 8006316:	f884 219b 	strb.w	r2, [r4, #411]	; 0x19b
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 800631a:	f8a4 119c 	strh.w	r1, [r4, #412]	; 0x19c
    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 800631e:	f8a4 3198 	strh.w	r3, [r4, #408]	; 0x198
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;
 8006322:	f8a4 2196 	strh.w	r2, [r4, #406]	; 0x196
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;

    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 8006326:	6920      	ldr	r0, [r4, #16]
 8006328:	f104 0180 	add.w	r1, r4, #128	; 0x80
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
    {
        LOG_PL("[IFX-PL]: GT done -> REG written\n");
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
    }
}
 800632c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;

    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 8006330:	f7fe bc4a 	b.w	8004bc8 <pal_i2c_write>
 8006334:	08005d79 	.word	0x08005d79

08006338 <ifx_i2c_pl_init>:
_STATIC_H void ifx_i2c_pl_pal_slave_addr_event_handler(void * p_input_ctx, optiga_lib_status_t event);

/// @endcond

optiga_lib_status_t ifx_i2c_pl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8006338:	b510      	push	{r4, lr}
 800633a:	4604      	mov	r4, r0
    LOG_PL("[IFX-PL]: Init\n");

    p_ctx->pl.upper_layer_event_handler = handler;
    p_ctx->pl.frame_state = PL_STATE_UNINIT;
 800633c:	2000      	movs	r0, #0
    p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_DEFAULT;
    p_ctx->p_pal_i2c_ctx->slave_address = p_ctx->slave_address;
 800633e:	6923      	ldr	r3, [r4, #16]
 8006340:	7822      	ldrb	r2, [r4, #0]

optiga_lib_status_t ifx_i2c_pl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
    LOG_PL("[IFX-PL]: Init\n");

    p_ctx->pl.upper_layer_event_handler = handler;
 8006342:	f8c4 11a8 	str.w	r1, [r4, #424]	; 0x1a8
    p_ctx->pl.frame_state = PL_STATE_UNINIT;
    p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_DEFAULT;
 8006346:	21bb      	movs	r1, #187	; 0xbb
optiga_lib_status_t ifx_i2c_pl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
    LOG_PL("[IFX-PL]: Init\n");

    p_ctx->pl.upper_layer_event_handler = handler;
    p_ctx->pl.frame_state = PL_STATE_UNINIT;
 8006348:	f884 019f 	strb.w	r0, [r4, #415]	; 0x19f
    p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_DEFAULT;
 800634c:	f884 11ac 	strb.w	r1, [r4, #428]	; 0x1ac
    p_ctx->p_pal_i2c_ctx->slave_address = p_ctx->slave_address;
 8006350:	711a      	strb	r2, [r3, #4]
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler = ifx_i2c_pl_pal_event_handler;
 8006352:	6920      	ldr	r0, [r4, #16]
 8006354:	4b13      	ldr	r3, [pc, #76]	; (80063a4 <ifx_i2c_pl_init+0x6c>)
 8006356:	60c3      	str	r3, [r0, #12]
    p_ctx->pl.retry_counter = PL_POLLING_MAX_CNT;
    if (TRUE == p_ctx->do_pal_init)
 8006358:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
    p_ctx->pl.upper_layer_event_handler = handler;
    p_ctx->pl.frame_state = PL_STATE_UNINIT;
    p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_DEFAULT;
    p_ctx->p_pal_i2c_ctx->slave_address = p_ctx->slave_address;
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler = ifx_i2c_pl_pal_event_handler;
    p_ctx->pl.retry_counter = PL_POLLING_MAX_CNT;
 800635c:	22c8      	movs	r2, #200	; 0xc8
    if (TRUE == p_ctx->do_pal_init)
 800635e:	2b01      	cmp	r3, #1
    p_ctx->pl.upper_layer_event_handler = handler;
    p_ctx->pl.frame_state = PL_STATE_UNINIT;
    p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_DEFAULT;
    p_ctx->p_pal_i2c_ctx->slave_address = p_ctx->slave_address;
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler = ifx_i2c_pl_pal_event_handler;
    p_ctx->pl.retry_counter = PL_POLLING_MAX_CNT;
 8006360:	f8a4 219c 	strh.w	r2, [r4, #412]	; 0x19c
    if (TRUE == p_ctx->do_pal_init)
 8006364:	d016      	beq.n	8006394 <ifx_i2c_pl_init+0x5c>
        {
            return (IFX_I2C_STACK_ERROR);
        }
    }
    // Set Physical Layer internal state
    if ((uint8_t)TRUE == p_ctx->pl.request_soft_reset)
 8006366:	f894 31ad 	ldrb.w	r3, [r4, #429]	; 0x1ad
 800636a:	2b01      	cmp	r3, #1
 800636c:	d007      	beq.n	800637e <ifx_i2c_pl_init+0x46>
 800636e:	2301      	movs	r3, #1
            }
            break;
            // Negotiate frame and frequency with slave
            case PL_STATE_INIT:
            {
                ifx_i2c_pl_negotiation_event_handler(p_ctx);
 8006370:	4620      	mov	r0, r4
 8006372:	f884 319f 	strb.w	r3, [r4, #415]	; 0x19f
 8006376:	f7ff fd2b 	bl	8005dd0 <ifx_i2c_pl_negotiation_event_handler>
        p_ctx->pl.frame_state = PL_STATE_INIT;
    }

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);

    return (IFX_I2C_STACK_SUCCESS);
 800637a:	2000      	movs	r0, #0
}
 800637c:	bd10      	pop	{r4, pc}
    }
    // Set Physical Layer internal state
    if ((uint8_t)TRUE == p_ctx->pl.request_soft_reset)
    {
        //Set the soft reset request to initial state to read register
        p_ctx->pl.request_soft_reset = PL_INIT_GET_STATUS_REG;
 800637e:	2299      	movs	r2, #153	; 0x99
 8006380:	2305      	movs	r3, #5
        switch (p_ctx->pl.frame_state)
        {
            // Perform soft reset
            case PL_STATE_SOFT_RESET:
            {
                ifx_i2c_pl_soft_reset(p_ctx);
 8006382:	4620      	mov	r0, r4
    }
    // Set Physical Layer internal state
    if ((uint8_t)TRUE == p_ctx->pl.request_soft_reset)
    {
        //Set the soft reset request to initial state to read register
        p_ctx->pl.request_soft_reset = PL_INIT_GET_STATUS_REG;
 8006384:	f884 21ad 	strb.w	r2, [r4, #429]	; 0x1ad
 8006388:	f884 319f 	strb.w	r3, [r4, #415]	; 0x19f
        switch (p_ctx->pl.frame_state)
        {
            // Perform soft reset
            case PL_STATE_SOFT_RESET:
            {
                ifx_i2c_pl_soft_reset(p_ctx);
 800638c:	f7ff fe9e 	bl	80060cc <ifx_i2c_pl_soft_reset>
        p_ctx->pl.frame_state = PL_STATE_INIT;
    }

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);

    return (IFX_I2C_STACK_SUCCESS);
 8006390:	2000      	movs	r0, #0
 8006392:	bd10      	pop	{r4, pc}
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler = ifx_i2c_pl_pal_event_handler;
    p_ctx->pl.retry_counter = PL_POLLING_MAX_CNT;
    if (TRUE == p_ctx->do_pal_init)
    {
        // Initialize I2C driver
        if (PAL_STATUS_SUCCESS != pal_i2c_init(p_ctx->p_pal_i2c_ctx))
 8006394:	f7fe fc14 	bl	8004bc0 <pal_i2c_init>
 8006398:	2800      	cmp	r0, #0
 800639a:	d0e4      	beq.n	8006366 <ifx_i2c_pl_init+0x2e>
        {
            return (IFX_I2C_STACK_ERROR);
 800639c:	f44f 7081 	mov.w	r0, #258	; 0x102
 80063a0:	bd10      	pop	{r4, pc}
 80063a2:	bf00      	nop
 80063a4:	08006079 	.word	0x08006079

080063a8 <ifx_i2c_pl_send_frame>:

    return (IFX_I2C_STACK_SUCCESS);
}

optiga_lib_status_t ifx_i2c_pl_send_frame(ifx_i2c_context_t * p_ctx, uint8_t * p_frame, uint16_t frame_len)
{
 80063a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
 80063ac:	f890 519f 	ldrb.w	r5, [r0, #415]	; 0x19f
 80063b0:	1e6b      	subs	r3, r5, #1
 80063b2:	2b01      	cmp	r3, #1

    return (IFX_I2C_STACK_SUCCESS);
}

optiga_lib_status_t ifx_i2c_pl_send_frame(ifx_i2c_context_t * p_ctx, uint8_t * p_frame, uint16_t frame_len)
{
 80063b4:	4604      	mov	r4, r0
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
 80063b6:	d903      	bls.n	80063c0 <ifx_i2c_pl_send_frame+0x18>
    {
        return (IFX_I2C_STACK_ERROR);
 80063b8:	f44f 7081 	mov.w	r0, #258	; 0x102
    p_ctx->pl.p_tx_frame   = p_frame;
    p_ctx->pl.tx_frame_len = frame_len;

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
    return (IFX_I2C_STACK_SUCCESS);
}
 80063bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
    {
        return (IFX_I2C_STACK_ERROR);
    }
    p_ctx->pl.frame_action = PL_ACTION_WRITE_FRAME;
 80063c0:	f04f 0801 	mov.w	r8, #1
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
    }
    else
    {
        switch (p_ctx->pl.frame_state)
 80063c4:	2d02      	cmp	r5, #2
        return (IFX_I2C_STACK_ERROR);
    }
    p_ctx->pl.frame_action = PL_ACTION_WRITE_FRAME;

    // Store reference to frame for sending it later
    p_ctx->pl.p_tx_frame   = p_frame;
 80063c6:	f8c4 11a0 	str.w	r1, [r4, #416]	; 0x1a0
    p_ctx->pl.tx_frame_len = frame_len;
 80063ca:	f8a4 21a4 	strh.w	r2, [r4, #420]	; 0x1a4
 80063ce:	4616      	mov	r6, r2
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
    {
        return (IFX_I2C_STACK_ERROR);
    }
    p_ctx->pl.frame_action = PL_ACTION_WRITE_FRAME;
 80063d0:	f880 819e 	strb.w	r8, [r0, #414]	; 0x19e
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
    }
    else
    {
        switch (p_ctx->pl.frame_state)
 80063d4:	d11c      	bne.n	8006410 <ifx_i2c_pl_send_frame+0x68>
                                         const uint8_t * p_content)
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 80063d6:	2380      	movs	r3, #128	; 0x80
                }
                // Write frame is slave is not busy
                else if (PL_ACTION_WRITE_FRAME == p_ctx->pl.frame_action)
                {
                    // Write frame if device is not busy, otherwise wait and poll STATUS again later
                    p_ctx->pl.frame_state = PL_STATE_RXTX;
 80063d8:	2004      	movs	r0, #4
 80063da:	f884 019f 	strb.w	r0, [r4, #415]	; 0x19f
                                         const uint8_t * p_content)
{
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 80063de:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 80063e2:	f104 0081 	add.w	r0, r4, #129	; 0x81
 80063e6:	f006 f8dd 	bl	800c5a4 <memcpy>
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 80063ea:	1c72      	adds	r2, r6, #1
 80063ec:	b292      	uxth	r2, r2

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 80063ee:	23c8      	movs	r3, #200	; 0xc8
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 80063f0:	f8a4 2196 	strh.w	r2, [r4, #406]	; 0x196

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 80063f4:	f884 519a 	strb.w	r5, [r4, #410]	; 0x19a
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 80063f8:	f884 819b 	strb.w	r8, [r4, #411]	; 0x19b
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
    p_ctx->pl.buffer_tx_len = 1 + reg_len;

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 80063fc:	f8a4 319c 	strh.w	r3, [r4, #412]	; 0x19c
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 8006400:	6920      	ldr	r0, [r4, #16]
 8006402:	f104 0180 	add.w	r1, r4, #128	; 0x80
 8006406:	f7fe fbdf 	bl	8004bc8 <pal_i2c_write>
    // Store reference to frame for sending it later
    p_ctx->pl.p_tx_frame   = p_frame;
    p_ctx->pl.tx_frame_len = frame_len;

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
    return (IFX_I2C_STACK_SUCCESS);
 800640a:	2000      	movs	r0, #0
 800640c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            }
            break;
            // Negotiate frame and frequency with slave
            case PL_STATE_INIT:
            {
                ifx_i2c_pl_negotiation_event_handler(p_ctx);
 8006410:	f7ff fcde 	bl	8005dd0 <ifx_i2c_pl_negotiation_event_handler>
    // Store reference to frame for sending it later
    p_ctx->pl.p_tx_frame   = p_frame;
    p_ctx->pl.tx_frame_len = frame_len;

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
    return (IFX_I2C_STACK_SUCCESS);
 8006414:	2000      	movs	r0, #0
 8006416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800641a:	bf00      	nop

0800641c <ifx_i2c_pl_receive_frame>:
}

optiga_lib_status_t ifx_i2c_pl_receive_frame(ifx_i2c_context_t * p_ctx)
{
 800641c:	b538      	push	{r3, r4, r5, lr}
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
 800641e:	f890 319f 	ldrb.w	r3, [r0, #415]	; 0x19f
 8006422:	1e5a      	subs	r2, r3, #1
 8006424:	2a01      	cmp	r2, #1
    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
    return (IFX_I2C_STACK_SUCCESS);
}

optiga_lib_status_t ifx_i2c_pl_receive_frame(ifx_i2c_context_t * p_ctx)
{
 8006426:	4601      	mov	r1, r0
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
 8006428:	d902      	bls.n	8006430 <ifx_i2c_pl_receive_frame+0x14>
    {
        return (IFX_I2C_STACK_ERROR);
 800642a:	f44f 7081 	mov.w	r0, #258	; 0x102
    }
    p_ctx->pl.frame_action = PL_ACTION_READ_FRAME;

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
    return (IFX_I2C_STACK_SUCCESS);
}
 800642e:	bd38      	pop	{r3, r4, r5, pc}
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
    {
        return (IFX_I2C_STACK_ERROR);
    }
    p_ctx->pl.frame_action = PL_ACTION_READ_FRAME;
 8006430:	2202      	movs	r2, #2
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
    }
    else
    {
        switch (p_ctx->pl.frame_state)
 8006432:	4293      	cmp	r3, r2
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
    {
        return (IFX_I2C_STACK_ERROR);
    }
    p_ctx->pl.frame_action = PL_ACTION_READ_FRAME;
 8006434:	f880 219e 	strb.w	r2, [r0, #414]	; 0x19e
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
    }
    else
    {
        switch (p_ctx->pl.frame_state)
 8006438:	d118      	bne.n	800646c <ifx_i2c_pl_receive_frame+0x50>
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
    p_ctx->pl.buffer_tx_len = 1;
 800643a:	2201      	movs	r2, #1

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 800643c:	23c8      	movs	r3, #200	; 0xc8
            break;
            // Check status of slave data
            case PL_STATE_READY:
            {
                // Start polling status register
                p_ctx->pl.frame_state            = PL_STATE_DATA_AVAILABLE;
 800643e:	2503      	movs	r5, #3
_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 8006440:	2482      	movs	r4, #130	; 0x82
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 8006442:	2004      	movs	r0, #4
 8006444:	f8a1 0198 	strh.w	r0, [r1, #408]	; 0x198
            break;
            // Check status of slave data
            case PL_STATE_READY:
            {
                // Start polling status register
                p_ctx->pl.frame_state            = PL_STATE_DATA_AVAILABLE;
 8006448:	f881 519f 	strb.w	r5, [r1, #415]	; 0x19f
_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 800644c:	f881 4080 	strb.w	r4, [r1, #128]	; 0x80
    p_ctx->pl.buffer_tx_len = 1;
 8006450:	f8a1 2196 	strh.w	r2, [r1, #406]	; 0x196

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 8006454:	f881 219a 	strb.w	r2, [r1, #410]	; 0x19a
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 8006458:	f881 219b 	strb.w	r2, [r1, #411]	; 0x19b
    p_ctx->pl.buffer_tx_len = 1;

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 800645c:	f8a1 319c 	strh.w	r3, [r1, #412]	; 0x19c
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;

    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 8006460:	6908      	ldr	r0, [r1, #16]
 8006462:	3180      	adds	r1, #128	; 0x80
 8006464:	f7fe fbb0 	bl	8004bc8 <pal_i2c_write>
        return (IFX_I2C_STACK_ERROR);
    }
    p_ctx->pl.frame_action = PL_ACTION_READ_FRAME;

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
    return (IFX_I2C_STACK_SUCCESS);
 8006468:	2000      	movs	r0, #0
 800646a:	bd38      	pop	{r3, r4, r5, pc}
            }
            break;
            // Negotiate frame and frequency with slave
            case PL_STATE_INIT:
            {
                ifx_i2c_pl_negotiation_event_handler(p_ctx);
 800646c:	f7ff fcb0 	bl	8005dd0 <ifx_i2c_pl_negotiation_event_handler>
        return (IFX_I2C_STACK_ERROR);
    }
    p_ctx->pl.frame_action = PL_ACTION_READ_FRAME;

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
    return (IFX_I2C_STACK_SUCCESS);
 8006470:	2000      	movs	r0, #0
 8006472:	bd38      	pop	{r3, r4, r5, pc}

08006474 <ifx_i2c_prl_event_handler>:

_STATIC_H void ifx_i2c_prl_event_handler(ifx_i2c_context_t * p_ctx,
                                         optiga_lib_status_t event,
                                         const uint8_t * p_data,
                                         uint16_t data_len)
{
 8006474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint8_t exit_machine = TRUE;
    ifx_i2c_prl_manage_context_t prl_saved_ctx;
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;

    LOG_PRL("[IFX-PRL]: ifx_i2c_prl_event_handler %d\n", data_len);
    if ((0 != (event & IFX_I2C_STACK_MEM_ERROR)) || (0 != (event & IFX_I2C_STACK_ERROR)))
 8006478:	f411 7f83 	tst.w	r1, #262	; 0x106

_STATIC_H void ifx_i2c_prl_event_handler(ifx_i2c_context_t * p_ctx,
                                         optiga_lib_status_t event,
                                         const uint8_t * p_data,
                                         uint16_t data_len)
{
 800647c:	469a      	mov	sl, r3
 800647e:	b0b1      	sub	sp, #196	; 0xc4
 8006480:	4604      	mov	r4, r0
 8006482:	4691      	mov	r9, r2

    LOG_PRL("[IFX-PRL]: ifx_i2c_prl_event_handler %d\n", data_len);
    if ((0 != (event & IFX_I2C_STACK_MEM_ERROR)) || (0 != (event & IFX_I2C_STACK_ERROR)))
    {
        p_ctx->prl.alert_type = PRL_INVALID_ALERT;
        if (PRL_STATE_HANDSHAKE == p_ctx->prl.state)
 8006484:	f890 31b0 	ldrb.w	r3, [r0, #432]	; 0x1b0
    uint8_t exit_machine = TRUE;
    ifx_i2c_prl_manage_context_t prl_saved_ctx;
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;

    LOG_PRL("[IFX-PRL]: ifx_i2c_prl_event_handler %d\n", data_len);
    if ((0 != (event & IFX_I2C_STACK_MEM_ERROR)) || (0 != (event & IFX_I2C_STACK_ERROR)))
 8006488:	d00f      	beq.n	80064aa <ifx_i2c_prl_event_handler+0x36>
    {
        p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 800648a:	22ff      	movs	r2, #255	; 0xff
        if (PRL_STATE_HANDSHAKE == p_ctx->prl.state)
 800648c:	2b05      	cmp	r3, #5
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;

    LOG_PRL("[IFX-PRL]: ifx_i2c_prl_event_handler %d\n", data_len);
    if ((0 != (event & IFX_I2C_STACK_MEM_ERROR)) || (0 != (event & IFX_I2C_STACK_ERROR)))
    {
        p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 800648e:	f880 21d2 	strb.w	r2, [r0, #466]	; 0x1d2
        if (PRL_STATE_HANDSHAKE == p_ctx->prl.state)
 8006492:	f000 8439 	beq.w	8006d08 <ifx_i2c_prl_event_handler+0x894>
        {
            p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
        }
        else if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) && (IFX_I2C_STACK_MEM_ERROR != event))
 8006496:	f890 31b2 	ldrb.w	r3, [r0, #434]	; 0x1b2
 800649a:	2b01      	cmp	r3, #1
 800649c:	f000 84f1 	beq.w	8006e82 <ifx_i2c_prl_event_handler+0xa0e>
            p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
            p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
        }
        else
        {
            p_ctx->prl.return_status = event;
 80064a0:	f8a4 1264 	strh.w	r1, [r4, #612]	; 0x264
        }
        p_ctx->prl.state = PRL_STATE_ERROR;
 80064a4:	2307      	movs	r3, #7
 80064a6:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
                                                      PRL_FINISHED_DATA_LENGTH + 1,
                                                      p_ctx->prl.prl_txrx_buffer,
                                                      &p_ctx->prl.prl_receive_length);
                if (IFX_I2C_STACK_SUCCESS != return_status)
                {
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80064aa:	f04f 0b55 	mov.w	fp, #85	; 0x55
    }

    do
    {
        //exit_machine = FALSE;
        switch (p_ctx->prl.state)
 80064ae:	3b01      	subs	r3, #1
 80064b0:	2b07      	cmp	r3, #7
 80064b2:	f200 8223 	bhi.w	80068fc <ifx_i2c_prl_event_handler+0x488>
 80064b6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80064ba:	011f      	.short	0x011f
 80064bc:	0051012a 	.word	0x0051012a
 80064c0:	007800da 	.word	0x007800da
 80064c4:	00390111 	.word	0x00390111
 80064c8:	0008      	.short	0x0008
{
    ifx_i2c_prl_manage_context_t prl_saved_ctx;
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
    uint8_t sctr;

    switch (p_ctx->prl.mc_state)
 80064ca:	f894 21b3 	ldrb.w	r2, [r4, #435]	; 0x1b3
 80064ce:	2a01      	cmp	r2, #1
 80064d0:	f000 8345 	beq.w	8006b5e <ifx_i2c_prl_event_handler+0x6ea>
 80064d4:	2a02      	cmp	r2, #2
 80064d6:	d119      	bne.n	800650c <ifx_i2c_prl_event_handler+0x98>
        }
        break;
        case PRL_MANAGE_CONTEXT_RX_STATE:
        {
            *exit_machine = TRUE;
            sctr = p_data[PRL_SCTR_OFFSET] & PRL_MANAGE_CONTEXT_MASK;
 80064d8:	f899 3000 	ldrb.w	r3, [r9]
 80064dc:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
            if ((PRL_CONTEXT_RESTORED_MSG == sctr) &&
 80064e0:	2b6c      	cmp	r3, #108	; 0x6c
 80064e2:	f000 8493 	beq.w	8006e0c <ifx_i2c_prl_event_handler+0x998>
                ///Restore the saved context to active context structure
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl.prl_saved_ctx,p_ctx->prl);
                p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
                p_ctx->prl.state = PRL_STATE_TXRX;
            }
            else if ((PRL_CONTEXT_SAVED_MSG == sctr) &&
 80064e6:	2b64      	cmp	r3, #100	; 0x64
 80064e8:	d104      	bne.n	80064f4 <ifx_i2c_prl_event_handler+0x80>
 80064ea:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 80064ee:	2b22      	cmp	r3, #34	; 0x22
 80064f0:	f000 8416 	beq.w	8006d20 <ifx_i2c_prl_event_handler+0x8ac>
                CLEAR_SESSION_CONTEXT(p_ctx);
                p_ctx->prl.state = PRL_STATE_IDLE;
            }
            else
            {
                memset((uint8_t * )&p_ctx->prl.prl_saved_ctx,0,sizeof(p_ctx->prl.prl_saved_ctx));
 80064f4:	f504 751a 	add.w	r5, r4, #616	; 0x268
 80064f8:	4628      	mov	r0, r5
 80064fa:	2100      	movs	r1, #0
 80064fc:	2234      	movs	r2, #52	; 0x34
 80064fe:	f006 f85c 	bl	800c5ba <memset>
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8006502:	6963      	ldr	r3, [r4, #20]
 8006504:	8898      	ldrh	r0, [r3, #4]
 8006506:	2800      	cmp	r0, #0
 8006508:	f040 8404 	bne.w	8006d14 <ifx_i2c_prl_event_handler+0x8a0>
                                                            p_ctx->prl.actual_payload_length,
                                                            p_ctx->prl.master_sequence_number,
                                                            p_ctx->prl.saved_sctr);
                    if (IFX_I2C_STACK_ERROR == return_status)
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 800650c:	2200      	movs	r2, #0
 800650e:	20ff      	movs	r0, #255	; 0xff
 8006510:	2307      	movs	r3, #7
 8006512:	f44f 7184 	mov.w	r1, #264	; 0x108
 8006516:	f884 01d2 	strb.w	r0, [r4, #466]	; 0x1d2
 800651a:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
 800651e:	f884 21b2 	strb.w	r2, [r4, #434]	; 0x1b2
 8006522:	f884 22a0 	strb.w	r2, [r4, #672]	; 0x2a0
 8006526:	f8a4 1264 	strh.w	r1, [r4, #612]	; 0x264
                        break;
 800652a:	e7c0      	b.n	80064ae <ifx_i2c_prl_event_handler+0x3a>
                }
            }
            break;
            case PRL_STATE_ERROR:
            {
                if (PRL_INVALID_ALERT != p_ctx->prl.alert_type)
 800652c:	f894 31d2 	ldrb.w	r3, [r4, #466]	; 0x1d2
 8006530:	2bff      	cmp	r3, #255	; 0xff
 8006532:	f000 827a 	beq.w	8006a2a <ifx_i2c_prl_event_handler+0x5b6>
_STATIC_H optiga_lib_status_t ifx_i2c_prl_send_alert(ifx_i2c_context_t * p_ctx)
{
    optiga_lib_status_t return_status = IFX_I2C_STACK_SUCCESS;
    do
    {
        p_ctx->prl.state = PRL_STATE_IDLE;
 8006536:	2201      	movs	r2, #1
        if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
 8006538:	2b04      	cmp	r3, #4
_STATIC_H optiga_lib_status_t ifx_i2c_prl_send_alert(ifx_i2c_context_t * p_ctx)
{
    optiga_lib_status_t return_status = IFX_I2C_STACK_SUCCESS;
    do
    {
        p_ctx->prl.state = PRL_STATE_IDLE;
 800653a:	f884 21b0 	strb.w	r2, [r4, #432]	; 0x1b0
        if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
 800653e:	f000 84ca 	beq.w	8006ed6 <ifx_i2c_prl_event_handler+0xa62>
                                                  &p_ctx->prl.prl_receive_length);
            *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
        }
        else
        {
            p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8006542:	f44f 7284 	mov.w	r2, #264	; 0x108
            p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8006546:	2300      	movs	r3, #0
                                                  &p_ctx->prl.prl_receive_length);
            *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
        }
        else
        {
            p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8006548:	f8a4 2264 	strh.w	r2, [r4, #612]	; 0x264
            p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 800654c:	f884 31b2 	strb.w	r3, [r4, #434]	; 0x1b2
            case PRL_STATE_ERROR:
            {
                if (PRL_INVALID_ALERT != p_ctx->prl.alert_type)
                {
                    return_status = ifx_i2c_prl_send_alert(p_ctx);
                    p_ctx->prl.alert_type = (uint8_t)PRL_INVALID_ALERT;
 8006550:	23ff      	movs	r3, #255	; 0xff
 8006552:	f884 31d2 	strb.w	r3, [r4, #466]	; 0x1d2
                exit_machine = FALSE;
            }
            break;
        }
    } while (TRUE == exit_machine);
}
 8006556:	b031      	add	sp, #196	; 0xc4
 8006558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                exit_machine = FALSE;
            }
            break;
            case PRL_STATE_VERIFY:
            {
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_ctx->prl.p_recv_payload_buffer[1]);
 800655c:	f8d4 01c8 	ldr.w	r0, [r4, #456]	; 0x1c8
 8006560:	3001      	adds	r0, #1
 8006562:	f001 f8dd 	bl	8007720 <optiga_common_get_uint32>
 8006566:	4605      	mov	r5, r0
 8006568:	f8c4 01b8 	str.w	r0, [r4, #440]	; 0x1b8
                if (0 == data_len)
 800656c:	f1ba 0f00 	cmp.w	sl, #0
 8006570:	d0cc      	beq.n	800650c <ifx_i2c_prl_event_handler+0x98>
                {
                    ERROR_STATE_PREPARATION(p_ctx,exit_machine);
                    break;
                }
                else if (0 != (p_data[PRL_SCTR_OFFSET] & PRL_ALERT_PROTOCOL))
 8006572:	f899 3000 	ldrb.w	r3, [r9]
 8006576:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800657a:	f002 06ff 	and.w	r6, r2, #255	; 0xff
 800657e:	2a00      	cmp	r2, #0
 8006580:	f000 8284 	beq.w	8006a8c <ifx_i2c_prl_event_handler+0x618>
                {
                    //Check invalid message
                    //lint --e{835} suppress "Macros are defined as 0x00 and is kept for future enhancements"
                    if (((p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) &&
 8006584:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
 8006588:	2b40      	cmp	r3, #64	; 0x40
 800658a:	f000 8425 	beq.w	8006dd8 <ifx_i2c_prl_event_handler+0x964>
                        (p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) ||
                        ((1 != data_len) && (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)) ||
                        (PRL_TRANS_REPEAT == p_ctx->prl.data_retransmit_counter))
                    {
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 800658e:	f44f 7284 	mov.w	r2, #264	; 0x108
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8006592:	2300      	movs	r3, #0
                    if (((p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) &&
                        (p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) ||
                        ((1 != data_len) && (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)) ||
                        (PRL_TRANS_REPEAT == p_ctx->prl.data_retransmit_counter))
                    {
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8006594:	f8a4 2264 	strh.w	r2, [r4, #612]	; 0x264
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8006598:	f884 31b2 	strb.w	r3, [r4, #434]	; 0x1b2
                    }
                    else
                    {
                        p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
                    }
                    p_ctx->prl.state = PRL_STATE_ALERT;
 800659c:	2306      	movs	r3, #6
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 800659e:	22ff      	movs	r2, #255	; 0xff
                    }
                    else
                    {
                        p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
                    }
                    p_ctx->prl.state = PRL_STATE_ALERT;
 80065a0:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 80065a4:	f884 21d2 	strb.w	r2, [r4, #466]	; 0x1d2
 80065a8:	e781      	b.n	80064ae <ifx_i2c_prl_event_handler+0x3a>
            }
            break;
            case PRL_STATE_HANDSHAKE:
            {
                ///Clearing the saved context in data store
                CLEAR_SAVED_SESSION_CONTEXT(p_ctx->prl.prl_saved_ctx);
 80065aa:	f504 701a 	add.w	r0, r4, #616	; 0x268
 80065ae:	2100      	movs	r1, #0
 80065b0:	2228      	movs	r2, #40	; 0x28
 80065b2:	f006 f802 	bl	800c5ba <memset>
 80065b6:	2500      	movs	r5, #0
                memset((uint8_t * )&prl_saved_ctx,0,sizeof(prl_saved_ctx));
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 80065b8:	6963      	ldr	r3, [r4, #20]
            }
            break;
            case PRL_STATE_HANDSHAKE:
            {
                ///Clearing the saved context in data store
                CLEAR_SAVED_SESSION_CONTEXT(p_ctx->prl.prl_saved_ctx);
 80065ba:	f884 5292 	strb.w	r5, [r4, #658]	; 0x292
 80065be:	f884 5290 	strb.w	r5, [r4, #656]	; 0x290
 80065c2:	f884 5291 	strb.w	r5, [r4, #657]	; 0x291
 80065c6:	f884 5293 	strb.w	r5, [r4, #659]	; 0x293
                memset((uint8_t * )&prl_saved_ctx,0,sizeof(prl_saved_ctx));
 80065ca:	9513      	str	r5, [sp, #76]	; 0x4c
 80065cc:	9514      	str	r5, [sp, #80]	; 0x50
 80065ce:	9515      	str	r5, [sp, #84]	; 0x54
 80065d0:	9516      	str	r5, [sp, #88]	; 0x58
 80065d2:	9517      	str	r5, [sp, #92]	; 0x5c
 80065d4:	9518      	str	r5, [sp, #96]	; 0x60
 80065d6:	9519      	str	r5, [sp, #100]	; 0x64
 80065d8:	951a      	str	r5, [sp, #104]	; 0x68
 80065da:	951b      	str	r5, [sp, #108]	; 0x6c
 80065dc:	951c      	str	r5, [sp, #112]	; 0x70
 80065de:	951d      	str	r5, [sp, #116]	; 0x74
 80065e0:	951e      	str	r5, [sp, #120]	; 0x78
 80065e2:	951f      	str	r5, [sp, #124]	; 0x7c
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 80065e4:	8898      	ldrh	r0, [r3, #4]
            }
            break;
            case PRL_STATE_HANDSHAKE:
            {
                ///Clearing the saved context in data store
                CLEAR_SAVED_SESSION_CONTEXT(p_ctx->prl.prl_saved_ctx);
 80065e6:	f8c4 5294 	str.w	r5, [r4, #660]	; 0x294
 80065ea:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
                memset((uint8_t * )&prl_saved_ctx,0,sizeof(prl_saved_ctx));
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 80065ee:	b130      	cbz	r0, 80065fe <ifx_i2c_prl_event_handler+0x18a>
                {
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 80065f0:	a913      	add	r1, sp, #76	; 0x4c
 80065f2:	2234      	movs	r2, #52	; 0x34
 80065f4:	f7fe fb92 	bl	8004d1c <pal_os_datastore_write>
                                                           (uint8_t * )&prl_saved_ctx,
                                                           sizeof(prl_saved_ctx));
                    if (PAL_STATUS_SUCCESS != return_status)
 80065f8:	2800      	cmp	r0, #0
 80065fa:	f040 8238 	bne.w	8006a6e <ifx_i2c_prl_event_handler+0x5fa>
 80065fe:	f894 31b1 	ldrb.w	r3, [r4, #433]	; 0x1b1
                        ERROR_STATE_PREPARATION(p_ctx,*exit_machine);
                        break;
                    }
                }
                ///Clearing the active session
                CLEAR_SESSION_CONTEXT(p_ctx);
 8006602:	2500      	movs	r5, #0
 8006604:	f44f 7781 	mov.w	r7, #258	; 0x102
 8006608:	e015      	b.n	8006636 <ifx_i2c_prl_event_handler+0x1c2>
    uint32_t exit_machine = FALSE;
    LOG_PRL("[IFX-PRL]: Do Handshake \n");

    do
    {
        switch (p_ctx->prl.hs_state)
 800660a:	2b11      	cmp	r3, #17
 800660c:	f000 80f6 	beq.w	80067fc <ifx_i2c_prl_event_handler+0x388>
 8006610:	2b22      	cmp	r3, #34	; 0x22
 8006612:	f040 80ed 	bne.w	80067f0 <ifx_i2c_prl_event_handler+0x37c>
            break;
            case PRL_HS_VERIFY_HELLO:
            {
                exit_machine = TRUE;
                 //lint --e{835} suppress "Macros are defined as 0x00 and is kept for future enhancements"
                if ((((p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) ||
 8006616:	f899 2000 	ldrb.w	r2, [r9]
                    (p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) &&
                    (1 == p_ctx->prl.prl_receive_length)))
 800661a:	f8b4 3260 	ldrh.w	r3, [r4, #608]	; 0x260
            break;
            case PRL_HS_VERIFY_HELLO:
            {
                exit_machine = TRUE;
                 //lint --e{835} suppress "Macros are defined as 0x00 and is kept for future enhancements"
                if ((((p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) ||
 800661e:	f012 0f44 	tst.w	r2, #68	; 0x44
 8006622:	d001      	beq.n	8006628 <ifx_i2c_prl_event_handler+0x1b4>
                    (p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) &&
 8006624:	2b01      	cmp	r3, #1
 8006626:	d00f      	beq.n	8006648 <ifx_i2c_prl_event_handler+0x1d4>
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
                    exit_machine = FALSE;
                    break;
                }
                //Check valid message type and protocol version
                if ((PRL_SLAVE_HELLO_LENGTH != p_ctx->prl.prl_receive_length) || (0 != p_data[PRL_SCTR_OFFSET]) ||
 8006628:	2b26      	cmp	r3, #38	; 0x26
 800662a:	f000 824a 	beq.w	8006ac2 <ifx_i2c_prl_event_handler+0x64e>
            case PRL_HS_VERIFY_FINISHED:
            {
                if ((PRL_MASTER_FINISHED_MSG != p_data[PRL_SCTR_OFFSET]) ||
                    ((PRL_FINISHED_DATA_LENGTH + 1) != p_ctx->prl.prl_receive_length))
                {
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 800662e:	f884 b1b1 	strb.w	fp, [r4, #433]	; 0x1b1
 8006632:	2355      	movs	r3, #85	; 0x55
 8006634:	2501      	movs	r5, #1
    uint32_t exit_machine = FALSE;
    LOG_PRL("[IFX-PRL]: Do Handshake \n");

    do
    {
        switch (p_ctx->prl.hs_state)
 8006636:	2b33      	cmp	r3, #51	; 0x33
 8006638:	f000 80ff 	beq.w	800683a <ifx_i2c_prl_event_handler+0x3c6>
 800663c:	d9e5      	bls.n	800660a <ifx_i2c_prl_event_handler+0x196>
 800663e:	2b44      	cmp	r3, #68	; 0x44
 8006640:	d079      	beq.n	8006736 <ifx_i2c_prl_event_handler+0x2c2>
 8006642:	2b55      	cmp	r3, #85	; 0x55
 8006644:	f040 80d4 	bne.w	80067f0 <ifx_i2c_prl_event_handler+0x37c>
            }
            break;
            case PRL_HS_ERROR:
            {
                return_status = IFX_I2C_HANDSHAKE_ERROR;
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8006648:	23ff      	movs	r3, #255	; 0xff
 800664a:	f884 31d2 	strb.w	r3, [r4, #466]	; 0x1d2
                p_ctx->prl.negotiation_state = PRL_NEGOTIATION_DONE;
            }
            break;
            case PRL_HS_ERROR:
            {
                return_status = IFX_I2C_HANDSHAKE_ERROR;
 800664e:	f240 1707 	movw	r7, #263	; 0x107
                        p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
                        break;
                    }
                }
                return_status = ifx_i2c_prl_do_handshake(p_ctx,p_data);
                if (IFX_I2C_HANDSHAKE_ERROR == return_status)
 8006652:	f240 1307 	movw	r3, #263	; 0x107
 8006656:	429f      	cmp	r7, r3
 8006658:	f000 82fb 	beq.w	8006c52 <ifx_i2c_prl_event_handler+0x7de>
                    p_ctx->prl.return_status = return_status;
                    p_ctx->prl.state = PRL_STATE_ERROR;
                    break;
                }

                if (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)
 800665c:	f894 31b2 	ldrb.w	r3, [r4, #434]	; 0x1b2
 8006660:	2b01      	cmp	r3, #1
 8006662:	f47f af78 	bne.w	8006556 <ifx_i2c_prl_event_handler+0xe2>
                    p_ctx->prl.hs_state = PRL_HS_SEND_HELLO;
                    p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
                }
                else
                {
                    p_ctx->prl.state =  PRL_STATE_TXRX;
 8006666:	2304      	movs	r3, #4
 8006668:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
 800666c:	e71f      	b.n	80064ae <ifx_i2c_prl_event_handler+0x3a>
            }
            break;
            case PRL_STATE_TXRX:
            {
                //lint --e{835} suppress "Message bits in SCTR is set to 0 for record transaction"
                FORM_SCTR_HEADER(p_ctx,
 800666e:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8006672:	f002 0303 	and.w	r3, r2, #3
 8006676:	f043 0020 	orr.w	r0, r3, #32
                                 PRL_RECORD_EXCHANGE_PROTOCOL,
                                 0,
                                 (p_ctx->protection_level & PRL_PROTECTION_MASK));
                ///Preparing receive length based on the protection level
                if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 800667a:	3b02      	subs	r3, #2
 800667c:	2b01      	cmp	r3, #1
            }
            break;
            case PRL_STATE_TXRX:
            {
                //lint --e{835} suppress "Message bits in SCTR is set to 0 for record transaction"
                FORM_SCTR_HEADER(p_ctx,
 800667e:	f884 01d0 	strb.w	r0, [r4, #464]	; 0x1d0
                                 PRL_RECORD_EXCHANGE_PROTOCOL,
                                 0,
                                 (p_ctx->protection_level & PRL_PROTECTION_MASK));
                ///Preparing receive length based on the protection level
                if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8006682:	f240 82d2 	bls.w	8006c2a <ifx_i2c_prl_event_handler+0x7b6>
                    }
                    *p_ctx->prl.p_recv_payload_buffer_length += (IFX_I2C_PRL_MAC_SIZE + IFX_I2C_PRL_HEADER_SIZE);
                }
                p_ctx->prl.saved_sctr = p_ctx->prl.sctr;

                if ((MASTER_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8006686:	07d3      	lsls	r3, r2, #31
                        DO_NEGOTIATION(p_ctx,exit_machine);
                        break;
                    }
                    *p_ctx->prl.p_recv_payload_buffer_length += (IFX_I2C_PRL_MAC_SIZE + IFX_I2C_PRL_HEADER_SIZE);
                }
                p_ctx->prl.saved_sctr = p_ctx->prl.sctr;
 8006688:	f884 01d1 	strb.w	r0, [r4, #465]	; 0x1d1

                if ((MASTER_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 800668c:	f100 8142 	bmi.w	8006914 <ifx_i2c_prl_event_handler+0x4a0>
                }
                else
                {
                    ///Sending plan data
                    p_ctx->prl.prl_header_offset = 1;
                    p_ctx->prl.p_actual_payload[4] = p_ctx->prl.sctr;
 8006690:	f8d4 31c0 	ldr.w	r3, [r4, #448]	; 0x1c0
                                                          p_ctx->prl.p_recv_payload_buffer_length);
                }
                else
                {
                    ///Sending plan data
                    p_ctx->prl.prl_header_offset = 1;
 8006694:	2201      	movs	r2, #1
 8006696:	f884 21d3 	strb.w	r2, [r4, #467]	; 0x1d3
                    p_ctx->prl.p_actual_payload[4] = p_ctx->prl.sctr;
 800669a:	7118      	strb	r0, [r3, #4]
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 800669c:	f894 01d3 	ldrb.w	r0, [r4, #467]	; 0x1d3
 80066a0:	f8b4 21c4 	ldrh.w	r2, [r4, #452]	; 0x1c4
 80066a4:	f8d4 11c0 	ldr.w	r1, [r4, #448]	; 0x1c0
 80066a8:	f8d4 51cc 	ldr.w	r5, [r4, #460]	; 0x1cc
 80066ac:	f8d4 31c8 	ldr.w	r3, [r4, #456]	; 0x1c8
 80066b0:	9500      	str	r5, [sp, #0]
 80066b2:	4402      	add	r2, r0
 80066b4:	b292      	uxth	r2, r2
 80066b6:	3104      	adds	r1, #4
 80066b8:	4620      	mov	r0, r4
 80066ba:	f000 ff4d 	bl	8007558 <ifx_i2c_tl_transceive>
                                                          p_ctx->prl.actual_payload_length + 
                                                          p_ctx->prl.prl_header_offset,
                                                          p_ctx->prl.p_recv_payload_buffer,
                                                          p_ctx->prl.p_recv_payload_buffer_length);
                }
                if (IFX_I2C_STACK_ERROR == return_status)
 80066be:	f5b0 7f81 	cmp.w	r0, #258	; 0x102
 80066c2:	f000 81a4 	beq.w	8006a0e <ifx_i2c_prl_event_handler+0x59a>
                {
                    ERROR_STATE_PREPARATION(p_ctx,  exit_machine);
                    p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
                    break;
                }
                p_ctx->prl.prl_receive_length = *p_ctx->prl.p_recv_payload_buffer_length;
 80066c6:	f8d4 21cc 	ldr.w	r2, [r4, #460]	; 0x1cc
 80066ca:	8812      	ldrh	r2, [r2, #0]
 80066cc:	f8a4 2260 	strh.w	r2, [r4, #608]	; 0x260
                p_ctx->prl.state = PRL_STATE_VERIFY;
 80066d0:	2303      	movs	r3, #3
 80066d2:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
                exit_machine = FALSE;
            }
            break;
        }
    } while (TRUE == exit_machine);
}
 80066d6:	b031      	add	sp, #196	; 0xc4
 80066d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                }
            }
            break;
            case PRL_STATE_ALERT:
            {
                if ((PRL_INTEGRITY_VIOLATED_ALERT_MSG | PRL_ALERT_PROTOCOL) == p_data[PRL_SCTR_OFFSET])
 80066dc:	f899 3000 	ldrb.w	r3, [r9]
 80066e0:	2b44      	cmp	r3, #68	; 0x44
 80066e2:	f000 8287 	beq.w	8006bf4 <ifx_i2c_prl_event_handler+0x780>
                      p_ctx->prl.state = PRL_STATE_ERROR;
                    }
                }
                else
                {
                    if (PRL_TRANS_REPEAT == p_ctx->prl.decryption_failure_counter)
 80066e6:	f894 3262 	ldrb.w	r3, [r4, #610]	; 0x262
 80066ea:	2b03      	cmp	r3, #3
 80066ec:	f000 82b7 	beq.w	8006c5e <ifx_i2c_prl_event_handler+0x7ea>
                        p_ctx->prl.alert_type = PRL_INTEGRITY_VIOLATED_ALERT_MSG;
                        p_ctx->prl.state = PRL_STATE_TXRX;
                    }
                    else
                    {
                      p_ctx->prl.state = PRL_STATE_ERROR;
 80066f0:	2307      	movs	r3, #7
 80066f2:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
 80066f6:	e6da      	b.n	80064ae <ifx_i2c_prl_event_handler+0x3a>
        switch (p_ctx->prl.state)
        {
            case PRL_STATE_IDLE:
            {
                LOG_PRL("[IFX-PRL]: PRL_STATE_IDLE %d\n", p_ctx->prl.return_status);
                p_ctx->prl.upper_layer_event_handler(p_ctx, p_ctx->prl.return_status, 0, 0);
 80066f8:	2200      	movs	r2, #0
 80066fa:	4613      	mov	r3, r2
 80066fc:	f8d4 529c 	ldr.w	r5, [r4, #668]	; 0x29c
 8006700:	f8b4 1264 	ldrh.w	r1, [r4, #612]	; 0x264
 8006704:	4620      	mov	r0, r4
 8006706:	47a8      	blx	r5
                exit_machine = FALSE;
            }
            break;
        }
    } while (TRUE == exit_machine);
}
 8006708:	b031      	add	sp, #196	; 0xc4
 800670a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                }
            }
            break;
            case PRL_STATE_START:
            {
                if (((p_ctx->protection_level & RE_ESTABLISH) ||
 800670e:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8006712:	061a      	lsls	r2, r3, #24
 8006714:	d405      	bmi.n	8006722 <ifx_i2c_prl_event_handler+0x2ae>
 8006716:	2b00      	cmp	r3, #0
 8006718:	d0a5      	beq.n	8006666 <ifx_i2c_prl_event_handler+0x1f2>
                    ((p_ctx->protection_level != NO_PROTECTION ) &&
 800671a:	f894 31b2 	ldrb.w	r3, [r4, #434]	; 0x1b2
 800671e:	2b00      	cmp	r3, #0
 8006720:	d1a1      	bne.n	8006666 <ifx_i2c_prl_event_handler+0x1f2>
                    (PRL_NEGOTIATION_NOT_DONE == p_ctx->prl.negotiation_state))))
                {
                    p_ctx->prl.state =  PRL_STATE_HANDSHAKE;
 8006722:	2305      	movs	r3, #5
                    p_ctx->prl.hs_state = PRL_HS_SEND_HELLO;
 8006724:	2111      	movs	r1, #17
                    p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8006726:	2200      	movs	r2, #0
            {
                if (((p_ctx->protection_level & RE_ESTABLISH) ||
                    ((p_ctx->protection_level != NO_PROTECTION ) &&
                    (PRL_NEGOTIATION_NOT_DONE == p_ctx->prl.negotiation_state))))
                {
                    p_ctx->prl.state =  PRL_STATE_HANDSHAKE;
 8006728:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
                    p_ctx->prl.hs_state = PRL_HS_SEND_HELLO;
 800672c:	f884 11b1 	strb.w	r1, [r4, #433]	; 0x1b1
                    p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8006730:	f884 21b2 	strb.w	r2, [r4, #434]	; 0x1b2
 8006734:	e6bb      	b.n	80064ae <ifx_i2c_prl_event_handler+0x3a>
                p_ctx->prl.hs_state = PRL_HS_VERIFY_FINISHED;
            }
            break;
            case PRL_HS_VERIFY_FINISHED:
            {
                if ((PRL_MASTER_FINISHED_MSG != p_data[PRL_SCTR_OFFSET]) ||
 8006736:	f899 6000 	ldrb.w	r6, [r9]
 800673a:	2e08      	cmp	r6, #8
 800673c:	f47f af77 	bne.w	800662e <ifx_i2c_prl_event_handler+0x1ba>
 8006740:	f8b4 3260 	ldrh.w	r3, [r4, #608]	; 0x260
 8006744:	2b31      	cmp	r3, #49	; 0x31
 8006746:	f47f af72 	bne.w	800662e <ifx_i2c_prl_event_handler+0x1ba>
                {
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
                    exit_machine = TRUE;
                    break;
                }
                p_ctx->prl.master_sequence_number = optiga_common_get_uint32(&p_data[1]);
 800674a:	f109 0001 	add.w	r0, r9, #1
 800674e:	f000 ffe7 	bl	8007720 <optiga_common_get_uint32>
_STATIC_H void ifx_i2c_prl_form_associated_data(ifx_i2c_context_t * p_ctx,
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
 8006752:	f894 31d0 	ldrb.w	r3, [r4, #464]	; 0x1d0
                {
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
                    exit_machine = TRUE;
                    break;
                }
                p_ctx->prl.master_sequence_number = optiga_common_get_uint32(&p_data[1]);
 8006756:	f8c4 01b4 	str.w	r0, [r4, #436]	; 0x1b4
 800675a:	4607      	mov	r7, r0
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 800675c:	4601      	mov	r1, r0
_STATIC_H void ifx_i2c_prl_form_associated_data(ifx_i2c_context_t * p_ctx,
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
 800675e:	f884 3258 	strb.w	r3, [r4, #600]	; 0x258
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 8006762:	f204 2059 	addw	r0, r4, #601	; 0x259
 8006766:	f000 ffcf 	bl	8007708 <optiga_common_set_uint32>
    p_ctx->prl.associate_data[5] = p_ctx->protocol_version;
 800676a:	f894 3031 	ldrb.w	r3, [r4, #49]	; 0x31
 800676e:	f884 325d 	strb.w	r3, [r4, #605]	; 0x25d
    optiga_common_set_uint16(&p_ctx->prl.associate_data[6], data_len);
 8006772:	f204 205e 	addw	r0, r4, #606	; 0x25e
 8006776:	2124      	movs	r1, #36	; 0x24
 8006778:	f000 ffc2 	bl	8007700 <optiga_common_set_uint16>
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
 800677c:	f8d4 01f8 	ldr.w	r0, [r4, #504]	; 0x1f8
 8006780:	9020      	str	r0, [sp, #128]	; 0x80
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 8006782:	4639      	mov	r1, r7
 8006784:	a821      	add	r0, sp, #132	; 0x84
 8006786:	f000 ffbf 	bl	8007708 <optiga_common_set_uint32>
                p_ctx->prl.master_sequence_number = optiga_common_get_uint32(&p_data[1]);
                return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
                                                        &p_data[IFX_I2C_PRL_HEADER_SIZE],
                                                        PRL_RANDOM_DATA_LENGTH + PRL_SEQ_NUMBER_LENGTH,
                                                        p_ctx->prl.master_sequence_number,
                                                        p_ctx->prl.prl_txrx_buffer,
 800678a:	f504 7707 	add.w	r7, r4, #540	; 0x21c
                                                                p_data,
                                                                (data_len + IFX_I2C_PRL_MAC_SIZE),
                                                                &p_ctx->prl.session_key[decrypt_key_offset],
                                                                nonce_data,
                                                                PRL_MASTER_NONCE_LENGTH + PRL_SEQ_NUMBER_LENGTH,
                                                                p_ctx->prl.associate_data,
 800678e:	f504 7316 	add.w	r3, r4, #600	; 0x258
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
 8006792:	f10d 0880 	add.w	r8, sp, #128	; 0x80
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);

        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 8006796:	9302      	str	r3, [sp, #8]
 8006798:	9601      	str	r6, [sp, #4]
 800679a:	9603      	str	r6, [sp, #12]
 800679c:	9604      	str	r6, [sp, #16]
 800679e:	9705      	str	r7, [sp, #20]
 80067a0:	f8cd 8000 	str.w	r8, [sp]
 80067a4:	2000      	movs	r0, #0
 80067a6:	f109 0105 	add.w	r1, r9, #5
 80067aa:	222c      	movs	r2, #44	; 0x2c
 80067ac:	f504 73f2 	add.w	r3, r4, #484	; 0x1e4
 80067b0:	f7fe f91a 	bl	80049e8 <pal_crypt_decrypt_aes128_ccm>
 80067b4:	2800      	cmp	r0, #0
 80067b6:	f040 809b 	bne.w	80068f0 <ifx_i2c_prl_event_handler+0x47c>
                {
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
                    exit_machine = TRUE;
                    break;
                }
                optiga_common_set_uint32(sseq, p_ctx->prl.master_sequence_number);
 80067ba:	a80d      	add	r0, sp, #52	; 0x34
 80067bc:	f8d4 11b4 	ldr.w	r1, [r4, #436]	; 0x1b4
 80067c0:	f000 ffa2 	bl	8007708 <optiga_common_set_uint32>
                ///Validating decrpt data
                if (0 != (memcmp(p_ctx->prl.random, p_ctx->prl.prl_txrx_buffer, PRL_RANDOM_DATA_LENGTH)))
 80067c4:	4639      	mov	r1, r7
 80067c6:	f504 70fe 	add.w	r0, r4, #508	; 0x1fc
 80067ca:	2220      	movs	r2, #32
 80067cc:	f005 feda 	bl	800c584 <memcmp>
 80067d0:	2800      	cmp	r0, #0
 80067d2:	f040 81be 	bne.w	8006b52 <ifx_i2c_prl_event_handler+0x6de>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
                    exit_machine = TRUE;
                    break;
                }
                ///Validating sequence number
                if (0 != (memcmp(sseq, &p_ctx->prl.prl_txrx_buffer[PRL_RANDOM_DATA_LENGTH], PRL_SEQ_NUMBER_LENGTH)))
 80067d6:	a80d      	add	r0, sp, #52	; 0x34
 80067d8:	f504 710f 	add.w	r1, r4, #572	; 0x23c
 80067dc:	2204      	movs	r2, #4
 80067de:	f005 fed1 	bl	800c584 <memcmp>
 80067e2:	2800      	cmp	r0, #0
 80067e4:	f040 81b5 	bne.w	8006b52 <ifx_i2c_prl_event_handler+0x6de>
                    return_status = IFX_I2C_HANDSHAKE_ERROR;
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
                    exit_machine = TRUE;
                    break;
                }
                p_ctx->prl.negotiation_state = PRL_NEGOTIATION_DONE;
 80067e8:	2301      	movs	r3, #1
                                                                IFX_I2C_PRL_MAC_SIZE,
                                                                out_data)))
        {
            break;
        }
        return_status = IFX_I2C_STACK_SUCCESS;
 80067ea:	4607      	mov	r7, r0
                    return_status = IFX_I2C_HANDSHAKE_ERROR;
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
                    exit_machine = TRUE;
                    break;
                }
                p_ctx->prl.negotiation_state = PRL_NEGOTIATION_DONE;
 80067ec:	f884 31b2 	strb.w	r3, [r4, #434]	; 0x1b2
            break;
            default:
            break;
        }

    } while (TRUE == exit_machine);
 80067f0:	2d00      	cmp	r5, #0
 80067f2:	f43f af2e 	beq.w	8006652 <ifx_i2c_prl_event_handler+0x1de>
 80067f6:	f894 31b1 	ldrb.w	r3, [r4, #433]	; 0x1b1
 80067fa:	e71b      	b.n	8006634 <ifx_i2c_prl_event_handler+0x1c0>
        {
            case PRL_HS_SEND_HELLO:
            {
                //Preparing hello message
                //lint --e{835} suppress "Protection bits in SCTR is set to 0 for hello message"
                FORM_SCTR_HEADER(p_ctx,PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_HELLO_MSG, 0);
 80067fc:	2300      	movs	r3, #0
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
                p_ctx->prl.prl_txrx_buffer[PRL_PROTOCOL_VERSION_OFFSET] = p_ctx->protocol_version;
 80067fe:	f894 6031 	ldrb.w	r6, [r4, #49]	; 0x31
        {
            case PRL_HS_SEND_HELLO:
            {
                //Preparing hello message
                //lint --e{835} suppress "Protection bits in SCTR is set to 0 for hello message"
                FORM_SCTR_HEADER(p_ctx,PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_HELLO_MSG, 0);
 8006802:	f884 31d0 	strb.w	r3, [r4, #464]	; 0x1d0
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
                p_ctx->prl.prl_txrx_buffer[PRL_PROTOCOL_VERSION_OFFSET] = p_ctx->protocol_version;
                p_ctx->prl.prl_receive_length = PRL_SLAVE_HELLO_LENGTH;
 8006806:	2026      	movs	r0, #38	; 0x26
                //Sending hello message
                return_status = ifx_i2c_tl_transceive(p_ctx,
                                                      p_ctx->prl.prl_txrx_buffer,
                                                      2,
                                                      p_ctx->prl.prl_txrx_buffer,
 8006808:	f504 7107 	add.w	r1, r4, #540	; 0x21c
                FORM_SCTR_HEADER(p_ctx,PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_HELLO_MSG, 0);
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
                p_ctx->prl.prl_txrx_buffer[PRL_PROTOCOL_VERSION_OFFSET] = p_ctx->protocol_version;
                p_ctx->prl.prl_receive_length = PRL_SLAVE_HELLO_LENGTH;
                //Sending hello message
                return_status = ifx_i2c_tl_transceive(p_ctx,
 800680c:	f504 7218 	add.w	r2, r4, #608	; 0x260
            case PRL_HS_SEND_HELLO:
            {
                //Preparing hello message
                //lint --e{835} suppress "Protection bits in SCTR is set to 0 for hello message"
                FORM_SCTR_HEADER(p_ctx,PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_HELLO_MSG, 0);
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 8006810:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
                p_ctx->prl.prl_txrx_buffer[PRL_PROTOCOL_VERSION_OFFSET] = p_ctx->protocol_version;
                p_ctx->prl.prl_receive_length = PRL_SLAVE_HELLO_LENGTH;
 8006814:	f8a4 0260 	strh.w	r0, [r4, #608]	; 0x260
            {
                //Preparing hello message
                //lint --e{835} suppress "Protection bits in SCTR is set to 0 for hello message"
                FORM_SCTR_HEADER(p_ctx,PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_HELLO_MSG, 0);
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
                p_ctx->prl.prl_txrx_buffer[PRL_PROTOCOL_VERSION_OFFSET] = p_ctx->protocol_version;
 8006818:	f884 621d 	strb.w	r6, [r4, #541]	; 0x21d
                p_ctx->prl.prl_receive_length = PRL_SLAVE_HELLO_LENGTH;
                //Sending hello message
                return_status = ifx_i2c_tl_transceive(p_ctx,
 800681c:	460b      	mov	r3, r1
 800681e:	9200      	str	r2, [sp, #0]
 8006820:	4620      	mov	r0, r4
 8006822:	2202      	movs	r2, #2
 8006824:	f000 fe98 	bl	8007558 <ifx_i2c_tl_transceive>
                                                      p_ctx->prl.prl_txrx_buffer,
                                                      2,
                                                      p_ctx->prl.prl_txrx_buffer,
                                                      &p_ctx->prl.prl_receive_length);
                if (IFX_I2C_STACK_ERROR == return_status)
 8006828:	f5b0 7f81 	cmp.w	r0, #258	; 0x102
                FORM_SCTR_HEADER(p_ctx,PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_HELLO_MSG, 0);
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
                p_ctx->prl.prl_txrx_buffer[PRL_PROTOCOL_VERSION_OFFSET] = p_ctx->protocol_version;
                p_ctx->prl.prl_receive_length = PRL_SLAVE_HELLO_LENGTH;
                //Sending hello message
                return_status = ifx_i2c_tl_transceive(p_ctx,
 800682c:	4607      	mov	r7, r0
                                                      p_ctx->prl.prl_txrx_buffer,
                                                      2,
                                                      p_ctx->prl.prl_txrx_buffer,
                                                      &p_ctx->prl.prl_receive_length);
                if (IFX_I2C_STACK_ERROR == return_status)
 800682e:	f43f aefe 	beq.w	800662e <ifx_i2c_prl_event_handler+0x1ba>
                {
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
                    exit_machine = TRUE;
                    break;
                }
                p_ctx->prl.hs_state = PRL_HS_VERIFY_HELLO;
 8006832:	2322      	movs	r3, #34	; 0x22
 8006834:	f884 31b1 	strb.w	r3, [r4, #433]	; 0x1b1
 8006838:	e7da      	b.n	80067f0 <ifx_i2c_prl_event_handler+0x37c>
            {
                //lint --e{835} suppress "Protection bits in SCTR is set to 0 for hello finished message"
                FORM_SCTR_HEADER(p_ctx, PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_FINISHED_MSG,0);
                exit_machine = FALSE;
                //Creating payload for encryption
                memcpy(&p_ctx->prl.prl_txrx_buffer[IFX_I2C_PRL_HEADER_SIZE] ,p_ctx->prl.random, PRL_RANDOM_DATA_LENGTH);
 800683a:	f8d4 01fc 	ldr.w	r0, [r4, #508]	; 0x1fc
 800683e:	f8d4 1200 	ldr.w	r1, [r4, #512]	; 0x200
 8006842:	f8d4 2204 	ldr.w	r2, [r4, #516]	; 0x204
 8006846:	f8d4 7208 	ldr.w	r7, [r4, #520]	; 0x208
 800684a:	f8c4 0221 	str.w	r0, [r4, #545]	; 0x221
            }
            break;
            case PRL_HS_SEND_FINISHED:
            {
                //lint --e{835} suppress "Protection bits in SCTR is set to 0 for hello finished message"
                FORM_SCTR_HEADER(p_ctx, PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_FINISHED_MSG,0);
 800684e:	2608      	movs	r6, #8
                exit_machine = FALSE;
                //Creating payload for encryption
                memcpy(&p_ctx->prl.prl_txrx_buffer[IFX_I2C_PRL_HEADER_SIZE] ,p_ctx->prl.random, PRL_RANDOM_DATA_LENGTH);
 8006850:	f8d4 020c 	ldr.w	r0, [r4, #524]	; 0x20c
 8006854:	f8c4 1225 	str.w	r1, [r4, #549]	; 0x225
 8006858:	f8c4 2229 	str.w	r2, [r4, #553]	; 0x229
 800685c:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
 8006860:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
 8006864:	f8c4 722d 	str.w	r7, [r4, #557]	; 0x22d
 8006868:	f8d4 7218 	ldr.w	r7, [r4, #536]	; 0x218
 800686c:	f8c4 2239 	str.w	r2, [r4, #569]	; 0x239
 8006870:	f8c4 723d 	str.w	r7, [r4, #573]	; 0x23d
 8006874:	f8c4 0231 	str.w	r0, [r4, #561]	; 0x231
 8006878:	f8c4 1235 	str.w	r1, [r4, #565]	; 0x235
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[PRL_RANDOM_DATA_LENGTH + IFX_I2C_PRL_HEADER_SIZE],
 800687c:	f204 2041 	addw	r0, r4, #577	; 0x241
 8006880:	f8d4 11b8 	ldr.w	r1, [r4, #440]	; 0x1b8
            }
            break;
            case PRL_HS_SEND_FINISHED:
            {
                //lint --e{835} suppress "Protection bits in SCTR is set to 0 for hello finished message"
                FORM_SCTR_HEADER(p_ctx, PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_FINISHED_MSG,0);
 8006884:	f884 61d0 	strb.w	r6, [r4, #464]	; 0x1d0
                exit_machine = FALSE;
                //Creating payload for encryption
                memcpy(&p_ctx->prl.prl_txrx_buffer[IFX_I2C_PRL_HEADER_SIZE] ,p_ctx->prl.random, PRL_RANDOM_DATA_LENGTH);
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[PRL_RANDOM_DATA_LENGTH + IFX_I2C_PRL_HEADER_SIZE],
 8006888:	f000 ff3e 	bl	8007708 <optiga_common_set_uint32>
                                         p_ctx->prl.slave_sequence_number);

                //Preparing encryption data
                return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
 800688c:	f8d4 71b8 	ldr.w	r7, [r4, #440]	; 0x1b8
_STATIC_H void ifx_i2c_prl_form_associated_data(ifx_i2c_context_t * p_ctx,
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
 8006890:	f894 31d0 	ldrb.w	r3, [r4, #464]	; 0x1d0
 8006894:	f884 3258 	strb.w	r3, [r4, #600]	; 0x258
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 8006898:	4639      	mov	r1, r7
 800689a:	f204 2059 	addw	r0, r4, #601	; 0x259
 800689e:	f000 ff33 	bl	8007708 <optiga_common_set_uint32>
    p_ctx->prl.associate_data[5] = p_ctx->protocol_version;
 80068a2:	f894 3031 	ldrb.w	r3, [r4, #49]	; 0x31
 80068a6:	f884 325d 	strb.w	r3, [r4, #605]	; 0x25d
    optiga_common_set_uint16(&p_ctx->prl.associate_data[6], data_len);
 80068aa:	f204 205e 	addw	r0, r4, #606	; 0x25e
 80068ae:	2124      	movs	r1, #36	; 0x24
 80068b0:	f000 ff26 	bl	8007700 <optiga_common_set_uint16>
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len,seq_number,sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[PRL_MASTER_ENCRYPTION_NONCE_OFFSET], PRL_MASTER_NONCE_LENGTH);
 80068b4:	f8d4 01f4 	ldr.w	r0, [r4, #500]	; 0x1f4
 80068b8:	9020      	str	r0, [sp, #128]	; 0x80
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 80068ba:	4639      	mov	r1, r7
 80068bc:	a821      	add	r0, sp, #132	; 0x84
 80068be:	f000 ff23 	bl	8007708 <optiga_common_set_uint32>
            {
                //lint --e{835} suppress "Protection bits in SCTR is set to 0 for hello finished message"
                FORM_SCTR_HEADER(p_ctx, PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_FINISHED_MSG,0);
                exit_machine = FALSE;
                //Creating payload for encryption
                memcpy(&p_ctx->prl.prl_txrx_buffer[IFX_I2C_PRL_HEADER_SIZE] ,p_ctx->prl.random, PRL_RANDOM_DATA_LENGTH);
 80068c2:	f204 2521 	addw	r5, r4, #545	; 0x221
                                                                data_len,
                                                                &p_ctx->prl.
                                                                session_key[PRL_MASTER_ENCRYPTION_KEY_OFFSET],
                                                                nonce_data, PRL_MASTER_NONCE_LENGTH + 
                                                                PRL_SEQ_NUMBER_LENGTH,
                                                                p_ctx->prl.associate_data,
 80068c6:	f504 7316 	add.w	r3, r4, #600	; 0x258
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len,seq_number,sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[PRL_MASTER_ENCRYPTION_NONCE_OFFSET], PRL_MASTER_NONCE_LENGTH);
 80068ca:	f10d 0880 	add.w	r8, sp, #128	; 0x80
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);

        if (PAL_STATUS_SUCCESS != (pal_crypt_encrypt_aes128_ccm(NULL,
 80068ce:	9302      	str	r3, [sp, #8]
 80068d0:	9601      	str	r6, [sp, #4]
 80068d2:	9603      	str	r6, [sp, #12]
 80068d4:	9604      	str	r6, [sp, #16]
 80068d6:	9505      	str	r5, [sp, #20]
 80068d8:	4629      	mov	r1, r5
 80068da:	f8cd 8000 	str.w	r8, [sp]
 80068de:	2000      	movs	r0, #0
 80068e0:	2224      	movs	r2, #36	; 0x24
 80068e2:	f504 73ea 	add.w	r3, r4, #468	; 0x1d4
 80068e6:	f7fe f83f 	bl	8004968 <pal_crypt_encrypt_aes128_ccm>
 80068ea:	2800      	cmp	r0, #0
 80068ec:	f000 80a1 	beq.w	8006a32 <ifx_i2c_prl_event_handler+0x5be>
                                                        PRL_MASTER_DECRYPTION_KEY_OFFSET,
                                                        PRL_MASTER_DECRYPTION_NONCE_OFFSET,
                                                        p_ctx->prl.sctr);
                if (IFX_I2C_STACK_ERROR == return_status)
                {
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80068f0:	f884 b1b1 	strb.w	fp, [r4, #433]	; 0x1b1
 80068f4:	2355      	movs	r3, #85	; 0x55
 80068f6:	f44f 7781 	mov.w	r7, #258	; 0x102
 80068fa:	e69b      	b.n	8006634 <ifx_i2c_prl_event_handler+0x1c0>
                }
            }
            break;
            default:
            {
                p_ctx->prl.state = PRL_STATE_IDLE;
 80068fc:	2301      	movs	r3, #1
                p_ctx->prl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 80068fe:	2200      	movs	r2, #0
                }
            }
            break;
            default:
            {
                p_ctx->prl.state = PRL_STATE_IDLE;
 8006900:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
                p_ctx->prl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 8006904:	f8d4 529c 	ldr.w	r5, [r4, #668]	; 0x29c
 8006908:	4613      	mov	r3, r2
 800690a:	4620      	mov	r0, r4
 800690c:	f44f 7181 	mov.w	r1, #258	; 0x102
 8006910:	47a8      	blx	r5
                exit_machine = FALSE;
            }
            break;
 8006912:	e620      	b.n	8006556 <ifx_i2c_prl_event_handler+0xe2>
                p_ctx->prl.saved_sctr = p_ctx->prl.sctr;

                if ((MASTER_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
                    (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
                {
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.master_sequence_number + 1)) &&
 8006914:	f8d4 51b4 	ldr.w	r5, [r4, #436]	; 0x1b4
 8006918:	1c69      	adds	r1, r5, #1
 800691a:	f111 0f10 	cmn.w	r1, #16
 800691e:	d90c      	bls.n	800693a <ifx_i2c_prl_event_handler+0x4c6>
 8006920:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8006924:	b94b      	cbnz	r3, 800693a <ifx_i2c_prl_event_handler+0x4c6>
                    (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
                {
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.save_slave_sequence_number + 1)) &&
                        (FALSE == p_ctx->prl.trans_repeat_status))
                    {
                        DO_NEGOTIATION(p_ctx,exit_machine);
 8006926:	2100      	movs	r1, #0
 8006928:	2305      	movs	r3, #5
 800692a:	2211      	movs	r2, #17
 800692c:	f884 11b2 	strb.w	r1, [r4, #434]	; 0x1b2
 8006930:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
 8006934:	f884 21b1 	strb.w	r2, [r4, #433]	; 0x1b1
                        break;
 8006938:	e5b9      	b.n	80064ae <ifx_i2c_prl_event_handler+0x3a>
                    {
                        DO_NEGOTIATION(p_ctx,exit_machine);
                        break;
                    }
                    ///Decrypt messag to use for retansmit
                    if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
 800693a:	f894 31d2 	ldrb.w	r3, [r4, #466]	; 0x1d2
 800693e:	2b04      	cmp	r3, #4
 8006940:	f000 819a 	beq.w	8006c78 <ifx_i2c_prl_event_handler+0x804>
 8006944:	f504 73ea 	add.w	r3, r4, #468	; 0x1d4
 8006948:	9307      	str	r3, [sp, #28]
 800694a:	f504 73fa 	add.w	r3, r4, #500	; 0x1f4
 800694e:	9308      	str	r3, [sp, #32]
 8006950:	f504 7316 	add.w	r3, r4, #600	; 0x258
 8006954:	9309      	str	r3, [sp, #36]	; 0x24
 8006956:	ab21      	add	r3, sp, #132	; 0x84
 8006958:	f204 2659 	addw	r6, r4, #601	; 0x259
 800695c:	f204 285e 	addw	r8, r4, #606	; 0x25e
 8006960:	ad20      	add	r5, sp, #128	; 0x80
 8006962:	930a      	str	r3, [sp, #40]	; 0x28
                        *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
                    }

                    p_ctx->prl.master_sequence_number += 1;
                    p_ctx->prl.prl_header_offset = IFX_I2C_PRL_HEADER_SIZE;
                    optiga_common_set_uint32(&p_ctx->prl.p_actual_payload[1], p_ctx->prl.master_sequence_number);
 8006964:	f8d4 01c0 	ldr.w	r0, [r4, #448]	; 0x1c0
                            break;
                        }
                        *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
                    }

                    p_ctx->prl.master_sequence_number += 1;
 8006968:	f8c4 11b4 	str.w	r1, [r4, #436]	; 0x1b4
                    p_ctx->prl.prl_header_offset = IFX_I2C_PRL_HEADER_SIZE;
 800696c:	2305      	movs	r3, #5
                    optiga_common_set_uint32(&p_ctx->prl.p_actual_payload[1], p_ctx->prl.master_sequence_number);
 800696e:	3001      	adds	r0, #1
                        }
                        *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
                    }

                    p_ctx->prl.master_sequence_number += 1;
                    p_ctx->prl.prl_header_offset = IFX_I2C_PRL_HEADER_SIZE;
 8006970:	f884 31d3 	strb.w	r3, [r4, #467]	; 0x1d3
                    optiga_common_set_uint32(&p_ctx->prl.p_actual_payload[1], p_ctx->prl.master_sequence_number);
 8006974:	f000 fec8 	bl	8007708 <optiga_common_set_uint32>
                    //Preparing encription data
                    return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
 8006978:	f8d4 21b4 	ldr.w	r2, [r4, #436]	; 0x1b4
 800697c:	f8d4 31c0 	ldr.w	r3, [r4, #448]	; 0x1c0
_STATIC_H void ifx_i2c_prl_form_associated_data(ifx_i2c_context_t * p_ctx,
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
 8006980:	f894 11d1 	ldrb.w	r1, [r4, #465]	; 0x1d1
 8006984:	f884 1258 	strb.w	r1, [r4, #600]	; 0x258
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 8006988:	4630      	mov	r0, r6
 800698a:	4611      	mov	r1, r2

                    p_ctx->prl.master_sequence_number += 1;
                    p_ctx->prl.prl_header_offset = IFX_I2C_PRL_HEADER_SIZE;
                    optiga_common_set_uint32(&p_ctx->prl.p_actual_payload[1], p_ctx->prl.master_sequence_number);
                    //Preparing encription data
                    return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
 800698c:	f8b4 61c4 	ldrh.w	r6, [r4, #452]	; 0x1c4
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 8006990:	920b      	str	r2, [sp, #44]	; 0x2c

                    p_ctx->prl.master_sequence_number += 1;
                    p_ctx->prl.prl_header_offset = IFX_I2C_PRL_HEADER_SIZE;
                    optiga_common_set_uint32(&p_ctx->prl.p_actual_payload[1], p_ctx->prl.master_sequence_number);
                    //Preparing encription data
                    return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
 8006992:	1d5f      	adds	r7, r3, #5
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 8006994:	f000 feb8 	bl	8007708 <optiga_common_set_uint32>
    p_ctx->prl.associate_data[5] = p_ctx->protocol_version;
 8006998:	f894 1031 	ldrb.w	r1, [r4, #49]	; 0x31
 800699c:	f884 125d 	strb.w	r1, [r4, #605]	; 0x25d
    optiga_common_set_uint16(&p_ctx->prl.associate_data[6], data_len);
 80069a0:	4640      	mov	r0, r8
 80069a2:	4631      	mov	r1, r6
 80069a4:	f000 feac 	bl	8007700 <optiga_common_set_uint16>
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len,seq_number,sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[PRL_MASTER_ENCRYPTION_NONCE_OFFSET], PRL_MASTER_NONCE_LENGTH);
 80069a8:	9b08      	ldr	r3, [sp, #32]
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 80069aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len,seq_number,sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[PRL_MASTER_ENCRYPTION_NONCE_OFFSET], PRL_MASTER_NONCE_LENGTH);
 80069ac:	6818      	ldr	r0, [r3, #0]
 80069ae:	6028      	str	r0, [r5, #0]
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 80069b0:	4611      	mov	r1, r2
 80069b2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80069b4:	f000 fea8 	bl	8007708 <optiga_common_set_uint32>

        if (PAL_STATUS_SUCCESS != (pal_crypt_encrypt_aes128_ccm(NULL,
 80069b8:	2008      	movs	r0, #8
 80069ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069bc:	9302      	str	r3, [sp, #8]
 80069be:	9001      	str	r0, [sp, #4]
 80069c0:	9003      	str	r0, [sp, #12]
 80069c2:	9004      	str	r0, [sp, #16]
 80069c4:	9705      	str	r7, [sp, #20]
 80069c6:	4639      	mov	r1, r7
 80069c8:	4632      	mov	r2, r6
 80069ca:	9500      	str	r5, [sp, #0]
 80069cc:	9b07      	ldr	r3, [sp, #28]
 80069ce:	2000      	movs	r0, #0
 80069d0:	f7fd ffca 	bl	8004968 <pal_crypt_encrypt_aes128_ccm>
 80069d4:	2800      	cmp	r0, #0
 80069d6:	f47f ad99 	bne.w	800650c <ifx_i2c_prl_event_handler+0x98>
                    if (IFX_I2C_STACK_ERROR == return_status)
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
                        break;
                    }
                    p_ctx->prl.p_actual_payload[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 80069da:	f8d4 31c0 	ldr.w	r3, [r4, #448]	; 0x1c0
 80069de:	f894 21d0 	ldrb.w	r2, [r4, #464]	; 0x1d0
 80069e2:	701a      	strb	r2, [r3, #0]
 80069e4:	f8b4 21c4 	ldrh.w	r2, [r4, #452]	; 0x1c4
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 80069e8:	f894 01d3 	ldrb.w	r0, [r4, #467]	; 0x1d3
 80069ec:	f8d4 51cc 	ldr.w	r5, [r4, #460]	; 0x1cc
 80069f0:	f8d4 11c0 	ldr.w	r1, [r4, #448]	; 0x1c0
 80069f4:	f8d4 31c8 	ldr.w	r3, [r4, #456]	; 0x1c8
 80069f8:	9500      	str	r5, [sp, #0]
 80069fa:	3208      	adds	r2, #8
 80069fc:	4402      	add	r2, r0
 80069fe:	b292      	uxth	r2, r2
 8006a00:	4620      	mov	r0, r4
 8006a02:	f000 fda9 	bl	8007558 <ifx_i2c_tl_transceive>
                                                          p_ctx->prl.actual_payload_length + 
                                                          p_ctx->prl.prl_header_offset,
                                                          p_ctx->prl.p_recv_payload_buffer,
                                                          p_ctx->prl.p_recv_payload_buffer_length);
                }
                if (IFX_I2C_STACK_ERROR == return_status)
 8006a06:	f5b0 7f81 	cmp.w	r0, #258	; 0x102
 8006a0a:	f47f ae5c 	bne.w	80066c6 <ifx_i2c_prl_event_handler+0x252>
                {
                    ERROR_STATE_PREPARATION(p_ctx,  exit_machine);
 8006a0e:	2200      	movs	r2, #0
 8006a10:	21ff      	movs	r1, #255	; 0xff
 8006a12:	2307      	movs	r3, #7
                    p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 8006a14:	f8a4 0264 	strh.w	r0, [r4, #612]	; 0x264
                                                          p_ctx->prl.p_recv_payload_buffer,
                                                          p_ctx->prl.p_recv_payload_buffer_length);
                }
                if (IFX_I2C_STACK_ERROR == return_status)
                {
                    ERROR_STATE_PREPARATION(p_ctx,  exit_machine);
 8006a18:	f884 11d2 	strb.w	r1, [r4, #466]	; 0x1d2
 8006a1c:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
 8006a20:	f884 21b2 	strb.w	r2, [r4, #434]	; 0x1b2
 8006a24:	f884 22a0 	strb.w	r2, [r4, #672]	; 0x2a0
                    p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
                    break;
 8006a28:	e541      	b.n	80064ae <ifx_i2c_prl_event_handler+0x3a>
                    p_ctx->prl.alert_type = (uint8_t)PRL_INVALID_ALERT;
                    exit_machine = FALSE;
                }
                else
                {
                    p_ctx->prl.state = PRL_STATE_IDLE;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
 8006a30:	e53d      	b.n	80064ae <ifx_i2c_prl_event_handler+0x3a>
                    exit_machine = TRUE;
                    break;
                }

                //Append presentation layer header
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 8006a32:	f894 31d0 	ldrb.w	r3, [r4, #464]	; 0x1d0
 8006a36:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[1], p_ctx->prl.slave_sequence_number);
 8006a3a:	f204 201d 	addw	r0, r4, #541	; 0x21d
 8006a3e:	f8d4 11b8 	ldr.w	r1, [r4, #440]	; 0x1b8
 8006a42:	f000 fe61 	bl	8007708 <optiga_common_set_uint32>

                p_ctx->prl.prl_receive_length = PRL_FINISHED_DATA_LENGTH + 1;
 8006a46:	2231      	movs	r2, #49	; 0x31
                return_status = ifx_i2c_tl_transceive(p_ctx,
                                                      p_ctx->prl.prl_txrx_buffer,
                                                      PRL_FINISHED_DATA_LENGTH + 1,
                                                      p_ctx->prl.prl_txrx_buffer,
 8006a48:	f504 7107 	add.w	r1, r4, #540	; 0x21c
                //Append presentation layer header
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[1], p_ctx->prl.slave_sequence_number);

                p_ctx->prl.prl_receive_length = PRL_FINISHED_DATA_LENGTH + 1;
                return_status = ifx_i2c_tl_transceive(p_ctx,
 8006a4c:	f504 7018 	add.w	r0, r4, #608	; 0x260

                //Append presentation layer header
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[1], p_ctx->prl.slave_sequence_number);

                p_ctx->prl.prl_receive_length = PRL_FINISHED_DATA_LENGTH + 1;
 8006a50:	f8a4 2260 	strh.w	r2, [r4, #608]	; 0x260
                return_status = ifx_i2c_tl_transceive(p_ctx,
 8006a54:	460b      	mov	r3, r1
 8006a56:	9000      	str	r0, [sp, #0]
 8006a58:	4620      	mov	r0, r4
 8006a5a:	f000 fd7d 	bl	8007558 <ifx_i2c_tl_transceive>
                                                      p_ctx->prl.prl_txrx_buffer,
                                                      PRL_FINISHED_DATA_LENGTH + 1,
                                                      p_ctx->prl.prl_txrx_buffer,
                                                      &p_ctx->prl.prl_receive_length);
                if (IFX_I2C_STACK_SUCCESS != return_status)
 8006a5e:	4607      	mov	r7, r0
 8006a60:	2800      	cmp	r0, #0
 8006a62:	f47f ade4 	bne.w	800662e <ifx_i2c_prl_event_handler+0x1ba>
                {
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
                    exit_machine = TRUE;
                    break;
                }
                p_ctx->prl.hs_state = PRL_HS_VERIFY_FINISHED;
 8006a66:	2344      	movs	r3, #68	; 0x44
 8006a68:	f884 31b1 	strb.w	r3, [r4, #433]	; 0x1b1
 8006a6c:	e5f1      	b.n	8006652 <ifx_i2c_prl_event_handler+0x1de>
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
                                                           (uint8_t * )&prl_saved_ctx,
                                                           sizeof(prl_saved_ctx));
                    if (PAL_STATUS_SUCCESS != return_status)
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8006a6e:	21ff      	movs	r1, #255	; 0xff
 8006a70:	2307      	movs	r3, #7
                        p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
 8006a72:	f240 1207 	movw	r2, #263	; 0x107
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
                                                           (uint8_t * )&prl_saved_ctx,
                                                           sizeof(prl_saved_ctx));
                    if (PAL_STATUS_SUCCESS != return_status)
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8006a76:	f884 51b2 	strb.w	r5, [r4, #434]	; 0x1b2
 8006a7a:	f884 52a0 	strb.w	r5, [r4, #672]	; 0x2a0
 8006a7e:	f884 11d2 	strb.w	r1, [r4, #466]	; 0x1d2
 8006a82:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
                        p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
 8006a86:	f8a4 2264 	strh.w	r2, [r4, #612]	; 0x264
                        break;
 8006a8a:	e510      	b.n	80064ae <ifx_i2c_prl_event_handler+0x3a>
                    }
                    p_ctx->prl.state = PRL_STATE_ALERT;
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
                }
                ///Sctr value mismatch
                else if (p_data[PRL_SCTR_OFFSET] != p_ctx->prl.saved_sctr)
 8006a8c:	f894 21d1 	ldrb.w	r2, [r4, #465]	; 0x1d1
 8006a90:	429a      	cmp	r2, r3
 8006a92:	f47f ad3b 	bne.w	800650c <ifx_i2c_prl_event_handler+0x98>
                {
                    ERROR_STATE_PREPARATION(p_ctx, exit_machine);
                    break;
                }
                ///For slave encrypted message
                else if (((uint8_t)SLAVE_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)) ||
 8006a96:	f002 0303 	and.w	r3, r2, #3
 8006a9a:	3b02      	subs	r3, #2
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	f240 825a 	bls.w	8006f56 <ifx_i2c_prl_event_handler+0xae2>
                    {
                        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
                        p_ctx->prl.state = PRL_STATE_IDLE;
                    }
                }
                else if (data_len <= 1)
 8006aa2:	f1ba 0f01 	cmp.w	sl, #1
 8006aa6:	f240 8237 	bls.w	8006f18 <ifx_i2c_prl_event_handler+0xaa4>
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
                    }
                }
                else
                {
                    *p_ctx->prl.p_recv_payload_buffer_length -= 1;
 8006aaa:	f8d4 11cc 	ldr.w	r1, [r4, #460]	; 0x1cc
 8006aae:	880b      	ldrh	r3, [r1, #0]
                    p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
                    p_ctx->prl.state = PRL_STATE_IDLE;
 8006ab0:	2201      	movs	r2, #1
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
                    }
                }
                else
                {
                    *p_ctx->prl.p_recv_payload_buffer_length -= 1;
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	800b      	strh	r3, [r1, #0]
                    p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
                    p_ctx->prl.state = PRL_STATE_IDLE;
 8006ab6:	4613      	mov	r3, r2
                    }
                }
                else
                {
                    *p_ctx->prl.p_recv_payload_buffer_length -= 1;
                    p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8006ab8:	f8a4 6264 	strh.w	r6, [r4, #612]	; 0x264
                    p_ctx->prl.state = PRL_STATE_IDLE;
 8006abc:	f884 21b0 	strb.w	r2, [r4, #432]	; 0x1b0
 8006ac0:	e4f5      	b.n	80064ae <ifx_i2c_prl_event_handler+0x3a>
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
                    exit_machine = FALSE;
                    break;
                }
                //Check valid message type and protocol version
                if ((PRL_SLAVE_HELLO_LENGTH != p_ctx->prl.prl_receive_length) || (0 != p_data[PRL_SCTR_OFFSET]) ||
 8006ac2:	2a00      	cmp	r2, #0
 8006ac4:	f47f adb3 	bne.w	800662e <ifx_i2c_prl_event_handler+0x1ba>
 8006ac8:	f899 3001 	ldrb.w	r3, [r9, #1]
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	f47f adae 	bne.w	800662e <ifx_i2c_prl_event_handler+0x1ba>
                {
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
                    break;
                }
                //Store slave sequence number and random number
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_data[PRL_SLAVE_HELLO_SEQ_NUMBER_OFFSET]);
 8006ad2:	f109 0022 	add.w	r0, r9, #34	; 0x22
 8006ad6:	f000 fe23 	bl	8007720 <optiga_common_get_uint32>
}

_STATIC_H optiga_lib_status_t ifx_i2c_prl_prf(ifx_i2c_context_t * p_ctx)
{
    optiga_lib_status_t return_status = IFX_I2C_HANDSHAKE_ERROR;
    uint8_t label_input[] = PRL_LABEL;
 8006ada:	4ecb      	ldr	r6, [pc, #812]	; (8006e08 <ifx_i2c_prl_event_handler+0x994>)
                {
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
                    break;
                }
                //Store slave sequence number and random number
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_data[PRL_SLAVE_HELLO_SEQ_NUMBER_OFFSET]);
 8006adc:	f8c4 01b8 	str.w	r0, [r4, #440]	; 0x1b8
                p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
                memcpy(p_ctx->prl.random, &p_data[PRL_RANDOM_DATAOFFSET], PRL_RANDOM_DATA_LENGTH);
 8006ae0:	464d      	mov	r5, r9
                {
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
                    break;
                }
                //Store slave sequence number and random number
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_data[PRL_SLAVE_HELLO_SEQ_NUMBER_OFFSET]);
 8006ae2:	4607      	mov	r7, r0
                p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
 8006ae4:	f8c4 71bc 	str.w	r7, [r4, #444]	; 0x1bc
}

_STATIC_H optiga_lib_status_t ifx_i2c_prl_prf(ifx_i2c_context_t * p_ctx)
{
    optiga_lib_status_t return_status = IFX_I2C_HANDSHAKE_ERROR;
    uint8_t label_input[] = PRL_LABEL;
 8006ae8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
                    break;
                }
                //Store slave sequence number and random number
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_data[PRL_SLAVE_HELLO_SEQ_NUMBER_OFFSET]);
                p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
                memcpy(p_ctx->prl.random, &p_data[PRL_RANDOM_DATAOFFSET], PRL_RANDOM_DATA_LENGTH);
 8006aea:	f855 cf02 	ldr.w	ip, [r5, #2]!
}

_STATIC_H optiga_lib_status_t ifx_i2c_prl_prf(ifx_i2c_context_t * p_ctx)
{
    optiga_lib_status_t return_status = IFX_I2C_HANDSHAKE_ERROR;
    uint8_t label_input[] = PRL_LABEL;
 8006aee:	6836      	ldr	r6, [r6, #0]
                    break;
                }
                //Store slave sequence number and random number
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_data[PRL_SLAVE_HELLO_SEQ_NUMBER_OFFSET]);
                p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
                memcpy(p_ctx->prl.random, &p_data[PRL_RANDOM_DATAOFFSET], PRL_RANDOM_DATA_LENGTH);
 8006af0:	68af      	ldr	r7, [r5, #8]
 8006af2:	f8d5 e004 	ldr.w	lr, [r5, #4]
 8006af6:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8006afa:	f8c4 7204 	str.w	r7, [r4, #516]	; 0x204
}

_STATIC_H optiga_lib_status_t ifx_i2c_prl_prf(ifx_i2c_context_t * p_ctx)
{
    optiga_lib_status_t return_status = IFX_I2C_HANDSHAKE_ERROR;
    uint8_t label_input[] = PRL_LABEL;
 8006afe:	af0e      	add	r7, sp, #56	; 0x38
 8006b00:	c70f      	stmia	r7!, {r0, r1, r2, r3}
                    break;
                }
                //Store slave sequence number and random number
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_data[PRL_SLAVE_HELLO_SEQ_NUMBER_OFFSET]);
                p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
                memcpy(p_ctx->prl.random, &p_data[PRL_RANDOM_DATAOFFSET], PRL_RANDOM_DATA_LENGTH);
 8006b02:	f8c4 c1fc 	str.w	ip, [r4, #508]	; 0x1fc
 8006b06:	f8c4 e200 	str.w	lr, [r4, #512]	; 0x200
 8006b0a:	f8c4 8208 	str.w	r8, [r4, #520]	; 0x208
 8006b0e:	69ab      	ldr	r3, [r5, #24]
}

_STATIC_H optiga_lib_status_t ifx_i2c_prl_prf(ifx_i2c_context_t * p_ctx)
{
    optiga_lib_status_t return_status = IFX_I2C_HANDSHAKE_ERROR;
    uint8_t label_input[] = PRL_LABEL;
 8006b10:	9607      	str	r6, [sp, #28]
                    break;
                }
                //Store slave sequence number and random number
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_data[PRL_SLAVE_HELLO_SEQ_NUMBER_OFFSET]);
                p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
                memcpy(p_ctx->prl.random, &p_data[PRL_RANDOM_DATAOFFSET], PRL_RANDOM_DATA_LENGTH);
 8006b12:	f8d5 801c 	ldr.w	r8, [r5, #28]
 8006b16:	f8d5 c010 	ldr.w	ip, [r5, #16]
 8006b1a:	f8d5 e014 	ldr.w	lr, [r5, #20]
}

_STATIC_H optiga_lib_status_t ifx_i2c_prl_prf(ifx_i2c_context_t * p_ctx)
{
    optiga_lib_status_t return_status = IFX_I2C_HANDSHAKE_ERROR;
    uint8_t label_input[] = PRL_LABEL;
 8006b1e:	f89d 201c 	ldrb.w	r2, [sp, #28]
                    break;
                }
                //Store slave sequence number and random number
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_data[PRL_SLAVE_HELLO_SEQ_NUMBER_OFFSET]);
                p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
                memcpy(p_ctx->prl.random, &p_data[PRL_RANDOM_DATAOFFSET], PRL_RANDOM_DATA_LENGTH);
 8006b22:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
    uint8_t secret_input[OPTIGA_SHARED_SECRET_MAX_LENGTH];
    uint16_t shared_secret_length;
    do
    {
        //Reading pre-shared secret from datastore
        return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_shared_secret_id,
 8006b26:	6963      	ldr	r3, [r4, #20]
}

_STATIC_H optiga_lib_status_t ifx_i2c_prl_prf(ifx_i2c_context_t * p_ctx)
{
    optiga_lib_status_t return_status = IFX_I2C_HANDSHAKE_ERROR;
    uint8_t label_input[] = PRL_LABEL;
 8006b28:	703a      	strb	r2, [r7, #0]
                    break;
                }
                //Store slave sequence number and random number
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_data[PRL_SLAVE_HELLO_SEQ_NUMBER_OFFSET]);
                p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
                memcpy(p_ctx->prl.random, &p_data[PRL_RANDOM_DATAOFFSET], PRL_RANDOM_DATA_LENGTH);
 8006b2a:	f8c4 8218 	str.w	r8, [r4, #536]	; 0x218
 8006b2e:	f8c4 c20c 	str.w	ip, [r4, #524]	; 0x20c
 8006b32:	f8c4 e210 	str.w	lr, [r4, #528]	; 0x210
    uint8_t secret_input[OPTIGA_SHARED_SECRET_MAX_LENGTH];
    uint16_t shared_secret_length;
    do
    {
        //Reading pre-shared secret from datastore
        return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_shared_secret_id,
 8006b36:	f10d 0880 	add.w	r8, sp, #128	; 0x80
 8006b3a:	8858      	ldrh	r0, [r3, #2]
 8006b3c:	4641      	mov	r1, r8
 8006b3e:	f10d 0232 	add.w	r2, sp, #50	; 0x32
 8006b42:	f7fe f911 	bl	8004d68 <pal_os_datastore_read>
                    break;
                }
                //Store slave sequence number and random number
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_data[PRL_SLAVE_HELLO_SEQ_NUMBER_OFFSET]);
                p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
                memcpy(p_ctx->prl.random, &p_data[PRL_RANDOM_DATAOFFSET], PRL_RANDOM_DATA_LENGTH);
 8006b46:	f504 76fe 	add.w	r6, r4, #508	; 0x1fc
    {
        //Reading pre-shared secret from datastore
        return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_shared_secret_id,
                                              secret_input,
                                              &shared_secret_length);
        if (PAL_STATUS_SUCCESS != return_status)
 8006b4a:	4607      	mov	r7, r0
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	f000 827d 	beq.w	800704c <ifx_i2c_prl_event_handler+0xbd8>

                //Generating session key
                return_status = ifx_i2c_prl_prf(p_ctx);
                if (IFX_I2C_HANDSHAKE_ERROR == return_status)
                {
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8006b52:	f884 b1b1 	strb.w	fp, [r4, #433]	; 0x1b1
 8006b56:	2355      	movs	r3, #85	; 0x55
 8006b58:	f240 1707 	movw	r7, #263	; 0x107
 8006b5c:	e56a      	b.n	8006634 <ifx_i2c_prl_event_handler+0x1c0>
    switch (p_ctx->prl.mc_state)
    {
        case PRL_MANAGE_CONTEXT_TX_STATE:
        {
            LOG_PRL("[IFX-PRL]: PRL_STATE_MANAGE_CONTEXT \n");
            if (0 != (p_ctx->protection_level & RE_ESTABLISH))
 8006b5e:	f994 3030 	ldrsb.w	r3, [r4, #48]	; 0x30
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	f2c0 81b2 	blt.w	8006ecc <ifx_i2c_prl_event_handler+0xa58>
                p_ctx->prl.state = PRL_STATE_START;
                return_status = IFX_I2C_STACK_SUCCESS;
                break;
            }

            if (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation)
 8006b68:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 8006b6c:	2b22      	cmp	r3, #34	; 0x22
 8006b6e:	f000 8195 	beq.w	8006e9c <ifx_i2c_prl_event_handler+0xa28>
            {
                p_ctx->prl.prl_txrx_buffer[0] = PRL_SAVE_CONTEXT_MSG;
                p_ctx->prl.prl_receive_length = 1;
                p_ctx->prl.prl_txrx_receive_length = 1;
            }
            else if (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation)
 8006b72:	2b11      	cmp	r3, #17
 8006b74:	f47f acca 	bne.w	800650c <ifx_i2c_prl_event_handler+0x98>
            {
                /// Restoring saved context from data store
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8006b78:	6963      	ldr	r3, [r4, #20]
 8006b7a:	8898      	ldrh	r0, [r3, #4]
 8006b7c:	2800      	cmp	r0, #0
 8006b7e:	f040 823d 	bne.w	8006ffc <ifx_i2c_prl_event_handler+0xb88>
                        break;
                    }
                }
                else
                {
                    if (p_ctx->prl.prl_saved_ctx.stored_context_flag == FALSE)
 8006b82:	f894 3293 	ldrb.w	r3, [r4, #659]	; 0x293
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	f000 824d 	beq.w	8007026 <ifx_i2c_prl_event_handler+0xbb2>
                        return_status = IFX_I2C_STACK_SUCCESS;
                        break;
                    }
                    else
                    {
                        p_ctx->prl.negotiation_state = p_ctx->prl.prl_saved_ctx.negotiation_state;
 8006b8c:	f894 3292 	ldrb.w	r3, [r4, #658]	; 0x292
 8006b90:	f884 31b2 	strb.w	r3, [r4, #434]	; 0x1b2
                    }
                }
                ///Prepare restore message
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = PRL_RESTORE_CONTEXT_MSG;
 8006b94:	2368      	movs	r3, #104	; 0x68
 8006b96:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[1], 
 8006b9a:	f204 201d 	addw	r0, r4, #541	; 0x21d
 8006b9e:	f8d4 1298 	ldr.w	r1, [r4, #664]	; 0x298
 8006ba2:	f000 fdb1 	bl	8007708 <optiga_common_set_uint32>
                                         p_ctx->prl.prl_saved_ctx.save_slave_sequence_number);
                p_ctx->prl.prl_txrx_receive_length = 5;
                prl_saved_ctx.stored_context_flag = FALSE;
 8006ba6:	2300      	movs	r3, #0
                p_ctx->prl.prl_receive_length = 5;
                p_ctx->prl.prl_saved_ctx.stored_context_flag = FALSE;
                ///Clearing the saved context in data store
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8006ba8:	6961      	ldr	r1, [r4, #20]
                ///Prepare restore message
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = PRL_RESTORE_CONTEXT_MSG;
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[1], 
                                         p_ctx->prl.prl_saved_ctx.save_slave_sequence_number);
                p_ctx->prl.prl_txrx_receive_length = 5;
                prl_saved_ctx.stored_context_flag = FALSE;
 8006baa:	f88d 30ab 	strb.w	r3, [sp, #171]	; 0xab
                p_ctx->prl.prl_receive_length = 5;
                p_ctx->prl.prl_saved_ctx.stored_context_flag = FALSE;
 8006bae:	f884 3293 	strb.w	r3, [r4, #659]	; 0x293
                ///Clearing the saved context in data store
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8006bb2:	8888      	ldrh	r0, [r1, #4]
                }
                ///Prepare restore message
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = PRL_RESTORE_CONTEXT_MSG;
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[1], 
                                         p_ctx->prl.prl_saved_ctx.save_slave_sequence_number);
                p_ctx->prl.prl_txrx_receive_length = 5;
 8006bb4:	2205      	movs	r2, #5
 8006bb6:	f8a4 2256 	strh.w	r2, [r4, #598]	; 0x256
                prl_saved_ctx.stored_context_flag = FALSE;
                p_ctx->prl.prl_receive_length = 5;
 8006bba:	f8a4 2260 	strh.w	r2, [r4, #608]	; 0x260
                p_ctx->prl.prl_saved_ctx.stored_context_flag = FALSE;
                ///Clearing the saved context in data store
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8006bbe:	2800      	cmp	r0, #0
 8006bc0:	f000 8173 	beq.w	8006eaa <ifx_i2c_prl_event_handler+0xa36>
                {
                    memset((uint8_t * )&prl_saved_ctx,0,sizeof(prl_saved_ctx));
 8006bc4:	9320      	str	r3, [sp, #128]	; 0x80
 8006bc6:	9321      	str	r3, [sp, #132]	; 0x84
 8006bc8:	9322      	str	r3, [sp, #136]	; 0x88
 8006bca:	9323      	str	r3, [sp, #140]	; 0x8c
 8006bcc:	9324      	str	r3, [sp, #144]	; 0x90
 8006bce:	9325      	str	r3, [sp, #148]	; 0x94
 8006bd0:	9326      	str	r3, [sp, #152]	; 0x98
 8006bd2:	9327      	str	r3, [sp, #156]	; 0x9c
 8006bd4:	9328      	str	r3, [sp, #160]	; 0xa0
 8006bd6:	9329      	str	r3, [sp, #164]	; 0xa4
 8006bd8:	932a      	str	r3, [sp, #168]	; 0xa8
 8006bda:	932b      	str	r3, [sp, #172]	; 0xac
 8006bdc:	932c      	str	r3, [sp, #176]	; 0xb0
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8006bde:	8888      	ldrh	r0, [r1, #4]
 8006be0:	2234      	movs	r2, #52	; 0x34
 8006be2:	a920      	add	r1, sp, #128	; 0x80
 8006be4:	f7fe f89a 	bl	8004d1c <pal_os_datastore_write>
                                                           (uint8_t * )&prl_saved_ctx,
                                                           sizeof(prl_saved_ctx));
                    if (PAL_STATUS_FAILURE == return_status)
 8006be8:	2801      	cmp	r0, #1
 8006bea:	f43f ac8f 	beq.w	800650c <ifx_i2c_prl_event_handler+0x98>
 8006bee:	f8b4 2256 	ldrh.w	r2, [r4, #598]	; 0x256
 8006bf2:	e15a      	b.n	8006eaa <ifx_i2c_prl_event_handler+0xa36>
            break;
            case PRL_STATE_ALERT:
            {
                if ((PRL_INTEGRITY_VIOLATED_ALERT_MSG | PRL_ALERT_PROTOCOL) == p_data[PRL_SCTR_OFFSET])
                {
                    if ((1 !=  data_len) || (p_ctx->prl.data_retransmit_counter >= PRL_TRANS_REPEAT))
 8006bf4:	f1ba 0f01 	cmp.w	sl, #1
 8006bf8:	f47f ac88 	bne.w	800650c <ifx_i2c_prl_event_handler+0x98>
 8006bfc:	f894 3263 	ldrb.w	r3, [r4, #611]	; 0x263
 8006c00:	2b02      	cmp	r3, #2
 8006c02:	f63f ac83 	bhi.w	800650c <ifx_i2c_prl_event_handler+0x98>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
                        break;
                    }
                    else if ((MASTER_PROTECTION == p_ctx->protection_level) ||
 8006c06:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8006c0a:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
 8006c0e:	2a01      	cmp	r2, #1
 8006c10:	f47f ad6e 	bne.w	80066f0 <ifx_i2c_prl_event_handler+0x27c>
                             (FULL_PROTECTION == p_ctx->protection_level))
                    {
                        p_ctx->prl.data_retransmit_counter++;
 8006c14:	1c5a      	adds	r2, r3, #1
                        {
                            ERROR_STATE_PREPARATION(p_ctx, exit_machine);
                            p_ctx->prl.state = PRL_STATE_IDLE;
                            break;
                        }
                        p_ctx->prl.alert_type = PRL_INTEGRITY_VIOLATED_ALERT_MSG;
 8006c16:	2304      	movs	r3, #4
                        break;
                    }
                    else if ((MASTER_PROTECTION == p_ctx->protection_level) ||
                             (FULL_PROTECTION == p_ctx->protection_level))
                    {
                        p_ctx->prl.data_retransmit_counter++;
 8006c18:	f884 2263 	strb.w	r2, [r4, #611]	; 0x263
                        p_ctx->prl.trans_repeat_status = TRUE;
 8006c1c:	f884 a2a0 	strb.w	sl, [r4, #672]	; 0x2a0
                        {
                            ERROR_STATE_PREPARATION(p_ctx, exit_machine);
                            p_ctx->prl.state = PRL_STATE_IDLE;
                            break;
                        }
                        p_ctx->prl.alert_type = PRL_INTEGRITY_VIOLATED_ALERT_MSG;
 8006c20:	f884 31d2 	strb.w	r3, [r4, #466]	; 0x1d2
                        p_ctx->prl.state = PRL_STATE_TXRX;
 8006c24:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
 8006c28:	e441      	b.n	80064ae <ifx_i2c_prl_event_handler+0x3a>
                                 (p_ctx->protection_level & PRL_PROTECTION_MASK));
                ///Preparing receive length based on the protection level
                if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
                    (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
                {
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.save_slave_sequence_number + 1)) &&
 8006c2a:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 8006c2e:	3301      	adds	r3, #1
 8006c30:	3310      	adds	r3, #16
 8006c32:	d904      	bls.n	8006c3e <ifx_i2c_prl_event_handler+0x7ca>
 8006c34:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	f43f ae74 	beq.w	8006926 <ifx_i2c_prl_event_handler+0x4b2>
                        (FALSE == p_ctx->prl.trans_repeat_status))
                    {
                        DO_NEGOTIATION(p_ctx,exit_machine);
                        break;
                    }
                    *p_ctx->prl.p_recv_payload_buffer_length += (IFX_I2C_PRL_MAC_SIZE + IFX_I2C_PRL_HEADER_SIZE);
 8006c3e:	f8d4 21cc 	ldr.w	r2, [r4, #460]	; 0x1cc
 8006c42:	8813      	ldrh	r3, [r2, #0]
 8006c44:	330d      	adds	r3, #13
 8006c46:	8013      	strh	r3, [r2, #0]
 8006c48:	f894 01d0 	ldrb.w	r0, [r4, #464]	; 0x1d0
 8006c4c:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8006c50:	e519      	b.n	8006686 <ifx_i2c_prl_event_handler+0x212>
                }
                return_status = ifx_i2c_prl_do_handshake(p_ctx,p_data);
                if (IFX_I2C_HANDSHAKE_ERROR == return_status)
                {
                    p_ctx->prl.return_status = return_status;
                    p_ctx->prl.state = PRL_STATE_ERROR;
 8006c52:	2307      	movs	r3, #7
                    }
                }
                return_status = ifx_i2c_prl_do_handshake(p_ctx,p_data);
                if (IFX_I2C_HANDSHAKE_ERROR == return_status)
                {
                    p_ctx->prl.return_status = return_status;
 8006c54:	f8a4 7264 	strh.w	r7, [r4, #612]	; 0x264
                    p_ctx->prl.state = PRL_STATE_ERROR;
 8006c58:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
                    break;
 8006c5c:	e427      	b.n	80064ae <ifx_i2c_prl_event_handler+0x3a>
                }
                else
                {
                    if (PRL_TRANS_REPEAT == p_ctx->prl.decryption_failure_counter)
                    {
                      ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 8006c5e:	2300      	movs	r3, #0
 8006c60:	21ff      	movs	r1, #255	; 0xff
 8006c62:	f44f 7284 	mov.w	r2, #264	; 0x108
 8006c66:	f884 11d2 	strb.w	r1, [r4, #466]	; 0x1d2
 8006c6a:	f884 31b2 	strb.w	r3, [r4, #434]	; 0x1b2
 8006c6e:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
 8006c72:	f8a4 2264 	strh.w	r2, [r4, #612]	; 0x264
 8006c76:	e53b      	b.n	80066f0 <ifx_i2c_prl_event_handler+0x27c>
                        break;
                    }
                    ///Decrypt messag to use for retansmit
                    if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
                    {
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8006c78:	f8d4 31c0 	ldr.w	r3, [r4, #448]	; 0x1c0
 8006c7c:	f8b4 71c4 	ldrh.w	r7, [r4, #452]	; 0x1c4
_STATIC_H void ifx_i2c_prl_form_associated_data(ifx_i2c_context_t * p_ctx,
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
 8006c80:	f884 0258 	strb.w	r0, [r4, #600]	; 0x258
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 8006c84:	f204 2659 	addw	r6, r4, #601	; 0x259
 8006c88:	4629      	mov	r1, r5
                        break;
                    }
                    ///Decrypt messag to use for retansmit
                    if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
                    {
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8006c8a:	3305      	adds	r3, #5
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 8006c8c:	4630      	mov	r0, r6
                        break;
                    }
                    ///Decrypt messag to use for retansmit
                    if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
                    {
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8006c8e:	930b      	str	r3, [sp, #44]	; 0x2c
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
    p_ctx->prl.associate_data[5] = p_ctx->protocol_version;
    optiga_common_set_uint16(&p_ctx->prl.associate_data[6], data_len);
 8006c90:	f204 285e 	addw	r8, r4, #606	; 0x25e
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 8006c94:	f000 fd38 	bl	8007708 <optiga_common_set_uint32>
    p_ctx->prl.associate_data[5] = p_ctx->protocol_version;
 8006c98:	f894 2031 	ldrb.w	r2, [r4, #49]	; 0x31
 8006c9c:	f884 225d 	strb.w	r2, [r4, #605]	; 0x25d
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
 8006ca0:	f504 73fa 	add.w	r3, r4, #500	; 0x1f4
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
    p_ctx->prl.associate_data[5] = p_ctx->protocol_version;
    optiga_common_set_uint16(&p_ctx->prl.associate_data[6], data_len);
 8006ca4:	4639      	mov	r1, r7
 8006ca6:	4640      	mov	r0, r8
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
 8006ca8:	9308      	str	r3, [sp, #32]
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
    p_ctx->prl.associate_data[5] = p_ctx->protocol_version;
    optiga_common_set_uint16(&p_ctx->prl.associate_data[6], data_len);
 8006caa:	f000 fd29 	bl	8007700 <optiga_common_set_uint16>
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
 8006cae:	9b08      	ldr	r3, [sp, #32]
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 8006cb0:	aa21      	add	r2, sp, #132	; 0x84
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
 8006cb2:	6818      	ldr	r0, [r3, #0]
 8006cb4:	9020      	str	r0, [sp, #128]	; 0x80
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 8006cb6:	4629      	mov	r1, r5
 8006cb8:	4610      	mov	r0, r2
 8006cba:	920a      	str	r2, [sp, #40]	; 0x28
 8006cbc:	f000 fd24 	bl	8007708 <optiga_common_set_uint32>

        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
                                                                p_data,
                                                                (data_len + IFX_I2C_PRL_MAC_SIZE),
                                                                &p_ctx->prl.session_key[decrypt_key_offset],
 8006cc0:	f504 73ea 	add.w	r3, r4, #468	; 0x1d4
 8006cc4:	9307      	str	r3, [sp, #28]
                                                                nonce_data,
                                                                PRL_MASTER_NONCE_LENGTH + PRL_SEQ_NUMBER_LENGTH,
                                                                p_ctx->prl.associate_data,
 8006cc6:	f504 7316 	add.w	r3, r4, #600	; 0x258
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);

        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 8006cca:	f107 0208 	add.w	r2, r7, #8
                                                                p_data,
                                                                (data_len + IFX_I2C_PRL_MAC_SIZE),
                                                                &p_ctx->prl.session_key[decrypt_key_offset],
                                                                nonce_data,
                                                                PRL_MASTER_NONCE_LENGTH + PRL_SEQ_NUMBER_LENGTH,
                                                                p_ctx->prl.associate_data,
 8006cce:	9309      	str	r3, [sp, #36]	; 0x24
 8006cd0:	461f      	mov	r7, r3
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);

        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 8006cd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cd4:	9305      	str	r3, [sp, #20]
 8006cd6:	2008      	movs	r0, #8
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
 8006cd8:	ad20      	add	r5, sp, #128	; 0x80
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);

        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 8006cda:	4619      	mov	r1, r3
 8006cdc:	9001      	str	r0, [sp, #4]
 8006cde:	9003      	str	r0, [sp, #12]
 8006ce0:	9004      	str	r0, [sp, #16]
 8006ce2:	b292      	uxth	r2, r2
 8006ce4:	9500      	str	r5, [sp, #0]
 8006ce6:	9b07      	ldr	r3, [sp, #28]
 8006ce8:	9702      	str	r7, [sp, #8]
 8006cea:	2000      	movs	r0, #0
 8006cec:	f7fd fe7c 	bl	80049e8 <pal_crypt_decrypt_aes128_ccm>
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	f47f ac0b 	bne.w	800650c <ifx_i2c_prl_event_handler+0x98>
 8006cf6:	f8d4 11b4 	ldr.w	r1, [r4, #436]	; 0x1b4
                        if (IFX_I2C_STACK_ERROR == return_status)
                        {
                            ERROR_STATE_PREPARATION(p_ctx,exit_machine);
                            break;
                        }
                        *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
 8006cfa:	f8d4 31cc 	ldr.w	r3, [r4, #460]	; 0x1cc
 8006cfe:	f8b4 2260 	ldrh.w	r2, [r4, #608]	; 0x260
 8006d02:	801a      	strh	r2, [r3, #0]
 8006d04:	3101      	adds	r1, #1
 8006d06:	e62d      	b.n	8006964 <ifx_i2c_prl_event_handler+0x4f0>
    if ((0 != (event & IFX_I2C_STACK_MEM_ERROR)) || (0 != (event & IFX_I2C_STACK_ERROR)))
    {
        p_ctx->prl.alert_type = PRL_INVALID_ALERT;
        if (PRL_STATE_HANDSHAKE == p_ctx->prl.state)
        {
            p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
 8006d08:	f240 1307 	movw	r3, #263	; 0x107
 8006d0c:	f8a0 3264 	strh.w	r3, [r0, #612]	; 0x264
 8006d10:	f7ff bbc8 	b.w	80064a4 <ifx_i2c_prl_event_handler+0x30>
            else
            {
                memset((uint8_t * )&p_ctx->prl.prl_saved_ctx,0,sizeof(p_ctx->prl.prl_saved_ctx));
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
                {
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8006d14:	4629      	mov	r1, r5
 8006d16:	2234      	movs	r2, #52	; 0x34
 8006d18:	f7fe f800 	bl	8004d1c <pal_os_datastore_write>
 8006d1c:	f7ff bbf6 	b.w	800650c <ifx_i2c_prl_event_handler+0x98>
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl.prl_saved_ctx,p_ctx->prl);
                p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
                p_ctx->prl.state = PRL_STATE_TXRX;
            }
            else if ((PRL_CONTEXT_SAVED_MSG == sctr) &&
                     (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation) && (1 == data_len))
 8006d20:	f1ba 0f01 	cmp.w	sl, #1
 8006d24:	f47f abe6 	bne.w	80064f4 <ifx_i2c_prl_event_handler+0x80>
            {
                p_ctx->prl.prl_saved_ctx.stored_context_flag = TRUE;
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl, p_ctx->prl.prl_saved_ctx);
 8006d28:	f504 711a 	add.w	r1, r4, #616	; 0x268
 8006d2c:	f504 75ea 	add.w	r5, r4, #468	; 0x1d4
                p_ctx->prl.state = PRL_STATE_TXRX;
            }
            else if ((PRL_CONTEXT_SAVED_MSG == sctr) &&
                     (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation) && (1 == data_len))
            {
                p_ctx->prl.prl_saved_ctx.stored_context_flag = TRUE;
 8006d30:	f884 a293 	strb.w	sl, [r4, #659]	; 0x293
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl, p_ctx->prl.prl_saved_ctx);
 8006d34:	460a      	mov	r2, r1
 8006d36:	462b      	mov	r3, r5
 8006d38:	f504 70fa 	add.w	r0, r4, #500	; 0x1f4
 8006d3c:	f8d3 e000 	ldr.w	lr, [r3]
 8006d40:	685f      	ldr	r7, [r3, #4]
 8006d42:	689e      	ldr	r6, [r3, #8]
 8006d44:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8006d48:	f8c2 c00c 	str.w	ip, [r2, #12]
 8006d4c:	3310      	adds	r3, #16
 8006d4e:	4283      	cmp	r3, r0
 8006d50:	f8c2 e000 	str.w	lr, [r2]
 8006d54:	6057      	str	r7, [r2, #4]
 8006d56:	6096      	str	r6, [r2, #8]
 8006d58:	f102 0210 	add.w	r2, r2, #16
 8006d5c:	d1ee      	bne.n	8006d3c <ifx_i2c_prl_event_handler+0x8c8>
 8006d5e:	6818      	ldr	r0, [r3, #0]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	6053      	str	r3, [r2, #4]
 8006d64:	6010      	str	r0, [r2, #0]
 8006d66:	f894 0263 	ldrb.w	r0, [r4, #611]	; 0x263
 8006d6a:	f894 21b2 	ldrb.w	r2, [r4, #434]	; 0x1b2
                
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8006d6e:	6963      	ldr	r3, [r4, #20]
            }
            else if ((PRL_CONTEXT_SAVED_MSG == sctr) &&
                     (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation) && (1 == data_len))
            {
                p_ctx->prl.prl_saved_ctx.stored_context_flag = TRUE;
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl, p_ctx->prl.prl_saved_ctx);
 8006d70:	f894 6262 	ldrb.w	r6, [r4, #610]	; 0x262
 8006d74:	f884 2292 	strb.w	r2, [r4, #658]	; 0x292
 8006d78:	f884 6290 	strb.w	r6, [r4, #656]	; 0x290
 8006d7c:	f884 0291 	strb.w	r0, [r4, #657]	; 0x291
                
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8006d80:	8898      	ldrh	r0, [r3, #4]
            }
            else if ((PRL_CONTEXT_SAVED_MSG == sctr) &&
                     (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation) && (1 == data_len))
            {
                p_ctx->prl.prl_saved_ctx.stored_context_flag = TRUE;
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl, p_ctx->prl.prl_saved_ctx);
 8006d82:	f8d4 21b4 	ldr.w	r2, [r4, #436]	; 0x1b4
 8006d86:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 8006d8a:	f8c4 2294 	str.w	r2, [r4, #660]	; 0x294
 8006d8e:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
                
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8006d92:	b138      	cbz	r0, 8006da4 <ifx_i2c_prl_event_handler+0x930>
                {
                    ///Store active session to data store
                    p_ctx->prl.prl_receive_length = sizeof(p_ctx->prl.prl_saved_ctx);
 8006d94:	2234      	movs	r2, #52	; 0x34
 8006d96:	f8a4 2260 	strh.w	r2, [r4, #608]	; 0x260
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8006d9a:	f7fd ffbf 	bl	8004d1c <pal_os_datastore_write>
                                                           (uint8_t * )&p_ctx->prl.prl_saved_ctx,
                                                           p_ctx->prl.prl_receive_length);
                    if (PAL_STATUS_SUCCESS != return_status)
 8006d9e:	2800      	cmp	r0, #0
 8006da0:	f47f abb4 	bne.w	800650c <ifx_i2c_prl_event_handler+0x98>
                        ERROR_STATE_PREPARATION(p_ctx,*exit_machine);
                        break;
                    }
                }
                ///Clearing the active session
                CLEAR_SESSION_CONTEXT(p_ctx);
 8006da4:	2228      	movs	r2, #40	; 0x28
 8006da6:	4628      	mov	r0, r5
 8006da8:	2100      	movs	r1, #0
 8006daa:	f005 fc06 	bl	800c5ba <memset>
 8006dae:	2200      	movs	r2, #0
 8006db0:	2301      	movs	r3, #1
 8006db2:	f8c4 21b4 	str.w	r2, [r4, #436]	; 0x1b4
 8006db6:	f8c4 21b8 	str.w	r2, [r4, #440]	; 0x1b8
 8006dba:	f8c4 21bc 	str.w	r2, [r4, #444]	; 0x1bc
 8006dbe:	f884 2262 	strb.w	r2, [r4, #610]	; 0x262
 8006dc2:	f884 2263 	strb.w	r2, [r4, #611]	; 0x263
 8006dc6:	f884 22a0 	strb.w	r2, [r4, #672]	; 0x2a0
 8006dca:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
                }
                //lint --e{838} suppress "return_status is ignored for pal_os_datastore_write as it's an error scenario"
                return_status = IFX_I2C_STACK_ERROR;
                break;
            }
            p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f8a4 2264 	strh.w	r2, [r4, #612]	; 0x264
 8006dd4:	f7ff bb6b 	b.w	80064ae <ifx_i2c_prl_event_handler+0x3a>
                else if (0 != (p_data[PRL_SCTR_OFFSET] & PRL_ALERT_PROTOCOL))
                {
                    //Check invalid message
                    //lint --e{835} suppress "Macros are defined as 0x00 and is kept for future enhancements"
                    if (((p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) &&
                        (p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) ||
 8006dd8:	f1ba 0f01 	cmp.w	sl, #1
 8006ddc:	d004      	beq.n	8006de8 <ifx_i2c_prl_event_handler+0x974>
                        ((1 != data_len) && (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)) ||
 8006dde:	f894 31b2 	ldrb.w	r3, [r4, #434]	; 0x1b2
 8006de2:	2b01      	cmp	r3, #1
 8006de4:	f43f abd3 	beq.w	800658e <ifx_i2c_prl_event_handler+0x11a>
 8006de8:	f894 3263 	ldrb.w	r3, [r4, #611]	; 0x263
 8006dec:	2b03      	cmp	r3, #3
 8006dee:	f43f abce 	beq.w	800658e <ifx_i2c_prl_event_handler+0x11a>
                    {
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
                    }
                    //After restore operation if invalid message received
                    else if ((PRL_RESTORE_DONE == p_ctx->prl.restore_context_flag) &&
 8006df2:	f894 3266 	ldrb.w	r3, [r4, #614]	; 0x266
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	f000 809f 	beq.w	8006f3a <ifx_i2c_prl_event_handler+0xac6>
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
                    }
                    else
                    {
                        p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 8006dfc:	f44f 7381 	mov.w	r3, #258	; 0x102
 8006e00:	f8a4 3264 	strh.w	r3, [r4, #612]	; 0x264
 8006e04:	f7ff bbca 	b.w	800659c <ifx_i2c_prl_event_handler+0x128>
 8006e08:	0800cabc 	.word	0x0800cabc
        break;
        case PRL_MANAGE_CONTEXT_RX_STATE:
        {
            *exit_machine = TRUE;
            sctr = p_data[PRL_SCTR_OFFSET] & PRL_MANAGE_CONTEXT_MASK;
            if ((PRL_CONTEXT_RESTORED_MSG == sctr) &&
 8006e0c:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 8006e10:	2b11      	cmp	r3, #17
 8006e12:	f47f ab6f 	bne.w	80064f4 <ifx_i2c_prl_event_handler+0x80>
                (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && (5 == data_len))
 8006e16:	f1ba 0f05 	cmp.w	sl, #5
 8006e1a:	f47f ab6b 	bne.w	80064f4 <ifx_i2c_prl_event_handler+0x80>
            {
                ///Restore the saved context to active context structure
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl.prl_saved_ctx,p_ctx->prl);
 8006e1e:	f504 731a 	add.w	r3, r4, #616	; 0x268
 8006e22:	f504 72ea 	add.w	r2, r4, #468	; 0x1d4
 8006e26:	f504 7122 	add.w	r1, r4, #648	; 0x288
 8006e2a:	681e      	ldr	r6, [r3, #0]
 8006e2c:	685d      	ldr	r5, [r3, #4]
 8006e2e:	6898      	ldr	r0, [r3, #8]
 8006e30:	68df      	ldr	r7, [r3, #12]
 8006e32:	60d7      	str	r7, [r2, #12]
 8006e34:	3310      	adds	r3, #16
 8006e36:	428b      	cmp	r3, r1
 8006e38:	6016      	str	r6, [r2, #0]
 8006e3a:	6055      	str	r5, [r2, #4]
 8006e3c:	6090      	str	r0, [r2, #8]
 8006e3e:	f102 0210 	add.w	r2, r2, #16
 8006e42:	d1f2      	bne.n	8006e2a <ifx_i2c_prl_event_handler+0x9b6>
 8006e44:	6819      	ldr	r1, [r3, #0]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	6053      	str	r3, [r2, #4]
 8006e4a:	6011      	str	r1, [r2, #0]
 8006e4c:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 8006e50:	f8d4 5298 	ldr.w	r5, [r4, #664]	; 0x298
 8006e54:	f894 6290 	ldrb.w	r6, [r4, #656]	; 0x290
 8006e58:	f894 0291 	ldrb.w	r0, [r4, #657]	; 0x291
 8006e5c:	f894 1292 	ldrb.w	r1, [r4, #658]	; 0x292
 8006e60:	f8c4 31b4 	str.w	r3, [r4, #436]	; 0x1b4
                p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 8006e64:	2201      	movs	r2, #1
                p_ctx->prl.state = PRL_STATE_TXRX;
 8006e66:	2304      	movs	r3, #4
            sctr = p_data[PRL_SCTR_OFFSET] & PRL_MANAGE_CONTEXT_MASK;
            if ((PRL_CONTEXT_RESTORED_MSG == sctr) &&
                (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && (5 == data_len))
            {
                ///Restore the saved context to active context structure
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl.prl_saved_ctx,p_ctx->prl);
 8006e68:	f8c4 51bc 	str.w	r5, [r4, #444]	; 0x1bc
 8006e6c:	f884 6262 	strb.w	r6, [r4, #610]	; 0x262
 8006e70:	f884 0263 	strb.w	r0, [r4, #611]	; 0x263
 8006e74:	f884 11b2 	strb.w	r1, [r4, #434]	; 0x1b2
                p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 8006e78:	f884 2266 	strb.w	r2, [r4, #614]	; 0x266
                p_ctx->prl.state = PRL_STATE_TXRX;
 8006e7c:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
 8006e80:	e7a5      	b.n	8006dce <ifx_i2c_prl_event_handler+0x95a>
        p_ctx->prl.alert_type = PRL_INVALID_ALERT;
        if (PRL_STATE_HANDSHAKE == p_ctx->prl.state)
        {
            p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
        }
        else if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) && (IFX_I2C_STACK_MEM_ERROR != event))
 8006e82:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8006e86:	f43f ab0b 	beq.w	80064a0 <ifx_i2c_prl_event_handler+0x2c>
        {
            p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8006e8a:	f44f 7284 	mov.w	r2, #264	; 0x108
            p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8006e8e:	2300      	movs	r3, #0
        {
            p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
        }
        else if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) && (IFX_I2C_STACK_MEM_ERROR != event))
        {
            p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8006e90:	f8a0 2264 	strh.w	r2, [r0, #612]	; 0x264
            p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8006e94:	f880 31b2 	strb.w	r3, [r0, #434]	; 0x1b2
 8006e98:	f7ff bb04 	b.w	80064a4 <ifx_i2c_prl_event_handler+0x30>
                break;
            }

            if (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation)
            {
                p_ctx->prl.prl_txrx_buffer[0] = PRL_SAVE_CONTEXT_MSG;
 8006e9c:	2360      	movs	r3, #96	; 0x60
                p_ctx->prl.prl_receive_length = 1;
 8006e9e:	f8a4 2260 	strh.w	r2, [r4, #608]	; 0x260
                p_ctx->prl.prl_txrx_receive_length = 1;
 8006ea2:	f8a4 2256 	strh.w	r2, [r4, #598]	; 0x256
                break;
            }

            if (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation)
            {
                p_ctx->prl.prl_txrx_buffer[0] = PRL_SAVE_CONTEXT_MSG;
 8006ea6:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
                p_ctx->prl.state = PRL_STATE_ERROR;
                p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
                break;
            }
            return_status = ifx_i2c_tl_transceive(p_ctx,
 8006eaa:	f504 7018 	add.w	r0, r4, #608	; 0x260
                                                  p_ctx->prl.prl_txrx_buffer,
                                                  p_ctx->prl.prl_txrx_receive_length,
                                                  p_ctx->prl.prl_txrx_buffer,
 8006eae:	f504 7107 	add.w	r1, r4, #540	; 0x21c
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
                p_ctx->prl.state = PRL_STATE_ERROR;
                p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
                break;
            }
            return_status = ifx_i2c_tl_transceive(p_ctx,
 8006eb2:	9000      	str	r0, [sp, #0]
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	f000 fb4e 	bl	8007558 <ifx_i2c_tl_transceive>
                                                  p_ctx->prl.prl_txrx_buffer,
                                                  p_ctx->prl.prl_txrx_receive_length,
                                                  p_ctx->prl.prl_txrx_buffer,
                                                  &p_ctx->prl.prl_receive_length);
            if (IFX_I2C_STACK_SUCCESS != return_status)
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	f47f ab25 	bne.w	800650c <ifx_i2c_prl_event_handler+0x98>
            {
                break;
            }
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_RX_STATE;
 8006ec2:	2302      	movs	r3, #2
 8006ec4:	f884 31b3 	strb.w	r3, [r4, #435]	; 0x1b3
 8006ec8:	f7ff bb45 	b.w	8006556 <ifx_i2c_prl_event_handler+0xe2>
        case PRL_MANAGE_CONTEXT_TX_STATE:
        {
            LOG_PRL("[IFX-PRL]: PRL_STATE_MANAGE_CONTEXT \n");
            if (0 != (p_ctx->protection_level & RE_ESTABLISH))
            {
                p_ctx->prl.state = PRL_STATE_START;
 8006ecc:	2302      	movs	r3, #2
 8006ece:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
 8006ed2:	f7ff baec 	b.w	80064ae <ifx_i2c_prl_event_handler+0x3a>
    do
    {
        p_ctx->prl.state = PRL_STATE_IDLE;
        if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
        {
            p_ctx->prl.decryption_failure_counter++;
 8006ed6:	f894 0262 	ldrb.w	r0, [r4, #610]	; 0x262
            p_ctx->prl.state = PRL_STATE_VERIFY;
            p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
            //lint --e{835} suppress "Protection bits in SCTR is set to 0 for alert message"
            FORM_SCTR_HEADER(p_ctx, PRL_ALERT_PROTOCOL, p_ctx->prl.alert_type, 0);
            p_ctx->prl.prl_txrx_buffer[0] = p_ctx->prl.sctr;
            return_status = ifx_i2c_tl_transceive(p_ctx,
 8006eda:	f8d4 31c8 	ldr.w	r3, [r4, #456]	; 0x1c8
    do
    {
        p_ctx->prl.state = PRL_STATE_IDLE;
        if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
        {
            p_ctx->prl.decryption_failure_counter++;
 8006ede:	4410      	add	r0, r2
            p_ctx->prl.state = PRL_STATE_VERIFY;
            p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
            //lint --e{835} suppress "Protection bits in SCTR is set to 0 for alert message"
            FORM_SCTR_HEADER(p_ctx, PRL_ALERT_PROTOCOL, p_ctx->prl.alert_type, 0);
 8006ee0:	2544      	movs	r5, #68	; 0x44
            p_ctx->prl.prl_txrx_buffer[0] = p_ctx->prl.sctr;
            return_status = ifx_i2c_tl_transceive(p_ctx,
 8006ee2:	f504 7118 	add.w	r1, r4, #608	; 0x260
    {
        p_ctx->prl.state = PRL_STATE_IDLE;
        if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
        {
            p_ctx->prl.decryption_failure_counter++;
            p_ctx->prl.state = PRL_STATE_VERIFY;
 8006ee6:	2703      	movs	r7, #3
            p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8006ee8:	2600      	movs	r6, #0
    do
    {
        p_ctx->prl.state = PRL_STATE_IDLE;
        if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
        {
            p_ctx->prl.decryption_failure_counter++;
 8006eea:	f884 0262 	strb.w	r0, [r4, #610]	; 0x262
            p_ctx->prl.state = PRL_STATE_VERIFY;
 8006eee:	f884 71b0 	strb.w	r7, [r4, #432]	; 0x1b0
            p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8006ef2:	f8a4 6264 	strh.w	r6, [r4, #612]	; 0x264
            //lint --e{835} suppress "Protection bits in SCTR is set to 0 for alert message"
            FORM_SCTR_HEADER(p_ctx, PRL_ALERT_PROTOCOL, p_ctx->prl.alert_type, 0);
 8006ef6:	f884 51d0 	strb.w	r5, [r4, #464]	; 0x1d0
            p_ctx->prl.prl_txrx_buffer[0] = p_ctx->prl.sctr;
 8006efa:	f884 521c 	strb.w	r5, [r4, #540]	; 0x21c
            return_status = ifx_i2c_tl_transceive(p_ctx,
 8006efe:	4620      	mov	r0, r4
 8006f00:	9100      	str	r1, [sp, #0]
 8006f02:	f504 7107 	add.w	r1, r4, #540	; 0x21c
 8006f06:	f000 fb27 	bl	8007558 <ifx_i2c_tl_transceive>
                                                  p_ctx->prl.prl_txrx_buffer,
                                                  1,
                                                  p_ctx->prl.p_recv_payload_buffer,
                                                  &p_ctx->prl.prl_receive_length);
            *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
 8006f0a:	f8d4 31cc 	ldr.w	r3, [r4, #460]	; 0x1cc
 8006f0e:	f8b4 2260 	ldrh.w	r2, [r4, #608]	; 0x260
 8006f12:	801a      	strh	r2, [r3, #0]
 8006f14:	f7ff bb1c 	b.w	8006550 <ifx_i2c_prl_event_handler+0xdc>
                }
                else if (data_len <= 1)
                {
                    p_ctx->prl.state = PRL_STATE_ERROR;
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
                    if (PRL_NEGOTIATION_NOT_DONE == p_ctx->prl.negotiation_state)
 8006f18:	f894 21b2 	ldrb.w	r2, [r4, #434]	; 0x1b2
                        p_ctx->prl.state = PRL_STATE_IDLE;
                    }
                }
                else if (data_len <= 1)
                {
                    p_ctx->prl.state = PRL_STATE_ERROR;
 8006f1c:	2307      	movs	r3, #7
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8006f1e:	21ff      	movs	r1, #255	; 0xff
                        p_ctx->prl.state = PRL_STATE_IDLE;
                    }
                }
                else if (data_len <= 1)
                {
                    p_ctx->prl.state = PRL_STATE_ERROR;
 8006f20:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8006f24:	f884 11d2 	strb.w	r1, [r4, #466]	; 0x1d2
                    if (PRL_NEGOTIATION_NOT_DONE == p_ctx->prl.negotiation_state)
 8006f28:	2a00      	cmp	r2, #0
 8006f2a:	f040 8087 	bne.w	800703c <ifx_i2c_prl_event_handler+0xbc8>
                    {
                        p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 8006f2e:	f44f 7281 	mov.w	r2, #258	; 0x102
 8006f32:	f8a4 2264 	strh.w	r2, [r4, #612]	; 0x264
 8006f36:	f7ff baba 	b.w	80064ae <ifx_i2c_prl_event_handler+0x3a>
                    {
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
                    }
                    //After restore operation if invalid message received
                    else if ((PRL_RESTORE_DONE == p_ctx->prl.restore_context_flag) &&
 8006f3a:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 8006f3e:	2b11      	cmp	r3, #17
 8006f40:	f47f af5c 	bne.w	8006dfc <ifx_i2c_prl_event_handler+0x988>
                             (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation))
                    {
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8006f44:	2200      	movs	r2, #0
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8006f46:	f44f 7384 	mov.w	r3, #264	; 0x108
                    }
                    //After restore operation if invalid message received
                    else if ((PRL_RESTORE_DONE == p_ctx->prl.restore_context_flag) &&
                             (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation))
                    {
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8006f4a:	f884 21b2 	strb.w	r2, [r4, #434]	; 0x1b2
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8006f4e:	f8a4 3264 	strh.w	r3, [r4, #612]	; 0x264
 8006f52:	f7ff bb23 	b.w	800659c <ifx_i2c_prl_event_handler+0x128>
                }
                ///For slave encrypted message
                else if (((uint8_t)SLAVE_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)) ||
                         ((uint8_t)FULL_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)))
                {
                    if (data_len <= (IFX_I2C_PRL_HEADER_SIZE + IFX_I2C_PRL_MAC_SIZE))
 8006f56:	f1ba 0f0d 	cmp.w	sl, #13
 8006f5a:	f67f aad7 	bls.w	800650c <ifx_i2c_prl_event_handler+0x98>
                    {
                        ERROR_STATE_PREPARATION(p_ctx, exit_machine);
                        break;
                    }
                    //Check invalid sequence number
                    else if ((p_ctx->prl.slave_sequence_number > (p_ctx->prl.save_slave_sequence_number + PRL_TRANS_REPEAT))
 8006f5e:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 8006f62:	1cda      	adds	r2, r3, #3
 8006f64:	4290      	cmp	r0, r2
 8006f66:	f63f aad1 	bhi.w	800650c <ifx_i2c_prl_event_handler+0x98>
                             || (p_ctx->prl.slave_sequence_number <= p_ctx->prl.save_slave_sequence_number ))
 8006f6a:	4298      	cmp	r0, r3
 8006f6c:	f67f aace 	bls.w	800650c <ifx_i2c_prl_event_handler+0x98>
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
                        break;
                    }

                    p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
                    *p_ctx->prl.p_recv_payload_buffer_length = *p_ctx->prl.p_recv_payload_buffer_length -
 8006f70:	f8d4 21cc 	ldr.w	r2, [r4, #460]	; 0x1cc
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
                        break;
                    }

                    p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
 8006f74:	f8c4 01bc 	str.w	r0, [r4, #444]	; 0x1bc
                    *p_ctx->prl.p_recv_payload_buffer_length = *p_ctx->prl.p_recv_payload_buffer_length -
 8006f78:	f8b2 8000 	ldrh.w	r8, [r2]
                                                               (IFX_I2C_PRL_MAC_SIZE + IFX_I2C_PRL_HEADER_SIZE);
                    return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8006f7c:	f8d4 71c8 	ldr.w	r7, [r4, #456]	; 0x1c8
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
                        break;
                    }

                    p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
                    *p_ctx->prl.p_recv_payload_buffer_length = *p_ctx->prl.p_recv_payload_buffer_length -
 8006f80:	f1a8 030d 	sub.w	r3, r8, #13
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	8013      	strh	r3, [r2, #0]
_STATIC_H void ifx_i2c_prl_form_associated_data(ifx_i2c_context_t * p_ctx,
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
 8006f88:	f894 21d1 	ldrb.w	r2, [r4, #465]	; 0x1d1
 8006f8c:	f884 2258 	strb.w	r2, [r4, #600]	; 0x258
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 8006f90:	4629      	mov	r1, r5
 8006f92:	f204 2059 	addw	r0, r4, #601	; 0x259
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
                        break;
                    }

                    p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
                    *p_ctx->prl.p_recv_payload_buffer_length = *p_ctx->prl.p_recv_payload_buffer_length -
 8006f96:	9307      	str	r3, [sp, #28]
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 8006f98:	f000 fbb6 	bl	8007708 <optiga_common_set_uint32>
    p_ctx->prl.associate_data[5] = p_ctx->protocol_version;
    optiga_common_set_uint16(&p_ctx->prl.associate_data[6], data_len);
 8006f9c:	9b07      	ldr	r3, [sp, #28]
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
    p_ctx->prl.associate_data[0] = sctr;
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
    p_ctx->prl.associate_data[5] = p_ctx->protocol_version;
 8006f9e:	f894 2031 	ldrb.w	r2, [r4, #49]	; 0x31
 8006fa2:	f884 225d 	strb.w	r2, [r4, #605]	; 0x25d
    optiga_common_set_uint16(&p_ctx->prl.associate_data[6], data_len);
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	f204 205e 	addw	r0, r4, #606	; 0x25e
 8006fac:	f000 fba8 	bl	8007700 <optiga_common_set_uint16>
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
 8006fb0:	f8d4 01f8 	ldr.w	r0, [r4, #504]	; 0x1f8
 8006fb4:	9020      	str	r0, [sp, #128]	; 0x80
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 8006fb6:	4629      	mov	r1, r5
 8006fb8:	a821      	add	r0, sp, #132	; 0x84
 8006fba:	f000 fba5 	bl	8007708 <optiga_common_set_uint32>
                    }

                    p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
                    *p_ctx->prl.p_recv_payload_buffer_length = *p_ctx->prl.p_recv_payload_buffer_length -
                                                               (IFX_I2C_PRL_MAC_SIZE + IFX_I2C_PRL_HEADER_SIZE);
                    return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8006fbe:	3705      	adds	r7, #5
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);

        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 8006fc0:	2308      	movs	r3, #8
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
 8006fc2:	ad20      	add	r5, sp, #128	; 0x80
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);

        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 8006fc4:	f1a8 0205 	sub.w	r2, r8, #5
                                                                p_data,
                                                                (data_len + IFX_I2C_PRL_MAC_SIZE),
                                                                &p_ctx->prl.session_key[decrypt_key_offset],
                                                                nonce_data,
                                                                PRL_MASTER_NONCE_LENGTH + PRL_SEQ_NUMBER_LENGTH,
                                                                p_ctx->prl.associate_data,
 8006fc8:	f504 7e16 	add.w	lr, r4, #600	; 0x258
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);

        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 8006fcc:	9301      	str	r3, [sp, #4]
 8006fce:	9303      	str	r3, [sp, #12]
 8006fd0:	9304      	str	r3, [sp, #16]
 8006fd2:	b292      	uxth	r2, r2
 8006fd4:	9705      	str	r7, [sp, #20]
 8006fd6:	4639      	mov	r1, r7
 8006fd8:	4630      	mov	r0, r6
 8006fda:	9500      	str	r5, [sp, #0]
 8006fdc:	f8cd e008 	str.w	lr, [sp, #8]
 8006fe0:	f504 73f2 	add.w	r3, r4, #484	; 0x1e4
 8006fe4:	f7fd fd00 	bl	80049e8 <pal_crypt_decrypt_aes128_ccm>
 8006fe8:	2800      	cmp	r0, #0
 8006fea:	d054      	beq.n	8007096 <ifx_i2c_prl_event_handler+0xc22>
                                                            PRL_MASTER_DECRYPTION_KEY_OFFSET,
                                                            PRL_MASTER_DECRYPTION_NONCE_OFFSET,
                                                            p_ctx->prl.saved_sctr);
                    if (IFX_I2C_STACK_ERROR == return_status)
                    {
                        p_ctx->prl.state = PRL_STATE_ALERT;
 8006fec:	2306      	movs	r3, #6
                        p_ctx->prl.alert_type = PRL_INTEGRITY_VIOLATED_ALERT_MSG;
 8006fee:	2204      	movs	r2, #4
                                                            PRL_MASTER_DECRYPTION_KEY_OFFSET,
                                                            PRL_MASTER_DECRYPTION_NONCE_OFFSET,
                                                            p_ctx->prl.saved_sctr);
                    if (IFX_I2C_STACK_ERROR == return_status)
                    {
                        p_ctx->prl.state = PRL_STATE_ALERT;
 8006ff0:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
                        p_ctx->prl.alert_type = PRL_INTEGRITY_VIOLATED_ALERT_MSG;
 8006ff4:	f884 21d2 	strb.w	r2, [r4, #466]	; 0x1d2
                        break;
 8006ff8:	f7ff ba59 	b.w	80064ae <ifx_i2c_prl_event_handler+0x3a>
            else if (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation)
            {
                /// Restoring saved context from data store
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
                {
                    p_ctx->prl.prl_receive_length = sizeof(p_ctx->prl.prl_saved_ctx);
 8006ffc:	2334      	movs	r3, #52	; 0x34
 8006ffe:	f8a4 3260 	strh.w	r3, [r4, #608]	; 0x260
                    return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8007002:	f504 711a 	add.w	r1, r4, #616	; 0x268
 8007006:	f504 7218 	add.w	r2, r4, #608	; 0x260
 800700a:	f7fd fead 	bl	8004d68 <pal_os_datastore_read>
                                                          (uint8_t * )&p_ctx->prl.prl_saved_ctx,
                                                          &p_ctx->prl.prl_receive_length);
                    if (PAL_STATUS_FAILURE == return_status)
 800700e:	2801      	cmp	r0, #1
 8007010:	f43f aa7c 	beq.w	800650c <ifx_i2c_prl_event_handler+0x98>
                    {
                        break;
                    }
                    p_ctx->prl.negotiation_state = p_ctx->prl.prl_saved_ctx.negotiation_state;
                    if (p_ctx->prl.prl_saved_ctx.stored_context_flag == FALSE)
 8007014:	f894 3293 	ldrb.w	r3, [r4, #659]	; 0x293
                                                          &p_ctx->prl.prl_receive_length);
                    if (PAL_STATUS_FAILURE == return_status)
                    {
                        break;
                    }
                    p_ctx->prl.negotiation_state = p_ctx->prl.prl_saved_ctx.negotiation_state;
 8007018:	f894 2292 	ldrb.w	r2, [r4, #658]	; 0x292
 800701c:	f884 21b2 	strb.w	r2, [r4, #434]	; 0x1b2
                    if (p_ctx->prl.prl_saved_ctx.stored_context_flag == FALSE)
 8007020:	2b00      	cmp	r3, #0
 8007022:	f47f adb7 	bne.w	8006b94 <ifx_i2c_prl_event_handler+0x720>
                    {
                        p_ctx->prl.state = PRL_STATE_START;
 8007026:	2302      	movs	r3, #2
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8007028:	2100      	movs	r1, #0
                        p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 800702a:	2201      	movs	r2, #1
                        break;
                    }
                    p_ctx->prl.negotiation_state = p_ctx->prl.prl_saved_ctx.negotiation_state;
                    if (p_ctx->prl.prl_saved_ctx.stored_context_flag == FALSE)
                    {
                        p_ctx->prl.state = PRL_STATE_START;
 800702c:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8007030:	f884 11b2 	strb.w	r1, [r4, #434]	; 0x1b2
                        p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 8007034:	f884 2266 	strb.w	r2, [r4, #614]	; 0x266
 8007038:	f7ff ba39 	b.w	80064ae <ifx_i2c_prl_event_handler+0x3a>
                    {
                        p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
                    }
                    else
                    {
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 800703c:	f44f 7284 	mov.w	r2, #264	; 0x108
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8007040:	f884 61b2 	strb.w	r6, [r4, #434]	; 0x1b2
                    {
                        p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
                    }
                    else
                    {
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8007044:	f8a4 2264 	strh.w	r2, [r4, #612]	; 0x264
 8007048:	f7ff ba31 	b.w	80064ae <ifx_i2c_prl_event_handler+0x3a>
        if (PAL_STATUS_SUCCESS != return_status)
        {
            return_status = IFX_I2C_HANDSHAKE_ERROR;
            break;
        }
        if (PAL_STATUS_SUCCESS != pal_crypt_tls_prf_sha256(NULL, secret_input,
 800704c:	2128      	movs	r1, #40	; 0x28
 800704e:	9601      	str	r6, [sp, #4]
 8007050:	f04f 0e10 	mov.w	lr, #16
 8007054:	2620      	movs	r6, #32
                                                           shared_secret_length,
                                                           label_input,
                                                           sizeof(label_input) - 1,
                                                           p_ctx->prl.random,
                                                           sizeof(p_ctx->prl.random),
                                                           p_ctx->prl.session_key,
 8007056:	f504 75ea 	add.w	r5, r4, #468	; 0x1d4
        if (PAL_STATUS_SUCCESS != return_status)
        {
            return_status = IFX_I2C_HANDSHAKE_ERROR;
            break;
        }
        if (PAL_STATUS_SUCCESS != pal_crypt_tls_prf_sha256(NULL, secret_input,
 800705a:	9104      	str	r1, [sp, #16]
 800705c:	f8bd 2032 	ldrh.w	r2, [sp, #50]	; 0x32
 8007060:	f8cd e000 	str.w	lr, [sp]
 8007064:	ab0e      	add	r3, sp, #56	; 0x38
 8007066:	9602      	str	r6, [sp, #8]
 8007068:	9503      	str	r5, [sp, #12]
 800706a:	4641      	mov	r1, r8
 800706c:	f7fd fbda 	bl	8004824 <pal_crypt_tls_prf_sha256>
 8007070:	b130      	cbz	r0, 8007080 <ifx_i2c_prl_event_handler+0xc0c>
                                                           p_ctx->prl.session_key,
                                                           sizeof(p_ctx->prl.session_key)))
        {
            return_status = IFX_I2C_HANDSHAKE_ERROR;
        }
        memset(secret_input, 0, shared_secret_length);
 8007072:	4640      	mov	r0, r8
 8007074:	4639      	mov	r1, r7
 8007076:	f8bd 2032 	ldrh.w	r2, [sp, #50]	; 0x32
 800707a:	f005 fa9e 	bl	800c5ba <memset>
 800707e:	e568      	b.n	8006b52 <ifx_i2c_prl_event_handler+0x6de>
 8007080:	4640      	mov	r0, r8
 8007082:	4639      	mov	r1, r7
 8007084:	f8bd 2032 	ldrh.w	r2, [sp, #50]	; 0x32
 8007088:	f005 fa97 	bl	800c5ba <memset>
                if (IFX_I2C_HANDSHAKE_ERROR == return_status)
                {
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
                    break;
                }
                p_ctx->prl.hs_state = PRL_HS_SEND_FINISHED;
 800708c:	2333      	movs	r3, #51	; 0x33
 800708e:	f884 31b1 	strb.w	r3, [r4, #433]	; 0x1b1
 8007092:	f7ff bacf 	b.w	8006634 <ifx_i2c_prl_event_handler+0x1c0>
                        break;
                    }
                    else
                    {
                        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
                        p_ctx->prl.state = PRL_STATE_IDLE;
 8007096:	2301      	movs	r3, #1
                        p_ctx->prl.alert_type = PRL_INTEGRITY_VIOLATED_ALERT_MSG;
                        break;
                    }
                    else
                    {
                        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8007098:	f8a4 0264 	strh.w	r0, [r4, #612]	; 0x264
                        p_ctx->prl.state = PRL_STATE_IDLE;
 800709c:	f884 31b0 	strb.w	r3, [r4, #432]	; 0x1b0
 80070a0:	f7ff ba05 	b.w	80064ae <ifx_i2c_prl_event_handler+0x3a>

080070a4 <ifx_i2c_prl_init>:
_STATIC_H optiga_lib_status_t ifx_i2c_prl_send_alert(ifx_i2c_context_t * p_ctx);
/// @endcond

optiga_lib_status_t ifx_i2c_prl_init(ifx_i2c_context_t * p_ctx,
                                     ifx_i2c_event_handler_t handler)
{
 80070a4:	b538      	push	{r3, r4, r5, lr}
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
    LOG_PRL("[IFX-PRL]: Init\n");

    p_ctx->tl.state = PRL_STATE_UNINIT;
 80070a6:	2300      	movs	r3, #0
_STATIC_H optiga_lib_status_t ifx_i2c_prl_send_alert(ifx_i2c_context_t * p_ctx);
/// @endcond

optiga_lib_status_t ifx_i2c_prl_init(ifx_i2c_context_t * p_ctx,
                                     ifx_i2c_event_handler_t handler)
{
 80070a8:	460d      	mov	r5, r1
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
    LOG_PRL("[IFX-PRL]: Init\n");

    p_ctx->tl.state = PRL_STATE_UNINIT;
 80070aa:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34

    do
    {
        // Initialize transport layer (and register event handler)
        if (IFX_I2C_STACK_SUCCESS != ifx_i2c_tl_init(p_ctx, ifx_i2c_prl_event_handler))
 80070ae:	4911      	ldr	r1, [pc, #68]	; (80070f4 <ifx_i2c_prl_init+0x50>)
_STATIC_H optiga_lib_status_t ifx_i2c_prl_send_alert(ifx_i2c_context_t * p_ctx);
/// @endcond

optiga_lib_status_t ifx_i2c_prl_init(ifx_i2c_context_t * p_ctx,
                                     ifx_i2c_event_handler_t handler)
{
 80070b0:	4604      	mov	r4, r0
    p_ctx->tl.state = PRL_STATE_UNINIT;

    do
    {
        // Initialize transport layer (and register event handler)
        if (IFX_I2C_STACK_SUCCESS != ifx_i2c_tl_init(p_ctx, ifx_i2c_prl_event_handler))
 80070b2:	f000 fa37 	bl	8007524 <ifx_i2c_tl_init>
 80070b6:	b110      	cbz	r0, 80070be <ifx_i2c_prl_init+0x1a>
/// @endcond

optiga_lib_status_t ifx_i2c_prl_init(ifx_i2c_context_t * p_ctx,
                                     ifx_i2c_event_handler_t handler)
{
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 80070b8:	f44f 7081 	mov.w	r0, #258	; 0x102
        p_ctx->prl.alert_type = PRL_DEFAULT_ALERT;
        return_status = IFX_I2C_STACK_SUCCESS;
    } while (FALSE);
    
    return (return_status);
}
 80070bc:	bd38      	pop	{r3, r4, r5, pc}
        {
            break;
        }

        p_ctx->prl.upper_layer_event_handler = handler;
        if (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation)
 80070be:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
            p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
        }
        p_ctx->prl.state = PRL_STATE_IDLE;

        p_ctx->protocol_version = PROTOCOL_VERSION_PRE_SHARED_SECRET;
        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 80070c2:	f884 01b2 	strb.w	r0, [r4, #434]	; 0x1b2
        {
            break;
        }

        p_ctx->prl.upper_layer_event_handler = handler;
        if (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation)
 80070c6:	3b11      	subs	r3, #17
        }
        else
        {
            p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
        }
        p_ctx->prl.state = PRL_STATE_IDLE;
 80070c8:	f04f 0101 	mov.w	r1, #1

        p_ctx->protocol_version = PROTOCOL_VERSION_PRE_SHARED_SECRET;
        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
        p_ctx->prl.hs_state = PRL_HS_SEND_HELLO;
 80070cc:	f04f 0211 	mov.w	r2, #17
        {
            break;
        }

        p_ctx->prl.upper_layer_event_handler = handler;
        if (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation)
 80070d0:	bf18      	it	ne
 80070d2:	2301      	movne	r3, #1
 80070d4:	f884 3266 	strb.w	r3, [r4, #614]	; 0x266
        }
        else
        {
            p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
        }
        p_ctx->prl.state = PRL_STATE_IDLE;
 80070d8:	f884 11b0 	strb.w	r1, [r4, #432]	; 0x1b0

        p_ctx->protocol_version = PROTOCOL_VERSION_PRE_SHARED_SECRET;
 80070dc:	f884 1031 	strb.w	r1, [r4, #49]	; 0x31
        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
        p_ctx->prl.hs_state = PRL_HS_SEND_HELLO;
 80070e0:	f884 21b1 	strb.w	r2, [r4, #433]	; 0x1b1
        p_ctx->prl.alert_type = PRL_DEFAULT_ALERT;
 80070e4:	f884 21d2 	strb.w	r2, [r4, #466]	; 0x1d2
        if (IFX_I2C_STACK_SUCCESS != ifx_i2c_tl_init(p_ctx, ifx_i2c_prl_event_handler))
        {
            break;
        }

        p_ctx->prl.upper_layer_event_handler = handler;
 80070e8:	f8c4 529c 	str.w	r5, [r4, #668]	; 0x29c
        }
        p_ctx->prl.state = PRL_STATE_IDLE;

        p_ctx->protocol_version = PROTOCOL_VERSION_PRE_SHARED_SECRET;
        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 80070ec:	f8a4 0264 	strh.w	r0, [r4, #612]	; 0x264
 80070f0:	bd38      	pop	{r3, r4, r5, pc}
 80070f2:	bf00      	nop
 80070f4:	08006475 	.word	0x08006475

080070f8 <ifx_i2c_prl_close>:
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
    LOG_PRL("[IFX-PRL]: Close\n");
    do
    {
        // Presentation Layer must be idle
        if (PRL_STATE_IDLE != p_ctx->prl.state)
 80070f8:	f890 31b0 	ldrb.w	r3, [r0, #432]	; 0x1b0
 80070fc:	2b01      	cmp	r3, #1
 80070fe:	d002      	beq.n	8007106 <ifx_i2c_prl_close+0xe>
    return (return_status);
}

optiga_lib_status_t ifx_i2c_prl_close(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8007100:	f44f 7081 	mov.w	r0, #258	; 0x102
            return_status = IFX_I2C_STACK_SUCCESS;
            break;
        }
    } while (FALSE);
    return (return_status);
}
 8007104:	4770      	bx	lr
    
    return (return_status);
}

optiga_lib_status_t ifx_i2c_prl_close(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8007106:	b510      	push	{r4, lr}
 8007108:	460c      	mov	r4, r1
        if (PRL_STATE_IDLE != p_ctx->prl.state)
        {
            break;
        }
        p_ctx->prl.upper_layer_event_handler = handler;
        if (IFX_I2C_SESSION_CONTEXT_NONE == p_ctx->manage_context_operation)
 800710a:	f890 1032 	ldrb.w	r1, [r0, #50]	; 0x32
        // Presentation Layer must be idle
        if (PRL_STATE_IDLE != p_ctx->prl.state)
        {
            break;
        }
        p_ctx->prl.upper_layer_event_handler = handler;
 800710e:	f8c0 429c 	str.w	r4, [r0, #668]	; 0x29c
        if (IFX_I2C_SESSION_CONTEXT_NONE == p_ctx->manage_context_operation)
 8007112:	2933      	cmp	r1, #51	; 0x33
 8007114:	d014      	beq.n	8007140 <ifx_i2c_prl_close+0x48>
            p_ctx->prl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, 0, 0);
            return_status = IFX_I2C_STACK_SUCCESS;
            break;
        }

        if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) &&
 8007116:	f890 31b2 	ldrb.w	r3, [r0, #434]	; 0x1b2
 800711a:	2b01      	cmp	r3, #1
 800711c:	d002      	beq.n	8007124 <ifx_i2c_prl_close+0x2c>
    return (return_status);
}

optiga_lib_status_t ifx_i2c_prl_close(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 800711e:	f44f 7081 	mov.w	r0, #258	; 0x102
 8007122:	bd10      	pop	{r4, pc}
            p_ctx->prl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, 0, 0);
            return_status = IFX_I2C_STACK_SUCCESS;
            break;
        }

        if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) &&
 8007124:	2922      	cmp	r1, #34	; 0x22
 8007126:	d1fa      	bne.n	800711e <ifx_i2c_prl_close+0x26>
            (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation))
        {
            p_ctx->prl.state = PRL_STATE_MANAGE_CONTEXT;
 8007128:	2108      	movs	r1, #8
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_TX_STATE;
 800712a:	f880 31b3 	strb.w	r3, [r0, #435]	; 0x1b3
        }

        if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) &&
            (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation))
        {
            p_ctx->prl.state = PRL_STATE_MANAGE_CONTEXT;
 800712e:	f880 11b0 	strb.w	r1, [r0, #432]	; 0x1b0
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_TX_STATE;
            ifx_i2c_prl_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, p_ctx->prl.prl_txrx_buffer, 1);
 8007132:	f500 7207 	add.w	r2, r0, #540	; 0x21c
 8007136:	2100      	movs	r1, #0
 8007138:	f7ff f99c 	bl	8006474 <ifx_i2c_prl_event_handler>
            return_status = IFX_I2C_STACK_SUCCESS;
 800713c:	2000      	movs	r0, #0
            break;
        }
    } while (FALSE);
    return (return_status);
}
 800713e:	bd10      	pop	{r4, pc}
            break;
        }
        p_ctx->prl.upper_layer_event_handler = handler;
        if (IFX_I2C_SESSION_CONTEXT_NONE == p_ctx->manage_context_operation)
        {
            p_ctx->prl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, 0, 0);
 8007140:	2100      	movs	r1, #0
 8007142:	460a      	mov	r2, r1
 8007144:	460b      	mov	r3, r1
 8007146:	47a0      	blx	r4
            return_status = IFX_I2C_STACK_SUCCESS;
 8007148:	2000      	movs	r0, #0
            break;
 800714a:	bd10      	pop	{r4, pc}

0800714c <ifx_i2c_prl_transceive>:
    LOG_PRL("[IFX-PRL]: Transceive txlen %d\n", tx_data_len);

    do
    {
        // Check function arguments and presentation Layer must be idle
        if ((NULL == p_tx_data) || (0 == tx_data_len) || (PRL_STATE_IDLE != p_ctx->prl.state))
 800714c:	b3a1      	cbz	r1, 80071b8 <ifx_i2c_prl_transceive+0x6c>
optiga_lib_status_t ifx_i2c_prl_transceive(ifx_i2c_context_t * p_ctx,
                                           uint8_t * p_tx_data,
                                           uint16_t tx_data_len,
                                           uint8_t * p_rx_data,
                                           uint16_t * p_rx_data_len)
{
 800714e:	b570      	push	{r4, r5, r6, lr}
 8007150:	4615      	mov	r5, r2
    LOG_PRL("[IFX-PRL]: Transceive txlen %d\n", tx_data_len);

    do
    {
        // Check function arguments and presentation Layer must be idle
        if ((NULL == p_tx_data) || (0 == tx_data_len) || (PRL_STATE_IDLE != p_ctx->prl.state))
 8007152:	b912      	cbnz	r2, 800715a <ifx_i2c_prl_transceive+0xe>
                                           uint8_t * p_tx_data,
                                           uint16_t tx_data_len,
                                           uint8_t * p_rx_data,
                                           uint16_t * p_rx_data_len)
{
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8007154:	f44f 7081 	mov.w	r0, #258	; 0x102
                                  p_tx_data, tx_data_len);
        return_status = IFX_I2C_STACK_SUCCESS;

    } while (FALSE);
    return (return_status);
}
 8007158:	bd70      	pop	{r4, r5, r6, pc}
    LOG_PRL("[IFX-PRL]: Transceive txlen %d\n", tx_data_len);

    do
    {
        // Check function arguments and presentation Layer must be idle
        if ((NULL == p_tx_data) || (0 == tx_data_len) || (PRL_STATE_IDLE != p_ctx->prl.state))
 800715a:	f890 21b0 	ldrb.w	r2, [r0, #432]	; 0x1b0
 800715e:	2a01      	cmp	r2, #1
 8007160:	d1f8      	bne.n	8007154 <ifx_i2c_prl_transceive+0x8>
        {
            break;
        }

        if ((IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && 
 8007162:	f890 4032 	ldrb.w	r4, [r0, #50]	; 0x32
 8007166:	2c11      	cmp	r4, #17
 8007168:	d029      	beq.n	80071be <ifx_i2c_prl_transceive+0x72>
            p_ctx->prl.state = PRL_STATE_MANAGE_CONTEXT;
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_TX_STATE;
        }
        else
        {
            p_ctx->prl.state = PRL_STATE_START;
 800716a:	2402      	movs	r4, #2
        }
        p_ctx->prl.p_actual_payload = p_tx_data;
        p_ctx->prl.actual_payload_length = tx_data_len;

        if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 800716c:	f890 2030 	ldrb.w	r2, [r0, #48]	; 0x30
 8007170:	f880 41b0 	strb.w	r4, [r0, #432]	; 0x1b0
 8007174:	f002 0203 	and.w	r2, r2, #3
 8007178:	3a02      	subs	r2, #2
 800717a:	2a01      	cmp	r2, #1
        {
            p_ctx->prl.p_recv_payload_buffer = p_rx_data;
        }
        else
        {
            p_ctx->prl.p_recv_payload_buffer = &p_rx_data[PRL_PLAIN_TEST_OFFSET];
 800717c:	bf88      	it	hi
 800717e:	3304      	addhi	r3, #4
        }
        p_ctx->prl.p_recv_payload_buffer_length = p_rx_data_len;
        p_ctx->prl.data_retransmit_counter = 0;
 8007180:	2400      	movs	r4, #0
 8007182:	f8c0 31c8 	str.w	r3, [r0, #456]	; 0x1c8
        p_ctx->prl.trans_repeat_status = FALSE;
        p_ctx->prl.decryption_failure_counter = 0;
        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
        p_ctx->prl.alert_type = PRL_DEFAULT_ALERT;
 8007186:	2611      	movs	r6, #17
        }
        else
        {
            p_ctx->prl.p_recv_payload_buffer = &p_rx_data[PRL_PLAIN_TEST_OFFSET];
        }
        p_ctx->prl.p_recv_payload_buffer_length = p_rx_data_len;
 8007188:	9b04      	ldr	r3, [sp, #16]
        }
        else
        {
            p_ctx->prl.state = PRL_STATE_START;
        }
        p_ctx->prl.p_actual_payload = p_tx_data;
 800718a:	f8c0 11c0 	str.w	r1, [r0, #448]	; 0x1c0
        p_ctx->prl.actual_payload_length = tx_data_len;
 800718e:	f8a0 51c4 	strh.w	r5, [r0, #452]	; 0x1c4
        }
        else
        {
            p_ctx->prl.p_recv_payload_buffer = &p_rx_data[PRL_PLAIN_TEST_OFFSET];
        }
        p_ctx->prl.p_recv_payload_buffer_length = p_rx_data_len;
 8007192:	f8c0 31cc 	str.w	r3, [r0, #460]	; 0x1cc
        p_ctx->prl.trans_repeat_status = FALSE;
        p_ctx->prl.decryption_failure_counter = 0;
        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
        p_ctx->prl.alert_type = PRL_DEFAULT_ALERT;

        ifx_i2c_prl_event_handler(p_ctx,
 8007196:	460a      	mov	r2, r1
        else
        {
            p_ctx->prl.p_recv_payload_buffer = &p_rx_data[PRL_PLAIN_TEST_OFFSET];
        }
        p_ctx->prl.p_recv_payload_buffer_length = p_rx_data_len;
        p_ctx->prl.data_retransmit_counter = 0;
 8007198:	f880 4263 	strb.w	r4, [r0, #611]	; 0x263
        p_ctx->prl.trans_repeat_status = FALSE;
 800719c:	f880 42a0 	strb.w	r4, [r0, #672]	; 0x2a0
        p_ctx->prl.decryption_failure_counter = 0;
 80071a0:	f880 4262 	strb.w	r4, [r0, #610]	; 0x262
        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 80071a4:	f8a0 4264 	strh.w	r4, [r0, #612]	; 0x264
        p_ctx->prl.alert_type = PRL_DEFAULT_ALERT;
 80071a8:	f880 61d2 	strb.w	r6, [r0, #466]	; 0x1d2

        ifx_i2c_prl_event_handler(p_ctx,
 80071ac:	462b      	mov	r3, r5
 80071ae:	4621      	mov	r1, r4
 80071b0:	f7ff f960 	bl	8006474 <ifx_i2c_prl_event_handler>
                                  IFX_I2C_STACK_SUCCESS,
                                  p_tx_data, tx_data_len);
        return_status = IFX_I2C_STACK_SUCCESS;
 80071b4:	4620      	mov	r0, r4
 80071b6:	bd70      	pop	{r4, r5, r6, pc}
                                           uint8_t * p_tx_data,
                                           uint16_t tx_data_len,
                                           uint8_t * p_rx_data,
                                           uint16_t * p_rx_data_len)
{
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 80071b8:	f44f 7081 	mov.w	r0, #258	; 0x102
                                  p_tx_data, tx_data_len);
        return_status = IFX_I2C_STACK_SUCCESS;

    } while (FALSE);
    return (return_status);
}
 80071bc:	4770      	bx	lr
        if ((NULL == p_tx_data) || (0 == tx_data_len) || (PRL_STATE_IDLE != p_ctx->prl.state))
        {
            break;
        }

        if ((IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && 
 80071be:	f890 4266 	ldrb.w	r4, [r0, #614]	; 0x266
 80071c2:	2c00      	cmp	r4, #0
 80071c4:	d1d1      	bne.n	800716a <ifx_i2c_prl_transceive+0x1e>
            (PRL_RESTORE_NOT_DONE == p_ctx->prl.restore_context_flag))
        {
            p_ctx->prl.state = PRL_STATE_MANAGE_CONTEXT;
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_TX_STATE;
 80071c6:	f880 21b3 	strb.w	r2, [r0, #435]	; 0x1b3
        }

        if ((IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && 
            (PRL_RESTORE_NOT_DONE == p_ctx->prl.restore_context_flag))
        {
            p_ctx->prl.state = PRL_STATE_MANAGE_CONTEXT;
 80071ca:	2408      	movs	r4, #8
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_TX_STATE;
 80071cc:	e7ce      	b.n	800716c <ifx_i2c_prl_transceive+0x20>
 80071ce:	bf00      	nop

080071d0 <ifx_i2c_dl_event_handler>:
}
_STATIC_H void ifx_i2c_dl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 80071d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            }
            break;
            case TL_STATE_TX:
            {
                // Frame transmission in Data Link layer complete, start receiving frames
                if (0 != (event & IFX_I2C_DL_EVENT_TX_SUCCESS))
 80071d4:	f001 0502 	and.w	r5, r1, #2
}
_STATIC_H void ifx_i2c_dl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 80071d8:	b085      	sub	sp, #20
            }
            break;
            case TL_STATE_RX:
            {
                // Reception of frame from Data Link layer
                if (0 != (event & IFX_I2C_DL_EVENT_RX_SUCCESS))
 80071da:	f001 0b04 	and.w	fp, r1, #4
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
    uint8_t pctr = 0;
    uint8_t chaining = 0;
 80071de:	f04f 0800 	mov.w	r8, #0
}
_STATIC_H void ifx_i2c_dl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 80071e2:	461f      	mov	r7, r3
            }
            break;
            case TL_STATE_TX:
            {
                // Frame transmission in Data Link layer complete, start receiving frames
                if (0 != (event & IFX_I2C_DL_EVENT_TX_SUCCESS))
 80071e4:	b2ab      	uxth	r3, r5
 80071e6:	9301      	str	r3, [sp, #4]
}
_STATIC_H void ifx_i2c_dl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 80071e8:	4604      	mov	r4, r0
 80071ea:	4616      	mov	r6, r2
            }
            break;
            case TL_STATE_RX:
            {
                // Reception of frame from Data Link layer
                if (0 != (event & IFX_I2C_DL_EVENT_RX_SUCCESS))
 80071ec:	fa1f fb8b 	uxth.w	fp, fp
 80071f0:	f001 0301 	and.w	r3, r1, #1
_STATIC_H void ifx_i2c_dl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
    uint8_t pctr = 0;
 80071f4:	4645      	mov	r5, r8
            chaining = pctr & TL_PCTR_CHAIN_MASK;
        }
        // Propagate errors to upper layer
        if (0 != (event & IFX_I2C_DL_EVENT_ERROR))
        {
            p_ctx->tl.state = TL_STATE_ERROR;
 80071f6:	f04f 0906 	mov.w	r9, #6
            p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 80071fa:	f44f 7a81 	mov.w	sl, #258	; 0x102
    uint8_t pctr = 0;
    uint8_t chaining = 0;
    uint8_t exit_machine = TRUE;
    do
    {
        if (NULL != p_data)
 80071fe:	b116      	cbz	r6, 8007206 <ifx_i2c_dl_event_handler+0x36>
        {
            pctr = p_data[0];
 8007200:	7835      	ldrb	r5, [r6, #0]
            chaining = pctr & TL_PCTR_CHAIN_MASK;
 8007202:	f005 0807 	and.w	r8, r5, #7
        }
        // Propagate errors to upper layer
        if (0 != (event & IFX_I2C_DL_EVENT_ERROR))
 8007206:	b11b      	cbz	r3, 8007210 <ifx_i2c_dl_event_handler+0x40>
        {
            p_ctx->tl.state = TL_STATE_ERROR;
 8007208:	f884 9034 	strb.w	r9, [r4, #52]	; 0x34
            p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 800720c:	f8a4 a054 	strh.w	sl, [r4, #84]	; 0x54
        }
        if (0 != data_len)
 8007210:	b13f      	cbz	r7, 8007222 <ifx_i2c_dl_event_handler+0x52>

    pctr_value = (pctr & TL_PCTR_CHANNEL_MASK);
    //lint --e{774} suppress "This value changes based on presentation layer macro"
    if (0 != IFX_I2C_PRESENCE_BIT_CHECK)
    {
        if ((FALSE == p_ctx->tl.initialization_state) && ((TL_CHAINING_NO == (pctr & TL_PCTR_CHAIN_MASK))
 8007212:	f894 2058 	ldrb.w	r2, [r4, #88]	; 0x58
 8007216:	b922      	cbnz	r2, 8007222 <ifx_i2c_dl_event_handler+0x52>
 8007218:	f005 0107 	and.w	r1, r5, #7
 800721c:	2901      	cmp	r1, #1
 800721e:	f240 809c 	bls.w	800735a <ifx_i2c_dl_event_handler+0x18a>
 8007222:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
            {
                p_ctx->tl.state = TL_STATE_ERROR;
                p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
            }
        }
        p_ctx->tl.initialization_state = FALSE;
 8007226:	2100      	movs	r1, #0
        switch (p_ctx->tl.state)
 8007228:	3a01      	subs	r2, #1
            {
                p_ctx->tl.state = TL_STATE_ERROR;
                p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
            }
        }
        p_ctx->tl.initialization_state = FALSE;
 800722a:	f884 1058 	strb.w	r1, [r4, #88]	; 0x58
        switch (p_ctx->tl.state)
 800722e:	2a07      	cmp	r2, #7
 8007230:	f200 80ac 	bhi.w	800738c <ifx_i2c_dl_event_handler+0x1bc>
 8007234:	e8df f002 	tbb	[pc, r2]
 8007238:	38aa5287 	.word	0x38aa5287
 800723c:	04159f2e 	.word	0x04159f2e
            break;
            case TL_STATE_RESEND:
            {
                LOG_TL("[IFX-TL]: Resend Enter\n");
                // In received mode , for wrong pctr with data
                if ((data_len > 1) && (p_ctx->tl.transmission_completed == 1))
 8007240:	2f01      	cmp	r7, #1
 8007242:	d903      	bls.n	800724c <ifx_i2c_dl_event_handler+0x7c>
 8007244:	f894 2053 	ldrb.w	r2, [r4, #83]	; 0x53
 8007248:	2a01      	cmp	r2, #1
 800724a:	d029      	beq.n	80072a0 <ifx_i2c_dl_event_handler+0xd0>
                    LOG_TL("[IFX-TL]: Resend : Send chaining error\n");
                    p_ctx->tl.state = TL_STATE_CHAINING_ERROR;
                    break;
                }
                // Master Resend the packets,Resend only once, otherwise exit with error
                if (0 == (p_ctx->tl.chaining_error_count++))
 800724c:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 8007250:	1c51      	adds	r1, r2, #1
 8007252:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50
 8007256:	2a00      	cmp	r2, #0
 8007258:	f000 80df 	beq.w	800741a <ifx_i2c_dl_event_handler+0x24a>
                        }
                        // Any fragment received before complete transmission is error
                        if (0 != data_len)
                        {
                            LOG_TL("[IFX-TL]: Tx:Data received while Tx\n");
                            p_ctx->tl.state = TL_STATE_ERROR;
 800725c:	f884 9034 	strb.w	r9, [r4, #52]	; 0x34
                            break;
 8007260:	e7cd      	b.n	80071fe <ifx_i2c_dl_event_handler+0x2e>
            break;
            case TL_STATE_CHAINING_ERROR:
            {
                // Send chaining error to slave
                p_ctx->tl.state = TL_STATE_TX;
                if (0 == (p_ctx->tl.master_chaining_error_count++))
 8007262:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
            }
            break;
            case TL_STATE_CHAINING_ERROR:
            {
                // Send chaining error to slave
                p_ctx->tl.state = TL_STATE_TX;
 8007266:	2102      	movs	r1, #2
                if (0 == (p_ctx->tl.master_chaining_error_count++))
 8007268:	1c50      	adds	r0, r2, #1
 800726a:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
            }
            break;
            case TL_STATE_CHAINING_ERROR:
            {
                // Send chaining error to slave
                p_ctx->tl.state = TL_STATE_TX;
 800726e:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
                if (0 == (p_ctx->tl.master_chaining_error_count++))
 8007272:	2a00      	cmp	r2, #0
 8007274:	d1f2      	bne.n	800725c <ifx_i2c_dl_event_handler+0x8c>

_STATIC_H optiga_lib_status_t ifx_i2c_tl_send_chaining_error(ifx_i2c_context_t * p_ctx)
{
    uint16_t tl_fragment_size = 1;
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = 0x07;
 8007276:	2107      	movs	r1, #7
 8007278:	f884 12a7 	strb.w	r1, [r4, #679]	; 0x2a7
    p_ctx->tl.total_recv_length = 0;
 800727c:	87a2      	strh	r2, [r4, #60]	; 0x3c
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size));
 800727e:	4620      	mov	r0, r4
 8007280:	2101      	movs	r1, #1
 8007282:	9302      	str	r3, [sp, #8]
 8007284:	f7fe fd00 	bl	8005c88 <ifx_i2c_dl_send_frame>
                p_ctx->tl.state = TL_STATE_TX;
                if (0 == (p_ctx->tl.master_chaining_error_count++))
                {
                    LOG_TL("[IFX-TL]: Chain error : Sending chain error\n");
                    // Send chaining error only once
                    if (0 != ifx_i2c_tl_send_chaining_error(p_ctx))
 8007288:	9b02      	ldr	r3, [sp, #8]
 800728a:	2800      	cmp	r0, #0
 800728c:	d1e6      	bne.n	800725c <ifx_i2c_dl_event_handler+0x8c>
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
            }
            break;
        }
    } while (TRUE == exit_machine);
}
 800728e:	b005      	add	sp, #20
 8007290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            case TL_STATE_CHAINING:
            {
                LOG_TL("[IFX-TL]: Chain : Chaining mode entered\n");
                // When receiving a starting fragment, fragment length must be max frame size for intermediate and last 
                // frame the buffer should not be empty
                if (data_len != (p_ctx->tl.max_packet_length + 1))
 8007294:	f8b4 2042 	ldrh.w	r2, [r4, #66]	; 0x42
 8007298:	1c51      	adds	r1, r2, #1
 800729a:	428f      	cmp	r7, r1
 800729c:	f000 80ab 	beq.w	80073f6 <ifx_i2c_dl_event_handler+0x226>
                {
                    LOG_TL("[IFX-TL]: Chain : Data len not equal to max frame size\n");
                    p_ctx->tl.state = TL_STATE_CHAINING_ERROR;
 80072a0:	2207      	movs	r2, #7
 80072a2:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
                    break;
 80072a6:	e7aa      	b.n	80071fe <ifx_i2c_dl_event_handler+0x2e>
            }
            break;
            case TL_STATE_RX:
            {
                // Reception of frame from Data Link layer
                if (0 != (event & IFX_I2C_DL_EVENT_RX_SUCCESS))
 80072a8:	f1bb 0f00 	cmp.w	fp, #0
 80072ac:	d0d6      	beq.n	800725c <ifx_i2c_dl_event_handler+0x8c>
                {
                    // Message must contain at least the transport layer header
                    if (data_len < TL_HEADER_SIZE)
 80072ae:	2f00      	cmp	r7, #0
 80072b0:	d0d4      	beq.n	800725c <ifx_i2c_dl_event_handler+0x8c>
                        LOG_TL("[IFX-TL]: Rx : Data received is more than header len\n");
                        p_ctx->tl.state = TL_STATE_ERROR;
                        break;
                    }

                    if (IFX_I2C_STACK_MEM_ERROR == p_ctx->tl.error_event)
 80072b2:	f8b4 2054 	ldrh.w	r2, [r4, #84]	; 0x54
 80072b6:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80072ba:	f000 80f3 	beq.w	80074a4 <ifx_i2c_dl_event_handler+0x2d4>

_STATIC_H optiga_lib_status_t ifx_i2c_tl_check_chaining_error(uint8_t current_chaning,
                                                              uint8_t previous_chaining)
{
    optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
    if (((TL_CHAINING_ERROR == current_chaning) || (TL_CHAINING_NO == current_chaning) ||
 80072be:	f1b8 0f07 	cmp.w	r8, #7
                        exit_machine = FALSE;
                        break;
                    }

                    // If chaining error detected
                    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_tl_check_chaining_error(chaining,p_ctx->tl.previous_chaining))
 80072c2:	f894 2052 	ldrb.w	r2, [r4, #82]	; 0x52

_STATIC_H optiga_lib_status_t ifx_i2c_tl_check_chaining_error(uint8_t current_chaning,
                                                              uint8_t previous_chaining)
{
    optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
    if (((TL_CHAINING_ERROR == current_chaning) || (TL_CHAINING_NO == current_chaning) ||
 80072c6:	d07e      	beq.n	80073c6 <ifx_i2c_dl_event_handler+0x1f6>
 80072c8:	f1b8 0f02 	cmp.w	r8, #2
 80072cc:	d97b      	bls.n	80073c6 <ifx_i2c_dl_event_handler+0x1f6>
 80072ce:	f1b8 0f04 	cmp.w	r8, #4
 80072d2:	d078      	beq.n	80073c6 <ifx_i2c_dl_event_handler+0x1f6>

                    // If chaining error detected
                    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_tl_check_chaining_error(chaining,p_ctx->tl.previous_chaining))
                    {
                        LOG_TL("[IFX-TL]: Rx : Chaining state is not correct\n");
                        p_ctx->tl.state = TL_STATE_RESEND;
 80072d4:	2208      	movs	r2, #8
 80072d6:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
                        break;
 80072da:	e790      	b.n	80071fe <ifx_i2c_dl_event_handler+0x2e>
            }
            break;
            case TL_STATE_TX:
            {
                // Frame transmission in Data Link layer complete, start receiving frames
                if (0 != (event & IFX_I2C_DL_EVENT_TX_SUCCESS))
 80072dc:	9a01      	ldr	r2, [sp, #4]
 80072de:	2a00      	cmp	r2, #0
 80072e0:	d0bc      	beq.n	800725c <ifx_i2c_dl_event_handler+0x8c>
                {
                    if (p_ctx->tl.packet_offset < p_ctx->tl.actual_packet_length)
 80072e2:	f8b4 c040 	ldrh.w	ip, [r4, #64]	; 0x40
 80072e6:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80072e8:	4594      	cmp	ip, r2
 80072ea:	d254      	bcs.n	8007396 <ifx_i2c_dl_event_handler+0x1c6>
                    {
                        // Transmission of one fragment complete, send next fragment
                        LOG_TL("[IFX-TL]: Tx:Fragment sent,now send next\n");
                        // Chaining error from slave
                        if (TL_CHAINING_ERROR == chaining)
 80072ec:	f1b8 0f07 	cmp.w	r8, #7
 80072f0:	d0f0      	beq.n	80072d4 <ifx_i2c_dl_event_handler+0x104>
                            LOG_TL("[IFX-TL]: Tx:Chaining error received while Tx\n");
                            p_ctx->tl.state = TL_STATE_RESEND;
                            break;
                        }
                        // Any fragment received before complete transmission is error
                        if (0 != data_len)
 80072f2:	2f00      	cmp	r7, #0
 80072f4:	d1b2      	bne.n	800725c <ifx_i2c_dl_event_handler+0x8c>

_STATIC_H uint8_t ifx_i2c_tl_calculate_pctr(const ifx_i2c_context_t * p_ctx)
{
    uint8_t pctr;
    uint16_t fragment_size = p_ctx->tl.max_packet_length;
    uint16_t remaining_data = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
 80072f6:	ebcc 0202 	rsb	r2, ip, r2
 80072fa:	b293      	uxth	r3, r2
}
_STATIC_H optiga_lib_status_t ifx_i2c_tl_send_next_fragment(ifx_i2c_context_t * p_ctx)
{
    uint8_t pctr;
    // Calculate size of fragment (last one might be shorter)
    uint16_t tl_fragment_size = p_ctx->tl.max_packet_length;
 80072fc:	f8b4 5042 	ldrh.w	r5, [r4, #66]	; 0x42
{
    uint8_t pctr;
    uint16_t fragment_size = p_ctx->tl.max_packet_length;
    uint16_t remaining_data = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
    // No chain
    if ((0 == p_ctx->tl.packet_offset) && (remaining_data <= fragment_size))
 8007300:	f1bc 0f00 	cmp.w	ip, #0
 8007304:	f000 80ec 	beq.w	80074e0 <ifx_i2c_dl_event_handler+0x310>
    else if ((0 == p_ctx->tl.packet_offset) && (remaining_data > fragment_size))
    {
        pctr = TL_CHAINING_FIRST;
    }
    // Intermediate chain
    else if ((0 != p_ctx->tl.packet_offset) && (remaining_data > fragment_size))
 8007308:	429d      	cmp	r5, r3
 800730a:	bf2c      	ite	cs
 800730c:	200c      	movcs	r0, #12
 800730e:	200a      	movcc	r0, #10
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = (pctr | IFX_I2C_PRESENCE_BIT);
    //copy the data
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
           p_ctx->tl.p_actual_packet + p_ctx->tl.packet_offset,
 8007310:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    {
        tl_fragment_size = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
    }
    // Assign the pctr
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = (pctr | IFX_I2C_PRESENCE_BIT);
 8007312:	f884 02a7 	strb.w	r0, [r4, #679]	; 0x2a7

_STATIC_H uint8_t ifx_i2c_tl_calculate_pctr(const ifx_i2c_context_t * p_ctx)
{
    uint8_t pctr;
    uint16_t fragment_size = p_ctx->tl.max_packet_length;
    uint16_t remaining_data = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
 8007316:	42aa      	cmp	r2, r5
 8007318:	bfb8      	it	lt
 800731a:	461d      	movlt	r5, r3
    // Assign the pctr
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = (pctr | IFX_I2C_PRESENCE_BIT);
    //copy the data
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
 800731c:	4461      	add	r1, ip
 800731e:	462a      	mov	r2, r5
 8007320:	f504 702a 	add.w	r0, r4, #680	; 0x2a8
 8007324:	f8cd c004 	str.w	ip, [sp, #4]
 8007328:	f005 f93c 	bl	800c5a4 <memcpy>
           p_ctx->tl.p_actual_packet + p_ctx->tl.packet_offset,
           tl_fragment_size);
    p_ctx->tl.packet_offset += tl_fragment_size;
 800732c:	f8dd c004 	ldr.w	ip, [sp, #4]
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size + 1));
 8007330:	1c69      	adds	r1, r5, #1
    //copy the data
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
           p_ctx->tl.p_actual_packet + p_ctx->tl.packet_offset,
           tl_fragment_size);
    p_ctx->tl.packet_offset += tl_fragment_size;
 8007332:	44ac      	add	ip, r5
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size + 1));
 8007334:	b289      	uxth	r1, r1
 8007336:	4620      	mov	r0, r4
    //copy the data
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
           p_ctx->tl.p_actual_packet + p_ctx->tl.packet_offset,
           tl_fragment_size);
    p_ctx->tl.packet_offset += tl_fragment_size;
 8007338:	f8a4 c040 	strh.w	ip, [r4, #64]	; 0x40
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
            }
            break;
        }
    } while (TRUE == exit_machine);
}
 800733c:	b005      	add	sp, #20
 800733e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
           p_ctx->tl.p_actual_packet + p_ctx->tl.packet_offset,
           tl_fragment_size);
    p_ctx->tl.packet_offset += tl_fragment_size;
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size + 1));
 8007342:	f7fe bca1 	b.w	8005c88 <ifx_i2c_dl_send_frame>
        switch (p_ctx->tl.state)
        {
            case TL_STATE_IDLE:
            {
                exit_machine = FALSE;
                p_ctx->tl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, 0, 0);
 8007346:	2100      	movs	r1, #0
 8007348:	6de5      	ldr	r5, [r4, #92]	; 0x5c
 800734a:	460a      	mov	r2, r1
 800734c:	460b      	mov	r3, r1
            default:
            {
                LOG_TL("[IFX-TL]: Exit from default case\n");
                p_ctx->tl.state = TL_STATE_IDLE;
                exit_machine = FALSE;
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
 800734e:	4620      	mov	r0, r4
 8007350:	46ac      	mov	ip, r5
            }
            break;
        }
    } while (TRUE == exit_machine);
}
 8007352:	b005      	add	sp, #20
 8007354:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            default:
            {
                LOG_TL("[IFX-TL]: Exit from default case\n");
                p_ctx->tl.state = TL_STATE_IDLE;
                exit_machine = FALSE;
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
 8007358:	4760      	bx	ip
    if (0 != IFX_I2C_PRESENCE_BIT_CHECK)
    {
        if ((FALSE == p_ctx->tl.initialization_state) && ((TL_CHAINING_NO == (pctr & TL_PCTR_CHAIN_MASK))
            || (TL_CHAINING_FIRST == (pctr & TL_PCTR_CHAIN_MASK))))
        {
            if (IFX_I2C_PRESENCE_BIT_CHECK != pctr_value)
 800735a:	f005 01f8 	and.w	r1, r5, #248	; 0xf8
 800735e:	2908      	cmp	r1, #8
 8007360:	f43f af5f 	beq.w	8007222 <ifx_i2c_dl_event_handler+0x52>
        }
        if (0 != data_len)
        {
            if (0 != (presence_bit_check(p_ctx,pctr)))
            {
                p_ctx->tl.state = TL_STATE_ERROR;
 8007364:	2006      	movs	r0, #6
                p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 8007366:	f44f 7181 	mov.w	r1, #258	; 0x102
            }
        }
        p_ctx->tl.initialization_state = FALSE;
 800736a:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
        }
        if (0 != data_len)
        {
            if (0 != (presence_bit_check(p_ctx,pctr)))
            {
                p_ctx->tl.state = TL_STATE_ERROR;
 800736e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
                p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 8007372:	f8a4 1054 	strh.w	r1, [r4, #84]	; 0x54
            break;
            case TL_STATE_ERROR:
            {
                LOG_TL("[IFX-TL]: Error\n");
                exit_machine = FALSE;
                if ((0 != (event & IFX_I2C_DL_EVENT_ERROR)) || (0 != data_len))
 8007376:	b903      	cbnz	r3, 800737a <ifx_i2c_dl_event_handler+0x1aa>
 8007378:	b117      	cbz	r7, 8007380 <ifx_i2c_dl_event_handler+0x1b0>
                {
                    p_ctx->tl.state = TL_STATE_IDLE;
 800737a:	2301      	movs	r3, #1
 800737c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
                }
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
 8007380:	2200      	movs	r2, #0
            default:
            {
                LOG_TL("[IFX-TL]: Exit from default case\n");
                p_ctx->tl.state = TL_STATE_IDLE;
                exit_machine = FALSE;
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
 8007382:	4613      	mov	r3, r2
 8007384:	6de5      	ldr	r5, [r4, #92]	; 0x5c
 8007386:	f8b4 1054 	ldrh.w	r1, [r4, #84]	; 0x54
 800738a:	e7e0      	b.n	800734e <ifx_i2c_dl_event_handler+0x17e>
            }
            break;
            default:
            {
                LOG_TL("[IFX-TL]: Exit from default case\n");
                p_ctx->tl.state = TL_STATE_IDLE;
 800738c:	2301      	movs	r3, #1
                exit_machine = FALSE;
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
 800738e:	2200      	movs	r2, #0
            }
            break;
            default:
            {
                LOG_TL("[IFX-TL]: Exit from default case\n");
                p_ctx->tl.state = TL_STATE_IDLE;
 8007390:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8007394:	e7f5      	b.n	8007382 <ifx_i2c_dl_event_handler+0x1b2>
                    else
                    {
                        // Transmission of all fragments complete, start receiving fragments
                        LOG_TL("[IFX-TL]: Tx:All fragment sent\n");
                        p_ctx->tl.state = TL_STATE_RX;
                        p_ctx->tl.total_recv_length = 0;
 8007396:	2200      	movs	r2, #0
                    }
                    else
                    {
                        // Transmission of all fragments complete, start receiving fragments
                        LOG_TL("[IFX-TL]: Tx:All fragment sent\n");
                        p_ctx->tl.state = TL_STATE_RX;
 8007398:	2004      	movs	r0, #4
                        p_ctx->tl.total_recv_length = 0;
                        p_ctx->tl.previous_chaining = TL_CHAINING_NO;
                        p_ctx->tl.transmission_completed = 1;
 800739a:	2101      	movs	r1, #1
                    }
                    else
                    {
                        // Transmission of all fragments complete, start receiving fragments
                        LOG_TL("[IFX-TL]: Tx:All fragment sent\n");
                        p_ctx->tl.state = TL_STATE_RX;
 800739c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
                        p_ctx->tl.total_recv_length = 0;
 80073a0:	87a2      	strh	r2, [r4, #60]	; 0x3c
                        p_ctx->tl.previous_chaining = TL_CHAINING_NO;
 80073a2:	f884 2052 	strb.w	r2, [r4, #82]	; 0x52
                        p_ctx->tl.transmission_completed = 1;
 80073a6:	f884 1053 	strb.w	r1, [r4, #83]	; 0x53
                        // if data is received after sending last frame
                        if (!(event & IFX_I2C_DL_EVENT_RX_SUCCESS))
 80073aa:	f1bb 0f00 	cmp.w	fp, #0
 80073ae:	f47f af26 	bne.w	80071fe <ifx_i2c_dl_event_handler+0x2e>
                        {
                            LOG_TL("[IFX-TL]: Tx:Data already received after Tx\n");
                            // Received CTRL frame, trigger reception in Data Link layer
                            if (0 != ifx_i2c_dl_receive_frame(p_ctx))
 80073b2:	4620      	mov	r0, r4
 80073b4:	f7fe fcc2 	bl	8005d3c <ifx_i2c_dl_receive_frame>
 80073b8:	2800      	cmp	r0, #0
 80073ba:	f43f af68 	beq.w	800728e <ifx_i2c_dl_event_handler+0xbe>
                            {
                                LOG_TL("[IFX-TL]: Tx:RX Received CTRL frame fail -> Inform UL\n");
                                p_ctx->tl.state = TL_STATE_ERROR;
 80073be:	2306      	movs	r3, #6
 80073c0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80073c4:	e763      	b.n	800728e <ifx_i2c_dl_event_handler+0xbe>
    optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
    if (((TL_CHAINING_ERROR == current_chaning) || (TL_CHAINING_NO == current_chaning) ||
        (TL_CHAINING_LAST == current_chaning) || (TL_CHAINING_INTERMEDIATE == current_chaning) ||
        (TL_CHAINING_FIRST == current_chaning)))
    {
        if ((g_pctr_states_table[current_chaning][0] == previous_chaining) ||
 80073c6:	4956      	ldr	r1, [pc, #344]	; (8007520 <ifx_i2c_dl_event_handler+0x350>)
 80073c8:	f811 1018 	ldrb.w	r1, [r1, r8, lsl #1]
 80073cc:	4291      	cmp	r1, r2
 80073ce:	d006      	beq.n	80073de <ifx_i2c_dl_event_handler+0x20e>
            (g_pctr_states_table[current_chaning][1] == previous_chaining))
 80073d0:	4953      	ldr	r1, [pc, #332]	; (8007520 <ifx_i2c_dl_event_handler+0x350>)
 80073d2:	eb01 0148 	add.w	r1, r1, r8, lsl #1
    optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
    if (((TL_CHAINING_ERROR == current_chaning) || (TL_CHAINING_NO == current_chaning) ||
        (TL_CHAINING_LAST == current_chaning) || (TL_CHAINING_INTERMEDIATE == current_chaning) ||
        (TL_CHAINING_FIRST == current_chaning)))
    {
        if ((g_pctr_states_table[current_chaning][0] == previous_chaining) ||
 80073d6:	7849      	ldrb	r1, [r1, #1]
 80073d8:	4291      	cmp	r1, r2
 80073da:	f47f af7b 	bne.w	80072d4 <ifx_i2c_dl_event_handler+0x104>
                        LOG_TL("[IFX-TL]: Rx : Chaining state is not correct\n");
                        p_ctx->tl.state = TL_STATE_RESEND;
                        break;
                    }

                    p_ctx->tl.previous_chaining = chaining & 0x07;
 80073de:	f884 8052 	strb.w	r8, [r4, #82]	; 0x52
                    if (NULL == p_data)
 80073e2:	2e00      	cmp	r6, #0
 80073e4:	f43f af3a 	beq.w	800725c <ifx_i2c_dl_event_handler+0x8c>
                        p_ctx->tl.state = TL_STATE_ERROR;
                        break;
                    }

                    // No chaining and Last
                    if ((TL_CHAINING_NO == chaining) || (TL_CHAINING_LAST == chaining))
 80073e8:	f018 0c03 	ands.w	ip, r8, #3
 80073ec:	d06a      	beq.n	80074c4 <ifx_i2c_dl_event_handler+0x2f4>
                                                            p_ctx->tl.p_recv_packet_buffer,
                                                            *p_ctx->tl.p_recv_packet_buffer_length);
                    }
                    else
                    {
                        p_ctx->tl.state = TL_STATE_CHAINING;
 80073ee:	2205      	movs	r2, #5
 80073f0:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
 80073f4:	e703      	b.n	80071fe <ifx_i2c_dl_event_handler+0x2e>
                    LOG_TL("[IFX-TL]: Chain : Data len not equal to max frame size\n");
                    p_ctx->tl.state = TL_STATE_CHAINING_ERROR;
                    break;
                }
                // Check for possible receive buffer overflow
                if ((p_ctx->tl.total_recv_length + data_len - 1) > (*p_ctx->tl.p_recv_packet_buffer_length))
 80073f6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80073f8:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 80073fa:	f8b1 e000 	ldrh.w	lr, [r1]
 80073fe:	eb07 0c00 	add.w	ip, r7, r0
 8007402:	f10c 31ff 	add.w	r1, ip, #4294967295
 8007406:	4571      	cmp	r1, lr
 8007408:	dd33      	ble.n	8007472 <ifx_i2c_dl_event_handler+0x2a2>
                {
                    LOG_TL("[IFX-TL]: Chain : Buffer overflow\n");
                    p_ctx->tl.error_event = IFX_I2C_STACK_MEM_ERROR;
 800740a:	f44f 7182 	mov.w	r1, #260	; 0x104
                    p_ctx->tl.state = TL_STATE_RX;
 800740e:	2204      	movs	r2, #4
                }
                // Check for possible receive buffer overflow
                if ((p_ctx->tl.total_recv_length + data_len - 1) > (*p_ctx->tl.p_recv_packet_buffer_length))
                {
                    LOG_TL("[IFX-TL]: Chain : Buffer overflow\n");
                    p_ctx->tl.error_event = IFX_I2C_STACK_MEM_ERROR;
 8007410:	f8a4 1054 	strh.w	r1, [r4, #84]	; 0x54
                    p_ctx->tl.state = TL_STATE_RX;
 8007414:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
                    break;
 8007418:	e6f1      	b.n	80071fe <ifx_i2c_dl_event_handler+0x2e>
}
_STATIC_H optiga_lib_status_t ifx_i2c_tl_send_next_fragment(ifx_i2c_context_t * p_ctx)
{
    uint8_t pctr;
    // Calculate size of fragment (last one might be shorter)
    uint16_t tl_fragment_size = p_ctx->tl.max_packet_length;
 800741a:	f8b4 c042 	ldrh.w	ip, [r4, #66]	; 0x42
 800741e:	8fe0      	ldrh	r0, [r4, #62]	; 0x3e
    if (TL_STATE_IDLE != p_ctx->tl.state)
    {
        return (IFX_I2C_STACK_ERROR);
    }

    p_ctx->tl.packet_offset = 0;
 8007420:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
    uint16_t fragment_size = p_ctx->tl.max_packet_length;
    uint16_t remaining_data = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
    // No chain
    if ((0 == p_ctx->tl.packet_offset) && (remaining_data <= fragment_size))
    {
        pctr = TL_CHAINING_NO;
 8007424:	4584      	cmp	ip, r0
 8007426:	bf2c      	ite	cs
 8007428:	2100      	movcs	r1, #0
 800742a:	2101      	movcc	r1, #1
{
    uint8_t pctr;
    // Calculate size of fragment (last one might be shorter)
    uint16_t tl_fragment_size = p_ctx->tl.max_packet_length;
    pctr = ifx_i2c_tl_calculate_pctr(p_ctx);
    if ((p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset) < tl_fragment_size)
 800742c:	4584      	cmp	ip, r0
 800742e:	bfa8      	it	ge
 8007430:	4684      	movge	ip, r0
    {
        tl_fragment_size = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
    }
    // Assign the pctr
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = (pctr | IFX_I2C_PRESENCE_BIT);
 8007432:	f041 0108 	orr.w	r1, r1, #8
        return (IFX_I2C_STACK_ERROR);
    }

    p_ctx->tl.packet_offset = 0;
    p_ctx->tl.total_recv_length = 0;
    p_ctx->tl.state = TL_STATE_TX;
 8007436:	2002      	movs	r0, #2
    {
        return (IFX_I2C_STACK_ERROR);
    }

    p_ctx->tl.packet_offset = 0;
    p_ctx->tl.total_recv_length = 0;
 8007438:	87a2      	strh	r2, [r4, #60]	; 0x3c
    {
        tl_fragment_size = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
    }
    // Assign the pctr
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = (pctr | IFX_I2C_PRESENCE_BIT);
 800743a:	f884 12a7 	strb.w	r1, [r4, #679]	; 0x2a7
    //copy the data
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
 800743e:	4662      	mov	r2, ip
        return (IFX_I2C_STACK_ERROR);
    }

    p_ctx->tl.packet_offset = 0;
    p_ctx->tl.total_recv_length = 0;
    p_ctx->tl.state = TL_STATE_TX;
 8007440:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    // Assign the pctr
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = (pctr | IFX_I2C_PRESENCE_BIT);
    //copy the data
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
 8007444:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007446:	9303      	str	r3, [sp, #12]
 8007448:	f504 702a 	add.w	r0, r4, #680	; 0x2a8
 800744c:	f8cd c008 	str.w	ip, [sp, #8]
 8007450:	f005 f8a8 	bl	800c5a4 <memcpy>
           p_ctx->tl.p_actual_packet + p_ctx->tl.packet_offset,
           tl_fragment_size);
    p_ctx->tl.packet_offset += tl_fragment_size;
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size + 1));
 8007454:	f8dd c008 	ldr.w	ip, [sp, #8]
    //copy the data
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
           p_ctx->tl.p_actual_packet + p_ctx->tl.packet_offset,
           tl_fragment_size);
    p_ctx->tl.packet_offset += tl_fragment_size;
 8007458:	f8a4 c040 	strh.w	ip, [r4, #64]	; 0x40
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size + 1));
 800745c:	f10c 0101 	add.w	r1, ip, #1
 8007460:	b289      	uxth	r1, r1
 8007462:	4620      	mov	r0, r4
 8007464:	f7fe fc10 	bl	8005c88 <ifx_i2c_dl_send_frame>
                // Master Resend the packets,Resend only once, otherwise exit with error
                if (0 == (p_ctx->tl.chaining_error_count++))
                {
                    LOG_TL("[IFX-TL]: Resend : Resending\n");
                    p_ctx->tl.state = TL_STATE_IDLE;
                    if (0 != ifx_i2c_tl_resend_packets(p_ctx))
 8007468:	9b03      	ldr	r3, [sp, #12]
 800746a:	2800      	cmp	r0, #0
 800746c:	f47f aef6 	bne.w	800725c <ifx_i2c_dl_event_handler+0x8c>
 8007470:	e70d      	b.n	800728e <ifx_i2c_dl_event_handler+0xbe>
                    LOG_TL("[IFX-TL]: Chain : Buffer overflow\n");
                    p_ctx->tl.error_event = IFX_I2C_STACK_MEM_ERROR;
                    p_ctx->tl.state = TL_STATE_RX;
                    break;
                }
                if (NULL == p_data)
 8007472:	2e00      	cmp	r6, #0
 8007474:	f43f aef2 	beq.w	800725c <ifx_i2c_dl_event_handler+0x8c>
                {
                    p_ctx->tl.state = TL_STATE_ERROR;
                    break;
                }
                // Copy frame payload to transport layer receive buffer
                memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
 8007478:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800747a:	1c71      	adds	r1, r6, #1
 800747c:	4418      	add	r0, r3
 800747e:	f005 f891 	bl	800c5a4 <memcpy>
 8007482:	8fa3      	ldrh	r3, [r4, #60]	; 0x3c
 8007484:	3b01      	subs	r3, #1
                p_ctx->tl.total_recv_length += (data_len - 1);
 8007486:	441f      	add	r7, r3

                p_ctx->tl.previous_chaining = pctr & 0x07;
 8007488:	f005 0507 	and.w	r5, r5, #7
                LOG_TL("[IFX-TL]: Chain : Continue  in receive mode\n");
                p_ctx->tl.state = TL_STATE_RX;
 800748c:	2304      	movs	r3, #4
                }
                // Copy frame payload to transport layer receive buffer
                memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
                p_ctx->tl.total_recv_length += (data_len - 1);

                p_ctx->tl.previous_chaining = pctr & 0x07;
 800748e:	f884 5052 	strb.w	r5, [r4, #82]	; 0x52
                    p_ctx->tl.state = TL_STATE_ERROR;
                    break;
                }
                // Copy frame payload to transport layer receive buffer
                memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
                p_ctx->tl.total_recv_length += (data_len - 1);
 8007492:	87a7      	strh	r7, [r4, #60]	; 0x3c

                p_ctx->tl.previous_chaining = pctr & 0x07;
                LOG_TL("[IFX-TL]: Chain : Continue  in receive mode\n");
                p_ctx->tl.state = TL_STATE_RX;
 8007494:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
                // Continue receiving frames until packet is complete
                if (0 != ifx_i2c_dl_receive_frame(p_ctx))
 8007498:	4620      	mov	r0, r4
 800749a:	f7fe fc4f 	bl	8005d3c <ifx_i2c_dl_receive_frame>
 800749e:	2800      	cmp	r0, #0
 80074a0:	d18d      	bne.n	80073be <ifx_i2c_dl_event_handler+0x1ee>
 80074a2:	e6f4      	b.n	800728e <ifx_i2c_dl_event_handler+0xbe>
                        break;
                    }

                    if (IFX_I2C_STACK_MEM_ERROR == p_ctx->tl.error_event)
                    {
                        if ((TL_CHAINING_LAST == chaining) || (0 != ifx_i2c_dl_receive_frame(p_ctx)))
 80074a4:	f1b8 0f04 	cmp.w	r8, #4
 80074a8:	f43f aed8 	beq.w	800725c <ifx_i2c_dl_event_handler+0x8c>
 80074ac:	4620      	mov	r0, r4
 80074ae:	9302      	str	r3, [sp, #8]
 80074b0:	f7fe fc44 	bl	8005d3c <ifx_i2c_dl_receive_frame>
 80074b4:	9b02      	ldr	r3, [sp, #8]
 80074b6:	2800      	cmp	r0, #0
 80074b8:	f47f aed0 	bne.w	800725c <ifx_i2c_dl_event_handler+0x8c>
                        {
                            p_ctx->tl.state = TL_STATE_ERROR;
                            break;
                        }
                        p_ctx->tl.state = TL_STATE_RX;
 80074bc:	2304      	movs	r3, #4
 80074be:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
                        exit_machine = FALSE;
                        break;
 80074c2:	e6e4      	b.n	800728e <ifx_i2c_dl_event_handler+0xbe>
                    // No chaining and Last
                    if ((TL_CHAINING_NO == chaining) || (TL_CHAINING_LAST == chaining))
                    {
                        LOG_TL("[IFX-TL]: Rx : No chain/Last chain received, Inform UL\n");
                        // Check for possible receive buffer overflow
                        if ((p_ctx->tl.total_recv_length + data_len - 1) > (*p_ctx->tl.p_recv_packet_buffer_length))
 80074c4:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 80074c6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80074c8:	19c2      	adds	r2, r0, r7
 80074ca:	8809      	ldrh	r1, [r1, #0]
 80074cc:	3a01      	subs	r2, #1
 80074ce:	428a      	cmp	r2, r1
 80074d0:	dd0b      	ble.n	80074ea <ifx_i2c_dl_event_handler+0x31a>
                        {
                            LOG_TL("[IFX-TL]: Chain : Buffer overflow\n");
                            p_ctx->tl.error_event = IFX_I2C_STACK_MEM_ERROR;
 80074d2:	f44f 7282 	mov.w	r2, #260	; 0x104
                            p_ctx->tl.state = TL_STATE_ERROR;
 80074d6:	f884 9034 	strb.w	r9, [r4, #52]	; 0x34
                        LOG_TL("[IFX-TL]: Rx : No chain/Last chain received, Inform UL\n");
                        // Check for possible receive buffer overflow
                        if ((p_ctx->tl.total_recv_length + data_len - 1) > (*p_ctx->tl.p_recv_packet_buffer_length))
                        {
                            LOG_TL("[IFX-TL]: Chain : Buffer overflow\n");
                            p_ctx->tl.error_event = IFX_I2C_STACK_MEM_ERROR;
 80074da:	f8a4 2054 	strh.w	r2, [r4, #84]	; 0x54
                            p_ctx->tl.state = TL_STATE_ERROR;
                            break;
 80074de:	e68e      	b.n	80071fe <ifx_i2c_dl_event_handler+0x2e>
 80074e0:	429d      	cmp	r5, r3
 80074e2:	bf34      	ite	cc
 80074e4:	2009      	movcc	r0, #9
 80074e6:	2008      	movcs	r0, #8
 80074e8:	e712      	b.n	8007310 <ifx_i2c_dl_event_handler+0x140>
                        }
                        exit_machine = FALSE;
                        // Copy frame payload to transport layer receive buffer
                        memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
 80074ea:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80074ec:	f8cd c004 	str.w	ip, [sp, #4]
 80074f0:	1c71      	adds	r1, r6, #1
 80074f2:	4418      	add	r0, r3
 80074f4:	1e7a      	subs	r2, r7, #1
 80074f6:	f005 f855 	bl	800c5a4 <memcpy>
 80074fa:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
                        p_ctx->tl.total_recv_length += (data_len - 1);
                        // Inform upper layer that a packet has arrived
                        p_ctx->tl.state = TL_STATE_IDLE;
                        *p_ctx->tl.p_recv_packet_buffer_length = p_ctx->tl.total_recv_length;
                        p_ctx->tl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 80074fc:	6de6      	ldr	r6, [r4, #92]	; 0x5c
 80074fe:	f8dd c004 	ldr.w	ip, [sp, #4]
                        // Copy frame payload to transport layer receive buffer
                        memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
                        p_ctx->tl.total_recv_length += (data_len - 1);
                        // Inform upper layer that a packet has arrived
                        p_ctx->tl.state = TL_STATE_IDLE;
                        *p_ctx->tl.p_recv_packet_buffer_length = p_ctx->tl.total_recv_length;
 8007502:	6ca5      	ldr	r5, [r4, #72]	; 0x48
                        p_ctx->tl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8007504:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8007506:	3801      	subs	r0, #1
                            break;
                        }
                        exit_machine = FALSE;
                        // Copy frame payload to transport layer receive buffer
                        memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
                        p_ctx->tl.total_recv_length += (data_len - 1);
 8007508:	4438      	add	r0, r7
 800750a:	b280      	uxth	r0, r0
                        // Inform upper layer that a packet has arrived
                        p_ctx->tl.state = TL_STATE_IDLE;
 800750c:	2301      	movs	r3, #1
                            break;
                        }
                        exit_machine = FALSE;
                        // Copy frame payload to transport layer receive buffer
                        memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
                        p_ctx->tl.total_recv_length += (data_len - 1);
 800750e:	87a0      	strh	r0, [r4, #60]	; 0x3c
                        // Inform upper layer that a packet has arrived
                        p_ctx->tl.state = TL_STATE_IDLE;
 8007510:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
                        *p_ctx->tl.p_recv_packet_buffer_length = p_ctx->tl.total_recv_length;
                        p_ctx->tl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8007514:	4661      	mov	r1, ip
 8007516:	4603      	mov	r3, r0
                        // Copy frame payload to transport layer receive buffer
                        memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
                        p_ctx->tl.total_recv_length += (data_len - 1);
                        // Inform upper layer that a packet has arrived
                        p_ctx->tl.state = TL_STATE_IDLE;
                        *p_ctx->tl.p_recv_packet_buffer_length = p_ctx->tl.total_recv_length;
 8007518:	8028      	strh	r0, [r5, #0]
                        p_ctx->tl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 800751a:	46b4      	mov	ip, r6
 800751c:	4620      	mov	r0, r4
 800751e:	e718      	b.n	8007352 <ifx_i2c_dl_event_handler+0x182>
 8007520:	0800cad0 	.word	0x0800cad0

08007524 <ifx_i2c_tl_init>:
_STATIC_H uint8_t ifx_i2c_tl_calculate_pctr(const ifx_i2c_context_t * p_ctx);
_STATIC_H optiga_lib_status_t ifx_i2c_tl_check_chaining_error(uint8_t current_chaning, uint8_t previous_chaining);
/// @endcond

optiga_lib_status_t ifx_i2c_tl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8007524:	b538      	push	{r3, r4, r5, lr}
    LOG_TL("[IFX-TL]: Init\n");

    p_ctx->tl.state = TL_STATE_UNINIT;
 8007526:	2300      	movs	r3, #0
_STATIC_H uint8_t ifx_i2c_tl_calculate_pctr(const ifx_i2c_context_t * p_ctx);
_STATIC_H optiga_lib_status_t ifx_i2c_tl_check_chaining_error(uint8_t current_chaning, uint8_t previous_chaining);
/// @endcond

optiga_lib_status_t ifx_i2c_tl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8007528:	460d      	mov	r5, r1
    LOG_TL("[IFX-TL]: Init\n");

    p_ctx->tl.state = TL_STATE_UNINIT;
 800752a:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34

    // Initialize Data Link layer (and register event handler)
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_dl_init(p_ctx, ifx_i2c_dl_event_handler))
 800752e:	4909      	ldr	r1, [pc, #36]	; (8007554 <ifx_i2c_tl_init+0x30>)
_STATIC_H uint8_t ifx_i2c_tl_calculate_pctr(const ifx_i2c_context_t * p_ctx);
_STATIC_H optiga_lib_status_t ifx_i2c_tl_check_chaining_error(uint8_t current_chaning, uint8_t previous_chaining);
/// @endcond

optiga_lib_status_t ifx_i2c_tl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8007530:	4604      	mov	r4, r0
    LOG_TL("[IFX-TL]: Init\n");

    p_ctx->tl.state = TL_STATE_UNINIT;

    // Initialize Data Link layer (and register event handler)
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_dl_init(p_ctx, ifx_i2c_dl_event_handler))
 8007532:	f7fe fb85 	bl	8005c40 <ifx_i2c_dl_init>
 8007536:	b110      	cbz	r0, 800753e <ifx_i2c_tl_init+0x1a>
    {
        return (IFX_I2C_STACK_ERROR);
 8007538:	f44f 7081 	mov.w	r0, #258	; 0x102
    p_ctx->tl.upper_layer_event_handler = handler;
    p_ctx->tl.state = TL_STATE_IDLE;
    p_ctx->tl.max_packet_length = p_ctx->frame_size - (DL_HEADER_SIZE + TL_HEADER_SIZE);

    return (IFX_I2C_STACK_SUCCESS);
}
 800753c:	bd38      	pop	{r3, r4, r5, pc}
        return (IFX_I2C_STACK_ERROR);
    }
    p_ctx->tl.initialization_state = TRUE;
    p_ctx->tl.upper_layer_event_handler = handler;
    p_ctx->tl.state = TL_STATE_IDLE;
    p_ctx->tl.max_packet_length = p_ctx->frame_size - (DL_HEADER_SIZE + TL_HEADER_SIZE);
 800753e:	88a3      	ldrh	r3, [r4, #4]
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_dl_init(p_ctx, ifx_i2c_dl_event_handler))
    {
        return (IFX_I2C_STACK_ERROR);
    }
    p_ctx->tl.initialization_state = TRUE;
    p_ctx->tl.upper_layer_event_handler = handler;
 8007540:	65e5      	str	r5, [r4, #92]	; 0x5c
    // Initialize Data Link layer (and register event handler)
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_dl_init(p_ctx, ifx_i2c_dl_event_handler))
    {
        return (IFX_I2C_STACK_ERROR);
    }
    p_ctx->tl.initialization_state = TRUE;
 8007542:	2201      	movs	r2, #1
    p_ctx->tl.upper_layer_event_handler = handler;
    p_ctx->tl.state = TL_STATE_IDLE;
    p_ctx->tl.max_packet_length = p_ctx->frame_size - (DL_HEADER_SIZE + TL_HEADER_SIZE);
 8007544:	3b06      	subs	r3, #6
    // Initialize Data Link layer (and register event handler)
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_dl_init(p_ctx, ifx_i2c_dl_event_handler))
    {
        return (IFX_I2C_STACK_ERROR);
    }
    p_ctx->tl.initialization_state = TRUE;
 8007546:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
    p_ctx->tl.upper_layer_event_handler = handler;
    p_ctx->tl.state = TL_STATE_IDLE;
 800754a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    p_ctx->tl.max_packet_length = p_ctx->frame_size - (DL_HEADER_SIZE + TL_HEADER_SIZE);
 800754e:	f8a4 3042 	strh.w	r3, [r4, #66]	; 0x42

    return (IFX_I2C_STACK_SUCCESS);
 8007552:	bd38      	pop	{r3, r4, r5, pc}
 8007554:	080071d1 	.word	0x080071d1

08007558 <ifx_i2c_tl_transceive>:
optiga_lib_status_t ifx_i2c_tl_transceive(ifx_i2c_context_t * p_ctx,
                                          uint8_t * p_packet,
                                          uint16_t packet_len,
                                          uint8_t * p_recv_packet,
                                          uint16_t * p_recv_packet_len)
{
 8007558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800755a:	b085      	sub	sp, #20
 800755c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    LOG_TL("[IFX-TL]: Transceive txlen %d\n", packet_len);

    do
    {
        // Check function arguments
        if ((NULL == p_packet) || (0 == packet_len))
 800755e:	b101      	cbz	r1, 8007562 <ifx_i2c_tl_transceive+0xa>
 8007560:	b91a      	cbnz	r2, 800756a <ifx_i2c_tl_transceive+0x12>
        p_ctx->tl.transmission_completed = 0;
        p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
        status = ifx_i2c_tl_send_next_fragment(p_ctx);
    } while (FALSE);
    return (status);
}
 8007562:	f44f 7081 	mov.w	r0, #258	; 0x102
 8007566:	b005      	add	sp, #20
 8007568:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800756a:	4604      	mov	r4, r0
        if ((NULL == p_packet) || (0 == packet_len))
        {
            break;
        }
        // Transport Layer must be idle
        if (TL_STATE_IDLE != p_ctx->tl.state)
 800756c:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8007570:	2801      	cmp	r0, #1
 8007572:	d1f6      	bne.n	8007562 <ifx_i2c_tl_transceive+0xa>
        {
            break;
        }
        p_ctx->tl.state = TL_STATE_TX;
 8007574:	2002      	movs	r0, #2
 8007576:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
 800757a:	9303      	str	r3, [sp, #12]
 800757c:	9202      	str	r2, [sp, #8]
 800757e:	9101      	str	r1, [sp, #4]
        p_ctx->tl.api_start_time = pal_os_timer_get_time_in_milliseconds();
 8007580:	f7fd fca4 	bl	8004ecc <pal_os_timer_get_time_in_milliseconds>
}
_STATIC_H optiga_lib_status_t ifx_i2c_tl_send_next_fragment(ifx_i2c_context_t * p_ctx)
{
    uint8_t pctr;
    // Calculate size of fragment (last one might be shorter)
    uint16_t tl_fragment_size = p_ctx->tl.max_packet_length;
 8007584:	f8b4 6042 	ldrh.w	r6, [r4, #66]	; 0x42
    uint16_t fragment_size = p_ctx->tl.max_packet_length;
    uint16_t remaining_data = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
    // No chain
    if ((0 == p_ctx->tl.packet_offset) && (remaining_data <= fragment_size))
    {
        pctr = TL_CHAINING_NO;
 8007588:	9a02      	ldr	r2, [sp, #8]
        {
            break;
        }
        p_ctx->tl.state = TL_STATE_TX;
        p_ctx->tl.api_start_time = pal_os_timer_get_time_in_milliseconds();
        p_ctx->tl.p_actual_packet = p_packet;
 800758a:	9901      	ldr	r1, [sp, #4]
        if (TL_STATE_IDLE != p_ctx->tl.state)
        {
            break;
        }
        p_ctx->tl.state = TL_STATE_TX;
        p_ctx->tl.api_start_time = pal_os_timer_get_time_in_milliseconds();
 800758c:	64e0      	str	r0, [r4, #76]	; 0x4c
    uint16_t fragment_size = p_ctx->tl.max_packet_length;
    uint16_t remaining_data = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
    // No chain
    if ((0 == p_ctx->tl.packet_offset) && (remaining_data <= fragment_size))
    {
        pctr = TL_CHAINING_NO;
 800758e:	42b2      	cmp	r2, r6
 8007590:	bf94      	ite	ls
 8007592:	2700      	movls	r7, #0
 8007594:	2701      	movhi	r7, #1
{
    uint8_t pctr;
    // Calculate size of fragment (last one might be shorter)
    uint16_t tl_fragment_size = p_ctx->tl.max_packet_length;
    pctr = ifx_i2c_tl_calculate_pctr(p_ctx);
    if ((p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset) < tl_fragment_size)
 8007596:	4296      	cmp	r6, r2
        }
        p_ctx->tl.state = TL_STATE_TX;
        p_ctx->tl.api_start_time = pal_os_timer_get_time_in_milliseconds();
        p_ctx->tl.p_actual_packet = p_packet;
        p_ctx->tl.actual_packet_length = packet_len;
        p_ctx->tl.packet_offset = 0;
 8007598:	f04f 0000 	mov.w	r0, #0
{
    uint8_t pctr;
    // Calculate size of fragment (last one might be shorter)
    uint16_t tl_fragment_size = p_ctx->tl.max_packet_length;
    pctr = ifx_i2c_tl_calculate_pctr(p_ctx);
    if ((p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset) < tl_fragment_size)
 800759c:	bfa8      	it	ge
 800759e:	4616      	movge	r6, r2
        p_ctx->tl.p_recv_packet_buffer_length = p_recv_packet_len;
        p_ctx->tl.total_recv_length = 0;
        p_ctx->tl.chaining_error_count = 0;
        p_ctx->tl.master_chaining_error_count = 0;
        p_ctx->tl.transmission_completed = 0;
        p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 80075a0:	f44f 7e81 	mov.w	lr, #258	; 0x102
        p_ctx->tl.state = TL_STATE_TX;
        p_ctx->tl.api_start_time = pal_os_timer_get_time_in_milliseconds();
        p_ctx->tl.p_actual_packet = p_packet;
        p_ctx->tl.actual_packet_length = packet_len;
        p_ctx->tl.packet_offset = 0;
        p_ctx->tl.p_recv_packet_buffer = p_recv_packet;
 80075a4:	9b03      	ldr	r3, [sp, #12]
        {
            break;
        }
        p_ctx->tl.state = TL_STATE_TX;
        p_ctx->tl.api_start_time = pal_os_timer_get_time_in_milliseconds();
        p_ctx->tl.p_actual_packet = p_packet;
 80075a6:	63a1      	str	r1, [r4, #56]	; 0x38
    {
        tl_fragment_size = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
    }
    // Assign the pctr
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = (pctr | IFX_I2C_PRESENCE_BIT);
 80075a8:	f047 0708 	orr.w	r7, r7, #8
            break;
        }
        p_ctx->tl.state = TL_STATE_TX;
        p_ctx->tl.api_start_time = pal_os_timer_get_time_in_milliseconds();
        p_ctx->tl.p_actual_packet = p_packet;
        p_ctx->tl.actual_packet_length = packet_len;
 80075ac:	87e2      	strh	r2, [r4, #62]	; 0x3e
        p_ctx->tl.packet_offset = 0;
 80075ae:	f8a4 0040 	strh.w	r0, [r4, #64]	; 0x40
        p_ctx->tl.p_recv_packet_buffer = p_recv_packet;
        p_ctx->tl.p_recv_packet_buffer_length = p_recv_packet_len;
        p_ctx->tl.total_recv_length = 0;
 80075b2:	87a0      	strh	r0, [r4, #60]	; 0x3c
        p_ctx->tl.chaining_error_count = 0;
 80075b4:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
        p_ctx->tl.master_chaining_error_count = 0;
 80075b8:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
        p_ctx->tl.transmission_completed = 0;
 80075bc:	f884 0053 	strb.w	r0, [r4, #83]	; 0x53
        p_ctx->tl.state = TL_STATE_TX;
        p_ctx->tl.api_start_time = pal_os_timer_get_time_in_milliseconds();
        p_ctx->tl.p_actual_packet = p_packet;
        p_ctx->tl.actual_packet_length = packet_len;
        p_ctx->tl.packet_offset = 0;
        p_ctx->tl.p_recv_packet_buffer = p_recv_packet;
 80075c0:	6463      	str	r3, [r4, #68]	; 0x44
        p_ctx->tl.p_recv_packet_buffer_length = p_recv_packet_len;
 80075c2:	64a5      	str	r5, [r4, #72]	; 0x48
    {
        tl_fragment_size = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
    }
    // Assign the pctr
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = (pctr | IFX_I2C_PRESENCE_BIT);
 80075c4:	f884 72a7 	strb.w	r7, [r4, #679]	; 0x2a7
    //copy the data
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
 80075c8:	4632      	mov	r2, r6
        p_ctx->tl.p_recv_packet_buffer_length = p_recv_packet_len;
        p_ctx->tl.total_recv_length = 0;
        p_ctx->tl.chaining_error_count = 0;
        p_ctx->tl.master_chaining_error_count = 0;
        p_ctx->tl.transmission_completed = 0;
        p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 80075ca:	f8a4 e054 	strh.w	lr, [r4, #84]	; 0x54
    // Assign the pctr
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = (pctr | IFX_I2C_PRESENCE_BIT);
    //copy the data
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
 80075ce:	f504 702a 	add.w	r0, r4, #680	; 0x2a8
 80075d2:	f004 ffe7 	bl	800c5a4 <memcpy>
           p_ctx->tl.p_actual_packet + p_ctx->tl.packet_offset,
           tl_fragment_size);
    p_ctx->tl.packet_offset += tl_fragment_size;
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size + 1));
 80075d6:	1c71      	adds	r1, r6, #1
 80075d8:	b289      	uxth	r1, r1
 80075da:	4620      	mov	r0, r4
    //copy the data
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
           p_ctx->tl.p_actual_packet + p_ctx->tl.packet_offset,
           tl_fragment_size);
    p_ctx->tl.packet_offset += tl_fragment_size;
 80075dc:	f8a4 6040 	strh.w	r6, [r4, #64]	; 0x40
        p_ctx->tl.transmission_completed = 0;
        p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
        status = ifx_i2c_tl_send_next_fragment(p_ctx);
    } while (FALSE);
    return (status);
}
 80075e0:	b005      	add	sp, #20
 80075e2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
           p_ctx->tl.p_actual_packet + p_ctx->tl.packet_offset,
           tl_fragment_size);
    p_ctx->tl.packet_offset += tl_fragment_size;
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size + 1));
 80075e6:	f7fe bb4f 	b.w	8005c88 <ifx_i2c_dl_send_frame>
 80075ea:	bf00      	nop

080075ec <ifx_i2c_event_handler>:
    return (status);
}

//lint --e{818} suppress "This is ignored as upper layer handler function prototype requires this argument"
_STATIC_H void ifx_i2c_event_handler(void * p_upper_layer_ctx, optiga_lib_status_t event)
{
 80075ec:	b510      	push	{r4, lr}
    void * ctx = ((optiga_comms_t * )p_upper_layer_ctx)->p_upper_layer_ctx;
    ((optiga_comms_t * )p_upper_layer_ctx)->upper_layer_handler(ctx, event);
 80075ee:	6883      	ldr	r3, [r0, #8]
    return (status);
}

//lint --e{818} suppress "This is ignored as upper layer handler function prototype requires this argument"
_STATIC_H void ifx_i2c_event_handler(void * p_upper_layer_ctx, optiga_lib_status_t event)
{
 80075f0:	4604      	mov	r4, r0
    void * ctx = ((optiga_comms_t * )p_upper_layer_ctx)->p_upper_layer_ctx;
    ((optiga_comms_t * )p_upper_layer_ctx)->upper_layer_handler(ctx, event);
 80075f2:	6840      	ldr	r0, [r0, #4]
 80075f4:	4798      	blx	r3
    ((optiga_comms_t * )p_upper_layer_ctx)->state = OPTIGA_COMMS_FREE;
 80075f6:	2300      	movs	r3, #0
 80075f8:	7363      	strb	r3, [r4, #13]
 80075fa:	bd10      	pop	{r4, pc}

080075fc <optiga_comms_create>:

_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t *p_ctx);
_STATIC_H void ifx_i2c_event_handler(void* p_ctx, optiga_lib_status_t event);

optiga_comms_t * optiga_comms_create(callback_handler_t callback, void * context)
{
 80075fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    do
    {
        p_optiga_comms = &optiga_comms;

        if (FALSE == p_optiga_comms->instance_init_state)
 80075fe:	4c09      	ldr	r4, [pc, #36]	; (8007624 <optiga_comms_create+0x28>)
 8007600:	7b27      	ldrb	r7, [r4, #12]
 8007602:	b10f      	cbz	r7, 8007608 <optiga_comms_create+0xc>
{
    optiga_comms_t * p_optiga_comms = NULL;

    do
    {
        p_optiga_comms = &optiga_comms;
 8007604:	4620      	mov	r0, r4
 8007606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007608:	460d      	mov	r5, r1
 800760a:	4606      	mov	r6, r0

        if (FALSE == p_optiga_comms->instance_init_state)
        {
#ifdef OPTIGA_PAL_INIT_ENABLED
            if (PAL_STATUS_SUCCESS != pal_init())
 800760c:	f7fd f908 	bl	8004820 <pal_init>
 8007610:	b928      	cbnz	r0, 800761e <optiga_comms_create+0x22>
                break;
            }
#endif
            p_optiga_comms->upper_layer_handler = callback;
            p_optiga_comms->p_upper_layer_ctx = context;
            p_optiga_comms->instance_init_state = TRUE;
 8007612:	2301      	movs	r3, #1
 8007614:	7323      	strb	r3, [r4, #12]
            {
                p_optiga_comms = NULL;
                break;
            }
#endif
            p_optiga_comms->upper_layer_handler = callback;
 8007616:	60a6      	str	r6, [r4, #8]
            p_optiga_comms->p_upper_layer_ctx = context;
 8007618:	6065      	str	r5, [r4, #4]
{
    optiga_comms_t * p_optiga_comms = NULL;

    do
    {
        p_optiga_comms = &optiga_comms;
 800761a:	4620      	mov	r0, r4
 800761c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (FALSE == p_optiga_comms->instance_init_state)
        {
#ifdef OPTIGA_PAL_INIT_ENABLED
            if (PAL_STATUS_SUCCESS != pal_init())
            {
                p_optiga_comms = NULL;
 800761e:	4638      	mov	r0, r7
            p_optiga_comms->p_upper_layer_ctx = context;
            p_optiga_comms->instance_init_state = TRUE;
        }
    } while (FALSE);
    return (p_optiga_comms);
}
 8007620:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007622:	bf00      	nop
 8007624:	1ffed6ec 	.word	0x1ffed6ec

08007628 <optiga_comms_set_callback_context>:
    return (0);
}

optiga_lib_status_t optiga_comms_set_callback_context(optiga_comms_t * p_optiga_comms, void * context)
{
    p_optiga_comms->p_upper_layer_ctx = context;
 8007628:	6041      	str	r1, [r0, #4]
    return (0);
}
 800762a:	2000      	movs	r0, #0
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop

08007630 <optiga_comms_open>:

/// @cond hidden
_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t * p_ctx)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
    if ((NULL != p_ctx) && (OPTIGA_COMMS_INUSE != p_ctx->state))
 8007630:	b1c0      	cbz	r0, 8007664 <optiga_comms_open+0x34>
 8007632:	7b43      	ldrb	r3, [r0, #13]
 8007634:	2b01      	cmp	r3, #1
 8007636:	d015      	beq.n	8007664 <optiga_comms_open+0x34>


/// @endcond

optiga_lib_status_t optiga_comms_open(optiga_comms_t * p_ctx)
{
 8007638:	b510      	push	{r4, lr}
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 800763a:	6803      	ldr	r3, [r0, #0]
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 800763c:	4a0b      	ldr	r2, [pc, #44]	; (800766c <optiga_comms_open+0x3c>)
_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t * p_ctx)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
    if ((NULL != p_ctx) && (OPTIGA_COMMS_INUSE != p_ctx->state))
    {
        p_ctx->state = OPTIGA_COMMS_INUSE;
 800763e:	2101      	movs	r1, #1
 8007640:	7341      	strb	r1, [r0, #13]
optiga_lib_status_t optiga_comms_open(optiga_comms_t * p_ctx)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 8007642:	61d8      	str	r0, [r3, #28]
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 8007644:	619a      	str	r2, [r3, #24]
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 8007646:	7c02      	ldrb	r2, [r0, #16]
 8007648:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 800764c:	4604      	mov	r4, r0
#endif
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->pal_os_event_ctx = p_ctx->p_pal_os_event_ctx;
 800764e:	6800      	ldr	r0, [r0, #0]
 8007650:	6963      	ldr	r3, [r4, #20]
 8007652:	f8c0 34d0 	str.w	r3, [r0, #1232]	; 0x4d0

        status = ifx_i2c_open((ifx_i2c_context_t * )(p_ctx->p_comms_ctx));
 8007656:	f7fd ffbf 	bl	80055d8 <ifx_i2c_open>
        if (IFX_I2C_STACK_SUCCESS != status)
 800765a:	b110      	cbz	r0, 8007662 <optiga_comms_open+0x32>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 800765c:	2300      	movs	r3, #0
 800765e:	7363      	strb	r3, [r4, #13]
 8007660:	bd10      	pop	{r4, pc}
        }
    }
    return (status);
}
 8007662:	bd10      	pop	{r4, pc}

/// @endcond

optiga_lib_status_t optiga_comms_open(optiga_comms_t * p_ctx)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 8007664:	f44f 7081 	mov.w	r0, #258	; 0x102
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop
 800766c:	080075ed 	.word	0x080075ed

08007670 <optiga_comms_transceive>:

/// @cond hidden
_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t * p_ctx)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
    if ((NULL != p_ctx) && (OPTIGA_COMMS_INUSE != p_ctx->state))
 8007670:	b320      	cbz	r0, 80076bc <optiga_comms_transceive+0x4c>
optiga_lib_status_t optiga_comms_transceive(optiga_comms_t * p_ctx,
                                            const uint8_t * p_tx_data,
                                            uint16_t tx_data_length,
                                            uint8_t * p_rx_data,
                                            uint16_t * p_rx_data_len)
{
 8007672:	b570      	push	{r4, r5, r6, lr}

/// @cond hidden
_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t * p_ctx)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
    if ((NULL != p_ctx) && (OPTIGA_COMMS_INUSE != p_ctx->state))
 8007674:	7b44      	ldrb	r4, [r0, #13]
 8007676:	2c01      	cmp	r4, #1
optiga_lib_status_t optiga_comms_transceive(optiga_comms_t * p_ctx,
                                            const uint8_t * p_tx_data,
                                            uint16_t tx_data_length,
                                            uint8_t * p_rx_data,
                                            uint16_t * p_rx_data_len)
{
 8007678:	b082      	sub	sp, #8

/// @cond hidden
_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t * p_ctx)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
    if ((NULL != p_ctx) && (OPTIGA_COMMS_INUSE != p_ctx->state))
 800767a:	d01b      	beq.n	80076b4 <optiga_comms_transceive+0x44>
 800767c:	4604      	mov	r4, r0
                                            uint16_t * p_rx_data_len)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 800767e:	6800      	ldr	r0, [r0, #0]
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 8007680:	4d10      	ldr	r5, [pc, #64]	; (80076c4 <optiga_comms_transceive+0x54>)
_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t * p_ctx)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
    if ((NULL != p_ctx) && (OPTIGA_COMMS_INUSE != p_ctx->state))
    {
        p_ctx->state = OPTIGA_COMMS_INUSE;
 8007682:	2601      	movs	r6, #1
 8007684:	7366      	strb	r6, [r4, #13]
                                            uint16_t * p_rx_data_len)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 8007686:	61c4      	str	r4, [r0, #28]
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 8007688:	6185      	str	r5, [r0, #24]
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->protection_level = p_ctx->protection_level;
 800768a:	7ba5      	ldrb	r5, [r4, #14]
 800768c:	f880 5030 	strb.w	r5, [r0, #48]	; 0x30
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->protocol_version = p_ctx->protocol_version;
 8007690:	6820      	ldr	r0, [r4, #0]
 8007692:	7be5      	ldrb	r5, [r4, #15]
 8007694:	f880 5031 	strb.w	r5, [r0, #49]	; 0x31
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 8007698:	6820      	ldr	r0, [r4, #0]
 800769a:	7c25      	ldrb	r5, [r4, #16]
 800769c:	f880 5032 	strb.w	r5, [r0, #50]	; 0x32
#endif
        status = (ifx_i2c_transceive((ifx_i2c_context_t * )(p_ctx->p_comms_ctx),
 80076a0:	9d06      	ldr	r5, [sp, #24]
 80076a2:	6820      	ldr	r0, [r4, #0]
 80076a4:	9500      	str	r5, [sp, #0]
 80076a6:	f7fd ffc5 	bl	8005634 <ifx_i2c_transceive>
                                     p_tx_data,
                                     tx_data_length,
                                     p_rx_data,
                                     p_rx_data_len));
        if (IFX_I2C_STACK_SUCCESS != status)
 80076aa:	b108      	cbz	r0, 80076b0 <optiga_comms_transceive+0x40>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 80076ac:	2300      	movs	r3, #0
 80076ae:	7363      	strb	r3, [r4, #13]
        }
    }
    return (status);
}
 80076b0:	b002      	add	sp, #8
 80076b2:	bd70      	pop	{r4, r5, r6, pc}
                                            const uint8_t * p_tx_data,
                                            uint16_t tx_data_length,
                                            uint8_t * p_rx_data,
                                            uint16_t * p_rx_data_len)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 80076b4:	f44f 7081 	mov.w	r0, #258	; 0x102
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
        }
    }
    return (status);
}
 80076b8:	b002      	add	sp, #8
 80076ba:	bd70      	pop	{r4, r5, r6, pc}
                                            const uint8_t * p_tx_data,
                                            uint16_t tx_data_length,
                                            uint8_t * p_rx_data,
                                            uint16_t * p_rx_data_len)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 80076bc:	f44f 7081 	mov.w	r0, #258	; 0x102
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
        }
    }
    return (status);
}
 80076c0:	4770      	bx	lr
 80076c2:	bf00      	nop
 80076c4:	080075ed 	.word	0x080075ed

080076c8 <optiga_comms_close>:

/// @cond hidden
_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t * p_ctx)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
    if ((NULL != p_ctx) && (OPTIGA_COMMS_INUSE != p_ctx->state))
 80076c8:	b1a8      	cbz	r0, 80076f6 <optiga_comms_close+0x2e>
 80076ca:	7b43      	ldrb	r3, [r0, #13]
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d012      	beq.n	80076f6 <optiga_comms_close+0x2e>
    return (status);
}


optiga_lib_status_t optiga_comms_close(optiga_comms_t * p_ctx)
{
 80076d0:	b510      	push	{r4, lr}
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 80076d2:	6803      	ldr	r3, [r0, #0]
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 80076d4:	4a09      	ldr	r2, [pc, #36]	; (80076fc <optiga_comms_close+0x34>)
_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t * p_ctx)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
    if ((NULL != p_ctx) && (OPTIGA_COMMS_INUSE != p_ctx->state))
    {
        p_ctx->state = OPTIGA_COMMS_INUSE;
 80076d6:	2101      	movs	r1, #1
 80076d8:	7341      	strb	r1, [r0, #13]
optiga_lib_status_t optiga_comms_close(optiga_comms_t * p_ctx)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 80076da:	61d8      	str	r0, [r3, #28]
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 80076dc:	619a      	str	r2, [r3, #24]
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 80076de:	7c02      	ldrb	r2, [r0, #16]
 80076e0:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 80076e4:	4604      	mov	r4, r0
#endif
        status = ifx_i2c_close((ifx_i2c_context_t * )(p_ctx->p_comms_ctx));
 80076e6:	6800      	ldr	r0, [r0, #0]
 80076e8:	f7fd ffc2 	bl	8005670 <ifx_i2c_close>
        if (IFX_I2C_STACK_SUCCESS != status)
 80076ec:	b110      	cbz	r0, 80076f4 <optiga_comms_close+0x2c>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 80076ee:	2300      	movs	r3, #0
 80076f0:	7363      	strb	r3, [r4, #13]
 80076f2:	bd10      	pop	{r4, pc}
        }
    }
    return (status);
}
 80076f4:	bd10      	pop	{r4, pc}
}


optiga_lib_status_t optiga_comms_close(optiga_comms_t * p_ctx)
{
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 80076f6:	f44f 7081 	mov.w	r0, #258	; 0x102
 80076fa:	4770      	bx	lr
 80076fc:	080075ed 	.word	0x080075ed

08007700 <optiga_common_set_uint16>:
#include "optiga/common/optiga_lib_types.h"
#include "optiga/common/optiga_lib_common.h"

void optiga_common_set_uint16 (uint8_t * p_output_buffer,uint16_t two_byte_value)
{
    *p_output_buffer = (uint8_t)(two_byte_value>>8);
 8007700:	0a0b      	lsrs	r3, r1, #8
    *(p_output_buffer + 1) = (uint8_t)(two_byte_value);
 8007702:	7041      	strb	r1, [r0, #1]
#include "optiga/common/optiga_lib_types.h"
#include "optiga/common/optiga_lib_common.h"

void optiga_common_set_uint16 (uint8_t * p_output_buffer,uint16_t two_byte_value)
{
    *p_output_buffer = (uint8_t)(two_byte_value>>8);
 8007704:	7003      	strb	r3, [r0, #0]
 8007706:	4770      	bx	lr

08007708 <optiga_common_set_uint32>:
    *(p_output_buffer + 1) = (uint8_t)(two_byte_value);
}

void optiga_common_set_uint32 (uint8_t* p_output_buffer,uint32_t four_byte_value)
{
 8007708:	b410      	push	{r4}
    *(p_output_buffer) = (uint8_t)(four_byte_value>>24);
    *(p_output_buffer + 1) = (uint8_t)(four_byte_value>>16);
 800770a:	0c0a      	lsrs	r2, r1, #16
    *(p_output_buffer + 1) = (uint8_t)(two_byte_value);
}

void optiga_common_set_uint32 (uint8_t* p_output_buffer,uint32_t four_byte_value)
{
    *(p_output_buffer) = (uint8_t)(four_byte_value>>24);
 800770c:	0e0c      	lsrs	r4, r1, #24
    *(p_output_buffer + 1) = (uint8_t)(four_byte_value>>16);
    *(p_output_buffer + 2) = (uint8_t)(four_byte_value>>8);
 800770e:	0a0b      	lsrs	r3, r1, #8
    *(p_output_buffer + 1) = (uint8_t)(two_byte_value);
}

void optiga_common_set_uint32 (uint8_t* p_output_buffer,uint32_t four_byte_value)
{
    *(p_output_buffer) = (uint8_t)(four_byte_value>>24);
 8007710:	7004      	strb	r4, [r0, #0]
    *(p_output_buffer + 1) = (uint8_t)(four_byte_value>>16);
    *(p_output_buffer + 2) = (uint8_t)(four_byte_value>>8);
    *(p_output_buffer + 3) = (uint8_t)(four_byte_value);
 8007712:	70c1      	strb	r1, [r0, #3]
}

void optiga_common_set_uint32 (uint8_t* p_output_buffer,uint32_t four_byte_value)
{
    *(p_output_buffer) = (uint8_t)(four_byte_value>>24);
    *(p_output_buffer + 1) = (uint8_t)(four_byte_value>>16);
 8007714:	7042      	strb	r2, [r0, #1]
    *(p_output_buffer + 2) = (uint8_t)(four_byte_value>>8);
 8007716:	7083      	strb	r3, [r0, #2]
    *(p_output_buffer + 3) = (uint8_t)(four_byte_value);
}
 8007718:	f85d 4b04 	ldr.w	r4, [sp], #4
 800771c:	4770      	bx	lr
 800771e:	bf00      	nop

08007720 <optiga_common_get_uint32>:

uint32_t optiga_common_get_uint32 (const uint8_t* p_input_buffer)
{
    uint32_t four_byte_value;
    four_byte_value = ((uint32_t)(*p_input_buffer))<< 24 | ((uint32_t)(*(p_input_buffer + 1))<< 16 |
 8007720:	7842      	ldrb	r2, [r0, #1]
 8007722:	7803      	ldrb	r3, [r0, #0]
                      ((uint32_t)(*(p_input_buffer + 2)))<< 8 | (uint32_t)(*(p_input_buffer + 3)));
 8007724:	78c1      	ldrb	r1, [r0, #3]
 8007726:	7880      	ldrb	r0, [r0, #2]
}

uint32_t optiga_common_get_uint32 (const uint8_t* p_input_buffer)
{
    uint32_t four_byte_value;
    four_byte_value = ((uint32_t)(*p_input_buffer))<< 24 | ((uint32_t)(*(p_input_buffer + 1))<< 16 |
 8007728:	0412      	lsls	r2, r2, #16
 800772a:	ea42 6303 	orr.w	r3, r2, r3, lsl #24
 800772e:	430b      	orrs	r3, r1
                      ((uint32_t)(*(p_input_buffer + 2)))<< 8 | (uint32_t)(*(p_input_buffer + 3)));

    return (four_byte_value);
}
 8007730:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8007734:	4770      	bx	lr
 8007736:	bf00      	nop

08007738 <optiga_common_get_uint16>:

void optiga_common_get_uint16 (const uint8_t * p_input_buffer,uint16_t* p_two_byte_value)
{
    *p_two_byte_value = (uint16_t)(*p_input_buffer << 8);
 8007738:	7803      	ldrb	r3, [r0, #0]
 800773a:	021b      	lsls	r3, r3, #8
 800773c:	800b      	strh	r3, [r1, #0]
    *p_two_byte_value |= (uint16_t)(*(p_input_buffer+1));
 800773e:	7842      	ldrb	r2, [r0, #1]
 8007740:	4313      	orrs	r3, r2
 8007742:	800b      	strh	r3, [r1, #0]
 8007744:	4770      	bx	lr
 8007746:	bf00      	nop

08007748 <optiga_cmd_queue_scheduler>:
* 4. The arrival time must be the earliest provided
*     a. The request type is lock
*     b. If request type is session, either session is already assigned or atleast session is available for assignment
*/
_STATIC_H void optiga_cmd_queue_scheduler(void * p_optiga)
{
 8007748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800774c:	4602      	mov	r2, r0
                slot_value = p_optiga->optiga_cmd_execution_queue[index].request_type;
            }
            break;
            case OPTIGA_CMD_QUEUE_SLOT_STATE:
            {
                slot_value = p_optiga->optiga_cmd_execution_queue[index].state_of_entry;
 800774e:	f890 0639 	ldrb.w	r0, [r0, #1593]	; 0x639
 8007752:	f892 5645 	ldrb.w	r5, [r2, #1605]	; 0x645
 8007756:	f892 8651 	ldrb.w	r8, [r2, #1617]	; 0x651
 800775a:	f892 c65d 	ldrb.w	ip, [r2, #1629]	; 0x65d
 800775e:	f892 e669 	ldrb.w	lr, [r2, #1641]	; 0x669
 8007762:	f892 4675 	ldrb.w	r4, [r2, #1653]	; 0x675
    uint8_t prefered_index = 0xFF;
    uint8_t overflow_detected = FALSE;

    optiga_context_t * p_optiga_ctx = (optiga_context_t * )p_optiga;

    pal_os_event_t * my_os_event = p_optiga_ctx->p_pal_os_event_ctx;
 8007766:	f8d2 1678 	ldr.w	r1, [r2, #1656]	; 0x678
 800776a:	f1a0 0302 	sub.w	r3, r0, #2
 800776e:	fab3 f383 	clz	r3, r3
 8007772:	095b      	lsrs	r3, r3, #5
            default:
                break;
        }
        if (state_to_check == slot_value)
        {
            count++;
 8007774:	1c5e      	adds	r6, r3, #1
 8007776:	b2f6      	uxtb	r6, r6
 8007778:	2d02      	cmp	r5, #2
 800777a:	bf08      	it	eq
 800777c:	4633      	moveq	r3, r6
 800777e:	1c5e      	adds	r6, r3, #1
 8007780:	b2f6      	uxtb	r6, r6
 8007782:	f1b8 0f02 	cmp.w	r8, #2
 8007786:	bf08      	it	eq
 8007788:	4633      	moveq	r3, r6
 800778a:	1c5e      	adds	r6, r3, #1
 800778c:	b2f6      	uxtb	r6, r6
 800778e:	f1bc 0f02 	cmp.w	ip, #2
 8007792:	bf08      	it	eq
 8007794:	4633      	moveq	r3, r6
 8007796:	1c5e      	adds	r6, r3, #1
 8007798:	b2f6      	uxtb	r6, r6
 800779a:	f1be 0f02 	cmp.w	lr, #2
 800779e:	bf08      	it	eq
 80077a0:	4633      	moveq	r3, r6
 80077a2:	1c5e      	adds	r6, r3, #1
 80077a4:	b2f6      	uxtb	r6, r6
    optiga_context_t * p_optiga_ctx = (optiga_context_t * )p_optiga;

    pal_os_event_t * my_os_event = p_optiga_ctx->p_pal_os_event_ctx;


    if (((0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_REQUEST)) &&
 80077a6:	2c02      	cmp	r4, #2
 80077a8:	bf08      	it	eq
 80077aa:	4633      	moveq	r3, r6
* 4. The arrival time must be the earliest provided
*     a. The request type is lock
*     b. If request type is session, either session is already assigned or atleast session is available for assignment
*/
_STATIC_H void optiga_cmd_queue_scheduler(void * p_optiga)
{
 80077ac:	b085      	sub	sp, #20
    optiga_context_t * p_optiga_ctx = (optiga_context_t * )p_optiga;

    pal_os_event_t * my_os_event = p_optiga_ctx->p_pal_os_event_ctx;


    if (((0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_REQUEST)) &&
 80077ae:	bb1b      	cbnz	r3, 80077f8 <optiga_cmd_queue_scheduler+0xb0>
 80077b0:	f1a0 0308 	sub.w	r3, r0, #8
 80077b4:	fab3 f383 	clz	r3, r3
 80077b8:	095b      	lsrs	r3, r3, #5
            default:
                break;
        }
        if (state_to_check == slot_value)
        {
            count++;
 80077ba:	1c5e      	adds	r6, r3, #1
 80077bc:	b2f6      	uxtb	r6, r6
 80077be:	2d08      	cmp	r5, #8
 80077c0:	bf08      	it	eq
 80077c2:	4633      	moveq	r3, r6
 80077c4:	1c5e      	adds	r6, r3, #1
 80077c6:	b2f6      	uxtb	r6, r6
 80077c8:	f1b8 0f08 	cmp.w	r8, #8
 80077cc:	bf08      	it	eq
 80077ce:	4633      	moveq	r3, r6
 80077d0:	1c5e      	adds	r6, r3, #1
 80077d2:	b2f6      	uxtb	r6, r6
 80077d4:	f1bc 0f08 	cmp.w	ip, #8
 80077d8:	bf08      	it	eq
 80077da:	4633      	moveq	r3, r6
 80077dc:	1c5e      	adds	r6, r3, #1
 80077de:	b2f6      	uxtb	r6, r6
 80077e0:	f1be 0f08 	cmp.w	lr, #8
 80077e4:	bf08      	it	eq
 80077e6:	4633      	moveq	r3, r6
 80077e8:	1c5e      	adds	r6, r3, #1
 80077ea:	b2f6      	uxtb	r6, r6
    optiga_context_t * p_optiga_ctx = (optiga_context_t * )p_optiga;

    pal_os_event_t * my_os_event = p_optiga_ctx->p_pal_os_event_ctx;


    if (((0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_REQUEST)) &&
 80077ec:	2c08      	cmp	r4, #8
 80077ee:	bf08      	it	eq
 80077f0:	4633      	moveq	r3, r6
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	f000 80ed 	beq.w	80079d2 <optiga_cmd_queue_scheduler+0x28a>
 80077f8:	f1a0 0704 	sub.w	r7, r0, #4
 80077fc:	fab7 f787 	clz	r7, r7
 8007800:	097f      	lsrs	r7, r7, #5
            default:
                break;
        }
        if (state_to_check == slot_value)
        {
            count++;
 8007802:	1c7e      	adds	r6, r7, #1
 8007804:	b2f6      	uxtb	r6, r6
 8007806:	2d04      	cmp	r5, #4
 8007808:	bf18      	it	ne
 800780a:	463e      	movne	r6, r7
 800780c:	1c70      	adds	r0, r6, #1
 800780e:	b2c0      	uxtb	r0, r0
 8007810:	f1b8 0f04 	cmp.w	r8, #4
 8007814:	bf14      	ite	ne
 8007816:	4635      	movne	r5, r6
 8007818:	4605      	moveq	r5, r0
 800781a:	1c6b      	adds	r3, r5, #1
 800781c:	b2db      	uxtb	r3, r3
 800781e:	f1bc 0f04 	cmp.w	ip, #4
 8007822:	bf14      	ite	ne
 8007824:	4628      	movne	r0, r5
 8007826:	4618      	moveq	r0, r3
 8007828:	1c43      	adds	r3, r0, #1
 800782a:	b2db      	uxtb	r3, r3
 800782c:	f1be 0f04 	cmp.w	lr, #4
 8007830:	bf18      	it	ne
 8007832:	4603      	movne	r3, r0
 8007834:	1c58      	adds	r0, r3, #1
 8007836:	b2c0      	uxtb	r0, r0

    pal_os_event_t * my_os_event = p_optiga_ctx->p_pal_os_event_ctx;


    if (((0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_REQUEST)) &&
         (0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_RESUME))) ||
 8007838:	2c04      	cmp	r4, #4
 800783a:	bf08      	it	eq
 800783c:	4603      	moveq	r3, r0
 800783e:	2b01      	cmp	r3, #1
 8007840:	f000 8098 	beq.w	8007974 <optiga_cmd_queue_scheduler+0x22c>
        pal_os_event_register_callback_oneshot(my_os_event, optiga_cmd_queue_scheduler,
                                               p_optiga_ctx,OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
    }
    else
    {
        pal_os_event_stop(my_os_event);
 8007844:	4608      	mov	r0, r1
 8007846:	9101      	str	r1, [sp, #4]
 8007848:	4614      	mov	r4, r2
 800784a:	f7fd facd 	bl	8004de8 <pal_os_event_stop>
{
    uint32_t status_check;
    // Consider the array as uin32_t value and check against 0x10101010
    // where 0x10 is value of OPTIGA_CMD_SESSION_ASSIGNED
    status_check = optiga_common_get_uint32(p_optiga->sessions);
    return ((status_check < OPTIGA_CMD_ALL_SESSION_ASSIGNED)? (TRUE):(FALSE));
 800784e:	f8df c230 	ldr.w	ip, [pc, #560]	; 8007a80 <optiga_cmd_queue_scheduler+0x338>
 8007852:	9901      	ldr	r1, [sp, #4]
*     a. The request type is lock
*     b. If request type is session, either session is already assigned or atleast session is available for assignment
*/
_STATIC_H void optiga_cmd_queue_scheduler(void * p_optiga)
{
    uint32_t reference_time_stamp = 0xFFFFFFFF;
 8007854:	f04f 39ff 	mov.w	r9, #4294967295
 8007858:	f04f 0b00 	mov.w	fp, #0
 800785c:	2500      	movs	r5, #0
 800785e:	462a      	mov	r2, r5
 8007860:	4626      	mov	r6, r4
 8007862:	f04f 08ff 	mov.w	r8, #255	; 0xff
_STATIC_H bool_t optiga_cmd_session_available(const optiga_context_t * p_optiga)
{
    uint32_t status_check;
    // Consider the array as uin32_t value and check against 0x10101010
    // where 0x10 is value of OPTIGA_CMD_SESSION_ASSIGNED
    status_check = optiga_common_get_uint32(p_optiga->sessions);
 8007866:	f104 0a08 	add.w	sl, r4, #8
 800786a:	e008      	b.n	800787e <optiga_cmd_queue_scheduler+0x136>

                }
                else
                {
                    // pick only requested queue slot and earliest arrival time
                    if (p_queue_entry->state_of_entry == OPTIGA_CMD_QUEUE_REQUEST)
 800786c:	f896 3639 	ldrb.w	r3, [r6, #1593]	; 0x639
 8007870:	2b02      	cmp	r3, #2
 8007872:	d05f      	beq.n	8007934 <optiga_cmd_queue_scheduler+0x1ec>
 8007874:	3501      	adds	r5, #1
                p_optiga_ctx->last_time_stamp = 0;
                overflow_detected = FALSE;
            }

            // Select optiga command based on rule
            for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS; index++)
 8007876:	2d06      	cmp	r5, #6
 8007878:	f106 060c 	add.w	r6, r6, #12
 800787c:	d067      	beq.n	800794e <optiga_cmd_queue_scheduler+0x206>
            }
            break;
            default:
                break;
        }
        if (state_to_check == slot_value)
 800787e:	f894 0645 	ldrb.w	r0, [r4, #1605]	; 0x645
 8007882:	f894 3639 	ldrb.w	r3, [r4, #1593]	; 0x639
 8007886:	2808      	cmp	r0, #8
_STATIC_H  uint8_t optiga_cmd_queue_get_count_of(const optiga_context_t * p_optiga,
                                                 uint8_t slot_member,
                                                 uint8_t state_to_check)
{
    uint8_t index;
    uint8_t count = 0;
 8007888:	f1a3 0308 	sub.w	r3, r3, #8
            }
            break;
            default:
                break;
        }
        if (state_to_check == slot_value)
 800788c:	f894 0651 	ldrb.w	r0, [r4, #1617]	; 0x651
_STATIC_H  uint8_t optiga_cmd_queue_get_count_of(const optiga_context_t * p_optiga,
                                                 uint8_t slot_member,
                                                 uint8_t state_to_check)
{
    uint8_t index;
    uint8_t count = 0;
 8007890:	fab3 f383 	clz	r3, r3
 8007894:	ea4f 1353 	mov.w	r3, r3, lsr #5
            default:
                break;
        }
        if (state_to_check == slot_value)
        {
            count++;
 8007898:	bf04      	itt	eq
 800789a:	3301      	addeq	r3, #1
 800789c:	b2db      	uxtbeq	r3, r3
            }
            break;
            default:
                break;
        }
        if (state_to_check == slot_value)
 800789e:	2808      	cmp	r0, #8
 80078a0:	f894 065d 	ldrb.w	r0, [r4, #1629]	; 0x65d
        {
            count++;
 80078a4:	bf04      	itt	eq
 80078a6:	3301      	addeq	r3, #1
 80078a8:	b2db      	uxtbeq	r3, r3
            }
            break;
            default:
                break;
        }
        if (state_to_check == slot_value)
 80078aa:	2808      	cmp	r0, #8
 80078ac:	f894 0669 	ldrb.w	r0, [r4, #1641]	; 0x669
        {
            count++;
 80078b0:	bf04      	itt	eq
 80078b2:	3301      	addeq	r3, #1
 80078b4:	b2db      	uxtbeq	r3, r3
            }
            break;
            default:
                break;
        }
        if (state_to_check == slot_value)
 80078b6:	2808      	cmp	r0, #8
 80078b8:	f894 0675 	ldrb.w	r0, [r4, #1653]	; 0x675
        {
            count++;
 80078bc:	bf04      	itt	eq
 80078be:	3301      	addeq	r3, #1
 80078c0:	b2db      	uxtbeq	r3, r3
            }
            break;
            default:
                break;
        }
        if (state_to_check == slot_value)
 80078c2:	2808      	cmp	r0, #8
        {
            count++;
 80078c4:	bf04      	itt	eq
 80078c6:	3301      	addeq	r3, #1
 80078c8:	b2db      	uxtbeq	r3, r3
            for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS; index++)
            {
                p_queue_entry = &(p_optiga_ctx->optiga_cmd_execution_queue[index]);

                // if any slot has acquired strict lock, highest priority is given to it
                if (1 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE , OPTIGA_CMD_QUEUE_RESUME))
 80078ca:	2b01      	cmp	r3, #1
 80078cc:	b2ef      	uxtb	r7, r5
 80078ce:	d1cd      	bne.n	800786c <optiga_cmd_queue_scheduler+0x124>
                {
                    // Select the slot which has acquired strict lock
                    if ((OPTIGA_CMD_QUEUE_RESUME == p_queue_entry->state_of_entry) &&
 80078d0:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80078d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80078d8:	f640 0023 	movw	r0, #2083	; 0x823
 80078dc:	f8b3 3638 	ldrh.w	r3, [r3, #1592]	; 0x638
 80078e0:	4283      	cmp	r3, r0
 80078e2:	d1c7      	bne.n	8007874 <optiga_cmd_queue_scheduler+0x12c>
 80078e4:	3501      	adds	r5, #1
                p_optiga_ctx->last_time_stamp = 0;
                overflow_detected = FALSE;
            }

            // Select optiga command based on rule
            for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS; index++)
 80078e6:	2d06      	cmp	r5, #6
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
                            (OPTIGA_CMD_QUEUE_REQUEST_LOCK == p_queue_entry->request_type) ||
                            (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == p_queue_entry->request_type)))
                        {
                            reference_time_stamp = p_queue_entry->arrival_time;
 80078e8:	f8d6 9634 	ldr.w	r9, [r6, #1588]	; 0x634
 80078ec:	46b8      	mov	r8, r7
 80078ee:	f106 060c 	add.w	r6, r6, #12
                p_optiga_ctx->last_time_stamp = 0;
                overflow_detected = FALSE;
            }

            // Select optiga command based on rule
            for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS; index++)
 80078f2:	d1c4      	bne.n	800787e <optiga_cmd_queue_scheduler+0x136>
        // If slot is identified then go further
        if (0xFF != prefered_index)
        {
            p_queue_entry = &(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index]);
            // assign session
            if ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].request_type) &&
 80078f4:	ea4f 0548 	mov.w	r5, r8, lsl #1
 80078f8:	eb05 0308 	add.w	r3, r5, r8
 80078fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007900:	f893 2638 	ldrb.w	r2, [r3, #1592]	; 0x638
 8007904:	2a22      	cmp	r2, #34	; 0x22
                (OPTIGA_CMD_NO_SESSION_OID == ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid))
 8007906:	f8d3 2630 	ldr.w	r2, [r3, #1584]	; 0x630
        // If slot is identified then go further
        if (0xFF != prefered_index)
        {
            p_queue_entry = &(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index]);
            // assign session
            if ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].request_type) &&
 800790a:	f000 8087 	beq.w	8007a1c <optiga_cmd_queue_scheduler+0x2d4>
 800790e:	6813      	ldr	r3, [r2, #0]
                // Improve : Change the state of the type here. This will reduce 0x0000 check
            }

            // schedule with selected context
            my_os_event = ((optiga_cmd_t *)(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].registered_ctx))->p_optiga->p_pal_os_event_ctx;
            pal_os_event_register_callback_oneshot(my_os_event,
 8007910:	f8d3 0678 	ldr.w	r0, [r3, #1656]	; 0x678
 8007914:	4958      	ldr	r1, [pc, #352]	; (8007a78 <optiga_cmd_queue_scheduler+0x330>)
 8007916:	2332      	movs	r3, #50	; 0x32
 8007918:	f7fd faa0 	bl	8004e5c <pal_os_event_register_callback_oneshot>
                                                   optiga_cmd_event_trigger_execute,
                                                   ((optiga_cmd_t *)(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].registered_ctx)),
                                                   OPTIGA_CMD_SCHEDULER_RUNNING_TIME_MS);
            p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].state_of_entry = OPTIGA_CMD_QUEUE_PROCESSING;
 800791c:	eb05 0308 	add.w	r3, r5, r8
 8007920:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007924:	2204      	movs	r2, #4
 8007926:	f883 2639 	strb.w	r2, [r3, #1593]	; 0x639
            p_optiga_ctx->last_time_stamp = reference_time_stamp;
 800792a:	f8c4 967c 	str.w	r9, [r4, #1660]	; 0x67c
        {
            pal_os_event_register_callback_oneshot( my_os_event, optiga_cmd_queue_scheduler,
                                                    p_optiga_ctx,OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
        }
    }
}
 800792e:	b005      	add	sp, #20
 8007930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                {
                    // pick only requested queue slot and earliest arrival time
                    if (p_queue_entry->state_of_entry == OPTIGA_CMD_QUEUE_REQUEST)
                    {
                        // remember that overflow has occurred in one of the entry
                        if (p_queue_entry->arrival_time < p_optiga_ctx->last_time_stamp)
 8007934:	f8d6 0634 	ldr.w	r0, [r6, #1588]	; 0x634
 8007938:	f8d4 367c 	ldr.w	r3, [r4, #1660]	; 0x67c
 800793c:	4298      	cmp	r0, r3
 800793e:	d20e      	bcs.n	800795e <optiga_cmd_queue_scheduler+0x216>
 8007940:	3501      	adds	r5, #1
                p_optiga_ctx->last_time_stamp = 0;
                overflow_detected = FALSE;
            }

            // Select optiga command based on rule
            for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS; index++)
 8007942:	2d06      	cmp	r5, #6
                    if (p_queue_entry->state_of_entry == OPTIGA_CMD_QUEUE_REQUEST)
                    {
                        // remember that overflow has occurred in one of the entry
                        if (p_queue_entry->arrival_time < p_optiga_ctx->last_time_stamp)
                        {
                            overflow_detected = TRUE;
 8007944:	f04f 0201 	mov.w	r2, #1
 8007948:	f106 060c 	add.w	r6, r6, #12
                p_optiga_ctx->last_time_stamp = 0;
                overflow_detected = FALSE;
            }

            // Select optiga command based on rule
            for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS; index++)
 800794c:	d197      	bne.n	800787e <optiga_cmd_queue_scheduler+0x136>
                            prefered_index = index;
                        }
                    }
                }
            }
        } while((0xFF == prefered_index) && (TRUE == overflow_detected));
 800794e:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 8007952:	d1cf      	bne.n	80078f4 <optiga_cmd_queue_scheduler+0x1ac>
 8007954:	2a00      	cmp	r2, #0
 8007956:	d05e      	beq.n	8007a16 <optiga_cmd_queue_scheduler+0x2ce>
        do
        {
            //reset overflow detected flag and the last_time stamp
            if(overflow_detected == TRUE)
            {
                p_optiga_ctx->last_time_stamp = 0;
 8007958:	f8c4 b67c 	str.w	fp, [r4, #1660]	; 0x67c
 800795c:	e77e      	b.n	800785c <optiga_cmd_queue_scheduler+0x114>
                        {
                            overflow_detected = TRUE;
                        }

                        // if lock request or session request and session available(either already assigned or available)
                        if (((p_queue_entry->arrival_time <= reference_time_stamp) && (p_queue_entry->arrival_time >= p_optiga_ctx->last_time_stamp)) &&
 800795e:	4548      	cmp	r0, r9
 8007960:	d888      	bhi.n	8007874 <optiga_cmd_queue_scheduler+0x12c>
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
 8007962:	f896 3638 	ldrb.w	r3, [r6, #1592]	; 0x638
                        {
                            overflow_detected = TRUE;
                        }

                        // if lock request or session request and session available(either already assigned or available)
                        if (((p_queue_entry->arrival_time <= reference_time_stamp) && (p_queue_entry->arrival_time >= p_optiga_ctx->last_time_stamp)) &&
 8007966:	2b22      	cmp	r3, #34	; 0x22
 8007968:	d03c      	beq.n	80079e4 <optiga_cmd_queue_scheduler+0x29c>
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 800796a:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 800796e:	2b21      	cmp	r3, #33	; 0x21
 8007970:	d180      	bne.n	8007874 <optiga_cmd_queue_scheduler+0x12c>
 8007972:	e7b7      	b.n	80078e4 <optiga_cmd_queue_scheduler+0x19c>
 8007974:	f892 6638 	ldrb.w	r6, [r2, #1592]	; 0x638
 8007978:	f892 4644 	ldrb.w	r4, [r2, #1604]	; 0x644
 800797c:	f892 0650 	ldrb.w	r0, [r2, #1616]	; 0x650
 8007980:	f892 e65c 	ldrb.w	lr, [r2, #1628]	; 0x65c
 8007984:	f892 3668 	ldrb.w	r3, [r2, #1640]	; 0x668
 8007988:	f892 7674 	ldrb.w	r7, [r2, #1652]	; 0x674
 800798c:	f1a6 0623 	sub.w	r6, r6, #35	; 0x23
 8007990:	fab6 f686 	clz	r6, r6
 8007994:	0976      	lsrs	r6, r6, #5
            default:
                break;
        }
        if (state_to_check == slot_value)
        {
            count++;
 8007996:	1c75      	adds	r5, r6, #1
 8007998:	b2ed      	uxtb	r5, r5
 800799a:	2c23      	cmp	r4, #35	; 0x23
 800799c:	bf18      	it	ne
 800799e:	4635      	movne	r5, r6
 80079a0:	1c6c      	adds	r4, r5, #1
 80079a2:	b2e4      	uxtb	r4, r4
 80079a4:	2823      	cmp	r0, #35	; 0x23
 80079a6:	bf18      	it	ne
 80079a8:	462c      	movne	r4, r5
 80079aa:	1c60      	adds	r0, r4, #1
 80079ac:	b2c0      	uxtb	r0, r0
 80079ae:	f1be 0f23 	cmp.w	lr, #35	; 0x23
 80079b2:	bf18      	it	ne
 80079b4:	4620      	movne	r0, r4
 80079b6:	1c44      	adds	r4, r0, #1
 80079b8:	b2e4      	uxtb	r4, r4
 80079ba:	2b23      	cmp	r3, #35	; 0x23
 80079bc:	bf14      	ite	ne
 80079be:	4603      	movne	r3, r0
 80079c0:	4623      	moveq	r3, r4
 80079c2:	1c58      	adds	r0, r3, #1
 80079c4:	b2c0      	uxtb	r0, r0
    pal_os_event_t * my_os_event = p_optiga_ctx->p_pal_os_event_ctx;


    if (((0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_REQUEST)) &&
         (0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_RESUME))) ||
         ((1 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE , OPTIGA_CMD_QUEUE_PROCESSING)) &&
 80079c6:	2f23      	cmp	r7, #35	; 0x23
 80079c8:	bf08      	it	eq
 80079ca:	4603      	moveq	r3, r0
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	f43f af39 	beq.w	8007844 <optiga_cmd_queue_scheduler+0xfc>
         (0 < optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_LOCK_TYPE, OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK))))
    {
        // call self
        pal_os_event_register_callback_oneshot(my_os_event, optiga_cmd_queue_scheduler,
 80079d2:	4608      	mov	r0, r1
            p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].state_of_entry = OPTIGA_CMD_QUEUE_PROCESSING;
            p_optiga_ctx->last_time_stamp = reference_time_stamp;
        }
        else
        {
            pal_os_event_register_callback_oneshot( my_os_event, optiga_cmd_queue_scheduler,
 80079d4:	4929      	ldr	r1, [pc, #164]	; (8007a7c <optiga_cmd_queue_scheduler+0x334>)
 80079d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
                                                    p_optiga_ctx,OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
        }
    }
}
 80079da:	b005      	add	sp, #20
 80079dc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].state_of_entry = OPTIGA_CMD_QUEUE_PROCESSING;
            p_optiga_ctx->last_time_stamp = reference_time_stamp;
        }
        else
        {
            pal_os_event_register_callback_oneshot( my_os_event, optiga_cmd_queue_scheduler,
 80079e0:	f7fd ba3c 	b.w	8004e5c <pal_os_event_register_callback_oneshot>
_STATIC_H bool_t optiga_cmd_session_available(const optiga_context_t * p_optiga)
{
    uint32_t status_check;
    // Consider the array as uin32_t value and check against 0x10101010
    // where 0x10 is value of OPTIGA_CMD_SESSION_ASSIGNED
    status_check = optiga_common_get_uint32(p_optiga->sessions);
 80079e4:	4650      	mov	r0, sl
 80079e6:	f8cd c00c 	str.w	ip, [sp, #12]
 80079ea:	9102      	str	r1, [sp, #8]
 80079ec:	9201      	str	r2, [sp, #4]
 80079ee:	f7ff fe97 	bl	8007720 <optiga_common_get_uint32>
    return ((status_check < OPTIGA_CMD_ALL_SESSION_ASSIGNED)? (TRUE):(FALSE));
 80079f2:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80079f6:	9a01      	ldr	r2, [sp, #4]
 80079f8:	9902      	ldr	r1, [sp, #8]
 80079fa:	4560      	cmp	r0, ip
 80079fc:	f67f af72 	bls.w	80078e4 <optiga_cmd_queue_scheduler+0x19c>
                        }

                        // if lock request or session request and session available(either already assigned or available)
                        if (((p_queue_entry->arrival_time <= reference_time_stamp) && (p_queue_entry->arrival_time >= p_optiga_ctx->last_time_stamp)) &&
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 8007a00:	f896 3638 	ldrb.w	r3, [r6, #1592]	; 0x638
                            overflow_detected = TRUE;
                        }

                        // if lock request or session request and session available(either already assigned or available)
                        if (((p_queue_entry->arrival_time <= reference_time_stamp) && (p_queue_entry->arrival_time >= p_optiga_ctx->last_time_stamp)) &&
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
 8007a04:	2b22      	cmp	r3, #34	; 0x22
 8007a06:	d1b0      	bne.n	800796a <optiga_cmd_queue_scheduler+0x222>
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 8007a08:	f8d6 3630 	ldr.w	r3, [r6, #1584]	; 0x630
 8007a0c:	8a9b      	ldrh	r3, [r3, #20]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	f47f af68 	bne.w	80078e4 <optiga_cmd_queue_scheduler+0x19c>
 8007a14:	e72e      	b.n	8007874 <optiga_cmd_queue_scheduler+0x12c>
            p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].state_of_entry = OPTIGA_CMD_QUEUE_PROCESSING;
            p_optiga_ctx->last_time_stamp = reference_time_stamp;
        }
        else
        {
            pal_os_event_register_callback_oneshot( my_os_event, optiga_cmd_queue_scheduler,
 8007a16:	4608      	mov	r0, r1
 8007a18:	4622      	mov	r2, r4
 8007a1a:	e7db      	b.n	80079d4 <optiga_cmd_queue_scheduler+0x28c>
        // If slot is identified then go further
        if (0xFF != prefered_index)
        {
            p_queue_entry = &(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index]);
            // assign session
            if ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].request_type) &&
 8007a1c:	8a91      	ldrh	r1, [r2, #20]
 8007a1e:	6813      	ldr	r3, [r2, #0]
 8007a20:	2900      	cmp	r1, #0
 8007a22:	f47f af75 	bne.w	8007910 <optiga_cmd_queue_scheduler+0x1c8>
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID == me->session_oid)
    {
        for (count = 0; count < OPTIGA_CMD_MAX_NUMBER_OF_SESSIONS; count++)
        {
            if (OPTIGA_CMD_SESSION_ASSIGNED != p_optiga_sessions[count])
 8007a26:	7a1e      	ldrb	r6, [r3, #8]
 8007a28:	2e10      	cmp	r6, #16
/*
* 1. If a optiga cmd instance does not have session, assigns an available session
*/
_STATIC_H void optiga_cmd_session_assign(optiga_cmd_t * me)
{
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
 8007a2a:	f103 0008 	add.w	r0, r3, #8
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID == me->session_oid)
    {
        for (count = 0; count < OPTIGA_CMD_MAX_NUMBER_OF_SESSIONS; count++)
        {
            if (OPTIGA_CMD_SESSION_ASSIGNED != p_optiga_sessions[count])
 8007a2e:	d112      	bne.n	8007a56 <optiga_cmd_queue_scheduler+0x30e>
 8007a30:	7a59      	ldrb	r1, [r3, #9]
 8007a32:	2910      	cmp	r1, #16
 8007a34:	f103 0009 	add.w	r0, r3, #9
 8007a38:	d11c      	bne.n	8007a74 <optiga_cmd_queue_scheduler+0x32c>
 8007a3a:	7a99      	ldrb	r1, [r3, #10]
 8007a3c:	2910      	cmp	r1, #16
 8007a3e:	f103 000a 	add.w	r0, r3, #10
 8007a42:	d115      	bne.n	8007a70 <optiga_cmd_queue_scheduler+0x328>
 8007a44:	7ad9      	ldrb	r1, [r3, #11]
 8007a46:	2910      	cmp	r1, #16
 8007a48:	f103 000b 	add.w	r0, r3, #11
{
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID == me->session_oid)
    {
        for (count = 0; count < OPTIGA_CMD_MAX_NUMBER_OF_SESSIONS; count++)
 8007a4c:	bf18      	it	ne
 8007a4e:	2303      	movne	r3, #3
        {
            if (OPTIGA_CMD_SESSION_ASSIGNED != p_optiga_sessions[count])
 8007a50:	f43f af5e 	beq.w	8007910 <optiga_cmd_queue_scheduler+0x1c8>
 8007a54:	e000      	b.n	8007a58 <optiga_cmd_queue_scheduler+0x310>
 8007a56:	460b      	mov	r3, r1
 8007a58:	eb05 0108 	add.w	r1, r5, r8
            {
                me->session_oid = (OPTIGA_CMD_START_SESSION_OID | count);
 8007a5c:	f443 4361 	orr.w	r3, r3, #57600	; 0xe100
 8007a60:	eb04 0181 	add.w	r1, r4, r1, lsl #2
                p_optiga_sessions[count] = OPTIGA_CMD_SESSION_ASSIGNED;
 8007a64:	2610      	movs	r6, #16
    {
        for (count = 0; count < OPTIGA_CMD_MAX_NUMBER_OF_SESSIONS; count++)
        {
            if (OPTIGA_CMD_SESSION_ASSIGNED != p_optiga_sessions[count])
            {
                me->session_oid = (OPTIGA_CMD_START_SESSION_OID | count);
 8007a66:	8293      	strh	r3, [r2, #20]
                p_optiga_sessions[count] = OPTIGA_CMD_SESSION_ASSIGNED;
 8007a68:	7006      	strb	r6, [r0, #0]
 8007a6a:	f8d1 2630 	ldr.w	r2, [r1, #1584]	; 0x630
 8007a6e:	e74e      	b.n	800790e <optiga_cmd_queue_scheduler+0x1c6>
{
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID == me->session_oid)
    {
        for (count = 0; count < OPTIGA_CMD_MAX_NUMBER_OF_SESSIONS; count++)
 8007a70:	2302      	movs	r3, #2
 8007a72:	e7f1      	b.n	8007a58 <optiga_cmd_queue_scheduler+0x310>
 8007a74:	2301      	movs	r3, #1
 8007a76:	e7ef      	b.n	8007a58 <optiga_cmd_queue_scheduler+0x310>
 8007a78:	08008b2d 	.word	0x08008b2d
 8007a7c:	08007749 	.word	0x08007749
 8007a80:	1010100f 	.word	0x1010100f

08007a84 <optiga_cmd_get_data_object_handler>:

/*
* Get Data Object handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_data_object_handler(optiga_cmd_t * me)
{
 8007a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    optiga_get_data_object_params_t * p_optiga_read_data = (optiga_get_data_object_params_t *)me->p_input;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
    uint16_t size_to_read, data_read;
    uint8_t cmd = OPTIGA_CMD_GET_DATA_OBJECT;
    switch ((uint8_t)me->cmd_next_execution_state)
 8007a86:	7d86      	ldrb	r6, [r0, #22]
* Get Data Object handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_data_object_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_get_data_object_params_t * p_optiga_read_data = (optiga_get_data_object_params_t *)me->p_input;
 8007a88:	6885      	ldr	r5, [r0, #8]
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
    uint16_t size_to_read, data_read;
    uint8_t cmd = OPTIGA_CMD_GET_DATA_OBJECT;
    switch ((uint8_t)me->cmd_next_execution_state)
 8007a8a:	2e02      	cmp	r6, #2

/*
* Get Data Object handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_data_object_handler(optiga_cmd_t * me)
{
 8007a8c:	4604      	mov	r4, r0
    optiga_get_data_object_params_t * p_optiga_read_data = (optiga_get_data_object_params_t *)me->p_input;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
    uint16_t size_to_read, data_read;
    uint8_t cmd = OPTIGA_CMD_GET_DATA_OBJECT;
    switch ((uint8_t)me->cmd_next_execution_state)
 8007a8e:	d01a      	beq.n	8007ac6 <optiga_cmd_get_data_object_handler+0x42>
 8007a90:	2e03      	cmp	r6, #3
 8007a92:	d115      	bne.n	8007ac0 <optiga_cmd_get_data_object_handler+0x3c>
        }
        break;
        case OPTIGA_CMD_EXEC_PROCESS_RESPONSE:
        {
            OPTIGA_CMD_LOG_MESSAGE("Processing response for read data command...");
            me->chaining_ongoing = FALSE;
 8007a94:	2300      	movs	r3, #0
            // check if the read was successful
            if (OPTIGA_CMD_APDU_SUCCESS != me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8007a96:	6801      	ldr	r1, [r0, #0]
        }
        break;
        case OPTIGA_CMD_EXEC_PROCESS_RESPONSE:
        {
            OPTIGA_CMD_LOG_MESSAGE("Processing response for read data command...");
            me->chaining_ongoing = FALSE;
 8007a98:	7603      	strb	r3, [r0, #24]
            // check if the read was successful
            if (OPTIGA_CMD_APDU_SUCCESS != me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8007a9a:	7c8f      	ldrb	r7, [r1, #18]
 8007a9c:	2f00      	cmp	r7, #0
 8007a9e:	d137      	bne.n	8007b10 <optiga_cmd_get_data_object_handler+0x8c>
                    SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
                    *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
                }
                return_status = OPTIGA_CMD_ERROR;
            }
            else if (me->exit_status == (optiga_lib_status_t)(OPTIGA_CMD_OUT_OF_BOUNDARY_ERROR | OPTIGA_DEVICE_ERROR))
 8007aa0:	8c02      	ldrh	r2, [r0, #32]
 8007aa2:	f248 0308 	movw	r3, #32776	; 0x8008
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	d054      	beq.n	8007b54 <optiga_cmd_get_data_object_handler+0xd0>
                return_status = OPTIGA_LIB_SUCCESS;
            }
            else
            {
                //copy data from optiga comms buffer to user provided buffer
                data_read = me->p_optiga->comms_rx_size - OPTIGA_CMD_APDU_HEADER_SIZE;
 8007aaa:	88ce      	ldrh	r6, [r1, #6]

                // check if the data received is greater than the size of read buffer
                if (p_optiga_read_data->bytes_to_read < data_read)
 8007aac:	88ab      	ldrh	r3, [r5, #4]
                return_status = OPTIGA_LIB_SUCCESS;
            }
            else
            {
                //copy data from optiga comms buffer to user provided buffer
                data_read = me->p_optiga->comms_rx_size - OPTIGA_CMD_APDU_HEADER_SIZE;
 8007aae:	3e04      	subs	r6, #4
 8007ab0:	b2b6      	uxth	r6, r6

                // check if the data received is greater than the size of read buffer
                if (p_optiga_read_data->bytes_to_read < data_read)
 8007ab2:	42b3      	cmp	r3, r6
 8007ab4:	d253      	bcs.n	8007b5e <optiga_cmd_get_data_object_handler+0xda>
                {
                    OPTIGA_CMD_LOG_MESSAGE("Error in processing read data response...");
                    return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                    *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
 8007ab6:	68eb      	ldr	r3, [r5, #12]

                // check if the data received is greater than the size of read buffer
                if (p_optiga_read_data->bytes_to_read < data_read)
                {
                    OPTIGA_CMD_LOG_MESSAGE("Error in processing read data response...");
                    return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 8007ab8:	f44f 7001 	mov.w	r0, #516	; 0x204
                    *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
 8007abc:	801f      	strh	r7, [r3, #0]
                    break;
 8007abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_data_object_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_get_data_object_params_t * p_optiga_read_data = (optiga_get_data_object_params_t *)me->p_input;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8007ac0:	f240 2002 	movw	r0, #514	; 0x202
        default:
            break;
    }

    return (return_status);
}
 8007ac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
                break;
            }
            //oid
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 8007ac6:	6800      	ldr	r0, [r0, #0]
 8007ac8:	8829      	ldrh	r1, [r5, #0]
 8007aca:	3016      	adds	r0, #22
 8007acc:	f7ff fe18 	bl	8007700 <optiga_common_set_uint16>
                                     p_optiga_read_data->oid);
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;

            size_to_read = MIN((OPTIGA_MAX_COMMS_BUFFER_SIZE - OPTIGA_CMD_APDU_HEADER_SIZE),
 8007ad0:	88ea      	ldrh	r2, [r5, #6]
 8007ad2:	88ab      	ldrh	r3, [r5, #4]
                               (p_optiga_read_data->bytes_to_read - p_optiga_read_data->accumulated_size));

            if (OPTIGA_CMD_READ_DATA == p_optiga_read_data->data_or_metadata)
 8007ad4:	7aa9      	ldrb	r1, [r5, #10]
            //oid
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
                                     p_optiga_read_data->oid);
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;

            size_to_read = MIN((OPTIGA_MAX_COMMS_BUFFER_SIZE - OPTIGA_CMD_APDU_HEADER_SIZE),
 8007ad6:	1a9b      	subs	r3, r3, r2
 8007ad8:	f240 6011 	movw	r0, #1553	; 0x611
 8007adc:	4283      	cmp	r3, r0
 8007ade:	bfa8      	it	ge
 8007ae0:	4603      	movge	r3, r0
 8007ae2:	b29f      	uxth	r7, r3
                               (p_optiga_read_data->bytes_to_read - p_optiga_read_data->accumulated_size));

            if (OPTIGA_CMD_READ_DATA == p_optiga_read_data->data_or_metadata)
 8007ae4:	b1e9      	cbz	r1, 8007b22 <optiga_cmd_get_data_object_handler+0x9e>
 8007ae6:	f04f 0e06 	mov.w	lr, #6
            }
            //prepare APDU header
            optiga_cmd_prepare_apdu_header(cmd,
                                           me->cmd_param,
                                           (index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
                                           (me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET));
 8007aea:	6823      	ldr	r3, [r4, #0]
            if (OPTIGA_CMD_LAST_ERROR_CODE == p_optiga_read_data->oid)
            {
                cmd = OPTIGA_CMD_GET_DATA_OBJECT_NO_ERROR_CLEAR;
            }
            //prepare APDU header
            optiga_cmd_prepare_apdu_header(cmd,
 8007aec:	7e61      	ldrb	r1, [r4, #25]
                optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
                                         size_to_read);
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
            }
            // If OID is for Last error code, don't clear the error code in read
            if (OPTIGA_CMD_LAST_ERROR_CODE == p_optiga_read_data->oid)
 8007aee:	882a      	ldrh	r2, [r5, #0]
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
    p_apdu_buffer [1] = param;
 8007af0:	74d9      	strb	r1, [r3, #19]
                optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
                                         size_to_read);
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
            }
            // If OID is for Last error code, don't clear the error code in read
            if (OPTIGA_CMD_LAST_ERROR_CODE == p_optiga_read_data->oid)
 8007af2:	f24f 11c2 	movw	r1, #61890	; 0xf1c2
            {
                cmd = OPTIGA_CMD_GET_DATA_OBJECT_NO_ERROR_CLEAR;
 8007af6:	428a      	cmp	r2, r1
 8007af8:	bf14      	ite	ne
 8007afa:	2281      	movne	r2, #129	; 0x81
 8007afc:	2201      	moveq	r2, #1
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
    p_apdu_buffer [1] = param;
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8007afe:	2000      	movs	r0, #0
//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
 8007b00:	749a      	strb	r2, [r3, #18]
    p_apdu_buffer [1] = param;
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
    p_apdu_buffer [3] = (uint8_t)(in_data_length & 0x00FF);
 8007b02:	755e      	strb	r6, [r3, #21]
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
    p_apdu_buffer [1] = param;
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8007b04:	7518      	strb	r0, [r3, #20]
            optiga_cmd_prepare_apdu_header(cmd,
                                           me->cmd_param,
                                           (index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
                                           (me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET));

            me->p_optiga->comms_tx_size = index_for_data - OPTIGA_COMMS_DATA_OFFSET;
 8007b06:	6823      	ldr	r3, [r4, #0]
 8007b08:	f8a3 e004 	strh.w	lr, [r3, #4]
            p_optiga_read_data->last_read_size = size_to_read;
 8007b0c:	812f      	strh	r7, [r5, #8]
            return_status = OPTIGA_LIB_SUCCESS;
        }
        break;
 8007b0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            // check if the read was successful
            if (OPTIGA_CMD_APDU_SUCCESS != me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
            {
                OPTIGA_CMD_LOG_MESSAGE("Error in processing read data response...");
                //check if it is out of boundary issue
                if (OPTIGA_CMD_ZERO_LENGTH_OR_VALUE != p_optiga_read_data->accumulated_size)
 8007b10:	88eb      	ldrh	r3, [r5, #6]
 8007b12:	b1b3      	cbz	r3, 8007b42 <optiga_cmd_get_data_object_handler+0xbe>
                {
                    SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_ENTER_HANDLER_CALL);
 8007b14:	7f43      	ldrb	r3, [r0, #29]
 8007b16:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007b1a:	7743      	strb	r3, [r0, #29]
                    //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                    //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                    SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
                    *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
                }
                return_status = OPTIGA_CMD_ERROR;
 8007b1c:	f240 2002 	movw	r0, #514	; 0x202
 8007b20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                               (p_optiga_read_data->bytes_to_read - p_optiga_read_data->accumulated_size));

            if (OPTIGA_CMD_READ_DATA == p_optiga_read_data->data_or_metadata)
            {
                //offset
                optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 8007b22:	8869      	ldrh	r1, [r5, #2]
 8007b24:	6820      	ldr	r0, [r4, #0]
 8007b26:	4411      	add	r1, r2
 8007b28:	b289      	uxth	r1, r1
 8007b2a:	3018      	adds	r0, #24
 8007b2c:	f7ff fde8 	bl	8007700 <optiga_common_set_uint16>
                           (p_optiga_read_data->offset + p_optiga_read_data->accumulated_size));
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;

                //length
                optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 8007b30:	6820      	ldr	r0, [r4, #0]
 8007b32:	4639      	mov	r1, r7
 8007b34:	301a      	adds	r0, #26
 8007b36:	f7ff fde3 	bl	8007700 <optiga_common_set_uint16>
 8007b3a:	2606      	movs	r6, #6
 8007b3c:	f04f 0e0a 	mov.w	lr, #10
 8007b40:	e7d3      	b.n	8007aea <optiga_cmd_get_data_object_handler+0x66>
                //flag used to setting the received buffer length to 0, in case unexpected error
                else
                {
                    //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                    //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                    SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 8007b42:	7f42      	ldrb	r2, [r0, #29]
 8007b44:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007b48:	7742      	strb	r2, [r0, #29]
                    *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
 8007b4a:	68ea      	ldr	r2, [r5, #12]
                }
                return_status = OPTIGA_CMD_ERROR;
 8007b4c:	f240 2002 	movw	r0, #514	; 0x202
                else
                {
                    //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                    //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                    SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
                    *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
 8007b50:	8013      	strh	r3, [r2, #0]
 8007b52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                }
                return_status = OPTIGA_CMD_ERROR;
            }
            else if (me->exit_status == (optiga_lib_status_t)(OPTIGA_CMD_OUT_OF_BOUNDARY_ERROR | OPTIGA_DEVICE_ERROR))
            {
                *(p_optiga_read_data->ref_bytes_to_read) = p_optiga_read_data->accumulated_size;
 8007b54:	68eb      	ldr	r3, [r5, #12]
 8007b56:	88ea      	ldrh	r2, [r5, #6]
 8007b58:	801a      	strh	r2, [r3, #0]
                return_status = OPTIGA_LIB_SUCCESS;
 8007b5a:	4638      	mov	r0, r7
 8007b5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                    *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
                    break;
                }

                //copy data from optiga comms buffer to user provided buffer
                pal_os_memcpy(p_optiga_read_data->buffer + p_optiga_read_data->accumulated_size,
 8007b5e:	88eb      	ldrh	r3, [r5, #6]
 8007b60:	6928      	ldr	r0, [r5, #16]
 8007b62:	4632      	mov	r2, r6
 8007b64:	4418      	add	r0, r3
 8007b66:	3116      	adds	r1, #22
 8007b68:	f7fd f992 	bl	8004e90 <pal_os_memcpy>
                              me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
                              data_read);

                p_optiga_read_data->accumulated_size += data_read;
 8007b6c:	88eb      	ldrh	r3, [r5, #6]

                if ((p_optiga_read_data->last_read_size > data_read) ||
 8007b6e:	892a      	ldrh	r2, [r5, #8]
                //copy data from optiga comms buffer to user provided buffer
                pal_os_memcpy(p_optiga_read_data->buffer + p_optiga_read_data->accumulated_size,
                              me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
                              data_read);

                p_optiga_read_data->accumulated_size += data_read;
 8007b70:	4433      	add	r3, r6
 8007b72:	b29b      	uxth	r3, r3

                if ((p_optiga_read_data->last_read_size > data_read) ||
 8007b74:	42b2      	cmp	r2, r6
                //copy data from optiga comms buffer to user provided buffer
                pal_os_memcpy(p_optiga_read_data->buffer + p_optiga_read_data->accumulated_size,
                              me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
                              data_read);

                p_optiga_read_data->accumulated_size += data_read;
 8007b76:	80eb      	strh	r3, [r5, #6]

                if ((p_optiga_read_data->last_read_size > data_read) ||
 8007b78:	d806      	bhi.n	8007b88 <optiga_cmd_get_data_object_handler+0x104>
 8007b7a:	88aa      	ldrh	r2, [r5, #4]
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d003      	beq.n	8007b88 <optiga_cmd_get_data_object_handler+0x104>
                    p_optiga_read_data->accumulated_size = 0;
                    p_optiga_read_data->last_read_size = 0;
                }
                else
                {
                    me->chaining_ongoing = TRUE;
 8007b80:	2301      	movs	r3, #1
 8007b82:	7623      	strb	r3, [r4, #24]
                }
                OPTIGA_CMD_LOG_MESSAGE("Response of read data command is processed...");
                return_status = OPTIGA_LIB_SUCCESS;
 8007b84:	4638      	mov	r0, r7
 8007b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                p_optiga_read_data->accumulated_size += data_read;

                if ((p_optiga_read_data->last_read_size > data_read) ||
                    (p_optiga_read_data->accumulated_size == p_optiga_read_data->bytes_to_read))
                {
                    *(p_optiga_read_data->ref_bytes_to_read) = p_optiga_read_data->accumulated_size;
 8007b88:	68e9      	ldr	r1, [r5, #12]
                    p_optiga_read_data->accumulated_size = 0;
 8007b8a:	2200      	movs	r2, #0
                p_optiga_read_data->accumulated_size += data_read;

                if ((p_optiga_read_data->last_read_size > data_read) ||
                    (p_optiga_read_data->accumulated_size == p_optiga_read_data->bytes_to_read))
                {
                    *(p_optiga_read_data->ref_bytes_to_read) = p_optiga_read_data->accumulated_size;
 8007b8c:	800b      	strh	r3, [r1, #0]
                else
                {
                    me->chaining_ongoing = TRUE;
                }
                OPTIGA_CMD_LOG_MESSAGE("Response of read data command is processed...");
                return_status = OPTIGA_LIB_SUCCESS;
 8007b8e:	4610      	mov	r0, r2

                if ((p_optiga_read_data->last_read_size > data_read) ||
                    (p_optiga_read_data->accumulated_size == p_optiga_read_data->bytes_to_read))
                {
                    *(p_optiga_read_data->ref_bytes_to_read) = p_optiga_read_data->accumulated_size;
                    p_optiga_read_data->accumulated_size = 0;
 8007b90:	80ea      	strh	r2, [r5, #6]
                    p_optiga_read_data->last_read_size = 0;
 8007b92:	812a      	strh	r2, [r5, #8]
 8007b94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b96:	bf00      	nop

08007b98 <optiga_cmd_set_data_object_handler>:

/*
* Set Data Object handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_set_data_object_handler(optiga_cmd_t * me)
{
 8007b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    optiga_set_data_object_params_t * p_optiga_write_data = (optiga_set_data_object_params_t *)me->p_input;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
    uint16_t size_to_send;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;

    switch ((uint8_t)me->cmd_next_execution_state)
 8007b9a:	7d83      	ldrb	r3, [r0, #22]
* Set Data Object handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_set_data_object_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_set_data_object_params_t * p_optiga_write_data = (optiga_set_data_object_params_t *)me->p_input;
 8007b9c:	6885      	ldr	r5, [r0, #8]
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
    uint16_t size_to_send;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;

    switch ((uint8_t)me->cmd_next_execution_state)
 8007b9e:	2b02      	cmp	r3, #2
 8007ba0:	d00e      	beq.n	8007bc0 <optiga_cmd_set_data_object_handler+0x28>
 8007ba2:	2b03      	cmp	r3, #3
 8007ba4:	d109      	bne.n	8007bba <optiga_cmd_set_data_object_handler+0x22>
        break;
        case OPTIGA_CMD_EXEC_PROCESS_RESPONSE:
        {
            OPTIGA_CMD_LOG_MESSAGE("Processing response for set data command...");
            // check if the write was successful
            if (OPTIGA_CMD_APDU_SUCCESS != me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8007ba6:	6803      	ldr	r3, [r0, #0]
 8007ba8:	7c9b      	ldrb	r3, [r3, #18]
 8007baa:	b363      	cbz	r3, 8007c06 <optiga_cmd_set_data_object_handler+0x6e>
            {
                OPTIGA_CMD_LOG_MESSAGE("Error in processing set data response...");
                //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 8007bac:	7f43      	ldrb	r3, [r0, #29]
 8007bae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007bb2:	7743      	strb	r3, [r0, #29]
*/
_STATIC_H optiga_lib_status_t optiga_cmd_set_data_object_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_set_data_object_params_t * p_optiga_write_data = (optiga_set_data_object_params_t *)me->p_input;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8007bb4:	f240 2002 	movw	r0, #514	; 0x202
            {
                OPTIGA_CMD_LOG_MESSAGE("Error in processing set data response...");
                //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
                break;
 8007bb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
*/
_STATIC_H optiga_lib_status_t optiga_cmd_set_data_object_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_set_data_object_params_t * p_optiga_write_data = (optiga_set_data_object_params_t *)me->p_input;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8007bba:	f240 2002 	movw	r0, #514	; 0x202
 8007bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bc0:	4604      	mov	r4, r0
    {
        case OPTIGA_CMD_EXEC_PREPARE_COMMAND:
        {

            OPTIGA_CMD_LOG_MESSAGE("Sending set data command...");
            me->chaining_ongoing = FALSE;
 8007bc2:	2300      	movs	r3, #0
            //oid
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 8007bc4:	6800      	ldr	r0, [r0, #0]
    {
        case OPTIGA_CMD_EXEC_PREPARE_COMMAND:
        {

            OPTIGA_CMD_LOG_MESSAGE("Sending set data command...");
            me->chaining_ongoing = FALSE;
 8007bc6:	7623      	strb	r3, [r4, #24]
            //oid
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 8007bc8:	8829      	ldrh	r1, [r5, #0]
 8007bca:	3016      	adds	r0, #22
 8007bcc:	f7ff fd98 	bl	8007700 <optiga_common_set_uint16>
                                     p_optiga_write_data->oid);
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;

            //offset
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 8007bd0:	886b      	ldrh	r3, [r5, #2]
 8007bd2:	88e9      	ldrh	r1, [r5, #6]
 8007bd4:	6820      	ldr	r0, [r4, #0]
 8007bd6:	4419      	add	r1, r3
 8007bd8:	b289      	uxth	r1, r1
 8007bda:	3018      	adds	r0, #24
 8007bdc:	f7ff fd90 	bl	8007700 <optiga_common_set_uint16>
                                     (p_optiga_write_data->offset + p_optiga_write_data->written_size));
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;

            // Check maximum size that can be written, based on optiga comms buffer size
            size_to_send = MIN((OPTIGA_MAX_COMMS_BUFFER_SIZE + OPTIGA_COMMS_DATA_OFFSET - index_for_data),
 8007be0:	88ab      	ldrh	r3, [r5, #4]
 8007be2:	88ea      	ldrh	r2, [r5, #6]
 8007be4:	f240 610d 	movw	r1, #1549	; 0x60d
 8007be8:	1a9a      	subs	r2, r3, r2
 8007bea:	428a      	cmp	r2, r1
 8007bec:	bfa8      	it	ge
 8007bee:	460a      	movge	r2, r1
 8007bf0:	b296      	uxth	r6, r2
                               ((p_optiga_write_data->size) - p_optiga_write_data->written_size));

            // APDU header size + oid 2 bytes + offset 2 bytes + size of data to send
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + OPTIGA_CMD_UINT16_SIZE_IN_BYTES +
 8007bf2:	f106 0708 	add.w	r7, r6, #8
 8007bf6:	b2bf      	uxth	r7, r7
                                    OPTIGA_CMD_UINT16_SIZE_IN_BYTES + size_to_send;
            if (OPTIGA_MAX_COMMS_BUFFER_SIZE < total_apdu_length)
 8007bf8:	f240 6315 	movw	r3, #1557	; 0x615
 8007bfc:	429f      	cmp	r7, r3
 8007bfe:	d904      	bls.n	8007c0a <optiga_cmd_set_data_object_handler+0x72>
            {
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 8007c00:	f44f 7001 	mov.w	r0, #516	; 0x204
        break;
        default:
            break;
    }
    return (return_status);
}
 8007c04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            {
                me->chaining_ongoing = TRUE;
                // For chaining, the 2nd loop will be Write only
                me->cmd_param = OPTIGA_CMD_WRITE_ONLY;
            }
            return_status = OPTIGA_LIB_SUCCESS;
 8007c06:	2000      	movs	r0, #0
 8007c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

            // prepare apdu
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_SET_DATA_OBJECT,
                                           me->cmd_param,
                                           (OPTIGA_CMD_APDU_HEADER_SIZE + size_to_send),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8007c0a:	6823      	ldr	r3, [r4, #0]
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                break;
            }

            // prepare apdu
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_SET_DATA_OBJECT,
 8007c0c:	7e61      	ldrb	r1, [r4, #25]
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
    p_apdu_buffer [1] = param;
 8007c0e:	74d9      	strb	r1, [r3, #19]
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                break;
            }

            // prepare apdu
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_SET_DATA_OBJECT,
 8007c10:	1d32      	adds	r2, r6, #4
 8007c12:	b292      	uxth	r2, r2
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
    p_apdu_buffer [1] = param;
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8007c14:	0a10      	lsrs	r0, r2, #8
//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
 8007c16:	2182      	movs	r1, #130	; 0x82
    p_apdu_buffer [1] = param;
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8007c18:	7518      	strb	r0, [r3, #20]
    p_apdu_buffer [3] = (uint8_t)(in_data_length & 0x00FF);
 8007c1a:	755a      	strb	r2, [r3, #21]
//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
 8007c1c:	7499      	strb	r1, [r3, #18]
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_SET_DATA_OBJECT,
                                           me->cmd_param,
                                           (OPTIGA_CMD_APDU_HEADER_SIZE + size_to_send),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
            //data to be written
            if (OPTIGA_UTIL_COUNT_DATA_OBJECT == me->cmd_param)
 8007c1e:	7e63      	ldrb	r3, [r4, #25]
 8007c20:	2b02      	cmp	r3, #2
 8007c22:	d110      	bne.n	8007c46 <optiga_cmd_set_data_object_handler+0xae>
            {
                *(me->p_optiga->optiga_comms_buffer + index_for_data) = p_optiga_write_data->count;
 8007c24:	6823      	ldr	r3, [r4, #0]
 8007c26:	7baa      	ldrb	r2, [r5, #14]
 8007c28:	769a      	strb	r2, [r3, #26]
            {
                pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
                              p_optiga_write_data->buffer + p_optiga_write_data->written_size,
                              size_to_send);
            }
            p_optiga_write_data->written_size += size_to_send;
 8007c2a:	88ea      	ldrh	r2, [r5, #6]

            me->p_optiga->comms_tx_size = (index_for_data + size_to_send - OPTIGA_COMMS_DATA_OFFSET);

            // check if chaining is required based on size written and the user requested write
            if (p_optiga_write_data->written_size != p_optiga_write_data->size)
 8007c2c:	88ab      	ldrh	r3, [r5, #4]
                              p_optiga_write_data->buffer + p_optiga_write_data->written_size,
                              size_to_send);
            }
            p_optiga_write_data->written_size += size_to_send;

            me->p_optiga->comms_tx_size = (index_for_data + size_to_send - OPTIGA_COMMS_DATA_OFFSET);
 8007c2e:	6821      	ldr	r1, [r4, #0]
            {
                pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
                              p_optiga_write_data->buffer + p_optiga_write_data->written_size,
                              size_to_send);
            }
            p_optiga_write_data->written_size += size_to_send;
 8007c30:	4432      	add	r2, r6
 8007c32:	b292      	uxth	r2, r2

            me->p_optiga->comms_tx_size = (index_for_data + size_to_send - OPTIGA_COMMS_DATA_OFFSET);

            // check if chaining is required based on size written and the user requested write
            if (p_optiga_write_data->written_size != p_optiga_write_data->size)
 8007c34:	4293      	cmp	r3, r2
            {
                pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
                              p_optiga_write_data->buffer + p_optiga_write_data->written_size,
                              size_to_send);
            }
            p_optiga_write_data->written_size += size_to_send;
 8007c36:	80ea      	strh	r2, [r5, #6]

            me->p_optiga->comms_tx_size = (index_for_data + size_to_send - OPTIGA_COMMS_DATA_OFFSET);
 8007c38:	808f      	strh	r7, [r1, #4]

            // check if chaining is required based on size written and the user requested write
            if (p_optiga_write_data->written_size != p_optiga_write_data->size)
 8007c3a:	d0e4      	beq.n	8007c06 <optiga_cmd_set_data_object_handler+0x6e>
            {
                me->chaining_ongoing = TRUE;
 8007c3c:	2301      	movs	r3, #1
                // For chaining, the 2nd loop will be Write only
                me->cmd_param = OPTIGA_CMD_WRITE_ONLY;
 8007c3e:	2000      	movs	r0, #0
            me->p_optiga->comms_tx_size = (index_for_data + size_to_send - OPTIGA_COMMS_DATA_OFFSET);

            // check if chaining is required based on size written and the user requested write
            if (p_optiga_write_data->written_size != p_optiga_write_data->size)
            {
                me->chaining_ongoing = TRUE;
 8007c40:	7623      	strb	r3, [r4, #24]
                // For chaining, the 2nd loop will be Write only
                me->cmd_param = OPTIGA_CMD_WRITE_ONLY;
 8007c42:	7660      	strb	r0, [r4, #25]
 8007c44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            {
                *(me->p_optiga->optiga_comms_buffer + index_for_data) = p_optiga_write_data->count;
            }
            else
            {
                pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8007c46:	6820      	ldr	r0, [r4, #0]
 8007c48:	88eb      	ldrh	r3, [r5, #6]
 8007c4a:	68a9      	ldr	r1, [r5, #8]
 8007c4c:	301a      	adds	r0, #26
 8007c4e:	4419      	add	r1, r3
 8007c50:	4632      	mov	r2, r6
 8007c52:	f7fd f91d 	bl	8004e90 <pal_os_memcpy>
 8007c56:	e7e8      	b.n	8007c2a <optiga_cmd_set_data_object_handler+0x92>

08007c58 <optiga_cmd_get_random_handler>:
    uint16_t total_apdu_length;
    optiga_get_random_params_t * p_random_params = (optiga_get_random_params_t *)me->p_input;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;

    switch ((uint8_t)me->cmd_next_execution_state)
 8007c58:	7d83      	ldrb	r3, [r0, #22]
 8007c5a:	2b02      	cmp	r3, #2
#if defined (OPTIGA_CRYPT_RANDOM_ENABLED) || defined (OPTIGA_CRYPT_RSA_PRE_MASTER_SECRET_ENABLED) || defined (OPTIGA_CRYPT_GENERATE_AUTH_CODE_ENABLED)
/*
* Get Random handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_random_handler(optiga_cmd_t * me)
{
 8007c5c:	b570      	push	{r4, r5, r6, lr}
 8007c5e:	4604      	mov	r4, r0
    uint16_t total_apdu_length;
    optiga_get_random_params_t * p_random_params = (optiga_get_random_params_t *)me->p_input;
 8007c60:	6886      	ldr	r6, [r0, #8]
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;

    switch ((uint8_t)me->cmd_next_execution_state)
 8007c62:	d00e      	beq.n	8007c82 <optiga_cmd_get_random_handler+0x2a>
 8007c64:	2b03      	cmp	r3, #3
 8007c66:	d109      	bne.n	8007c7c <optiga_cmd_get_random_handler+0x24>
        break;
        case OPTIGA_CMD_EXEC_PROCESS_RESPONSE:
        {
            OPTIGA_CMD_LOG_MESSAGE("Processing response for get random command...");
            // check if the random data retrieval app was successful
            if (OPTIGA_CMD_APDU_SUCCESS != me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8007c68:	6801      	ldr	r1, [r0, #0]
 8007c6a:	7c8d      	ldrb	r5, [r1, #18]
 8007c6c:	b315      	cbz	r5, 8007cb4 <optiga_cmd_get_random_handler+0x5c>
            {
                OPTIGA_CMD_LOG_MESSAGE("Error in processing get random response...");
                //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 8007c6e:	7f43      	ldrb	r3, [r0, #29]
 8007c70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c74:	7743      	strb	r3, [r0, #29]
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_random_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_get_random_params_t * p_random_params = (optiga_get_random_params_t *)me->p_input;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8007c76:	f240 2002 	movw	r0, #514	; 0x202
            {
                OPTIGA_CMD_LOG_MESSAGE("Error in processing get random response...");
                //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
                break;
 8007c7a:	bd70      	pop	{r4, r5, r6, pc}
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_random_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_get_random_params_t * p_random_params = (optiga_get_random_params_t *)me->p_input;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8007c7c:	f240 2002 	movw	r0, #514	; 0x202
 8007c80:	bd70      	pop	{r4, r5, r6, pc}
            OPTIGA_CMD_LOG_MESSAGE("Sending get random command...");
            /// APDU header size + length of random
            /// OID size in case of param 0x04
            /// 0x41, Length and prepending optional data
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
            total_apdu_length += ((TRUE == p_random_params->store_in_session) ?
 8007c82:	7b33      	ldrb	r3, [r6, #12]
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d01f      	beq.n	8007cc8 <optiga_cmd_get_random_handler+0x70>
            {
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                break;
            }
            /// Copy the random data length
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 8007c88:	6820      	ldr	r0, [r4, #0]
 8007c8a:	8831      	ldrh	r1, [r6, #0]
 8007c8c:	3016      	adds	r0, #22
 8007c8e:	f7ff fd37 	bl	8007700 <optiga_common_set_uint16>
                                     p_random_params->random_data_length);
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;

            if (TRUE == p_random_params->store_in_session)
 8007c92:	7b33      	ldrb	r3, [r6, #12]
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d021      	beq.n	8007cdc <optiga_cmd_get_random_handler+0x84>
 8007c98:	2002      	movs	r0, #2
 8007c9a:	2100      	movs	r1, #0
 8007c9c:	2206      	movs	r2, #6
                }
            }
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GET_RANDOM,
                                           me->cmd_param,
                                           (index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8007c9e:	6823      	ldr	r3, [r4, #0]
                    pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data, p_random_params->optional_data,
                                  p_random_params->optional_data_length);
                    index_for_data += p_random_params->optional_data_length;
                }
            }
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GET_RANDOM,
 8007ca0:	7e65      	ldrb	r5, [r4, #25]
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
    p_apdu_buffer [1] = param;
 8007ca2:	74dd      	strb	r5, [r3, #19]
//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
 8007ca4:	258c      	movs	r5, #140	; 0x8c
    p_apdu_buffer [1] = param;
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
    p_apdu_buffer [3] = (uint8_t)(in_data_length & 0x00FF);
 8007ca6:	7558      	strb	r0, [r3, #21]
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
    p_apdu_buffer [1] = param;
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8007ca8:	7519      	strb	r1, [r3, #20]
//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
 8007caa:	749d      	strb	r5, [r3, #18]
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GET_RANDOM,
                                           me->cmd_param,
                                           (index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);

            me->p_optiga->comms_tx_size = index_for_data - OPTIGA_COMMS_DATA_OFFSET;
 8007cac:	6823      	ldr	r3, [r4, #0]

            return_status = OPTIGA_LIB_SUCCESS;
 8007cae:	2000      	movs	r0, #0
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GET_RANDOM,
                                           me->cmd_param,
                                           (index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);

            me->p_optiga->comms_tx_size = index_for_data - OPTIGA_COMMS_DATA_OFFSET;
 8007cb0:	809a      	strh	r2, [r3, #4]

            return_status = OPTIGA_LIB_SUCCESS;
        }
        break;
 8007cb2:	bd70      	pop	{r4, r5, r6, pc}
                //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
                break;
            }
            if (OPTIGA_CMD_RANDOM_PARAM_TYPE_PRE_MASTER_SECRET != (uint8_t)me->cmd_param)
 8007cb4:	7e43      	ldrb	r3, [r0, #25]
 8007cb6:	2b04      	cmp	r3, #4
 8007cb8:	d02e      	beq.n	8007d18 <optiga_cmd_get_random_handler+0xc0>
            {
                //copy data from optiga comms buffer to user provided buffer
                pal_os_memcpy(p_random_params->random_data,
 8007cba:	6870      	ldr	r0, [r6, #4]
 8007cbc:	8832      	ldrh	r2, [r6, #0]
 8007cbe:	3116      	adds	r1, #22
 8007cc0:	f7fd f8e6 	bl	8004e90 <pal_os_memcpy>
                              me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
                              p_random_params->random_data_length);
            }
            OPTIGA_CMD_LOG_MESSAGE("Response of get random command is processed...");
            return_status = OPTIGA_LIB_SUCCESS;
 8007cc4:	4628      	mov	r0, r5
 8007cc6:	bd70      	pop	{r4, r5, r6, pc}
            OPTIGA_CMD_LOG_MESSAGE("Sending get random command...");
            /// APDU header size + length of random
            /// OID size in case of param 0x04
            /// 0x41, Length and prepending optional data
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
            total_apdu_length += ((TRUE == p_random_params->store_in_session) ?
 8007cc8:	8873      	ldrh	r3, [r6, #2]
 8007cca:	330b      	adds	r3, #11
                                (OPTIGA_CMD_UINT16_SIZE_IN_BYTES + OPTIGA_CMD_TAG_LENGTH_SIZE + p_random_params->optional_data_length) : 0x00);

            if (OPTIGA_MAX_COMMS_BUFFER_SIZE < total_apdu_length)
 8007ccc:	b29b      	uxth	r3, r3
 8007cce:	f240 6215 	movw	r2, #1557	; 0x615
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d9d8      	bls.n	8007c88 <optiga_cmd_get_random_handler+0x30>
            {
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 8007cd6:	f44f 7001 	mov.w	r0, #516	; 0x204
 8007cda:	bd70      	pop	{r4, r5, r6, pc}
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;

            if (TRUE == p_random_params->store_in_session)
            {
                /// Copy the data to buffer
                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),(me->session_oid));
 8007cdc:	6820      	ldr	r0, [r4, #0]
 8007cde:	8aa1      	ldrh	r1, [r4, #20]
 8007ce0:	3018      	adds	r0, #24
 8007ce2:	f7ff fd0d 	bl	8007700 <optiga_common_set_uint16>
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;

                /// TLV formation for key usage
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_RSA_PRE_MASTER_OPTIONAL_DATA_TAG,
 8007ce6:	68b3      	ldr	r3, [r6, #8]
 8007ce8:	b1db      	cbz	r3, 8007d22 <optiga_cmd_get_random_handler+0xca>
 8007cea:	8873      	ldrh	r3, [r6, #2]
 8007cec:	0a18      	lsrs	r0, r3, #8
 8007cee:	b2db      	uxtb	r3, r3
                                              ((NULL != p_random_params->optional_data) ?
                                              p_random_params->optional_data_length : 0x0000),
                                              me->p_optiga->optiga_comms_buffer,
 8007cf0:	6822      	ldr	r2, [r4, #0]
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007cf2:	2141      	movs	r1, #65	; 0x41
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007cf4:	76d0      	strb	r0, [r2, #27]
    buffer[start_position++] = (uint8_t )(tag_length);
 8007cf6:	7713      	strb	r3, [r2, #28]
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007cf8:	7691      	strb	r1, [r2, #26]
                                              ((NULL != p_random_params->optional_data) ?
                                              p_random_params->optional_data_length : 0x0000),
                                              me->p_optiga->optiga_comms_buffer,
                                              &index_for_data);

                if ((NULL != p_random_params->optional_data))
 8007cfa:	68b1      	ldr	r1, [r6, #8]
 8007cfc:	b171      	cbz	r1, 8007d1c <optiga_cmd_get_random_handler+0xc4>
                {
                    pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data, p_random_params->optional_data,
 8007cfe:	6820      	ldr	r0, [r4, #0]
 8007d00:	8872      	ldrh	r2, [r6, #2]
 8007d02:	301d      	adds	r0, #29
 8007d04:	f7fd f8c4 	bl	8004e90 <pal_os_memcpy>
                                  p_random_params->optional_data_length);
                    index_for_data += p_random_params->optional_data_length;
 8007d08:	8873      	ldrh	r3, [r6, #2]
 8007d0a:	1dd8      	adds	r0, r3, #7
 8007d0c:	b280      	uxth	r0, r0
 8007d0e:	330b      	adds	r3, #11
 8007d10:	0a01      	lsrs	r1, r0, #8
 8007d12:	b29a      	uxth	r2, r3
 8007d14:	b2c0      	uxtb	r0, r0
 8007d16:	e7c2      	b.n	8007c9e <optiga_cmd_get_random_handler+0x46>
                pal_os_memcpy(p_random_params->random_data,
                              me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
                              p_random_params->random_data_length);
            }
            OPTIGA_CMD_LOG_MESSAGE("Response of get random command is processed...");
            return_status = OPTIGA_LIB_SUCCESS;
 8007d18:	4628      	mov	r0, r5
        default:
            break;
    }

    return (return_status);
}
 8007d1a:	bd70      	pop	{r4, r5, r6, pc}
 8007d1c:	2007      	movs	r0, #7
 8007d1e:	220b      	movs	r2, #11
 8007d20:	e7bd      	b.n	8007c9e <optiga_cmd_get_random_handler+0x46>
 8007d22:	4618      	mov	r0, r3
 8007d24:	e7e4      	b.n	8007cf0 <optiga_cmd_get_random_handler+0x98>
 8007d26:	bf00      	nop

08007d28 <optiga_cmd_calc_sign_handler>:
#if defined (OPTIGA_CRYPT_ECDSA_SIGN_ENABLED) || defined (OPTIGA_CRYPT_RSA_SIGN_ENABLED)
/*
* CalcSign handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_calc_sign_handler(optiga_cmd_t * me)
{
 8007d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    optiga_calc_sign_params_t * p_optiga_calc_sign = (optiga_calc_sign_params_t *)me->p_input;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
    uint16_t private_key_oid;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;

    switch ((uint8_t)me->cmd_next_execution_state)
 8007d2c:	7d87      	ldrb	r7, [r0, #22]
* CalcSign handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_calc_sign_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_calc_sign_params_t * p_optiga_calc_sign = (optiga_calc_sign_params_t *)me->p_input;
 8007d2e:	6886      	ldr	r6, [r0, #8]
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
    uint16_t private_key_oid;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;

    switch ((uint8_t)me->cmd_next_execution_state)
 8007d30:	2f02      	cmp	r7, #2
#if defined (OPTIGA_CRYPT_ECDSA_SIGN_ENABLED) || defined (OPTIGA_CRYPT_RSA_SIGN_ENABLED)
/*
* CalcSign handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_calc_sign_handler(optiga_cmd_t * me)
{
 8007d32:	4604      	mov	r4, r0
    optiga_calc_sign_params_t * p_optiga_calc_sign = (optiga_calc_sign_params_t *)me->p_input;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
    uint16_t private_key_oid;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;

    switch ((uint8_t)me->cmd_next_execution_state)
 8007d34:	d014      	beq.n	8007d60 <optiga_cmd_calc_sign_handler+0x38>
 8007d36:	2f03      	cmp	r7, #3
 8007d38:	d10e      	bne.n	8007d58 <optiga_cmd_calc_sign_handler+0x30>
        break;
        case OPTIGA_CMD_EXEC_PROCESS_RESPONSE:
        {
            OPTIGA_CMD_LOG_MESSAGE("Processing response for calculate sign command...");
            // check if the calculate signature command was successful
            if (OPTIGA_CMD_APDU_SUCCESS == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8007d3a:	6801      	ldr	r1, [r0, #0]
 8007d3c:	7c8d      	ldrb	r5, [r1, #18]
 8007d3e:	2d00      	cmp	r5, #0
 8007d40:	d046      	beq.n	8007dd0 <optiga_cmd_calc_sign_handler+0xa8>
            else
            {
                OPTIGA_CMD_LOG_MESSAGE("Error in processing calculate sign response...");
                //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 8007d42:	7f43      	ldrb	r3, [r0, #29]
 8007d44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d48:	7743      	strb	r3, [r0, #29]
                *(p_optiga_calc_sign->p_signature_length) = 0x00;
 8007d4a:	68b3      	ldr	r3, [r6, #8]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	801a      	strh	r2, [r3, #0]
*/
_STATIC_H optiga_lib_status_t optiga_cmd_calc_sign_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_calc_sign_params_t * p_optiga_calc_sign = (optiga_calc_sign_params_t *)me->p_input;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8007d50:	f240 2002 	movw	r0, #514	; 0x202
 8007d54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d58:	f240 2002 	movw	r0, #514	; 0x202
        default:
            break;
    }

    return (return_status);
}
 8007d5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                break;
            }
            // Tag and length for digest
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_SIGN_DIGEST_TAG,
                                          p_optiga_calc_sign->digest_length,
                                          me->p_optiga->optiga_comms_buffer,
 8007d60:	6803      	ldr	r3, [r0, #0]
    {
        case OPTIGA_CMD_EXEC_PREPARE_COMMAND:
        {
            // APDU headed length + TLV of Digest + TLV of signature key OID
            OPTIGA_CMD_LOG_MESSAGE("Sending calculate sign command..");
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + OPTIGA_CMD_TAG_LENGTH_SIZE + p_optiga_calc_sign->digest_length +
 8007d62:	7bb2      	ldrb	r2, [r6, #14]
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
    buffer[start_position++] = (uint8_t )(tag_length);
 8007d64:	761a      	strb	r2, [r3, #24]
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007d66:	2500      	movs	r5, #0
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007d68:	2201      	movs	r2, #1
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007d6a:	75dd      	strb	r5, [r3, #23]
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007d6c:	759a      	strb	r2, [r3, #22]
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_SIGN_DIGEST_TAG,
                                          p_optiga_calc_sign->digest_length,
                                          me->p_optiga->optiga_comms_buffer,
                                          &index_for_data);
            //Digest data
            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8007d6e:	6800      	ldr	r0, [r0, #0]
 8007d70:	6831      	ldr	r1, [r6, #0]
 8007d72:	7bb2      	ldrb	r2, [r6, #14]
 8007d74:	3019      	adds	r0, #25
 8007d76:	f7fd f88b 	bl	8004e90 <pal_os_memcpy>
                          p_optiga_calc_sign->p_digest,
                          p_optiga_calc_sign->digest_length);

            index_for_data += p_optiga_calc_sign->digest_length;
 8007d7a:	f896 800e 	ldrb.w	r8, [r6, #14]

            // Tag and length for OID of signature key
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_SIGN_OID_TAG,
                                          OPTIGA_CMD_SIGN_OID_LEN,
                                          me->p_optiga->optiga_comms_buffer,
 8007d7e:	6823      	ldr	r3, [r4, #0]
            //Digest data
            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
                          p_optiga_calc_sign->p_digest,
                          p_optiga_calc_sign->digest_length);

            index_for_data += p_optiga_calc_sign->digest_length;
 8007d80:	f108 090c 	add.w	r9, r8, #12

            // Tag and length for OID of signature key
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_SIGN_OID_TAG,
                                          OPTIGA_CMD_SIGN_OID_LEN,
                                          me->p_optiga->optiga_comms_buffer,
 8007d84:	330d      	adds	r3, #13
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
    buffer[start_position++] = (uint8_t )(tag_length);
 8007d86:	f108 020e 	add.w	r2, r8, #14
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007d8a:	f108 010d 	add.w	r1, r8, #13
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007d8e:	2003      	movs	r0, #3
 8007d90:	f803 0009 	strb.w	r0, [r3, r9]
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007d94:	545d      	strb	r5, [r3, r1]
    buffer[start_position++] = (uint8_t )(tag_length);
 8007d96:	549f      	strb	r7, [r3, r2]
            private_key_oid = me->session_oid;
            if (OPTIGA_KEY_ID_SESSION_BASED != p_optiga_calc_sign->private_key_oid)
            {
                private_key_oid = (uint16_t)p_optiga_calc_sign->private_key_oid;
            }
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 8007d98:	6820      	ldr	r0, [r4, #0]
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_SIGN_OID_TAG,
                                          OPTIGA_CMD_SIGN_OID_LEN,
                                          me->p_optiga->optiga_comms_buffer,
                                          &index_for_data);
            //oid
            private_key_oid = me->session_oid;
 8007d9a:	8aa3      	ldrh	r3, [r4, #20]
            if (OPTIGA_KEY_ID_SESSION_BASED != p_optiga_calc_sign->private_key_oid)
 8007d9c:	89b1      	ldrh	r1, [r6, #12]
            {
                private_key_oid = (uint16_t)p_optiga_calc_sign->private_key_oid;
            }
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 8007d9e:	4440      	add	r0, r8
 8007da0:	42a9      	cmp	r1, r5
 8007da2:	bf08      	it	eq
 8007da4:	4619      	moveq	r1, r3
 8007da6:	301c      	adds	r0, #28
 8007da8:	f7ff fcaa 	bl	8007700 <optiga_common_set_uint16>

            // prepare apdu
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_CALC_SIGN,
                                           me->cmd_param,
                                           (index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8007dac:	6823      	ldr	r3, [r4, #0]
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
                                     private_key_oid);
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;

            // prepare apdu
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_CALC_SIGN,
 8007dae:	7e62      	ldrb	r2, [r4, #25]
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
    p_apdu_buffer [1] = param;
 8007db0:	74da      	strb	r2, [r3, #19]
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
                                     private_key_oid);
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;

            // prepare apdu
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_CALC_SIGN,
 8007db2:	f108 0808 	add.w	r8, r8, #8
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
    p_apdu_buffer [1] = param;
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8007db6:	ea4f 2118 	mov.w	r1, r8, lsr #8
//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
 8007dba:	22b1      	movs	r2, #177	; 0xb1
    p_apdu_buffer [1] = param;
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8007dbc:	7519      	strb	r1, [r3, #20]
    p_apdu_buffer [3] = (uint8_t)(in_data_length & 0x00FF);
 8007dbe:	f883 8015 	strb.w	r8, [r3, #21]
//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
 8007dc2:	749a      	strb	r2, [r3, #18]
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_CALC_SIGN,
                                           me->cmd_param,
                                           (index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);

            me->p_optiga->comms_tx_size = (index_for_data - OPTIGA_COMMS_DATA_OFFSET);
 8007dc4:	6823      	ldr	r3, [r4, #0]
            return_status = OPTIGA_LIB_SUCCESS;
 8007dc6:	4628      	mov	r0, r5
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_CALC_SIGN,
                                           me->cmd_param,
                                           (index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);

            me->p_optiga->comms_tx_size = (index_for_data - OPTIGA_COMMS_DATA_OFFSET);
 8007dc8:	f8a3 9004 	strh.w	r9, [r3, #4]
            return_status = OPTIGA_LIB_SUCCESS;
        }
        break;
 8007dcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            OPTIGA_CMD_LOG_MESSAGE("Processing response for calculate sign command...");
            // check if the calculate signature command was successful
            if (OPTIGA_CMD_APDU_SUCCESS == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
            {
                // if the received signature length is greater than the user provided signature buffer length
                if ((*(p_optiga_calc_sign->p_signature_length)) <
 8007dd0:	68b3      	ldr	r3, [r6, #8]
                    (me->p_optiga->comms_rx_size - OPTIGA_CMD_APDU_HEADER_SIZE))
 8007dd2:	88ca      	ldrh	r2, [r1, #6]
            OPTIGA_CMD_LOG_MESSAGE("Processing response for calculate sign command...");
            // check if the calculate signature command was successful
            if (OPTIGA_CMD_APDU_SUCCESS == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
            {
                // if the received signature length is greater than the user provided signature buffer length
                if ((*(p_optiga_calc_sign->p_signature_length)) <
 8007dd4:	8818      	ldrh	r0, [r3, #0]
                    (me->p_optiga->comms_rx_size - OPTIGA_CMD_APDU_HEADER_SIZE))
 8007dd6:	3a04      	subs	r2, #4
            OPTIGA_CMD_LOG_MESSAGE("Processing response for calculate sign command...");
            // check if the calculate signature command was successful
            if (OPTIGA_CMD_APDU_SUCCESS == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
            {
                // if the received signature length is greater than the user provided signature buffer length
                if ((*(p_optiga_calc_sign->p_signature_length)) <
 8007dd8:	4290      	cmp	r0, r2
 8007dda:	da04      	bge.n	8007de6 <optiga_cmd_calc_sign_handler+0xbe>
                    (me->p_optiga->comms_rx_size - OPTIGA_CMD_APDU_HEADER_SIZE))
                {
                    OPTIGA_CMD_LOG_MESSAGE("Error in processing calculate sign response...");
                    *(p_optiga_calc_sign->p_signature_length) = 0x00;
 8007ddc:	801d      	strh	r5, [r3, #0]
                    return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 8007dde:	f44f 7001 	mov.w	r0, #516	; 0x204
 8007de2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                }
                else
                {
                    *(p_optiga_calc_sign->p_signature_length) = me->p_optiga->comms_rx_size - OPTIGA_CMD_APDU_HEADER_SIZE;
 8007de6:	b292      	uxth	r2, r2
                    //copy signed data from optiga comms buffer to user provided buffer

                    pal_os_memcpy(p_optiga_calc_sign->p_signature,
 8007de8:	6870      	ldr	r0, [r6, #4]
                    *(p_optiga_calc_sign->p_signature_length) = 0x00;
                    return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                }
                else
                {
                    *(p_optiga_calc_sign->p_signature_length) = me->p_optiga->comms_rx_size - OPTIGA_CMD_APDU_HEADER_SIZE;
 8007dea:	801a      	strh	r2, [r3, #0]
                    //copy signed data from optiga comms buffer to user provided buffer

                    pal_os_memcpy(p_optiga_calc_sign->p_signature,
 8007dec:	3116      	adds	r1, #22
 8007dee:	f7fd f84f 	bl	8004e90 <pal_os_memcpy>
                                  me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
                                  *(p_optiga_calc_sign->p_signature_length));
                    OPTIGA_CMD_LOG_MESSAGE("Response of calculate sign command is processed...");
                    return_status = OPTIGA_LIB_SUCCESS;
 8007df2:	4628      	mov	r0, r5
 8007df4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08007df8 <optiga_cmd_verify_sign_handler>:
#if defined (OPTIGA_CRYPT_ECDSA_VERIFY_ENABLED) || defined (OPTIGA_CRYPT_RSA_VERIFY_ENABLED)
/*
* VerifySign handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_verify_sign_handler(optiga_cmd_t * me)
{
 8007df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint16_t total_apdu_length;
    optiga_verify_sign_params_t * p_optiga_verify_sign = (optiga_verify_sign_params_t *)me->p_input;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;

    switch ((uint8_t)me->cmd_next_execution_state)
 8007dfc:	7d83      	ldrb	r3, [r0, #22]
* VerifySign handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_verify_sign_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_verify_sign_params_t * p_optiga_verify_sign = (optiga_verify_sign_params_t *)me->p_input;
 8007dfe:	6884      	ldr	r4, [r0, #8]
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;

    switch ((uint8_t)me->cmd_next_execution_state)
 8007e00:	2b02      	cmp	r3, #2
 8007e02:	d00c      	beq.n	8007e1e <optiga_cmd_verify_sign_handler+0x26>
 8007e04:	2b03      	cmp	r3, #3
 8007e06:	d106      	bne.n	8007e16 <optiga_cmd_verify_sign_handler+0x1e>
        }
        break;
        case OPTIGA_CMD_EXEC_PROCESS_RESPONSE:
        {
            OPTIGA_CMD_LOG_MESSAGE("Processing response for verify sign command...");
            if (OPTIGA_CMD_APDU_FAILURE == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8007e08:	6803      	ldr	r3, [r0, #0]
 8007e0a:	7c9b      	ldrb	r3, [r3, #18]
 8007e0c:	2bff      	cmp	r3, #255	; 0xff
 8007e0e:	d01e      	beq.n	8007e4e <optiga_cmd_verify_sign_handler+0x56>
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
                break;
            }
            OPTIGA_CMD_LOG_MESSAGE("Response of veriy sign command is processed...");
            return_status = OPTIGA_LIB_SUCCESS;
 8007e10:	2000      	movs	r0, #0
        default:
            break;
    }

    return (return_status);
}
 8007e12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
_STATIC_H optiga_lib_status_t optiga_cmd_verify_sign_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_verify_sign_params_t * p_optiga_verify_sign = (optiga_verify_sign_params_t *)me->p_input;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8007e16:	f240 2002 	movw	r0, #514	; 0x202
 8007e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e1e:	89a3      	ldrh	r3, [r4, #12]
        {
            OPTIGA_CMD_LOG_MESSAGE("Sending verify sign command..");
            // APDU header length + TLV of digest + TLV of signature +
            // If public key from OID (TLV of public key OID)
            // If public key from host (TLV of algo ID + TLV of public key)
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + OPTIGA_CMD_TAG_LENGTH_SIZE + p_optiga_verify_sign->digest_length +
 8007e20:	7925      	ldrb	r5, [r4, #4]
 8007e22:	7ba1      	ldrb	r1, [r4, #14]
 8007e24:	330a      	adds	r3, #10
 8007e26:	b29b      	uxth	r3, r3
 8007e28:	b2aa      	uxth	r2, r5
 8007e2a:	b959      	cbnz	r1, 8007e44 <optiga_cmd_verify_sign_handler+0x4c>
 8007e2c:	2105      	movs	r1, #5
 8007e2e:	4413      	add	r3, r2
 8007e30:	440b      	add	r3, r1
                                    OPTIGA_CMD_TAG_LENGTH_SIZE + (p_optiga_verify_sign->signature_length) +
                                    (OPTIGA_CRYPT_OID_DATA == p_optiga_verify_sign->public_key_source_type ?
                                     (OPTIGA_CMD_TAG_LENGTH_SIZE + OPTIGA_CMD_UINT16_SIZE_IN_BYTES):
                                    (OPTIGA_CMD_TAG_LENGTH_SIZE + OPTIGA_CMD_UINT16_SIZE_IN_BYTES + OPTIGA_CMD_NO_OF_BYTES_IN_TAG + OPTIGA_CMD_TAG_LENGTH_SIZE +
                                     p_optiga_verify_sign->public_key->length));
            if (OPTIGA_MAX_COMMS_BUFFER_SIZE < total_apdu_length)
 8007e32:	b29b      	uxth	r3, r3
 8007e34:	f240 6215 	movw	r2, #1557	; 0x615
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d910      	bls.n	8007e5e <optiga_cmd_verify_sign_handler+0x66>
            {
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 8007e3c:	f44f 7001 	mov.w	r0, #516	; 0x204
 8007e40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + OPTIGA_CMD_TAG_LENGTH_SIZE + p_optiga_verify_sign->digest_length +
                                    OPTIGA_CMD_TAG_LENGTH_SIZE + (p_optiga_verify_sign->signature_length) +
                                    (OPTIGA_CRYPT_OID_DATA == p_optiga_verify_sign->public_key_source_type ?
                                     (OPTIGA_CMD_TAG_LENGTH_SIZE + OPTIGA_CMD_UINT16_SIZE_IN_BYTES):
                                    (OPTIGA_CMD_TAG_LENGTH_SIZE + OPTIGA_CMD_UINT16_SIZE_IN_BYTES + OPTIGA_CMD_NO_OF_BYTES_IN_TAG + OPTIGA_CMD_TAG_LENGTH_SIZE +
                                     p_optiga_verify_sign->public_key->length));
 8007e44:	6921      	ldr	r1, [r4, #16]
        {
            OPTIGA_CMD_LOG_MESSAGE("Sending verify sign command..");
            // APDU header length + TLV of digest + TLV of signature +
            // If public key from OID (TLV of public key OID)
            // If public key from host (TLV of algo ID + TLV of public key)
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + OPTIGA_CMD_TAG_LENGTH_SIZE + p_optiga_verify_sign->digest_length +
 8007e46:	8889      	ldrh	r1, [r1, #4]
 8007e48:	3109      	adds	r1, #9
 8007e4a:	b289      	uxth	r1, r1
 8007e4c:	e7ef      	b.n	8007e2e <optiga_cmd_verify_sign_handler+0x36>
            if (OPTIGA_CMD_APDU_FAILURE == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
            {
                OPTIGA_CMD_LOG_MESSAGE("Error in processing verify sign response...");
                //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 8007e4e:	7f43      	ldrb	r3, [r0, #29]
 8007e50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e54:	7743      	strb	r3, [r0, #29]
_STATIC_H optiga_lib_status_t optiga_cmd_verify_sign_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_verify_sign_params_t * p_optiga_verify_sign = (optiga_verify_sign_params_t *)me->p_input;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8007e56:	f240 2002 	movw	r0, #514	; 0x202
            {
                OPTIGA_CMD_LOG_MESSAGE("Error in processing verify sign response...");
                //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
                break;
 8007e5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                break;
            }
            //TLV formation for digest
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_DIGEST_TAG,
                                          p_optiga_verify_sign->digest_length,
                                          me->p_optiga->optiga_comms_buffer,
 8007e5e:	6803      	ldr	r3, [r0, #0]
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007e60:	2701      	movs	r7, #1
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007e62:	f04f 0800 	mov.w	r8, #0
    buffer[start_position++] = (uint8_t )(tag_length);
 8007e66:	761d      	strb	r5, [r3, #24]
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007e68:	759f      	strb	r7, [r3, #22]
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007e6a:	f883 8017 	strb.w	r8, [r3, #23]
 8007e6e:	4606      	mov	r6, r0
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_DIGEST_TAG,
                                          p_optiga_verify_sign->digest_length,
                                          me->p_optiga->optiga_comms_buffer,
                                          &index_for_data);

            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8007e70:	6800      	ldr	r0, [r0, #0]
 8007e72:	6821      	ldr	r1, [r4, #0]
 8007e74:	7922      	ldrb	r2, [r4, #4]
 8007e76:	3019      	adds	r0, #25
 8007e78:	f7fd f80a 	bl	8004e90 <pal_os_memcpy>
                          p_optiga_verify_sign->p_digest,
                          p_optiga_verify_sign->digest_length);
            index_for_data += p_optiga_verify_sign->digest_length;
 8007e7c:	7923      	ldrb	r3, [r4, #4]

            //TLV formation for signature
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_SIGNATURE_TAG,
                                          p_optiga_verify_sign->signature_length,
                                          me->p_optiga->optiga_comms_buffer,
 8007e7e:	6832      	ldr	r2, [r6, #0]
                          p_optiga_verify_sign->p_digest,
                          p_optiga_verify_sign->digest_length);
            index_for_data += p_optiga_verify_sign->digest_length;

            //TLV formation for signature
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_SIGNATURE_TAG,
 8007e80:	89a1      	ldrh	r1, [r4, #12]
                                          p_optiga_verify_sign->signature_length,
                                          me->p_optiga->optiga_comms_buffer,
 8007e82:	320d      	adds	r2, #13
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007e84:	f103 050d 	add.w	r5, r3, #13
    buffer[start_position++] = (uint8_t )(tag_length);
 8007e88:	f103 000e 	add.w	r0, r3, #14
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007e8c:	f103 0c0c 	add.w	ip, r3, #12
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007e90:	ea4f 2e11 	mov.w	lr, r1, lsr #8
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007e94:	f04f 0902 	mov.w	r9, #2
 8007e98:	f802 900c 	strb.w	r9, [r2, ip]
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007e9c:	f802 e005 	strb.w	lr, [r2, r5]
    buffer[start_position++] = (uint8_t )(tag_length);
 8007ea0:	5411      	strb	r1, [r2, r0]
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_SIGNATURE_TAG,
                                          p_optiga_verify_sign->signature_length,
                                          me->p_optiga->optiga_comms_buffer,
                                          &index_for_data);

            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8007ea2:	6830      	ldr	r0, [r6, #0]
 8007ea4:	89a2      	ldrh	r2, [r4, #12]
 8007ea6:	68a1      	ldr	r1, [r4, #8]
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
    buffer[start_position++] = (uint8_t )(tag_length);
 8007ea8:	f103 050f 	add.w	r5, r3, #15
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_SIGNATURE_TAG,
                                          p_optiga_verify_sign->signature_length,
                                          me->p_optiga->optiga_comms_buffer,
                                          &index_for_data);

            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8007eac:	4428      	add	r0, r5
 8007eae:	300d      	adds	r0, #13
 8007eb0:	f7fc ffee 	bl	8004e90 <pal_os_memcpy>
                          p_optiga_verify_sign->p_signature,
                          p_optiga_verify_sign->signature_length);
            index_for_data += p_optiga_verify_sign->signature_length;
 8007eb4:	89a3      	ldrh	r3, [r4, #12]

            if (OPTIGA_CRYPT_OID_DATA == p_optiga_verify_sign->public_key_source_type)
 8007eb6:	7ba2      	ldrb	r2, [r4, #14]
                                          &index_for_data);

            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
                          p_optiga_verify_sign->p_signature,
                          p_optiga_verify_sign->signature_length);
            index_for_data += p_optiga_verify_sign->signature_length;
 8007eb8:	441d      	add	r5, r3
 8007eba:	b2ad      	uxth	r5, r5
            if (OPTIGA_CRYPT_OID_DATA == p_optiga_verify_sign->public_key_source_type)
            {
                //TLV formation for public key certificate OID
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_PUB_KEY_CERT_OID_TAG,
                                              OPTIGA_CMD_VERIFY_SIGN_PUB_KEY_CERT_OID_LENGTH,
                                              me->p_optiga->optiga_comms_buffer,
 8007ebc:	6833      	ldr	r3, [r6, #0]
            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
                          p_optiga_verify_sign->p_signature,
                          p_optiga_verify_sign->signature_length);
            index_for_data += p_optiga_verify_sign->signature_length;

            if (OPTIGA_CRYPT_OID_DATA == p_optiga_verify_sign->public_key_source_type)
 8007ebe:	2a00      	cmp	r2, #0
 8007ec0:	d042      	beq.n	8007f48 <optiga_cmd_verify_sign_handler+0x150>
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007ec2:	1c69      	adds	r1, r5, #1
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007ec4:	1caa      	adds	r2, r5, #2
            else
            {
                //TLV formation for public key from host
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_ALGO_ID_TAG,
                                              OPTIGA_CMD_VERIFY_ALGO_ID_LENGTH,
                                              me->p_optiga->optiga_comms_buffer,
 8007ec6:	330d      	adds	r3, #13
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007ec8:	b289      	uxth	r1, r1
    buffer[start_position++] = (uint8_t )(tag_length);
 8007eca:	b292      	uxth	r2, r2
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007ecc:	2005      	movs	r0, #5
 8007ece:	5558      	strb	r0, [r3, r5]
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007ed0:	f803 8001 	strb.w	r8, [r3, r1]
    buffer[start_position++] = (uint8_t )(tag_length);
 8007ed4:	549f      	strb	r7, [r3, r2]
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_ALGO_ID_TAG,
                                              OPTIGA_CMD_VERIFY_ALGO_ID_LENGTH,
                                              me->p_optiga->optiga_comms_buffer,
                                              &index_for_data);

                *(me->p_optiga->optiga_comms_buffer + index_for_data++) = (uint8_t)p_optiga_verify_sign->public_key->key_type;
 8007ed6:	6831      	ldr	r1, [r6, #0]
 8007ed8:	6922      	ldr	r2, [r4, #16]
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
    buffer[start_position++] = (uint8_t )(tag_length);
 8007eda:	1ceb      	adds	r3, r5, #3
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_ALGO_ID_TAG,
                                              OPTIGA_CMD_VERIFY_ALGO_ID_LENGTH,
                                              me->p_optiga->optiga_comms_buffer,
                                              &index_for_data);

                *(me->p_optiga->optiga_comms_buffer + index_for_data++) = (uint8_t)p_optiga_verify_sign->public_key->key_type;
 8007edc:	fa11 f383 	uxtah	r3, r1, r3
 8007ee0:	7992      	ldrb	r2, [r2, #6]
 8007ee2:	735a      	strb	r2, [r3, #13]

                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_PUBLIC_KEY_TAG,
 8007ee4:	6922      	ldr	r2, [r4, #16]
                                              p_optiga_verify_sign->public_key->length,
                                              me->p_optiga->optiga_comms_buffer,
 8007ee6:	6833      	ldr	r3, [r6, #0]
                                              me->p_optiga->optiga_comms_buffer,
                                              &index_for_data);

                *(me->p_optiga->optiga_comms_buffer + index_for_data++) = (uint8_t)p_optiga_verify_sign->public_key->key_type;

                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_PUBLIC_KEY_TAG,
 8007ee8:	8897      	ldrh	r7, [r2, #4]
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_ALGO_ID_TAG,
                                              OPTIGA_CMD_VERIFY_ALGO_ID_LENGTH,
                                              me->p_optiga->optiga_comms_buffer,
                                              &index_for_data);

                *(me->p_optiga->optiga_comms_buffer + index_for_data++) = (uint8_t)p_optiga_verify_sign->public_key->key_type;
 8007eea:	1d28      	adds	r0, r5, #4
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007eec:	1d69      	adds	r1, r5, #5
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007eee:	1daa      	adds	r2, r5, #6

                *(me->p_optiga->optiga_comms_buffer + index_for_data++) = (uint8_t)p_optiga_verify_sign->public_key->key_type;

                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_PUBLIC_KEY_TAG,
                                              p_optiga_verify_sign->public_key->length,
                                              me->p_optiga->optiga_comms_buffer,
 8007ef0:	330d      	adds	r3, #13
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007ef2:	b280      	uxth	r0, r0
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007ef4:	b289      	uxth	r1, r1
    buffer[start_position++] = (uint8_t )(tag_length);
 8007ef6:	b292      	uxth	r2, r2
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007ef8:	ea4f 2e17 	mov.w	lr, r7, lsr #8
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007efc:	f04f 0c06 	mov.w	ip, #6
 8007f00:	f803 c000 	strb.w	ip, [r3, r0]
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007f04:	f803 e001 	strb.w	lr, [r3, r1]
    buffer[start_position++] = (uint8_t )(tag_length);
 8007f08:	549f      	strb	r7, [r3, r2]
 8007f0a:	3507      	adds	r5, #7
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_PUBLIC_KEY_TAG,
                                              p_optiga_verify_sign->public_key->length,
                                              me->p_optiga->optiga_comms_buffer,
                                              &index_for_data);

                pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8007f0c:	6830      	ldr	r0, [r6, #0]
                              p_optiga_verify_sign->public_key->public_key,
 8007f0e:	6923      	ldr	r3, [r4, #16]
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
    buffer[start_position++] = (uint8_t )(tag_length);
 8007f10:	b2ad      	uxth	r5, r5
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_PUBLIC_KEY_TAG,
                                              p_optiga_verify_sign->public_key->length,
                                              me->p_optiga->optiga_comms_buffer,
                                              &index_for_data);

                pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8007f12:	4428      	add	r0, r5
 8007f14:	6819      	ldr	r1, [r3, #0]
 8007f16:	889a      	ldrh	r2, [r3, #4]
 8007f18:	300d      	adds	r0, #13
 8007f1a:	f7fc ffb9 	bl	8004e90 <pal_os_memcpy>
                              p_optiga_verify_sign->public_key->public_key,
                              p_optiga_verify_sign->public_key->length);
                index_for_data += p_optiga_verify_sign->public_key->length;
 8007f1e:	6923      	ldr	r3, [r4, #16]
 8007f20:	889b      	ldrh	r3, [r3, #4]
 8007f22:	441d      	add	r5, r3
 8007f24:	b2ad      	uxth	r5, r5

            //form apdu header
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_VERIFY_SIGN,
                                           me->cmd_param,
                                           (uint16_t)(index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8007f26:	6833      	ldr	r3, [r6, #0]
                              p_optiga_verify_sign->public_key->length);
                index_for_data += p_optiga_verify_sign->public_key->length;
            }

            //form apdu header
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_VERIFY_SIGN,
 8007f28:	7e71      	ldrb	r1, [r6, #25]
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
    p_apdu_buffer [1] = param;
 8007f2a:	74d9      	strb	r1, [r3, #19]
                              p_optiga_verify_sign->public_key->length);
                index_for_data += p_optiga_verify_sign->public_key->length;
            }

            //form apdu header
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_VERIFY_SIGN,
 8007f2c:	f1a5 0209 	sub.w	r2, r5, #9
 8007f30:	b292      	uxth	r2, r2
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
    p_apdu_buffer [1] = param;
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8007f32:	0a10      	lsrs	r0, r2, #8
//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
 8007f34:	21b2      	movs	r1, #178	; 0xb2
    p_apdu_buffer [1] = param;
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8007f36:	7518      	strb	r0, [r3, #20]
    p_apdu_buffer [3] = (uint8_t)(in_data_length & 0x00FF);
 8007f38:	755a      	strb	r2, [r3, #21]
//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
 8007f3a:	7499      	strb	r1, [r3, #18]
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_VERIFY_SIGN,
                                           me->cmd_param,
                                           (uint16_t)(index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);

            me->p_optiga->comms_tx_size = (uint16_t)(index_for_data - OPTIGA_COMMS_DATA_OFFSET);
 8007f3c:	6833      	ldr	r3, [r6, #0]
 8007f3e:	3d05      	subs	r5, #5
 8007f40:	809d      	strh	r5, [r3, #4]

            return_status = OPTIGA_LIB_SUCCESS;
 8007f42:	2000      	movs	r0, #0
        }
        break;
 8007f44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007f48:	19e8      	adds	r0, r5, r7
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007f4a:	eb05 0109 	add.w	r1, r5, r9
            if (OPTIGA_CRYPT_OID_DATA == p_optiga_verify_sign->public_key_source_type)
            {
                //TLV formation for public key certificate OID
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_PUB_KEY_CERT_OID_TAG,
                                              OPTIGA_CMD_VERIFY_SIGN_PUB_KEY_CERT_OID_LENGTH,
                                              me->p_optiga->optiga_comms_buffer,
 8007f4e:	330d      	adds	r3, #13
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007f50:	b280      	uxth	r0, r0
    buffer[start_position++] = (uint8_t )(tag_length);
 8007f52:	b289      	uxth	r1, r1
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007f54:	2704      	movs	r7, #4
 8007f56:	555f      	strb	r7, [r3, r5]
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007f58:	541a      	strb	r2, [r3, r0]
    buffer[start_position++] = (uint8_t )(tag_length);
 8007f5a:	f803 9001 	strb.w	r9, [r3, r1]
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_PUB_KEY_CERT_OID_TAG,
                                              OPTIGA_CMD_VERIFY_SIGN_PUB_KEY_CERT_OID_LENGTH,
                                              me->p_optiga->optiga_comms_buffer,
                                              &index_for_data);

                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),
 8007f5e:	6830      	ldr	r0, [r6, #0]
 8007f60:	8aa1      	ldrh	r1, [r4, #20]
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
    buffer[start_position++] = (uint8_t )(tag_length);
 8007f62:	1ceb      	adds	r3, r5, #3
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_PUB_KEY_CERT_OID_TAG,
                                              OPTIGA_CMD_VERIFY_SIGN_PUB_KEY_CERT_OID_LENGTH,
                                              me->p_optiga->optiga_comms_buffer,
                                              &index_for_data);

                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),
 8007f64:	fa10 f083 	uxtah	r0, r0, r3
 8007f68:	300d      	adds	r0, #13
                                         p_optiga_verify_sign->certificate_oid);
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8007f6a:	3505      	adds	r5, #5
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_PUB_KEY_CERT_OID_TAG,
                                              OPTIGA_CMD_VERIFY_SIGN_PUB_KEY_CERT_OID_LENGTH,
                                              me->p_optiga->optiga_comms_buffer,
                                              &index_for_data);

                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),
 8007f6c:	f7ff fbc8 	bl	8007700 <optiga_common_set_uint16>
                                         p_optiga_verify_sign->certificate_oid);
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8007f70:	b2ad      	uxth	r5, r5
 8007f72:	e7d8      	b.n	8007f26 <optiga_cmd_verify_sign_handler+0x12e>

08007f74 <optiga_cmd_gen_keypair_handler>:

/*
* GenKeyPair handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_gen_keypair_handler(optiga_cmd_t * me)
{
 8007f74:	b570      	push	{r4, r5, r6, lr}
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
    uint16_t out_data_size;
    uint16_t public_key_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;

    switch ((uint8_t)me->cmd_next_execution_state)
 8007f76:	7d83      	ldrb	r3, [r0, #22]
* GenKeyPair handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_gen_keypair_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_gen_keypair_params_t * p_optiga_gen_keypair = (optiga_gen_keypair_params_t *)me->p_input;
 8007f78:	6886      	ldr	r6, [r0, #8]
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
    uint16_t out_data_size;
    uint16_t public_key_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;

    switch ((uint8_t)me->cmd_next_execution_state)
 8007f7a:	2b02      	cmp	r3, #2

/*
* GenKeyPair handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_gen_keypair_handler(optiga_cmd_t * me)
{
 8007f7c:	b082      	sub	sp, #8
 8007f7e:	4604      	mov	r4, r0
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
    uint16_t out_data_size;
    uint16_t public_key_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;

    switch ((uint8_t)me->cmd_next_execution_state)
 8007f80:	d014      	beq.n	8007fac <optiga_cmd_gen_keypair_handler+0x38>
 8007f82:	2b03      	cmp	r3, #3
 8007f84:	d10e      	bne.n	8007fa4 <optiga_cmd_gen_keypair_handler+0x30>
        break;
        case OPTIGA_CMD_EXEC_PROCESS_RESPONSE:
        {
            OPTIGA_CMD_LOG_MESSAGE("Processing response for generate keypair command...");
            // check if the write was successful
            if (OPTIGA_CMD_APDU_FAILURE == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8007f86:	6800      	ldr	r0, [r0, #0]
 8007f88:	7c83      	ldrb	r3, [r0, #18]
 8007f8a:	2bff      	cmp	r3, #255	; 0xff
 8007f8c:	d13c      	bne.n	8008008 <optiga_cmd_gen_keypair_handler+0x94>
            {
                OPTIGA_CMD_LOG_MESSAGE("Error in processing generate keypair response...");
                *p_optiga_gen_keypair->public_key_length = 0;
 8007f8e:	6933      	ldr	r3, [r6, #16]
 8007f90:	2200      	movs	r2, #0
 8007f92:	801a      	strh	r2, [r3, #0]
                //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 8007f94:	7f63      	ldrb	r3, [r4, #29]
    uint16_t header_offset;
    uint16_t private_key_length;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
    uint16_t out_data_size;
    uint16_t public_key_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8007f96:	f240 2002 	movw	r0, #514	; 0x202
            {
                OPTIGA_CMD_LOG_MESSAGE("Error in processing generate keypair response...");
                *p_optiga_gen_keypair->public_key_length = 0;
                //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 8007f9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f9e:	7763      	strb	r3, [r4, #29]
        default:
            break;
    }

    return (return_status);
}
 8007fa0:	b002      	add	sp, #8
 8007fa2:	bd70      	pop	{r4, r5, r6, pc}
    uint16_t header_offset;
    uint16_t private_key_length;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
    uint16_t out_data_size;
    uint16_t public_key_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8007fa4:	f240 2002 	movw	r0, #514	; 0x202
        default:
            break;
    }

    return (return_status);
}
 8007fa8:	b002      	add	sp, #8
 8007faa:	bd70      	pop	{r4, r5, r6, pc}
            {
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                *p_optiga_gen_keypair->public_key_length = 0;
                break;
            }
            if (FALSE == p_optiga_gen_keypair->export_private_key)
 8007fac:	7872      	ldrb	r2, [r6, #1]
 8007fae:	b9c2      	cbnz	r2, 8007fe2 <optiga_cmd_gen_keypair_handler+0x6e>
            {
                ///TLV formation for private key OID
                optiga_cmd_prepare_tag_header (OPTIGA_CMD_GEN_KEY_PAIR_PRIVATE_KEY_OID_TAG,
                                               OPTIGA_CMD_GEN_KEY_PAIR_PRIVATE_KEY_OID_LENGTH,
                                               me->p_optiga->optiga_comms_buffer,
 8007fb0:	6801      	ldr	r1, [r0, #0]
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007fb2:	2001      	movs	r0, #1
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007fb4:	75ca      	strb	r2, [r1, #23]
    buffer[start_position++] = (uint8_t )(tag_length);
 8007fb6:	760b      	strb	r3, [r1, #24]
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007fb8:	7588      	strb	r0, [r1, #22]
                optiga_cmd_prepare_tag_header (OPTIGA_CMD_GEN_KEY_PAIR_PRIVATE_KEY_OID_TAG,
                                               OPTIGA_CMD_GEN_KEY_PAIR_PRIVATE_KEY_OID_LENGTH,
                                               me->p_optiga->optiga_comms_buffer,
                                               &index_for_data);
                ///Update OID based on input param
                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),
 8007fba:	6820      	ldr	r0, [r4, #0]
                                         ((OPTIGA_KEY_ID_SESSION_BASED == p_optiga_gen_keypair->private_key_oid)?
 8007fbc:	8871      	ldrh	r1, [r6, #2]
                optiga_cmd_prepare_tag_header (OPTIGA_CMD_GEN_KEY_PAIR_PRIVATE_KEY_OID_TAG,
                                               OPTIGA_CMD_GEN_KEY_PAIR_PRIVATE_KEY_OID_LENGTH,
                                               me->p_optiga->optiga_comms_buffer,
                                               &index_for_data);
                ///Update OID based on input param
                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),
 8007fbe:	3019      	adds	r0, #25
 8007fc0:	b901      	cbnz	r1, 8007fc4 <optiga_cmd_gen_keypair_handler+0x50>
 8007fc2:	8aa1      	ldrh	r1, [r4, #20]
 8007fc4:	f7ff fb9c 	bl	8007700 <optiga_common_set_uint16>

                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
                ///TLV formation for key usage
                optiga_cmd_prepare_tag_header (OPTIGA_CMD_GEN_KEY_PAIR_KEY_USAGE_TAG,
                                               OPTIGA_CMD_GEN_KEY_PAIR_KEY_USAGE_LENGTH,
                                               me->p_optiga->optiga_comms_buffer,
 8007fc8:	6823      	ldr	r3, [r4, #0]
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
    buffer[start_position++] = (uint8_t )(tag_length);
 8007fca:	2201      	movs	r2, #1
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007fcc:	2002      	movs	r0, #2
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007fce:	2100      	movs	r1, #0
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007fd0:	76d8      	strb	r0, [r3, #27]
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007fd2:	7719      	strb	r1, [r3, #28]
    buffer[start_position++] = (uint8_t )(tag_length);
 8007fd4:	775a      	strb	r2, [r3, #29]
                optiga_cmd_prepare_tag_header (OPTIGA_CMD_GEN_KEY_PAIR_KEY_USAGE_TAG,
                                               OPTIGA_CMD_GEN_KEY_PAIR_KEY_USAGE_LENGTH,
                                               me->p_optiga->optiga_comms_buffer,
                                               &index_for_data);

                *(me->p_optiga->optiga_comms_buffer + index_for_data++) = p_optiga_gen_keypair->key_usage;
 8007fd6:	6823      	ldr	r3, [r4, #0]
 8007fd8:	7832      	ldrb	r2, [r6, #0]
 8007fda:	779a      	strb	r2, [r3, #30]
 8007fdc:	2509      	movs	r5, #9
 8007fde:	220d      	movs	r2, #13
 8007fe0:	e006      	b.n	8007ff0 <optiga_cmd_gen_keypair_handler+0x7c>
            else
            {
                ///TLV formation for export key
                optiga_cmd_prepare_tag_header (OPTIGA_CMD_GEN_KEY_PAIR_EXPORT_KEY_TAG,
                                               OPTIGA_CMD_GEN_KEY_PAIR_EXPORT_KEY_LENGTH,
                                               me->p_optiga->optiga_comms_buffer,
 8007fe2:	6803      	ldr	r3, [r0, #0]
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007fe4:	2100      	movs	r1, #0
                                             uint8_t * buffer,
                                             uint16_t * position)
{
    uint16_t start_position = *position;

    buffer[start_position++] = tag;
 8007fe6:	2207      	movs	r2, #7
 8007fe8:	759a      	strb	r2, [r3, #22]
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8007fea:	75d9      	strb	r1, [r3, #23]
    buffer[start_position++] = (uint8_t )(tag_length);
 8007fec:	7619      	strb	r1, [r3, #24]
 8007fee:	2503      	movs	r5, #3
            }

            //form apdu header
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GEN_KEYPAIR, me->cmd_param,
                                            (uint16_t)(index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
            me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8007ff0:	6823      	ldr	r3, [r4, #0]
                                               me->p_optiga->optiga_comms_buffer,
                                               &index_for_data);
            }

            //form apdu header
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GEN_KEYPAIR, me->cmd_param,
 8007ff2:	7e61      	ldrb	r1, [r4, #25]
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
    p_apdu_buffer [1] = param;
 8007ff4:	74d9      	strb	r1, [r3, #19]
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8007ff6:	2000      	movs	r0, #0
//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
 8007ff8:	21b8      	movs	r1, #184	; 0xb8
    p_apdu_buffer [1] = param;
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
    p_apdu_buffer [3] = (uint8_t)(in_data_length & 0x00FF);
 8007ffa:	755d      	strb	r5, [r3, #21]
//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
 8007ffc:	7499      	strb	r1, [r3, #18]
    p_apdu_buffer [1] = param;
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8007ffe:	7518      	strb	r0, [r3, #20]
            //form apdu header
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GEN_KEYPAIR, me->cmd_param,
                                            (uint16_t)(index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
            me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);

            me->p_optiga->comms_tx_size = (uint16_t)(index_for_data - OPTIGA_COMMS_DATA_OFFSET);
 8008000:	6823      	ldr	r3, [r4, #0]
 8008002:	809a      	strh	r2, [r3, #4]
        default:
            break;
    }

    return (return_status);
}
 8008004:	b002      	add	sp, #8
 8008006:	bd70      	pop	{r4, r5, r6, pc}
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
                break;
            }
            header_offset = 0;
            optiga_common_get_uint16(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET - OPTIGA_CMD_UINT16_SIZE_IN_BYTES],
 8008008:	3014      	adds	r0, #20
 800800a:	a901      	add	r1, sp, #4
 800800c:	f7ff fb94 	bl	8007738 <optiga_common_get_uint16>
                //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
                break;
            }
            header_offset = 0;
 8008010:	2500      	movs	r5, #0
    uint16_t header_offset;
    uint16_t private_key_length;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
    uint16_t out_data_size;
    uint16_t public_key_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8008012:	f240 2002 	movw	r0, #514	; 0x202
            }
            header_offset = 0;
            optiga_common_get_uint16(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET - OPTIGA_CMD_UINT16_SIZE_IN_BYTES],
                                     &out_data_size);

            while (out_data_size > header_offset)
 8008016:	e016      	b.n	8008046 <optiga_cmd_gen_keypair_handler+0xd2>

_STATIC_H uint16_t optiga_cmd_check_private_key_length(uint8_t algorithm)
{
    uint16_t priv_key_len = 0;    

    switch(algorithm)
 8008018:	2b41      	cmp	r3, #65	; 0x41
 800801a:	d037      	beq.n	800808c <optiga_cmd_gen_keypair_handler+0x118>
 800801c:	2b42      	cmp	r3, #66	; 0x42
 800801e:	d132      	bne.n	8008086 <optiga_cmd_gen_keypair_handler+0x112>
 8008020:	f44f 7282 	mov.w	r2, #260	; 0x104
            priv_key_len = 0x83;
        }            
        break;
        case OPTIGA_RSA_KEY_2048_BIT_EXPONENTIAL:
        {            
            priv_key_len = 0x104;
 8008024:	4611      	mov	r1, r2
                                                             header_offset]) && (FALSE != p_optiga_gen_keypair->export_private_key))
                {
                    optiga_common_get_uint16(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET + header_offset
                                             + OPTIGA_CMD_NO_OF_BYTES_IN_TAG], &private_key_length);
                    // Check the private key length for algorithm
                    if( private_key_length != optiga_cmd_check_private_key_length(me->cmd_param))
 8008026:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 800802a:	428b      	cmp	r3, r1
 800802c:	d14a      	bne.n	80080c4 <optiga_cmd_gen_keypair_handler+0x150>
                        return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                        break;
                    }
                    
                    pal_os_memcpy(p_optiga_gen_keypair->private_key,
                                  &me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET + header_offset +
 800802e:	6821      	ldr	r1, [r4, #0]
                        OPTIGA_CMD_LOG_MESSAGE("Error in processing generate keypair response...");
                        return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                        break;
                    }
                    
                    pal_os_memcpy(p_optiga_gen_keypair->private_key,
 8008030:	6870      	ldr	r0, [r6, #4]
                                  &me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET + header_offset +
 8008032:	4429      	add	r1, r5
                        OPTIGA_CMD_LOG_MESSAGE("Error in processing generate keypair response...");
                        return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                        break;
                    }
                    
                    pal_os_memcpy(p_optiga_gen_keypair->private_key,
 8008034:	3119      	adds	r1, #25
 8008036:	f7fc ff2b 	bl	8004e90 <pal_os_memcpy>
 800803a:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 800803e:	3303      	adds	r3, #3
                                  &me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET + header_offset +
                                  OPTIGA_CMD_UINT16_SIZE_IN_BYTES+ OPTIGA_CMD_NO_OF_BYTES_IN_TAG], private_key_length);
                    header_offset +=  OPTIGA_CMD_UINT16_SIZE_IN_BYTES+ OPTIGA_CMD_NO_OF_BYTES_IN_TAG + private_key_length;
 8008040:	441d      	add	r5, r3
 8008042:	b2ad      	uxth	r5, r5
 8008044:	2000      	movs	r0, #0
            }
            header_offset = 0;
            optiga_common_get_uint16(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET - OPTIGA_CMD_UINT16_SIZE_IN_BYTES],
                                     &out_data_size);

            while (out_data_size > header_offset)
 8008046:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800804a:	42ab      	cmp	r3, r5
 800804c:	d9ac      	bls.n	8007fa8 <optiga_cmd_gen_keypair_handler+0x34>
            {
                if (OPTIGA_CMD_GEN_KEY_PAIR_PUBLIC_KEY_TAG ==
                    me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET + header_offset])
 800804e:	6823      	ldr	r3, [r4, #0]
 8008050:	195a      	adds	r2, r3, r5
 8008052:	7d92      	ldrb	r2, [r2, #22]
            optiga_common_get_uint16(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET - OPTIGA_CMD_UINT16_SIZE_IN_BYTES],
                                     &out_data_size);

            while (out_data_size > header_offset)
            {
                if (OPTIGA_CMD_GEN_KEY_PAIR_PUBLIC_KEY_TAG ==
 8008054:	2a02      	cmp	r2, #2
 8008056:	d01c      	beq.n	8008092 <optiga_cmd_gen_keypair_handler+0x11e>
                                   *p_optiga_gen_keypair->public_key_length);
                    header_offset +=  (uint16_t)OPTIGA_CMD_UINT16_SIZE_IN_BYTES+ OPTIGA_CMD_NO_OF_BYTES_IN_TAG +
                                        *p_optiga_gen_keypair->public_key_length;
                    return_status = OPTIGA_LIB_SUCCESS;
                }
                else if ((OPTIGA_CMD_GEN_KEY_PAIR_PRIVATE_KEY_TAG == me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET +
 8008058:	2a01      	cmp	r2, #1
 800805a:	d1a5      	bne.n	8007fa8 <optiga_cmd_gen_keypair_handler+0x34>
                                                             header_offset]) && (FALSE != p_optiga_gen_keypair->export_private_key))
 800805c:	7872      	ldrb	r2, [r6, #1]
 800805e:	2a00      	cmp	r2, #0
 8008060:	d0a2      	beq.n	8007fa8 <optiga_cmd_gen_keypair_handler+0x34>
                {
                    optiga_common_get_uint16(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET + header_offset
 8008062:	1958      	adds	r0, r3, r5
 8008064:	3017      	adds	r0, #23
 8008066:	f10d 0102 	add.w	r1, sp, #2
 800806a:	f7ff fb65 	bl	8007738 <optiga_common_get_uint16>

_STATIC_H uint16_t optiga_cmd_check_private_key_length(uint8_t algorithm)
{
    uint16_t priv_key_len = 0;    

    switch(algorithm)
 800806e:	7e63      	ldrb	r3, [r4, #25]
 8008070:	2b04      	cmp	r3, #4
 8008072:	d005      	beq.n	8008080 <optiga_cmd_gen_keypair_handler+0x10c>
 8008074:	d8d0      	bhi.n	8008018 <optiga_cmd_gen_keypair_handler+0xa4>
 8008076:	2b03      	cmp	r3, #3
 8008078:	d105      	bne.n	8008086 <optiga_cmd_gen_keypair_handler+0x112>
 800807a:	2222      	movs	r2, #34	; 0x22
    {

        case OPTIGA_ECC_CURVE_NIST_P_256:
        {
            priv_key_len = 0x22;
 800807c:	4611      	mov	r1, r2
 800807e:	e7d2      	b.n	8008026 <optiga_cmd_gen_keypair_handler+0xb2>
 8008080:	2232      	movs	r2, #50	; 0x32
        }
        break;
        case OPTIGA_ECC_CURVE_NIST_P_384:
        {            
            priv_key_len = 0x32;
 8008082:	4611      	mov	r1, r2
 8008084:	e7cf      	b.n	8008026 <optiga_cmd_gen_keypair_handler+0xb2>

_STATIC_H uint16_t optiga_cmd_check_private_key_length(uint8_t algorithm)
{
    uint16_t priv_key_len = 0;    

    switch(algorithm)
 8008086:	2200      	movs	r2, #0

#if defined (OPTIGA_CRYPT_ECC_GENERATE_KEYPAIR_ENABLED) || defined (OPTIGA_CRYPT_RSA_GENERATE_KEYPAIR_ENABLED)

_STATIC_H uint16_t optiga_cmd_check_private_key_length(uint8_t algorithm)
{
    uint16_t priv_key_len = 0;    
 8008088:	4611      	mov	r1, r2
 800808a:	e7cc      	b.n	8008026 <optiga_cmd_gen_keypair_handler+0xb2>
 800808c:	2283      	movs	r2, #131	; 0x83
        }            
        break;  
#endif        
        case OPTIGA_RSA_KEY_1024_BIT_EXPONENTIAL:
        {            
            priv_key_len = 0x83;
 800808e:	4611      	mov	r1, r2
 8008090:	e7c9      	b.n	8008026 <optiga_cmd_gen_keypair_handler+0xb2>
            while (out_data_size > header_offset)
            {
                if (OPTIGA_CMD_GEN_KEY_PAIR_PUBLIC_KEY_TAG ==
                    me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET + header_offset])
                {
                    optiga_common_get_uint16(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET +
 8008092:	1958      	adds	r0, r3, r5
 8008094:	f10d 0106 	add.w	r1, sp, #6
 8008098:	3017      	adds	r0, #23
 800809a:	f7ff fb4d 	bl	8007738 <optiga_common_get_uint16>
                                                header_offset + OPTIGA_CMD_NO_OF_BYTES_IN_TAG], &public_key_length);
                    if (public_key_length > *p_optiga_gen_keypair->public_key_length)
 800809e:	6933      	ldr	r3, [r6, #16]
 80080a0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80080a4:	8819      	ldrh	r1, [r3, #0]
 80080a6:	4291      	cmp	r1, r2
 80080a8:	d30f      	bcc.n	80080ca <optiga_cmd_gen_keypair_handler+0x156>
                        *p_optiga_gen_keypair->public_key_length = 0;
                        break;
                    }
                    *p_optiga_gen_keypair->public_key_length = public_key_length;
                    pal_os_memcpy(p_optiga_gen_keypair->public_key,
                                  &me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET + header_offset +
 80080aa:	6821      	ldr	r1, [r4, #0]
                        return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                        *p_optiga_gen_keypair->public_key_length = 0;
                        break;
                    }
                    *p_optiga_gen_keypair->public_key_length = public_key_length;
                    pal_os_memcpy(p_optiga_gen_keypair->public_key,
 80080ac:	68f0      	ldr	r0, [r6, #12]
                        OPTIGA_CMD_LOG_MESSAGE("Error in processing generate keypair response...");
                        return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                        *p_optiga_gen_keypair->public_key_length = 0;
                        break;
                    }
                    *p_optiga_gen_keypair->public_key_length = public_key_length;
 80080ae:	801a      	strh	r2, [r3, #0]
                    pal_os_memcpy(p_optiga_gen_keypair->public_key,
                                  &me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET + header_offset +
 80080b0:	4429      	add	r1, r5
                        return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                        *p_optiga_gen_keypair->public_key_length = 0;
                        break;
                    }
                    *p_optiga_gen_keypair->public_key_length = public_key_length;
                    pal_os_memcpy(p_optiga_gen_keypair->public_key,
 80080b2:	3119      	adds	r1, #25
 80080b4:	f7fc feec 	bl	8004e90 <pal_os_memcpy>
                                  &me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET + header_offset +
                                   OPTIGA_CMD_UINT16_SIZE_IN_BYTES + OPTIGA_CMD_NO_OF_BYTES_IN_TAG],
                                   *p_optiga_gen_keypair->public_key_length);
                    header_offset +=  (uint16_t)OPTIGA_CMD_UINT16_SIZE_IN_BYTES+ OPTIGA_CMD_NO_OF_BYTES_IN_TAG +
                                        *p_optiga_gen_keypair->public_key_length;
 80080b8:	6933      	ldr	r3, [r6, #16]
 80080ba:	881b      	ldrh	r3, [r3, #0]
 80080bc:	3303      	adds	r3, #3
                    *p_optiga_gen_keypair->public_key_length = public_key_length;
                    pal_os_memcpy(p_optiga_gen_keypair->public_key,
                                  &me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET + header_offset +
                                   OPTIGA_CMD_UINT16_SIZE_IN_BYTES + OPTIGA_CMD_NO_OF_BYTES_IN_TAG],
                                   *p_optiga_gen_keypair->public_key_length);
                    header_offset +=  (uint16_t)OPTIGA_CMD_UINT16_SIZE_IN_BYTES+ OPTIGA_CMD_NO_OF_BYTES_IN_TAG +
 80080be:	441d      	add	r5, r3
 80080c0:	b2ad      	uxth	r5, r5
 80080c2:	e7bf      	b.n	8008044 <optiga_cmd_gen_keypair_handler+0xd0>
                                             + OPTIGA_CMD_NO_OF_BYTES_IN_TAG], &private_key_length);
                    // Check the private key length for algorithm
                    if( private_key_length != optiga_cmd_check_private_key_length(me->cmd_param))
                    {
                        OPTIGA_CMD_LOG_MESSAGE("Error in processing generate keypair response...");
                        return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 80080c4:	f44f 7001 	mov.w	r0, #516	; 0x204
 80080c8:	e76e      	b.n	8007fa8 <optiga_cmd_gen_keypair_handler+0x34>
                                                header_offset + OPTIGA_CMD_NO_OF_BYTES_IN_TAG], &public_key_length);
                    if (public_key_length > *p_optiga_gen_keypair->public_key_length)
                    {
                        OPTIGA_CMD_LOG_MESSAGE("Error in processing generate keypair response...");
                        return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                        *p_optiga_gen_keypair->public_key_length = 0;
 80080ca:	2200      	movs	r2, #0
 80080cc:	801a      	strh	r2, [r3, #0]
                    optiga_common_get_uint16(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET +
                                                header_offset + OPTIGA_CMD_NO_OF_BYTES_IN_TAG], &public_key_length);
                    if (public_key_length > *p_optiga_gen_keypair->public_key_length)
                    {
                        OPTIGA_CMD_LOG_MESSAGE("Error in processing generate keypair response...");
                        return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 80080ce:	f44f 7001 	mov.w	r0, #516	; 0x204
                        *p_optiga_gen_keypair->public_key_length = 0;
                        break;
 80080d2:	e769      	b.n	8007fa8 <optiga_cmd_gen_keypair_handler+0x34>

080080d4 <optiga_cmd_open_application_handler>:
_STATIC_H optiga_lib_status_t optiga_cmd_open_application_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;

    switch ((uint8_t)me->cmd_next_execution_state)
 80080d4:	7d83      	ldrb	r3, [r0, #22]
 80080d6:	2b02      	cmp	r3, #2
 80080d8:	d00f      	beq.n	80080fa <optiga_cmd_open_application_handler+0x26>
 80080da:	2b03      	cmp	r3, #3
 80080dc:	d10a      	bne.n	80080f4 <optiga_cmd_open_application_handler+0x20>
        break;
        case OPTIGA_CMD_EXEC_PROCESS_RESPONSE:
        {
            OPTIGA_CMD_LOG_MESSAGE("Processing response for open app command...");

            if (OPTIGA_CMD_APDU_SUCCESS != me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 80080de:	6802      	ldr	r2, [r0, #0]
 80080e0:	7c93      	ldrb	r3, [r2, #18]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d047      	beq.n	8008176 <optiga_cmd_open_application_handler+0xa2>
            {
                OPTIGA_CMD_LOG_MESSAGE("Error in processing open app response...");
                //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 80080e6:	7f43      	ldrb	r3, [r0, #29]
 80080e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080ec:	7743      	strb	r3, [r0, #29]
* Open Application handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_open_application_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 80080ee:	f240 2002 	movw	r0, #514	; 0x202
            {
                OPTIGA_CMD_LOG_MESSAGE("Error in processing open app response...");
                //lint --e{835} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
                break;
 80080f2:	4770      	bx	lr
* Open Application handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_open_application_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 80080f4:	f240 2002 	movw	r0, #514	; 0x202
        default:
            break;
    }

    return (return_status);
}
 80080f8:	4770      	bx	lr

/*
* Open Application handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_open_application_handler(optiga_cmd_t * me)
{
 80080fa:	b530      	push	{r4, r5, lr}
        {

            OPTIGA_CMD_LOG_MESSAGE("Sending open app command...");

            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + sizeof(g_optiga_unique_application_identifier);
            total_apdu_length += ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ? (0) :
 80080fc:	7e42      	ldrb	r2, [r0, #25]

/*
* Open Application handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_open_application_handler(optiga_cmd_t * me)
{
 80080fe:	b083      	sub	sp, #12
 8008100:	4604      	mov	r4, r0
            if (OPTIGA_MAX_COMMS_BUFFER_SIZE < total_apdu_length)
            {
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
                break;
            }
            if (OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param)
 8008102:	2a00      	cmp	r2, #0
 8008104:	d13c      	bne.n	8008180 <optiga_cmd_open_application_handler+0xac>
 8008106:	2010      	movs	r0, #16
                                           me->cmd_param,
                                           ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ?
                                           (sizeof(g_optiga_unique_application_identifier)) :
                                           (sizeof(g_optiga_unique_application_identifier) +
                                           sizeof(me->p_optiga->optiga_context_handle_buffer))),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8008108:	6823      	ldr	r3, [r4, #0]

            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
 800810a:	492f      	ldr	r1, [pc, #188]	; (80081c8 <optiga_cmd_open_application_handler+0xf4>)
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
    p_apdu_buffer [1] = param;
 800810c:	74da      	strb	r2, [r3, #19]
//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
 800810e:	25f0      	movs	r5, #240	; 0xf0
    p_apdu_buffer [1] = param;
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8008110:	2200      	movs	r2, #0
 8008112:	751a      	strb	r2, [r3, #20]
    p_apdu_buffer [3] = (uint8_t)(in_data_length & 0x00FF);
 8008114:	7558      	strb	r0, [r3, #21]
//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
 8008116:	749d      	strb	r5, [r3, #18]
                                           (sizeof(g_optiga_unique_application_identifier)) :
                                           (sizeof(g_optiga_unique_application_identifier) +
                                           sizeof(me->p_optiga->optiga_context_handle_buffer))),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);

            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
 8008118:	6820      	ldr	r0, [r4, #0]
 800811a:	2210      	movs	r2, #16
 800811c:	3016      	adds	r0, #22
 800811e:	f7fc feb7 	bl	8004e90 <pal_os_memcpy>
                          g_optiga_unique_application_identifier,
                          sizeof(g_optiga_unique_application_identifier));
            if (OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param)
 8008122:	7e63      	ldrb	r3, [r4, #25]
 8008124:	b9c3      	cbnz	r3, 8008158 <optiga_cmd_open_application_handler+0x84>
                              sizeof(g_optiga_unique_application_identifier)],
                              me->p_optiga->optiga_context_handle_buffer,
                              sizeof(me->p_optiga->optiga_context_handle_buffer));
            }

            me->p_optiga->comms_tx_size = (OPTIGA_CMD_APDU_HEADER_SIZE +
 8008126:	6820      	ldr	r0, [r4, #0]
 8008128:	2314      	movs	r3, #20
 800812a:	8083      	strh	r3, [r0, #4]
                                           ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ?
                                           sizeof(g_optiga_unique_application_identifier):
                                           (sizeof(g_optiga_unique_application_identifier) +
                                           sizeof(me->p_optiga->optiga_context_handle_buffer))));

            pal_os_memset(me->p_optiga->optiga_context_handle_buffer,
 800812c:	2100      	movs	r1, #0
 800812e:	f500 60d0 	add.w	r0, r0, #1664	; 0x680
 8008132:	2208      	movs	r2, #8
 8008134:	f7fc feae 	bl	8004e94 <pal_os_memset>
                          0,
                          sizeof(me->p_optiga->optiga_context_handle_buffer));
            if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id)
 8008138:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 800813a:	b158      	cbz	r0, 8008154 <optiga_cmd_open_application_handler+0x80>
            {
                //Clearing context handle secret from datastore
                return_status = pal_os_datastore_write(me->optiga_context_datastore_id,
                                                       me->p_optiga->optiga_context_handle_buffer,
 800813c:	6821      	ldr	r1, [r4, #0]
                          0,
                          sizeof(me->p_optiga->optiga_context_handle_buffer));
            if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id)
            {
                //Clearing context handle secret from datastore
                return_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 800813e:	2208      	movs	r2, #8
 8008140:	f501 61d0 	add.w	r1, r1, #1664	; 0x680
 8008144:	f7fc fdea 	bl	8004d1c <pal_os_datastore_write>
                {
                    return_status = OPTIGA_CMD_ERROR;
                    break;
                }
            }
            return_status = OPTIGA_LIB_SUCCESS;
 8008148:	f240 2302 	movw	r3, #514	; 0x202
 800814c:	2800      	cmp	r0, #0
 800814e:	bf14      	ite	ne
 8008150:	4618      	movne	r0, r3
 8008152:	2000      	moveq	r0, #0
        default:
            break;
    }

    return (return_status);
}
 8008154:	b003      	add	sp, #12
 8008156:	bd30      	pop	{r4, r5, pc}
            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
                          g_optiga_unique_application_identifier,
                          sizeof(g_optiga_unique_application_identifier));
            if (OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param)
            {
                pal_os_memcpy(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET +
 8008158:	6821      	ldr	r1, [r4, #0]
 800815a:	2208      	movs	r2, #8
 800815c:	f101 0026 	add.w	r0, r1, #38	; 0x26
 8008160:	f501 61d0 	add.w	r1, r1, #1664	; 0x680
 8008164:	f7fc fe94 	bl	8004e90 <pal_os_memcpy>
                              sizeof(g_optiga_unique_application_identifier)],
                              me->p_optiga->optiga_context_handle_buffer,
                              sizeof(me->p_optiga->optiga_context_handle_buffer));
            }

            me->p_optiga->comms_tx_size = (OPTIGA_CMD_APDU_HEADER_SIZE +
 8008168:	7e63      	ldrb	r3, [r4, #25]
 800816a:	6820      	ldr	r0, [r4, #0]
 800816c:	2b00      	cmp	r3, #0
 800816e:	bf0c      	ite	eq
 8008170:	2314      	moveq	r3, #20
 8008172:	231c      	movne	r3, #28
 8008174:	e7d9      	b.n	800812a <optiga_cmd_open_application_handler+0x56>
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
                break;
            }
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
            me->p_optiga->p_optiga_comms->manage_context_operation = OPTIGA_COMMS_SESSION_CONTEXT_NONE;
 8008176:	6812      	ldr	r2, [r2, #0]
 8008178:	2133      	movs	r1, #51	; 0x33
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
            OPTIGA_CMD_LOG_MESSAGE("Response of open app command is processed...");
            return_status = OPTIGA_LIB_SUCCESS;
 800817a:	4618      	mov	r0, r3
                //lint --e{845} suppress "SET_DEV_ERROR_NOTIFICATION is generically written for any unsigned interger value"
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
                break;
            }
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
            me->p_optiga->p_optiga_comms->manage_context_operation = OPTIGA_COMMS_SESSION_CONTEXT_NONE;
 800817c:	7411      	strb	r1, [r2, #16]
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
            OPTIGA_CMD_LOG_MESSAGE("Response of open app command is processed...");
            return_status = OPTIGA_LIB_SUCCESS;

        }
        break;
 800817e:	4770      	bx	lr
 8008180:	8c40      	ldrh	r0, [r0, #34]	; 0x22
#define OPTIGA_CMD_OF_CONTEXT_HANDLE_4TH_BYTE         (0x04)
    uint16_t context_handle_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
    do
    {
        if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id)
 8008182:	b160      	cbz	r0, 800819e <optiga_cmd_open_application_handler+0xca>
        {
            context_handle_length = sizeof(me->p_optiga->optiga_context_handle_buffer);
 8008184:	aa02      	add	r2, sp, #8
            //Reading context handle secret from datastore
            return_status = pal_os_datastore_read(me->optiga_context_datastore_id,
                                                  me->p_optiga->optiga_context_handle_buffer,
 8008186:	6821      	ldr	r1, [r4, #0]
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
    do
    {
        if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id)
        {
            context_handle_length = sizeof(me->p_optiga->optiga_context_handle_buffer);
 8008188:	2308      	movs	r3, #8
 800818a:	f822 3d02 	strh.w	r3, [r2, #-2]!
            //Reading context handle secret from datastore
            return_status = pal_os_datastore_read(me->optiga_context_datastore_id,
 800818e:	f501 61d0 	add.w	r1, r1, #1664	; 0x680
 8008192:	f7fc fde9 	bl	8004d68 <pal_os_datastore_read>
                                                  me->p_optiga->optiga_context_handle_buffer,
                                                  &context_handle_length);
            if (PAL_STATUS_SUCCESS != return_status)
 8008196:	b110      	cbz	r0, 800819e <optiga_cmd_open_application_handler+0xca>
* Open Application handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_open_application_handler(optiga_cmd_t * me)
{
    uint16_t total_apdu_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8008198:	f240 2002 	movw	r0, #514	; 0x202
 800819c:	e7da      	b.n	8008154 <optiga_cmd_open_application_handler+0x80>
            {
                break;
            }
        }
        // Check for valid context value
        if (0 == optiga_common_get_uint32(me->p_optiga->optiga_context_handle_buffer) &&
 800819e:	6820      	ldr	r0, [r4, #0]
 80081a0:	f500 60d0 	add.w	r0, r0, #1664	; 0x680
 80081a4:	f7ff fabc 	bl	8007720 <optiga_common_get_uint32>
 80081a8:	b128      	cbz	r0, 80081b6 <optiga_cmd_open_application_handler+0xe2>
                    break;
                }
            }
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_OPEN_APPLICATION,
                                           me->cmd_param,
                                           ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ?
 80081aa:	7e62      	ldrb	r2, [r4, #25]
                if (OPTIGA_LIB_SUCCESS != optiga_cmd_restore_context(me))
                {
                    break;
                }
            }
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_OPEN_APPLICATION,
 80081ac:	2a00      	cmp	r2, #0
 80081ae:	bf0c      	ite	eq
 80081b0:	2010      	moveq	r0, #16
 80081b2:	2018      	movne	r0, #24
 80081b4:	e7a8      	b.n	8008108 <optiga_cmd_open_application_handler+0x34>
                break;
            }
        }
        // Check for valid context value
        if (0 == optiga_common_get_uint32(me->p_optiga->optiga_context_handle_buffer) &&
            0 == optiga_common_get_uint32(&me->p_optiga->optiga_context_handle_buffer[OPTIGA_CMD_OF_CONTEXT_HANDLE_4TH_BYTE]))
 80081b6:	6820      	ldr	r0, [r4, #0]
 80081b8:	f200 6084 	addw	r0, r0, #1668	; 0x684
 80081bc:	f7ff fab0 	bl	8007720 <optiga_common_get_uint32>
            {
                break;
            }
        }
        // Check for valid context value
        if (0 == optiga_common_get_uint32(me->p_optiga->optiga_context_handle_buffer) &&
 80081c0:	2800      	cmp	r0, #0
 80081c2:	d0e9      	beq.n	8008198 <optiga_cmd_open_application_handler+0xc4>
 80081c4:	e7f1      	b.n	80081aa <optiga_cmd_open_application_handler+0xd6>
 80081c6:	bf00      	nop
 80081c8:	0800cae0 	.word	0x0800cae0

080081cc <optiga_cmd_execute_process_response>:
        }
    } while (FALSE);
}

_STATIC_H void optiga_cmd_execute_process_response(optiga_cmd_t * me, uint8_t * exit_loop)
{
 80081cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081d0:	4604      	mov	r4, r0
 80081d2:	b082      	sub	sp, #8
 80081d4:	460d      	mov	r5, r1
                me->handler(me->caller_context, me->exit_status);
                *exit_loop = TRUE;
                break;
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 80081d6:	2604      	movs	r6, #4

_STATIC_H void optiga_cmd_execute_process_response(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        switch (me->cmd_sub_execution_state)
 80081d8:	7de3      	ldrb	r3, [r4, #23]
 80081da:	3b0a      	subs	r3, #10
 80081dc:	2b04      	cmp	r3, #4
 80081de:	d878      	bhi.n	80082d2 <optiga_cmd_execute_process_response+0x106>
 80081e0:	e8df f003 	tbb	[pc, r3]
 80081e4:	0c285f54 	.word	0x0c285f54
 80081e8:	03          	.byte	0x03
 80081e9:	00          	.byte	0x00
                *exit_loop = FALSE;
                break;
            }
            case OPTIGA_CMD_STATE_EXIT:
            {
                me->handler(me->caller_context, me->exit_status);
 80081ea:	6923      	ldr	r3, [r4, #16]
 80081ec:	68e0      	ldr	r0, [r4, #12]
 80081ee:	8c21      	ldrh	r1, [r4, #32]
 80081f0:	4798      	blx	r3
                *exit_loop = TRUE;
 80081f2:	2301      	movs	r3, #1
 80081f4:	702b      	strb	r3, [r5, #0]
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
            break;
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_PROCESS_RESPONSE == me->cmd_next_execution_state));
}
 80081f6:	b002      	add	sp, #8
 80081f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
*/
_STATIC_H void optiga_cmd_session_free(optiga_cmd_t * me)
{
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID != me->session_oid)
 80081fc:	8aa3      	ldrh	r3, [r4, #20]
 80081fe:	6822      	ldr	r2, [r4, #0]
 8008200:	b12b      	cbz	r3, 800820e <optiga_cmd_execute_process_response+0x42>
    {
        count = me->session_oid & 0x0F;
        me->session_oid = OPTIGA_CMD_NO_SESSION_OID;
        p_optiga_sessions[count] = OPTIGA_CMD_SESSION_NOT_ASSIGNED;
 8008202:	f003 030f 	and.w	r3, r3, #15
 8008206:	4413      	add	r3, r2
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID != me->session_oid)
    {
        count = me->session_oid & 0x0F;
        me->session_oid = OPTIGA_CMD_NO_SESSION_OID;
 8008208:	2200      	movs	r2, #0
 800820a:	82a2      	strh	r2, [r4, #20]
        p_optiga_sessions[count] = OPTIGA_CMD_SESSION_NOT_ASSIGNED;
 800820c:	721a      	strb	r2, [r3, #8]
            }
            case OPTIGA_CMD_EXEC_RELEASE_SESSION:
            {
                //lint --e{534} suppress "The return code is not checked because this is exit state."
                optiga_cmd_release_session(me);
                if (OPTIGA_LIB_SUCCESS == me->exit_status)
 800820e:	8c23      	ldrh	r3, [r4, #32]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d077      	beq.n	8008304 <optiga_cmd_execute_process_response+0x138>
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
                }
                else
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
                    SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
 8008214:	7f63      	ldrb	r3, [r4, #29]
 8008216:	f023 0303 	bic.w	r3, r3, #3
 800821a:	f043 0301 	orr.w	r3, r3, #1
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
                }
                else
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
 800821e:	220b      	movs	r2, #11
                    SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
 8008220:	7763      	strb	r3, [r4, #29]
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
                }
                else
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
 8008222:	75e2      	strb	r2, [r4, #23]
                {
                    if ((OPTIGA_CMD_STATE_EXIT != me->cmd_sub_execution_state) && (OPTIGA_CMD_EXEC_RELEASE_SESSION != me->cmd_sub_execution_state))
                    {
                        me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
                    }
                    *exit_loop = FALSE;
 8008224:	2300      	movs	r3, #0
 8008226:	702b      	strb	r3, [r5, #0]
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
            break;
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_PROCESS_RESPONSE == me->cmd_next_execution_state));
 8008228:	7da3      	ldrb	r3, [r4, #22]
 800822a:	2b03      	cmp	r3, #3
 800822c:	d0d4      	beq.n	80081d8 <optiga_cmd_execute_process_response+0xc>
}
 800822e:	b002      	add	sp, #8
 8008230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
* Resets a execution slot
*/
_STATIC_H void optiga_cmd_queue_reset_slot(const optiga_cmd_t * me)
{
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
 8008234:	7fa3      	ldrb	r3, [r4, #30]
 8008236:	6822      	ldr	r2, [r4, #0]
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
    // start the event scheduler
    pal_os_event_start(me->p_optiga->p_pal_os_event_ctx, optiga_cmd_queue_scheduler, me->p_optiga);
 8008238:	498a      	ldr	r1, [pc, #552]	; (8008464 <optiga_cmd_execute_process_response+0x298>)
* Resets a execution slot
*/
_STATIC_H void optiga_cmd_queue_reset_slot(const optiga_cmd_t * me)
{
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
 800823a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800823e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008242:	f04f 30ff 	mov.w	r0, #4294967295
 8008246:	f8c3 0634 	str.w	r0, [r3, #1588]	; 0x634
    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = NULL;
 800824a:	7fa3      	ldrb	r3, [r4, #30]
 800824c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008250:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008254:	2700      	movs	r7, #0
 8008256:	f8c3 7630 	str.w	r7, [r3, #1584]	; 0x630
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
 800825a:	7fa3      	ldrb	r3, [r4, #30]
 800825c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008260:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 8008264:	2001      	movs	r0, #1
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = NULL;
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
 8008266:	f882 7638 	strb.w	r7, [r2, #1592]	; 0x638
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 800826a:	7fa3      	ldrb	r3, [r4, #30]
 800826c:	6822      	ldr	r2, [r4, #0]
 800826e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008272:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008276:	f883 0639 	strb.w	r0, [r3, #1593]	; 0x639
    // start the event scheduler
    pal_os_event_start(me->p_optiga->p_pal_os_event_ctx, optiga_cmd_queue_scheduler, me->p_optiga);
 800827a:	6822      	ldr	r2, [r4, #0]
 800827c:	f8d2 0678 	ldr.w	r0, [r2, #1656]	; 0x678
 8008280:	f7fc fd9c 	bl	8004dbc <pal_os_event_start>
            }
            case OPTIGA_CMD_EXEC_RELEASE_LOCK:
            {
                //lint --e{534} suppress "The return code is not checked because this is exit state."
                optiga_cmd_release_lock(me);
                me->cmd_sub_execution_state = OPTIGA_CMD_STATE_EXIT;
 8008284:	230e      	movs	r3, #14
 8008286:	75e3      	strb	r3, [r4, #23]
                *exit_loop = FALSE;
 8008288:	702f      	strb	r7, [r5, #0]
                break;
 800828a:	e7cd      	b.n	8008228 <optiga_cmd_execute_process_response+0x5c>
_STATIC_H void optiga_cmd_execute_process_optiga_response(optiga_cmd_t * me, uint8_t * exit_loop)
{
    optiga_cmd_handler_t optiga_cmd_handler = me->cmd_hdlrs;
    do
    {
        *exit_loop = TRUE;
 800828c:	2701      	movs	r7, #1
    } while (FALSE);
}

_STATIC_H void optiga_cmd_execute_process_optiga_response(optiga_cmd_t * me, uint8_t * exit_loop)
{
    optiga_cmd_handler_t optiga_cmd_handler = me->cmd_hdlrs;
 800828e:	6862      	ldr	r2, [r4, #4]
    do
    {
        *exit_loop = TRUE;
 8008290:	702f      	strb	r7, [r5, #0]
        if (OPTIGA_CMD_ZERO_LENGTH_OR_VALUE != (me->device_error_status & OPTIGA_CMD_ENTER_HANDLER_CALL_MASK))
 8008292:	f994 301d 	ldrsb.w	r3, [r4, #29]
 8008296:	2b00      	cmp	r3, #0
 8008298:	db22      	blt.n	80082e0 <optiga_cmd_execute_process_response+0x114>
            me->exit_status = optiga_cmd_handler(me);
        }
        else
        {
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
            *exit_loop = FALSE;
 800829a:	2300      	movs	r3, #0
        {
            me->exit_status = optiga_cmd_handler(me);
        }
        else
        {
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 800829c:	75a6      	strb	r6, [r4, #22]
            *exit_loop = FALSE;
 800829e:	702b      	strb	r3, [r5, #0]
 80082a0:	e7c2      	b.n	8008228 <optiga_cmd_execute_process_response+0x5c>

_STATIC_H void optiga_cmd_execute_get_device_error(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
 80082a2:	2301      	movs	r3, #1
 80082a4:	702b      	strb	r3, [r5, #0]
#define OPTIGA_CMD_GET_DATA_OBJECT_CMD        (0x01)
#define OPTIGA_CMD_PARAM                      (0x00)

    p_optiga = me->p_optiga;

    switch (me->device_error_status & OPTIGA_CMD_ERROR_CODE_STATE_MASK)
 80082a6:	7f67      	ldrb	r7, [r4, #29]
#define OPTIGA_CMD_OFFSET                     (0x0000)
#define OPTIGA_CMD_BYTES_TO_READ              (0x0001)
#define OPTIGA_CMD_GET_DATA_OBJECT_CMD        (0x01)
#define OPTIGA_CMD_PARAM                      (0x00)

    p_optiga = me->p_optiga;
 80082a8:	f8d4 8000 	ldr.w	r8, [r4]

    switch (me->device_error_status & OPTIGA_CMD_ERROR_CODE_STATE_MASK)
 80082ac:	f007 0703 	and.w	r7, r7, #3
 80082b0:	2f02      	cmp	r7, #2
 80082b2:	d02a      	beq.n	800830a <optiga_cmd_execute_process_response+0x13e>
 80082b4:	2f03      	cmp	r7, #3
 80082b6:	f000 8081 	beq.w	80083bc <optiga_cmd_execute_process_response+0x1f0>
 80082ba:	429f      	cmp	r7, r3
 80082bc:	d04a      	beq.n	8008354 <optiga_cmd_execute_process_response+0x188>
* Last error code handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_error_code_handler(optiga_cmd_t * me)
{
    optiga_context_t * p_optiga;
    optiga_lib_status_t return_status = OPTIGA_DEVICE_ERROR;
 80082be:	f44f 4700 	mov.w	r7, #32768	; 0x8000
{
    do
    {
        *exit_loop = TRUE;
        me->exit_status = optiga_cmd_get_error_code_handler(me);
        if (((OPTIGA_LIB_SUCCESS != me->exit_status) && !(OPTIGA_DEVICE_ERROR & me->exit_status)) ||
 80082c2:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
_STATIC_H void optiga_cmd_execute_get_device_error(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
        me->exit_status = optiga_cmd_get_error_code_handler(me);
 80082c6:	8427      	strh	r7, [r4, #32]
        if (((OPTIGA_LIB_SUCCESS != me->exit_status) && !(OPTIGA_DEVICE_ERROR & me->exit_status)) ||
 80082c8:	d072      	beq.n	80083b0 <optiga_cmd_execute_process_response+0x1e4>
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
            break;
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_PROCESS_RESPONSE == me->cmd_next_execution_state));
 80082ca:	782b      	ldrb	r3, [r5, #0]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d0ab      	beq.n	8008228 <optiga_cmd_execute_process_response+0x5c>
 80082d0:	e791      	b.n	80081f6 <optiga_cmd_execute_process_response+0x2a>
                me->handler(me->caller_context, me->exit_status);
                *exit_loop = TRUE;
                break;
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 80082d2:	f240 2202 	movw	r2, #514	; 0x202
 80082d6:	2300      	movs	r3, #0
 80082d8:	75a6      	strb	r6, [r4, #22]
 80082da:	8422      	strh	r2, [r4, #32]
 80082dc:	702b      	strb	r3, [r5, #0]
            break;
 80082de:	e7a3      	b.n	8008228 <optiga_cmd_execute_process_response+0x5c>
    do
    {
        *exit_loop = TRUE;
        if (OPTIGA_CMD_ZERO_LENGTH_OR_VALUE != (me->device_error_status & OPTIGA_CMD_ENTER_HANDLER_CALL_MASK))
        {
            me->exit_status = optiga_cmd_handler(me);
 80082e0:	4620      	mov	r0, r4
 80082e2:	4790      	blx	r2
 80082e4:	8420      	strh	r0, [r4, #32]
        {
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
            *exit_loop = FALSE;
            break;
        }
        if (OPTIGA_LIB_SUCCESS == me->exit_status)
 80082e6:	2800      	cmp	r0, #0
 80082e8:	d17d      	bne.n	80083e6 <optiga_cmd_execute_process_response+0x21a>
        {
            // After successful Close Application, change state to invoke optiga_comms_close
            if (OPTIGA_CMD_CLOSE_APPLICATION == OPTIGA_CMD_GET_APDU_CMD(me->apdu_data))
 80082ea:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80082ee:	2bf1      	cmp	r3, #241	; 0xf1
 80082f0:	f000 80aa 	beq.w	8008448 <optiga_cmd_execute_process_response+0x27c>
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE;
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_START;
            }
            else
            {
                if (FALSE == me->chaining_ongoing)
 80082f4:	7e23      	ldrb	r3, [r4, #24]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	f040 8093 	bne.w	8008422 <optiga_cmd_execute_process_response+0x256>
                {
                    if ((OPTIGA_CMD_STATE_EXIT != me->cmd_sub_execution_state) && (OPTIGA_CMD_EXEC_RELEASE_SESSION != me->cmd_sub_execution_state))
 80082fc:	7de3      	ldrb	r3, [r4, #23]
 80082fe:	3b0d      	subs	r3, #13
 8008300:	2b01      	cmp	r3, #1
 8008302:	d98f      	bls.n	8008224 <optiga_cmd_execute_process_response+0x58>
                    {
                        me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 8008304:	230c      	movs	r3, #12
 8008306:	75e3      	strb	r3, [r4, #23]
 8008308:	e78c      	b.n	8008224 <optiga_cmd_execute_process_response+0x58>
                                                   me, OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
        }
        break;
        case OPTIGA_CMD_ERROR_CODE_TX:
        {
            me->p_optiga->comms_rx_size = OPTIGA_CMD_TOTAL_COMMS_BUFFER_SIZE;
 800830a:	f240 6322 	movw	r3, #1570	; 0x622
 800830e:	f8a8 3006 	strh.w	r3, [r8, #6]

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
            me->p_optiga->p_optiga_comms->protection_level = me->protection_level;
 8008312:	f8d8 3000 	ldr.w	r3, [r8]
 8008316:	7ea2      	ldrb	r2, [r4, #26]
 8008318:	739a      	strb	r2, [r3, #14]
            me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 800831a:	6823      	ldr	r3, [r4, #0]
 800831c:	7ee2      	ldrb	r2, [r4, #27]
 800831e:	681b      	ldr	r3, [r3, #0]
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

            (void)optiga_comms_set_callback_context(p_optiga->p_optiga_comms, (void*)me);
 8008320:	4647      	mov	r7, r8
        {
            me->p_optiga->comms_rx_size = OPTIGA_CMD_TOTAL_COMMS_BUFFER_SIZE;

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
            me->p_optiga->p_optiga_comms->protection_level = me->protection_level;
            me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 8008322:	73da      	strb	r2, [r3, #15]
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

            (void)optiga_comms_set_callback_context(p_optiga->p_optiga_comms, (void*)me);
 8008324:	f857 0b0d 	ldr.w	r0, [r7], #13
 8008328:	4621      	mov	r1, r4
 800832a:	f7ff f97d 	bl	8007628 <optiga_comms_set_callback_context>
            return_status = optiga_comms_transceive(p_optiga->p_optiga_comms,
 800832e:	f108 0806 	add.w	r8, r8, #6
 8008332:	f858 0c06 	ldr.w	r0, [r8, #-6]
 8008336:	f838 2c02 	ldrh.w	r2, [r8, #-2]
 800833a:	f8cd 8000 	str.w	r8, [sp]
 800833e:	4639      	mov	r1, r7
 8008340:	463b      	mov	r3, r7
 8008342:	f7ff f995 	bl	8007670 <optiga_comms_transceive>
                                                    p_optiga->optiga_comms_buffer,
                                                    p_optiga->comms_tx_size,
                                                    p_optiga->optiga_comms_buffer,
                                                    &p_optiga->comms_rx_size);
            if (OPTIGA_COMMS_SUCCESS != return_status)
 8008346:	4607      	mov	r7, r0
 8008348:	2800      	cmp	r0, #0
 800834a:	d05e      	beq.n	800840a <optiga_cmd_execute_process_response+0x23e>
_STATIC_H void optiga_cmd_execute_get_device_error(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
        me->exit_status = optiga_cmd_get_error_code_handler(me);
 800834c:	f240 2302 	movw	r3, #514	; 0x202
 8008350:	8423      	strh	r3, [r4, #32]
 8008352:	e7a2      	b.n	800829a <optiga_cmd_execute_process_response+0xce>

    switch (me->device_error_status & OPTIGA_CMD_ERROR_CODE_STATE_MASK)
    {
        case OPTIGA_CMD_ERROR_CODE_PREPARE:
        {
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_LAST_ERROR_CODE);
 8008354:	f108 0016 	add.w	r0, r8, #22
 8008358:	f24f 11c2 	movw	r1, #61890	; 0xf1c2
 800835c:	f7ff f9d0 	bl	8007700 <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_OFFSET);
 8008360:	6820      	ldr	r0, [r4, #0]
 8008362:	2100      	movs	r1, #0
 8008364:	3018      	adds	r0, #24
 8008366:	f7ff f9cb 	bl	8007700 <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_BYTES_TO_READ);
 800836a:	6820      	ldr	r0, [r4, #0]
 800836c:	4639      	mov	r1, r7
 800836e:	301a      	adds	r0, #26
 8008370:	f7ff f9c6 	bl	8007700 <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;

            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GET_DATA_OBJECT_CMD,
                                           OPTIGA_CMD_PARAM,
                                           (uint16_t)(index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8008374:	6823      	ldr	r3, [r4, #0]

            me->p_optiga->comms_tx_size = (uint16_t)(index_for_data - OPTIGA_COMMS_DATA_OFFSET);
            SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_TX);
            pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8008376:	493c      	ldr	r1, [pc, #240]	; (8008468 <optiga_cmd_execute_process_response+0x29c>)
//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
 8008378:	749f      	strb	r7, [r3, #18]
    p_apdu_buffer [1] = param;
 800837a:	2200      	movs	r2, #0
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
    p_apdu_buffer [3] = (uint8_t)(in_data_length & 0x00FF);
 800837c:	2006      	movs	r0, #6
 800837e:	7558      	strb	r0, [r3, #21]
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
    p_apdu_buffer [0] = cmd;
    p_apdu_buffer [1] = param;
 8008380:	74da      	strb	r2, [r3, #19]
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8008382:	751a      	strb	r2, [r3, #20]
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GET_DATA_OBJECT_CMD,
                                           OPTIGA_CMD_PARAM,
                                           (uint16_t)(index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);

            me->p_optiga->comms_tx_size = (uint16_t)(index_for_data - OPTIGA_COMMS_DATA_OFFSET);
 8008384:	6822      	ldr	r2, [r4, #0]
 8008386:	230a      	movs	r3, #10
 8008388:	8093      	strh	r3, [r2, #4]
            SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_TX);
 800838a:	7f63      	ldrb	r3, [r4, #29]
 800838c:	f023 0303 	bic.w	r3, r3, #3
 8008390:	f043 0302 	orr.w	r3, r3, #2
 8008394:	7763      	strb	r3, [r4, #29]
            pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8008396:	f8d2 0678 	ldr.w	r0, [r2, #1656]	; 0x678
* Last error code handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_error_code_handler(optiga_cmd_t * me)
{
    optiga_context_t * p_optiga;
    optiga_lib_status_t return_status = OPTIGA_DEVICE_ERROR;
 800839a:	f44f 4700 	mov.w	r7, #32768	; 0x8000
                                           (uint16_t)(index_for_data - OPTIGA_CMD_APDU_INDATA_OFFSET),
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);

            me->p_optiga->comms_tx_size = (uint16_t)(index_for_data - OPTIGA_COMMS_DATA_OFFSET);
            SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_TX);
            pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 800839e:	4622      	mov	r2, r4
 80083a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80083a4:	f7fc fd5a 	bl	8004e5c <pal_os_event_register_callback_oneshot>
{
    do
    {
        *exit_loop = TRUE;
        me->exit_status = optiga_cmd_get_error_code_handler(me);
        if (((OPTIGA_LIB_SUCCESS != me->exit_status) && !(OPTIGA_DEVICE_ERROR & me->exit_status)) ||
 80083a8:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
_STATIC_H void optiga_cmd_execute_get_device_error(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
        me->exit_status = optiga_cmd_get_error_code_handler(me);
 80083ac:	8427      	strh	r7, [r4, #32]
        if (((OPTIGA_LIB_SUCCESS != me->exit_status) && !(OPTIGA_DEVICE_ERROR & me->exit_status)) ||
 80083ae:	d18c      	bne.n	80082ca <optiga_cmd_execute_process_response+0xfe>
            ((OPTIGA_DEVICE_ERROR == me->exit_status) &&
            ((me->device_error_status & OPTIGA_CMD_ERROR_CODE_STATE_MASK) == OPTIGA_CMD_ERROR_CODE_RX)))
 80083b0:	7f63      	ldrb	r3, [r4, #29]
    do
    {
        *exit_loop = TRUE;
        me->exit_status = optiga_cmd_get_error_code_handler(me);
        if (((OPTIGA_LIB_SUCCESS != me->exit_status) && !(OPTIGA_DEVICE_ERROR & me->exit_status)) ||
            ((OPTIGA_DEVICE_ERROR == me->exit_status) &&
 80083b2:	f003 0303 	and.w	r3, r3, #3
 80083b6:	2b03      	cmp	r3, #3
 80083b8:	d187      	bne.n	80082ca <optiga_cmd_execute_process_response+0xfe>
 80083ba:	e76e      	b.n	800829a <optiga_cmd_execute_process_response+0xce>
            SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_RX);
        }
        break;
        case OPTIGA_CMD_ERROR_CODE_RX:
        {
            if (OPTIGA_CMD_APDU_FAILURE == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 80083bc:	f898 3012 	ldrb.w	r3, [r8, #18]
 80083c0:	2bff      	cmp	r3, #255	; 0xff
 80083c2:	f43f af7c 	beq.w	80082be <optiga_cmd_execute_process_response+0xf2>
            {
                break;
            }
            return_status = me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET];
 80083c6:	f898 3016 	ldrb.w	r3, [r8, #22]
            return_status = return_status | OPTIGA_DEVICE_ERROR;
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
            me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
            pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 80083ca:	f8d8 0678 	ldr.w	r0, [r8, #1656]	; 0x678
 80083ce:	4926      	ldr	r1, [pc, #152]	; (8008468 <optiga_cmd_execute_process_response+0x29c>)
            {
                break;
            }
            return_status = me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET];
            return_status = return_status | OPTIGA_DEVICE_ERROR;
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
 80083d0:	75a7      	strb	r7, [r4, #22]
            me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
 80083d2:	220a      	movs	r2, #10
            if (OPTIGA_CMD_APDU_FAILURE == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
            {
                break;
            }
            return_status = me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET];
            return_status = return_status | OPTIGA_DEVICE_ERROR;
 80083d4:	f443 4700 	orr.w	r7, r3, #32768	; 0x8000
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
            me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
 80083d8:	75e2      	strb	r2, [r4, #23]
            pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 80083da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80083de:	4622      	mov	r2, r4
 80083e0:	f7fc fd3c 	bl	8004e5c <pal_os_event_register_callback_oneshot>
 80083e4:	e76d      	b.n	80082c2 <optiga_cmd_execute_process_response+0xf6>
            }
        }
        else
        {
            // After OPTIGA error is analyzed, invoke upper layer handler and release lock
            if (OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT == me->exit_status)
 80083e6:	f5b0 7f01 	cmp.w	r0, #516	; 0x204
 80083ea:	d015      	beq.n	8008418 <optiga_cmd_execute_process_response+0x24c>
            {
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
                *exit_loop = FALSE;
                break;
            }
            else if (OPTIGA_CMD_EXEC_RELEASE_SESSION == me->cmd_sub_execution_state)
 80083ec:	7de3      	ldrb	r3, [r4, #23]
 80083ee:	2b0d      	cmp	r3, #13
 80083f0:	f43f af18 	beq.w	8008224 <optiga_cmd_execute_process_response+0x58>
            }
            // After OPTIGA responds with failure, invoke the next state to check which error occurred
            else
            {
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
                SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
 80083f4:	7f63      	ldrb	r3, [r4, #29]
 80083f6:	f023 0303 	bic.w	r3, r3, #3
 80083fa:	f043 0301 	orr.w	r3, r3, #1
                *exit_loop = FALSE;
            }
            // After OPTIGA responds with failure, invoke the next state to check which error occurred
            else
            {
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
 80083fe:	210b      	movs	r1, #11
                SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
                *exit_loop = FALSE;
 8008400:	2200      	movs	r2, #0
            }
            // After OPTIGA responds with failure, invoke the next state to check which error occurred
            else
            {
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
                SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
 8008402:	7763      	strb	r3, [r4, #29]
                *exit_loop = FALSE;
            }
            // After OPTIGA responds with failure, invoke the next state to check which error occurred
            else
            {
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
 8008404:	75e1      	strb	r1, [r4, #23]
                SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
                *exit_loop = FALSE;
 8008406:	702a      	strb	r2, [r5, #0]
 8008408:	e70e      	b.n	8008228 <optiga_cmd_execute_process_response+0x5c>
            if (OPTIGA_COMMS_SUCCESS != return_status)
            {
                return_status = OPTIGA_CMD_ERROR;
                break;
            }
            SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_RX);
 800840a:	7f63      	ldrb	r3, [r4, #29]
 800840c:	f023 0303 	bic.w	r3, r3, #3
 8008410:	f043 0303 	orr.w	r3, r3, #3
 8008414:	7763      	strb	r3, [r4, #29]
 8008416:	e754      	b.n	80082c2 <optiga_cmd_execute_process_response+0xf6>
        else
        {
            // After OPTIGA error is analyzed, invoke upper layer handler and release lock
            if (OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT == me->exit_status)
            {
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 8008418:	220c      	movs	r2, #12
                *exit_loop = FALSE;
 800841a:	2300      	movs	r3, #0
        else
        {
            // After OPTIGA error is analyzed, invoke upper layer handler and release lock
            if (OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT == me->exit_status)
            {
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 800841c:	75e2      	strb	r2, [r4, #23]
                *exit_loop = FALSE;
 800841e:	702b      	strb	r3, [r5, #0]
 8008420:	e702      	b.n	8008228 <optiga_cmd_execute_process_response+0x5c>
                    break;
                }
                // for chaining, trigger preparing of next command
                else
                {
                    pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8008422:	6823      	ldr	r3, [r4, #0]
 8008424:	4910      	ldr	r1, [pc, #64]	; (8008468 <optiga_cmd_execute_process_response+0x29c>)
 8008426:	f8d3 0678 	ldr.w	r0, [r3, #1656]	; 0x678
 800842a:	4622      	mov	r2, r4
 800842c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008430:	f7fc fd14 	bl	8004e5c <pal_os_event_register_callback_oneshot>
                                                           (register_callback)optiga_cmd_event_trigger_execute,
                                                           (void*)me,
                                                           OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
                    *exit_loop = TRUE;
 8008434:	702f      	strb	r7, [r5, #0]

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                    me->protection_level &= OPTIGA_PROTECTION_LEVEL_MASK;
 8008436:	7ea3      	ldrb	r3, [r4, #26]
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

                    me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
 8008438:	2102      	movs	r1, #2
                                                           (void*)me,
                                                           OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
                    *exit_loop = TRUE;

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                    me->protection_level &= OPTIGA_PROTECTION_LEVEL_MASK;
 800843a:	f003 0303 	and.w	r3, r3, #3
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

                    me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 800843e:	2209      	movs	r2, #9
                                                           (void*)me,
                                                           OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
                    *exit_loop = TRUE;

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                    me->protection_level &= OPTIGA_PROTECTION_LEVEL_MASK;
 8008440:	76a3      	strb	r3, [r4, #26]
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

                    me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
 8008442:	75a1      	strb	r1, [r4, #22]
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8008444:	75e2      	strb	r2, [r4, #23]
 8008446:	e740      	b.n	80082ca <optiga_cmd_execute_process_response+0xfe>
        if (OPTIGA_LIB_SUCCESS == me->exit_status)
        {
            // After successful Close Application, change state to invoke optiga_comms_close
            if (OPTIGA_CMD_CLOSE_APPLICATION == OPTIGA_CMD_GET_APDU_CMD(me->apdu_data))
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8008448:	6823      	ldr	r3, [r4, #0]
 800844a:	4907      	ldr	r1, [pc, #28]	; (8008468 <optiga_cmd_execute_process_response+0x29c>)
 800844c:	f8d3 0678 	ldr.w	r0, [r3, #1656]	; 0x678
 8008450:	4622      	mov	r2, r4
 8008452:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008456:	f7fc fd01 	bl	8004e5c <pal_os_event_register_callback_oneshot>
                                                       (register_callback)optiga_cmd_event_trigger_execute,
                                                       me,
                                                       OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
                *exit_loop = TRUE;
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE;
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_START;
 800845a:	2303      	movs	r3, #3
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
                                                       (register_callback)optiga_cmd_event_trigger_execute,
                                                       me,
                                                       OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
                *exit_loop = TRUE;
 800845c:	702f      	strb	r7, [r5, #0]
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE;
 800845e:	75a7      	strb	r7, [r4, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_START;
 8008460:	75e3      	strb	r3, [r4, #23]
 8008462:	e732      	b.n	80082ca <optiga_cmd_execute_process_response+0xfe>
 8008464:	08007749 	.word	0x08007749
 8008468:	08008b2d 	.word	0x08008b2d

0800846c <optiga_cmd_execute_prepare_command>:
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_CLOSE == me->cmd_next_execution_state));
}

_STATIC_H void optiga_cmd_execute_prepare_command(optiga_cmd_t * me, uint8_t * exit_loop)
{
 800846c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    optiga_cmd_handler_t optiga_cmd_handler = me->cmd_hdlrs;
 8008470:	f8d0 8004 	ldr.w	r8, [r0, #4]
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_CLOSE == me->cmd_next_execution_state));
}

_STATIC_H void optiga_cmd_execute_prepare_command(optiga_cmd_t * me, uint8_t * exit_loop)
{
 8008474:	b083      	sub	sp, #12
 8008476:	4604      	mov	r4, r0
 8008478:	460d      	mov	r5, r1
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_ENTER_HANDLER_CALL);
                break;
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 800847a:	2604      	movs	r6, #4
 800847c:	f240 2702 	movw	r7, #514	; 0x202
 8008480:	f04f 0900 	mov.w	r9, #0
_STATIC_H void optiga_cmd_execute_prepare_command(optiga_cmd_t * me, uint8_t * exit_loop)
{
    optiga_cmd_handler_t optiga_cmd_handler = me->cmd_hdlrs;
    do
    {
        switch (me->cmd_sub_execution_state)
 8008484:	7de3      	ldrb	r3, [r4, #23]
 8008486:	3b05      	subs	r3, #5
 8008488:	2b04      	cmp	r3, #4
 800848a:	f200 8094 	bhi.w	80085b6 <optiga_cmd_execute_prepare_command+0x14a>
 800848e:	e8df f003 	tbb	[pc, r3]
 8008492:	4a4a      	.short	0x4a4a
 8008494:	157c      	.short	0x157c
 8008496:	03          	.byte	0x03
 8008497:	00          	.byte	0x00
                *exit_loop = TRUE;
                break;
            }
            case OPTIGA_CMD_EXEC_PREPARE_APDU:
            {
                *exit_loop = TRUE;
 8008498:	2301      	movs	r3, #1
 800849a:	702b      	strb	r3, [r5, #0]
                me->exit_status = optiga_cmd_handler(me);
 800849c:	4620      	mov	r0, r4
 800849e:	47c0      	blx	r8
 80084a0:	4682      	mov	sl, r0
 80084a2:	8420      	strh	r0, [r4, #32]
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 80084a4:	2800      	cmp	r0, #0
 80084a6:	f000 808b 	beq.w	80085c0 <optiga_cmd_execute_prepare_command+0x154>
                {
                    me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 80084aa:	75a6      	strb	r6, [r4, #22]
                    *exit_loop = FALSE;
 80084ac:	f885 9000 	strb.w	r9, [r5]
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
            break;
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_PREPARE_COMMAND == me->cmd_next_execution_state));
 80084b0:	7da3      	ldrb	r3, [r4, #22]
 80084b2:	2b02      	cmp	r3, #2
 80084b4:	d0e6      	beq.n	8008484 <optiga_cmd_execute_prepare_command+0x18>
}
 80084b6:	b003      	add	sp, #12
 80084b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
/*
* Updates a execution queue slot
*/
_STATIC_H void optiga_cmd_queue_update_slot(optiga_cmd_t * me, uint8_t request_type)
{
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
 80084bc:	7fa3      	ldrb	r3, [r4, #30]
 80084be:	6822      	ldr	r2, [r4, #0]
 80084c0:	0059      	lsls	r1, r3, #1
 80084c2:	18ce      	adds	r6, r1, r3
 80084c4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80084c8:	f896 0638 	ldrb.w	r0, [r6, #1592]	; 0x638
 80084cc:	2823      	cmp	r0, #35	; 0x23
 80084ce:	d006      	beq.n	80084de <optiga_cmd_execute_prepare_command+0x72>
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
       (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != request_type)))
    {
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
 80084d0:	f7fc fcf4 	bl	8004ebc <pal_os_timer_get_time_in_microseconds>
 80084d4:	f8c6 0634 	str.w	r0, [r6, #1588]	; 0x634
 80084d8:	7fa3      	ldrb	r3, [r4, #30]
 80084da:	6822      	ldr	r2, [r4, #0]
 80084dc:	0059      	lsls	r1, r3, #1
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 80084de:	440b      	add	r3, r1
 80084e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
    }
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = request_type;
 80084e4:	2023      	movs	r0, #35	; 0x23
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 80084e6:	f8c3 4630 	str.w	r4, [r3, #1584]	; 0x630
    // set the state of slot to Requested state
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 80084ea:	7fa3      	ldrb	r3, [r4, #30]
 80084ec:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80084f0:	eb02 0283 	add.w	r2, r2, r3, lsl #2
                *exit_loop = FALSE;
                break;
            }
            case OPTIGA_CMD_EXEC_REQUEST_STRICT_LOCK:
            {
                me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK);
 80084f4:	2600      	movs	r6, #0
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
    // set the state of slot to Requested state
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 80084f6:	f892 3638 	ldrb.w	r3, [r2, #1592]	; 0x638
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 80084fa:	4283      	cmp	r3, r0
 80084fc:	bf0c      	ite	eq
 80084fe:	2308      	moveq	r3, #8
 8008500:	2302      	movne	r3, #2
 8008502:	f882 3639 	strb.w	r3, [r2, #1593]	; 0x639
    }
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = request_type;
 8008506:	7fa3      	ldrb	r3, [r4, #30]
 8008508:	6822      	ldr	r2, [r4, #0]
 800850a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800850e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
                    break;
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8008512:	2109      	movs	r1, #9
                *exit_loop = TRUE;
 8008514:	2201      	movs	r2, #1
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
    }
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = request_type;
 8008516:	f883 0638 	strb.w	r0, [r3, #1592]	; 0x638
                *exit_loop = FALSE;
                break;
            }
            case OPTIGA_CMD_EXEC_REQUEST_STRICT_LOCK:
            {
                me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK);
 800851a:	8426      	strh	r6, [r4, #32]
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
                    break;
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 800851c:	75e1      	strb	r1, [r4, #23]
                *exit_loop = TRUE;
 800851e:	702a      	strb	r2, [r5, #0]
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
            break;
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_PREPARE_COMMAND == me->cmd_next_execution_state));
}
 8008520:	b003      	add	sp, #12
 8008522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch (me->cmd_sub_execution_state)
        {
            case OPTIGA_CMD_EXEC_REQUEST_LOCK:
            case OPTIGA_CMD_EXEC_REQUEST_SESSION:
            {
                *exit_loop = TRUE;
 8008526:	2301      	movs	r3, #1
 8008528:	702b      	strb	r3, [r5, #0]
                if (me->cmd_sub_execution_state == OPTIGA_CMD_EXEC_REQUEST_SESSION)
 800852a:	7de3      	ldrb	r3, [r4, #23]
/*
* Updates a execution queue slot
*/
_STATIC_H void optiga_cmd_queue_update_slot(optiga_cmd_t * me, uint8_t request_type)
{
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
 800852c:	f894 a01e 	ldrb.w	sl, [r4, #30]
 8008530:	f8d4 b000 	ldr.w	fp, [r4]
        {
            case OPTIGA_CMD_EXEC_REQUEST_LOCK:
            case OPTIGA_CMD_EXEC_REQUEST_SESSION:
            {
                *exit_loop = TRUE;
                if (me->cmd_sub_execution_state == OPTIGA_CMD_EXEC_REQUEST_SESSION)
 8008534:	2b05      	cmp	r3, #5
 8008536:	d06b      	beq.n	8008610 <optiga_cmd_execute_prepare_command+0x1a4>
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
       (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != request_type)))
    {
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
 8008538:	f7fc fcc0 	bl	8004ebc <pal_os_timer_get_time_in_microseconds>
 800853c:	eb0a 0a4a 	add.w	sl, sl, sl, lsl #1
 8008540:	eb0b 0a8a 	add.w	sl, fp, sl, lsl #2
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 8008544:	6822      	ldr	r2, [r4, #0]
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
       (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != request_type)))
    {
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
 8008546:	f8ca 0634 	str.w	r0, [sl, #1588]	; 0x634
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 800854a:	7fa3      	ldrb	r3, [r4, #30]
 800854c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008550:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 8008554:	2002      	movs	r0, #2
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 8008556:	f8c3 4630 	str.w	r4, [r3, #1584]	; 0x630
    // set the state of slot to Requested state
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 800855a:	7fa3      	ldrb	r3, [r4, #30]
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 800855c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008560:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    }
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = request_type;
 8008564:	2121      	movs	r1, #33	; 0x21
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 8008566:	f882 0639 	strb.w	r0, [r2, #1593]	; 0x639
    }
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = request_type;
 800856a:	7fa3      	ldrb	r3, [r4, #30]
 800856c:	6822      	ldr	r2, [r4, #0]
 800856e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008572:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008576:	f883 1638 	strb.w	r1, [r3, #1592]	; 0x638
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
                    break;
                }

                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 800857a:	2309      	movs	r3, #9
                {
                    me->exit_status = optiga_cmd_request_session(me);
                }
                else
                {
                    me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_LOCK);
 800857c:	f8a4 9020 	strh.w	r9, [r4, #32]
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
                    break;
                }

                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8008580:	75e3      	strb	r3, [r4, #23]
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
            break;
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_PREPARE_COMMAND == me->cmd_next_execution_state));
 8008582:	782b      	ldrb	r3, [r5, #0]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d093      	beq.n	80084b0 <optiga_cmd_execute_prepare_command+0x44>
 8008588:	e7ca      	b.n	8008520 <optiga_cmd_execute_prepare_command+0xb4>
/*
* Release the strict lock associated with instance
*/
_STATIC_H void optiga_cmd_release_strict_lock(const optiga_cmd_t * me)
{
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 800858a:	7fa3      	ldrb	r3, [r4, #30]
 800858c:	6822      	ldr	r2, [r4, #0]
 800858e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008592:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008596:	2201      	movs	r2, #1
 8008598:	f883 2639 	strb.w	r2, [r3, #1593]	; 0x639
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = OPTIGA_CMD_QUEUE_NO_REQUEST;
 800859c:	7fa3      	ldrb	r3, [r4, #30]
 800859e:	6822      	ldr	r2, [r4, #0]
 80085a0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80085a4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
                break;
            }
            case OPTIGA_CMD_EXEC_RESET_STRICT_LOCK:
            {
                optiga_cmd_release_strict_lock(me);
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_REQUEST_STRICT_LOCK;
 80085a8:	2208      	movs	r2, #8
* Release the strict lock associated with instance
*/
_STATIC_H void optiga_cmd_release_strict_lock(const optiga_cmd_t * me)
{
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = OPTIGA_CMD_QUEUE_NO_REQUEST;
 80085aa:	f883 9638 	strb.w	r9, [r3, #1592]	; 0x638
                break;
            }
            case OPTIGA_CMD_EXEC_RESET_STRICT_LOCK:
            {
                optiga_cmd_release_strict_lock(me);
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_REQUEST_STRICT_LOCK;
 80085ae:	75e2      	strb	r2, [r4, #23]
                *exit_loop = FALSE;
 80085b0:	f885 9000 	strb.w	r9, [r5]
                break;
 80085b4:	e77c      	b.n	80084b0 <optiga_cmd_execute_prepare_command+0x44>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_ENTER_HANDLER_CALL);
                break;
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 80085b6:	75a6      	strb	r6, [r4, #22]
 80085b8:	8427      	strh	r7, [r4, #32]
 80085ba:	f885 9000 	strb.w	r9, [r5]
            break;
 80085be:	e777      	b.n	80084b0 <optiga_cmd_execute_prepare_command+0x44>
                {
                    me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
                    *exit_loop = FALSE;
                    break;
                }
                me->p_optiga->comms_rx_size = OPTIGA_CMD_TOTAL_COMMS_BUFFER_SIZE;
 80085c0:	6823      	ldr	r3, [r4, #0]
 80085c2:	f240 6222 	movw	r2, #1570	; 0x622
 80085c6:	80da      	strh	r2, [r3, #6]
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                me->p_optiga->p_optiga_comms->protection_level = me->protection_level;
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	7ea2      	ldrb	r2, [r4, #26]
 80085cc:	739a      	strb	r2, [r3, #14]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 80085ce:	6823      	ldr	r3, [r4, #0]
 80085d0:	7ee2      	ldrb	r2, [r4, #27]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	73da      	strb	r2, [r3, #15]
                me->p_optiga->protection_level_state |= me->protection_level;
 80085d6:	6822      	ldr	r2, [r4, #0]
 80085d8:	7ea1      	ldrb	r1, [r4, #26]
 80085da:	f892 3688 	ldrb.w	r3, [r2, #1672]	; 0x688
 80085de:	430b      	orrs	r3, r1
 80085e0:	f882 3688 	strb.w	r3, [r2, #1672]	; 0x688
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 80085e4:	6823      	ldr	r3, [r4, #0]
 80085e6:	4621      	mov	r1, r4
 80085e8:	6818      	ldr	r0, [r3, #0]
 80085ea:	f7ff f81d 	bl	8007628 <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_transceive(me->p_optiga->p_optiga_comms,
 80085ee:	6823      	ldr	r3, [r4, #0]
 80085f0:	6818      	ldr	r0, [r3, #0]
 80085f2:	889a      	ldrh	r2, [r3, #4]
                                                          me->p_optiga->optiga_comms_buffer,
                                                          me->p_optiga->comms_tx_size,
                                                          me->p_optiga->optiga_comms_buffer,
 80085f4:	f103 010d 	add.w	r1, r3, #13
                me->p_optiga->p_optiga_comms->protection_level = me->protection_level;
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
                me->p_optiga->protection_level_state |= me->protection_level;
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
                me->exit_status = optiga_comms_transceive(me->p_optiga->p_optiga_comms,
 80085f8:	3306      	adds	r3, #6
 80085fa:	9300      	str	r3, [sp, #0]
 80085fc:	460b      	mov	r3, r1
 80085fe:	f7ff f837 	bl	8007670 <optiga_comms_transceive>
 8008602:	8420      	strh	r0, [r4, #32]
                                                          me->p_optiga->optiga_comms_buffer,
                                                          me->p_optiga->comms_tx_size,
                                                          me->p_optiga->optiga_comms_buffer,
                                                          &(me->p_optiga->comms_rx_size));

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8008604:	b1e0      	cbz	r0, 8008640 <optiga_cmd_execute_prepare_command+0x1d4>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8008606:	75a6      	strb	r6, [r4, #22]
 8008608:	8427      	strh	r7, [r4, #32]
 800860a:	f885 a000 	strb.w	sl, [r5]
                    break;
 800860e:	e74f      	b.n	80084b0 <optiga_cmd_execute_prepare_command+0x44>
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
       (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != request_type)))
    {
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
 8008610:	f7fc fc54 	bl	8004ebc <pal_os_timer_get_time_in_microseconds>
 8008614:	eb0a 0a4a 	add.w	sl, sl, sl, lsl #1
 8008618:	eb0b 0a8a 	add.w	sl, fp, sl, lsl #2
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 800861c:	6822      	ldr	r2, [r4, #0]
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
       (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != request_type)))
    {
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
 800861e:	f8ca 0634 	str.w	r0, [sl, #1588]	; 0x634
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 8008622:	7fa3      	ldrb	r3, [r4, #30]
 8008624:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008628:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 800862c:	2002      	movs	r0, #2
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 800862e:	f8c3 4630 	str.w	r4, [r3, #1584]	; 0x630
    // set the state of slot to Requested state
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 8008632:	7fa3      	ldrb	r3, [r4, #30]
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 8008634:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008638:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    }
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = request_type;
 800863c:	2122      	movs	r1, #34	; 0x22
 800863e:	e792      	b.n	8008566 <optiga_cmd_execute_prepare_command+0xfa>
                    break;
                }

                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_ENTER_HANDLER_CALL);
 8008640:	7f63      	ldrb	r3, [r4, #29]
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
                    break;
                }

                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
 8008642:	2103      	movs	r1, #3
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_ENTER_HANDLER_CALL);
 8008644:	f063 037f 	orn	r3, r3, #127	; 0x7f
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
                    break;
                }

                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
 8008648:	220a      	movs	r2, #10
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_ENTER_HANDLER_CALL);
 800864a:	7763      	strb	r3, [r4, #29]
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
                    break;
                }

                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
 800864c:	75a1      	strb	r1, [r4, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
 800864e:	75e2      	strb	r2, [r4, #23]
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_ENTER_HANDLER_CALL);
                break;
 8008650:	e797      	b.n	8008582 <optiga_cmd_execute_prepare_command+0x116>
 8008652:	bf00      	nop

08008654 <optiga_cmd_execute_comms_close>:

    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_OPEN == me->cmd_next_execution_state));
}

_STATIC_H void optiga_cmd_execute_comms_close(optiga_cmd_t * me, uint8_t * exit_loop)
{
 8008654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008658:	4604      	mov	r4, r0
 800865a:	460d      	mov	r5, r1
    do
    {
        *exit_loop = TRUE;
 800865c:	2701      	movs	r7, #1
                }
                else
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = OPTIGA_COMMS_SESSION_CONTEXT_NONE;
                }
                me->p_optiga->protection_level_state = 0;
 800865e:	f04f 0800 	mov.w	r8, #0
 8008662:	e00b      	b.n	800867c <optiga_cmd_execute_comms_close+0x28>
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                break;
            }
            case OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE:
            {
                me->handler(me->caller_context, OPTIGA_LIB_SUCCESS);
 8008664:	6923      	ldr	r3, [r4, #16]
 8008666:	68e0      	ldr	r0, [r4, #12]
 8008668:	2100      	movs	r1, #0
 800866a:	4798      	blx	r3
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // For asynchronous behavior, change state to release the lock
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation)
 800866c:	7f23      	ldrb	r3, [r4, #28]
 800866e:	2b22      	cmp	r3, #34	; 0x22
 8008670:	d07d      	beq.n	800876e <optiga_cmd_execute_comms_close+0x11a>
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
            break;
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_CLOSE == me->cmd_next_execution_state));
 8008672:	782b      	ldrb	r3, [r5, #0]
 8008674:	b993      	cbnz	r3, 800869c <optiga_cmd_execute_comms_close+0x48>
 8008676:	7da3      	ldrb	r3, [r4, #22]
 8008678:	2b01      	cmp	r3, #1
 800867a:	d10f      	bne.n	800869c <optiga_cmd_execute_comms_close+0x48>

_STATIC_H void optiga_cmd_execute_comms_close(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
 800867c:	702f      	strb	r7, [r5, #0]
        switch (me->cmd_sub_execution_state)
 800867e:	7de3      	ldrb	r3, [r4, #23]
 8008680:	2b03      	cmp	r3, #3
 8008682:	d00d      	beq.n	80086a0 <optiga_cmd_execute_comms_close+0x4c>
 8008684:	2b04      	cmp	r3, #4
 8008686:	d0ed      	beq.n	8008664 <optiga_cmd_execute_comms_close+0x10>
                }
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                break;
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8008688:	f240 2302 	movw	r3, #514	; 0x202
 800868c:	2204      	movs	r2, #4
 800868e:	75a2      	strb	r2, [r4, #22]
 8008690:	8423      	strh	r3, [r4, #32]
 8008692:	f885 8000 	strb.w	r8, [r5]
            break;
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_CLOSE == me->cmd_next_execution_state));
 8008696:	7da3      	ldrb	r3, [r4, #22]
 8008698:	2b01      	cmp	r3, #1
 800869a:	d0ef      	beq.n	800867c <optiga_cmd_execute_comms_close+0x28>
 800869c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            case OPTIGA_CMD_EXEC_COMMS_CLOSE_START:
            {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // In case PRL is enabled and save context is not invoked or is PRL is not enabled,
                //change state to OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE, since it synchronous in nature
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE != me->manage_context_operation)
 80086a0:	7f23      	ldrb	r3, [r4, #28]
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
                }
                me->p_optiga->p_optiga_comms->protection_level =  me->protection_level;
 80086a2:	7ea2      	ldrb	r2, [r4, #26]
            case OPTIGA_CMD_EXEC_COMMS_CLOSE_START:
            {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // In case PRL is enabled and save context is not invoked or is PRL is not enabled,
                //change state to OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE, since it synchronous in nature
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE != me->manage_context_operation)
 80086a4:	2b22      	cmp	r3, #34	; 0x22
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 80086a6:	bf1c      	itt	ne
 80086a8:	2304      	movne	r3, #4
 80086aa:	75e3      	strbne	r3, [r4, #23]
                }
                me->p_optiga->p_optiga_comms->protection_level =  me->protection_level;
 80086ac:	6823      	ldr	r3, [r4, #0]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	739a      	strb	r2, [r3, #14]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 80086b2:	6823      	ldr	r3, [r4, #0]
 80086b4:	7ee2      	ldrb	r2, [r4, #27]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	73da      	strb	r2, [r3, #15]
                if (0 != me->p_optiga->protection_level_state)
 80086ba:	6823      	ldr	r3, [r4, #0]
 80086bc:	f893 2688 	ldrb.w	r2, [r3, #1672]	; 0x688
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = me->manage_context_operation;
 80086c0:	681b      	ldr	r3, [r3, #0]
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
                }
                me->p_optiga->p_optiga_comms->protection_level =  me->protection_level;
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
                if (0 != me->p_optiga->protection_level_state)
 80086c2:	b302      	cbz	r2, 8008706 <optiga_cmd_execute_comms_close+0xb2>
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = me->manage_context_operation;
 80086c4:	7f22      	ldrb	r2, [r4, #28]
 80086c6:	741a      	strb	r2, [r3, #16]
                }
                else
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = OPTIGA_COMMS_SESSION_CONTEXT_NONE;
                }
                me->p_optiga->protection_level_state = 0;
 80086c8:	6823      	ldr	r3, [r4, #0]
 80086ca:	f883 8688 	strb.w	r8, [r3, #1672]	; 0x688
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;

                me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 80086ce:	6822      	ldr	r2, [r4, #0]
 80086d0:	6813      	ldr	r3, [r2, #0]
 80086d2:	f8d2 2678 	ldr.w	r2, [r2, #1656]	; 0x678
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = OPTIGA_COMMS_SESSION_CONTEXT_NONE;
                }
                me->p_optiga->protection_level_state = 0;
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 80086d6:	f04f 0904 	mov.w	r9, #4
 80086da:	f884 9017 	strb.w	r9, [r4, #23]

                me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;

                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 80086de:	4618      	mov	r0, r3
                }
                me->p_optiga->protection_level_state = 0;
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;

                me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 80086e0:	615a      	str	r2, [r3, #20]

                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 80086e2:	4621      	mov	r1, r4
 80086e4:	f7fe ffa0 	bl	8007628 <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_close(me->p_optiga->p_optiga_comms);
 80086e8:	6823      	ldr	r3, [r4, #0]
 80086ea:	6818      	ldr	r0, [r3, #0]
 80086ec:	f7fe ffec 	bl	80076c8 <optiga_comms_close>
 80086f0:	4606      	mov	r6, r0
 80086f2:	8420      	strh	r0, [r4, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 80086f4:	b150      	cbz	r0, 800870c <optiga_cmd_execute_comms_close+0xb8>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 80086f6:	f240 2302 	movw	r3, #514	; 0x202
 80086fa:	f884 9016 	strb.w	r9, [r4, #22]
 80086fe:	8423      	strh	r3, [r4, #32]
 8008700:	f885 8000 	strb.w	r8, [r5]
                    break;
 8008704:	e7b7      	b.n	8008676 <optiga_cmd_execute_comms_close+0x22>
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = me->manage_context_operation;
                }
                else
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = OPTIGA_COMMS_SESSION_CONTEXT_NONE;
 8008706:	2233      	movs	r2, #51	; 0x33
 8008708:	741a      	strb	r2, [r3, #16]
 800870a:	e7dd      	b.n	80086c8 <optiga_cmd_execute_comms_close+0x74>
                }

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // In case PRL is enabled and save context is requested,
                //change state to OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE, since it asynchronous in nature
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation)
 800870c:	7f23      	ldrb	r3, [r4, #28]
 800870e:	2b22      	cmp	r3, #34	; 0x22
 8008710:	d105      	bne.n	800871e <optiga_cmd_execute_comms_close+0xca>
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
                    *exit_loop = TRUE;
 8008712:	2301      	movs	r3, #1
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // In case PRL is enabled and save context is requested,
                //change state to OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE, since it asynchronous in nature
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation)
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 8008714:	f884 9017 	strb.w	r9, [r4, #23]
                    *exit_loop = TRUE;
 8008718:	702b      	strb	r3, [r5, #0]
 800871a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
* Resets a execution slot
*/
_STATIC_H void optiga_cmd_queue_reset_slot(const optiga_cmd_t * me)
{
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
 800871e:	7fa3      	ldrb	r3, [r4, #30]
 8008720:	6822      	ldr	r2, [r4, #0]
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
    // start the event scheduler
    pal_os_event_start(me->p_optiga->p_pal_os_event_ctx, optiga_cmd_queue_scheduler, me->p_optiga);
 8008722:	4927      	ldr	r1, [pc, #156]	; (80087c0 <optiga_cmd_execute_comms_close+0x16c>)
* Resets a execution slot
*/
_STATIC_H void optiga_cmd_queue_reset_slot(const optiga_cmd_t * me)
{
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
 8008724:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008728:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800872c:	f04f 30ff 	mov.w	r0, #4294967295
 8008730:	f8c3 0634 	str.w	r0, [r3, #1588]	; 0x634
    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = NULL;
 8008734:	7fa3      	ldrb	r3, [r4, #30]
 8008736:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800873a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800873e:	f8c3 6630 	str.w	r6, [r3, #1584]	; 0x630
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
 8008742:	7fa3      	ldrb	r3, [r4, #30]
 8008744:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008748:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800874c:	f882 6638 	strb.w	r6, [r2, #1592]	; 0x638
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 8008750:	7fa3      	ldrb	r3, [r4, #30]
 8008752:	6822      	ldr	r2, [r4, #0]
 8008754:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008758:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800875c:	f883 7639 	strb.w	r7, [r3, #1593]	; 0x639
    // start the event scheduler
    pal_os_event_start(me->p_optiga->p_pal_os_event_ctx, optiga_cmd_queue_scheduler, me->p_optiga);
 8008760:	6822      	ldr	r2, [r4, #0]
 8008762:	f8d2 0678 	ldr.w	r0, [r2, #1656]	; 0x678
 8008766:	f7fc fb29 	bl	8004dbc <pal_os_event_start>
                    *exit_loop = TRUE;
                }
                // For synchronous behavior: After exit from optiga_comms_close, release lock
                else
                {
                    me->exit_status = optiga_cmd_release_lock(me);
 800876a:	8426      	strh	r6, [r4, #32]
 800876c:	e781      	b.n	8008672 <optiga_cmd_execute_comms_close+0x1e>
* Resets a execution slot
*/
_STATIC_H void optiga_cmd_queue_reset_slot(const optiga_cmd_t * me)
{
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
 800876e:	7fa3      	ldrb	r3, [r4, #30]
 8008770:	6822      	ldr	r2, [r4, #0]
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
    // start the event scheduler
    pal_os_event_start(me->p_optiga->p_pal_os_event_ctx, optiga_cmd_queue_scheduler, me->p_optiga);
 8008772:	4913      	ldr	r1, [pc, #76]	; (80087c0 <optiga_cmd_execute_comms_close+0x16c>)
* Resets a execution slot
*/
_STATIC_H void optiga_cmd_queue_reset_slot(const optiga_cmd_t * me)
{
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
 8008774:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008778:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800877c:	f04f 30ff 	mov.w	r0, #4294967295
 8008780:	f8c3 0634 	str.w	r0, [r3, #1588]	; 0x634
    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = NULL;
 8008784:	7fa3      	ldrb	r3, [r4, #30]
 8008786:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800878a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800878e:	f8c3 8630 	str.w	r8, [r3, #1584]	; 0x630
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
 8008792:	7fa3      	ldrb	r3, [r4, #30]
 8008794:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008798:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800879c:	f882 8638 	strb.w	r8, [r2, #1592]	; 0x638
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 80087a0:	7fa3      	ldrb	r3, [r4, #30]
 80087a2:	6822      	ldr	r2, [r4, #0]
 80087a4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80087a8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80087ac:	f883 7639 	strb.w	r7, [r3, #1593]	; 0x639
    // start the event scheduler
    pal_os_event_start(me->p_optiga->p_pal_os_event_ctx, optiga_cmd_queue_scheduler, me->p_optiga);
 80087b0:	6822      	ldr	r2, [r4, #0]
 80087b2:	f8d2 0678 	ldr.w	r0, [r2, #1656]	; 0x678
 80087b6:	f7fc fb01 	bl	8004dbc <pal_os_event_start>
                me->handler(me->caller_context, OPTIGA_LIB_SUCCESS);
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // For asynchronous behavior, change state to release the lock
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation)
                {
                    me->exit_status = optiga_cmd_release_lock(me);
 80087ba:	f8a4 8020 	strh.w	r8, [r4, #32]
 80087be:	e758      	b.n	8008672 <optiga_cmd_execute_comms_close+0x1e>
 80087c0:	08007749 	.word	0x08007749

080087c4 <optiga_cmd_execute_handler>:
        *exit_loop = TRUE;
    } while (FALSE);
}

_STATIC_H void optiga_cmd_execute_handler(void * p_ctx, optiga_lib_status_t event)
{
 80087c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087c8:	b082      	sub	sp, #8
    uint8_t exit_loop = TRUE;
 80087ca:	2301      	movs	r3, #1
        *exit_loop = TRUE;
    } while (FALSE);
}

_STATIC_H void optiga_cmd_execute_handler(void * p_ctx, optiga_lib_status_t event)
{
 80087cc:	4604      	mov	r4, r0
    uint8_t exit_loop = TRUE;
 80087ce:	f88d 3007 	strb.w	r3, [sp, #7]
    optiga_cmd_t * me = (optiga_cmd_t *)p_ctx;

    // in event of no success, release lock and exit
    if (OPTIGA_LIB_SUCCESS != event)
 80087d2:	460d      	mov	r5, r1
 80087d4:	2900      	cmp	r1, #0
 80087d6:	f040 80c0 	bne.w	800895a <optiga_cmd_execute_handler+0x196>
 80087da:	7d83      	ldrb	r3, [r0, #22]

_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
 80087dc:	2601      	movs	r6, #1
        me->exit_status = event;
    }

    do
    {
        switch (me->cmd_next_execution_state)
 80087de:	2b04      	cmp	r3, #4
 80087e0:	d878      	bhi.n	80088d4 <optiga_cmd_execute_handler+0x110>
 80087e2:	e8df f003 	tbb	[pc, r3]
 80087e6:	8303      	.short	0x8303
 80087e8:	727d      	.short	0x727d
 80087ea:	43          	.byte	0x43
 80087eb:	00          	.byte	0x00
_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
        switch (me->cmd_sub_execution_state)
 80087ec:	7de5      	ldrb	r5, [r4, #23]

_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
 80087ee:	f88d 6007 	strb.w	r6, [sp, #7]
        switch (me->cmd_sub_execution_state)
 80087f2:	2d01      	cmp	r5, #1
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 80087f4:	f04f 0702 	mov.w	r7, #2
_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
        switch (me->cmd_sub_execution_state)
 80087f8:	d01b      	beq.n	8008832 <optiga_cmd_execute_handler+0x6e>
 80087fa:	f0c0 8087 	bcc.w	800890c <optiga_cmd_execute_handler+0x148>
 80087fe:	2d02      	cmp	r5, #2
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_DONE;
                break;
            }
            case OPTIGA_CMD_EXEC_COMMS_OPEN_DONE:
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8008800:	4963      	ldr	r1, [pc, #396]	; (8008990 <optiga_cmd_execute_handler+0x1cc>)
 8008802:	4622      	mov	r2, r4
 8008804:	f04f 0332 	mov.w	r3, #50	; 0x32
_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
        switch (me->cmd_sub_execution_state)
 8008808:	d176      	bne.n	80088f8 <optiga_cmd_execute_handler+0x134>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_DONE;
                break;
            }
            case OPTIGA_CMD_EXEC_COMMS_OPEN_DONE:
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 800880a:	6820      	ldr	r0, [r4, #0]
 800880c:	f8d0 0678 	ldr.w	r0, [r0, #1656]	; 0x678
 8008810:	f7fc fb24 	bl	8004e5c <pal_os_event_register_callback_oneshot>
                                                       (register_callback)optiga_cmd_event_trigger_execute,
                                                       me, OPTIGA_CMD_SCHEDULER_RUNNING_TIME_MS);
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8008814:	2309      	movs	r3, #9
            case OPTIGA_CMD_EXEC_COMMS_OPEN_DONE:
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
                                                       (register_callback)optiga_cmd_event_trigger_execute,
                                                       me, OPTIGA_CMD_SCHEDULER_RUNNING_TIME_MS);
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
 8008816:	75a5      	strb	r5, [r4, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8008818:	75e3      	strb	r3, [r4, #23]
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
            break;
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }

    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_OPEN == me->cmd_next_execution_state));
 800881a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d150      	bne.n	80088c4 <optiga_cmd_execute_handler+0x100>
 8008822:	7da3      	ldrb	r3, [r4, #22]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d1da      	bne.n	80087de <optiga_cmd_execute_handler+0x1a>
_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
        switch (me->cmd_sub_execution_state)
 8008828:	7de5      	ldrb	r5, [r4, #23]

_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
 800882a:	f88d 6007 	strb.w	r6, [sp, #7]
        switch (me->cmd_sub_execution_state)
 800882e:	2d01      	cmp	r5, #1
 8008830:	d1e3      	bne.n	80087fa <optiga_cmd_execute_handler+0x36>
                break;
            }
            case OPTIGA_CMD_EXEC_COMMS_OPEN_START:
            {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                me->p_optiga->p_optiga_comms->protection_level =  me->protection_level;
 8008832:	6823      	ldr	r3, [r4, #0]
 8008834:	7ea2      	ldrb	r2, [r4, #26]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	739a      	strb	r2, [r3, #14]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 800883a:	6823      	ldr	r3, [r4, #0]
 800883c:	7ee2      	ldrb	r2, [r4, #27]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	73da      	strb	r2, [r3, #15]
                me->p_optiga->p_optiga_comms->manage_context_operation = me->manage_context_operation;
 8008842:	6823      	ldr	r3, [r4, #0]
 8008844:	7f22      	ldrb	r2, [r4, #28]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	741a      	strb	r2, [r3, #16]
                me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 800884a:	6823      	ldr	r3, [r4, #0]
 800884c:	6818      	ldr	r0, [r3, #0]
 800884e:	f8d3 3678 	ldr.w	r3, [r3, #1656]	; 0x678
 8008852:	6143      	str	r3, [r0, #20]
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 8008854:	4621      	mov	r1, r4
 8008856:	f7fe fee7 	bl	8007628 <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_open(me->p_optiga->p_optiga_comms);
 800885a:	6823      	ldr	r3, [r4, #0]
 800885c:	6818      	ldr	r0, [r3, #0]
 800885e:	f7fe fee7 	bl	8007630 <optiga_comms_open>
 8008862:	8420      	strh	r0, [r4, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8008864:	2800      	cmp	r0, #0
 8008866:	d147      	bne.n	80088f8 <optiga_cmd_execute_handler+0x134>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
                    break;
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_DONE;
 8008868:	75e7      	strb	r7, [r4, #23]
 800886a:	e7d6      	b.n	800881a <optiga_cmd_execute_handler+0x56>
* Resets a execution slot
*/
_STATIC_H void optiga_cmd_queue_reset_slot(const optiga_cmd_t * me)
{
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
 800886c:	7fa3      	ldrb	r3, [r4, #30]
 800886e:	6822      	ldr	r2, [r4, #0]
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
    // start the event scheduler
    pal_os_event_start(me->p_optiga->p_pal_os_event_ctx, optiga_cmd_queue_scheduler, me->p_optiga);
 8008870:	4948      	ldr	r1, [pc, #288]	; (8008994 <optiga_cmd_execute_handler+0x1d0>)
* Resets a execution slot
*/
_STATIC_H void optiga_cmd_queue_reset_slot(const optiga_cmd_t * me)
{
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
 8008872:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008876:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800887a:	f04f 30ff 	mov.w	r0, #4294967295
 800887e:	f8c3 0634 	str.w	r0, [r3, #1588]	; 0x634
    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = NULL;
 8008882:	7fa3      	ldrb	r3, [r4, #30]
 8008884:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008888:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800888c:	2000      	movs	r0, #0
 800888e:	f8c3 0630 	str.w	r0, [r3, #1584]	; 0x630
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
 8008892:	7fa3      	ldrb	r3, [r4, #30]
 8008894:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008898:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 800889c:	2501      	movs	r5, #1
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = NULL;
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
 800889e:	f882 0638 	strb.w	r0, [r2, #1592]	; 0x638
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 80088a2:	7fa3      	ldrb	r3, [r4, #30]
 80088a4:	6822      	ldr	r2, [r4, #0]
 80088a6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80088aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80088ae:	f883 5639 	strb.w	r5, [r3, #1593]	; 0x639
    // start the event scheduler
    pal_os_event_start(me->p_optiga->p_pal_os_event_ctx, optiga_cmd_queue_scheduler, me->p_optiga);
 80088b2:	6822      	ldr	r2, [r4, #0]
 80088b4:	f8d2 0678 	ldr.w	r0, [r2, #1656]	; 0x678
 80088b8:	f7fc fa80 	bl	8004dbc <pal_os_event_start>
{
    do
    {
        //lint --e{534} suppress "The return code is not checked because this is exit state."
        optiga_cmd_release_lock(me);
        me->handler(me->caller_context, me->exit_status);
 80088bc:	6923      	ldr	r3, [r4, #16]
 80088be:	68e0      	ldr	r0, [r4, #12]
 80088c0:	8c21      	ldrh	r1, [r4, #32]
 80088c2:	4798      	blx	r3
            default :
                break;
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while (FALSE == exit_loop);
}
 80088c4:	b002      	add	sp, #8
 80088c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                optiga_cmd_execute_prepare_command(me, &exit_loop);
                break;
            }
            case OPTIGA_CMD_EXEC_PROCESS_RESPONSE:
            {
                optiga_cmd_execute_process_response(me, &exit_loop);
 80088ca:	4620      	mov	r0, r4
 80088cc:	f10d 0107 	add.w	r1, sp, #7
 80088d0:	f7ff fc7c 	bl	80081cc <optiga_cmd_execute_process_response>
            }
            default :
                break;
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while (FALSE == exit_loop);
 80088d4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d1f3      	bne.n	80088c4 <optiga_cmd_execute_handler+0x100>
 80088dc:	7da3      	ldrb	r3, [r4, #22]
 80088de:	e77e      	b.n	80087de <optiga_cmd_execute_handler+0x1a>
                optiga_cmd_execute_comms_close(me, &exit_loop);
                break;
            }
            case OPTIGA_CMD_EXEC_PREPARE_COMMAND:
            {
                optiga_cmd_execute_prepare_command(me, &exit_loop);
 80088e0:	4620      	mov	r0, r4
 80088e2:	f10d 0107 	add.w	r1, sp, #7
 80088e6:	f7ff fdc1 	bl	800846c <optiga_cmd_execute_prepare_command>
                break;
 80088ea:	e7f3      	b.n	80088d4 <optiga_cmd_execute_handler+0x110>
                optiga_cmd_execute_comms_open(me, &exit_loop);
                break;
            }
            case OPTIGA_CMD_EXEC_COMMS_CLOSE:
            {
                optiga_cmd_execute_comms_close(me, &exit_loop);
 80088ec:	4620      	mov	r0, r4
 80088ee:	f10d 0107 	add.w	r1, sp, #7
 80088f2:	f7ff feaf 	bl	8008654 <optiga_cmd_execute_comms_close>
                break;
 80088f6:	e7ed      	b.n	80088d4 <optiga_cmd_execute_handler+0x110>
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
                break;
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 80088f8:	2300      	movs	r3, #0
 80088fa:	2104      	movs	r1, #4
 80088fc:	f240 2202 	movw	r2, #514	; 0x202
 8008900:	f88d 3007 	strb.w	r3, [sp, #7]
 8008904:	75a1      	strb	r1, [r4, #22]
 8008906:	8422      	strh	r2, [r4, #32]
    {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        optiga_cmd_clear_app_ctx(p_ctx);
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
        me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
        me->exit_status = event;
 8008908:	2304      	movs	r3, #4
 800890a:	e768      	b.n	80087de <optiga_cmd_execute_handler+0x1a>
/*
* Updates a execution queue slot
*/
_STATIC_H void optiga_cmd_queue_update_slot(optiga_cmd_t * me, uint8_t request_type)
{
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
 800890c:	7fa5      	ldrb	r5, [r4, #30]
 800890e:	f8d4 8000 	ldr.w	r8, [r4]
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
       (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != request_type)))
    {
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
 8008912:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008916:	f7fc fad1 	bl	8004ebc <pal_os_timer_get_time_in_microseconds>
 800891a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 800891e:	6822      	ldr	r2, [r4, #0]
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
       (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != request_type)))
    {
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
 8008920:	f8c5 0634 	str.w	r0, [r5, #1588]	; 0x634
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 8008924:	7fa3      	ldrb	r3, [r4, #30]
 8008926:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800892a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
    }
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = request_type;
 800892e:	2021      	movs	r0, #33	; 0x21
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 8008930:	f8c3 4630 	str.w	r4, [r3, #1584]	; 0x630
    // set the state of slot to Requested state
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 8008934:	7fa3      	ldrb	r3, [r4, #30]
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 8008936:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800893a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
        {
            case OPTIGA_CMD_EXEC_COMMS_OPEN_ACQUIRE_LOCK:
            {

                // add to queue and exit
                me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_LOCK);
 800893e:	2100      	movs	r1, #0
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 8008940:	f882 7639 	strb.w	r7, [r2, #1593]	; 0x639
    }
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = request_type;
 8008944:	7fa3      	ldrb	r3, [r4, #30]
 8008946:	6822      	ldr	r2, [r4, #0]
 8008948:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800894c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008950:	f883 0638 	strb.w	r0, [r3, #1592]	; 0x638
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
                    break;
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_START;
 8008954:	75e6      	strb	r6, [r4, #23]
        {
            case OPTIGA_CMD_EXEC_COMMS_OPEN_ACQUIRE_LOCK:
            {

                // add to queue and exit
                me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_LOCK);
 8008956:	8421      	strh	r1, [r4, #32]
 8008958:	e75f      	b.n	800881a <optiga_cmd_execute_handler+0x56>
_STATIC_H void optiga_cmd_clear_app_ctx(void * p_ctx)
{
    optiga_cmd_t * me = (optiga_cmd_t *)p_ctx;
    /*In the case of hibernate if any low level error occurs while performing
      close application this section clears the saved application context.*/
    if ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param) &&
 800895a:	7e43      	ldrb	r3, [r0, #25]
 800895c:	b113      	cbz	r3, 8008964 <optiga_cmd_execute_handler+0x1a0>
 800895e:	7f03      	ldrb	r3, [r0, #28]
 8008960:	2b22      	cmp	r3, #34	; 0x22
 8008962:	d003      	beq.n	800896c <optiga_cmd_execute_handler+0x1a8>
    if (OPTIGA_LIB_SUCCESS != event)
    {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        optiga_cmd_clear_app_ctx(p_ctx);
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
        me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8008964:	2304      	movs	r3, #4
        me->exit_status = event;
 8008966:	8425      	strh	r5, [r4, #32]
    if (OPTIGA_LIB_SUCCESS != event)
    {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        optiga_cmd_clear_app_ctx(p_ctx);
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
        me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8008968:	75a3      	strb	r3, [r4, #22]
 800896a:	e737      	b.n	80087dc <optiga_cmd_execute_handler+0x18>
    /*In the case of hibernate if any low level error occurs while performing
      close application this section clears the saved application context.*/
    if ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param) &&
        (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation))
    {
        pal_os_memset(me->p_optiga->optiga_context_handle_buffer,0,
 800896c:	6800      	ldr	r0, [r0, #0]
 800896e:	2100      	movs	r1, #0
 8008970:	f500 60d0 	add.w	r0, r0, #1664	; 0x680
 8008974:	2208      	movs	r2, #8
 8008976:	f7fc fa8d 	bl	8004e94 <pal_os_memset>
                        sizeof(me->p_optiga->optiga_context_handle_buffer));
        if ((OPTIGA_HIBERNATE_CONTEXT_ID == me->optiga_context_datastore_id) &&
 800897a:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 800897c:	2833      	cmp	r0, #51	; 0x33
 800897e:	d1f1      	bne.n	8008964 <optiga_cmd_execute_handler+0x1a0>
            (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id))
        {
            //Clearing context handle secret from datastore
            me->exit_status = pal_os_datastore_write(me->optiga_context_datastore_id,
                                                     me->p_optiga->optiga_context_handle_buffer,
 8008980:	6821      	ldr	r1, [r4, #0]
                        sizeof(me->p_optiga->optiga_context_handle_buffer));
        if ((OPTIGA_HIBERNATE_CONTEXT_ID == me->optiga_context_datastore_id) &&
            (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id))
        {
            //Clearing context handle secret from datastore
            me->exit_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 8008982:	2208      	movs	r2, #8
 8008984:	f501 61d0 	add.w	r1, r1, #1664	; 0x680
 8008988:	f7fc f9c8 	bl	8004d1c <pal_os_datastore_write>
 800898c:	e7ea      	b.n	8008964 <optiga_cmd_execute_handler+0x1a0>
 800898e:	bf00      	nop
 8008990:	08008b2d 	.word	0x08008b2d
 8008994:	08007749 	.word	0x08007749

08008998 <optiga_cmd_execute_handler.constprop.12>:
        me->handler(me->caller_context, me->exit_status);
        *exit_loop = TRUE;
    } while (FALSE);
}

_STATIC_H void optiga_cmd_execute_handler(void * p_ctx, optiga_lib_status_t event)
 8008998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800899c:	b082      	sub	sp, #8
{
    uint8_t exit_loop = TRUE;
 800899e:	2601      	movs	r6, #1
 80089a0:	7d83      	ldrb	r3, [r0, #22]
 80089a2:	f88d 6007 	strb.w	r6, [sp, #7]
        me->handler(me->caller_context, me->exit_status);
        *exit_loop = TRUE;
    } while (FALSE);
}

_STATIC_H void optiga_cmd_execute_handler(void * p_ctx, optiga_lib_status_t event)
 80089a6:	4604      	mov	r4, r0
        me->exit_status = event;
    }

    do
    {
        switch (me->cmd_next_execution_state)
 80089a8:	2b04      	cmp	r3, #4
 80089aa:	d878      	bhi.n	8008a9e <optiga_cmd_execute_handler.constprop.12+0x106>
 80089ac:	e8df f003 	tbb	[pc, r3]
 80089b0:	727d8303 	.word	0x727d8303
 80089b4:	43          	.byte	0x43
 80089b5:	00          	.byte	0x00
_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
        switch (me->cmd_sub_execution_state)
 80089b6:	7de5      	ldrb	r5, [r4, #23]

_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
 80089b8:	f88d 6007 	strb.w	r6, [sp, #7]
        switch (me->cmd_sub_execution_state)
 80089bc:	2d01      	cmp	r5, #1
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 80089be:	f04f 0702 	mov.w	r7, #2
_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
        switch (me->cmd_sub_execution_state)
 80089c2:	d01b      	beq.n	80089fc <optiga_cmd_execute_handler.constprop.12+0x64>
 80089c4:	f0c0 8087 	bcc.w	8008ad6 <optiga_cmd_execute_handler.constprop.12+0x13e>
 80089c8:	2d02      	cmp	r5, #2
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_DONE;
                break;
            }
            case OPTIGA_CMD_EXEC_COMMS_OPEN_DONE:
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 80089ca:	4956      	ldr	r1, [pc, #344]	; (8008b24 <optiga_cmd_execute_handler.constprop.12+0x18c>)
 80089cc:	4622      	mov	r2, r4
 80089ce:	f04f 0332 	mov.w	r3, #50	; 0x32
_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
        switch (me->cmd_sub_execution_state)
 80089d2:	d176      	bne.n	8008ac2 <optiga_cmd_execute_handler.constprop.12+0x12a>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_DONE;
                break;
            }
            case OPTIGA_CMD_EXEC_COMMS_OPEN_DONE:
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 80089d4:	6820      	ldr	r0, [r4, #0]
 80089d6:	f8d0 0678 	ldr.w	r0, [r0, #1656]	; 0x678
 80089da:	f7fc fa3f 	bl	8004e5c <pal_os_event_register_callback_oneshot>
                                                       (register_callback)optiga_cmd_event_trigger_execute,
                                                       me, OPTIGA_CMD_SCHEDULER_RUNNING_TIME_MS);
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 80089de:	2309      	movs	r3, #9
            case OPTIGA_CMD_EXEC_COMMS_OPEN_DONE:
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
                                                       (register_callback)optiga_cmd_event_trigger_execute,
                                                       me, OPTIGA_CMD_SCHEDULER_RUNNING_TIME_MS);
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
 80089e0:	75a5      	strb	r5, [r4, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 80089e2:	75e3      	strb	r3, [r4, #23]
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
            break;
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }

    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_OPEN == me->cmd_next_execution_state));
 80089e4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d150      	bne.n	8008a8e <optiga_cmd_execute_handler.constprop.12+0xf6>
 80089ec:	7da3      	ldrb	r3, [r4, #22]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d1da      	bne.n	80089a8 <optiga_cmd_execute_handler.constprop.12+0x10>
_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
        switch (me->cmd_sub_execution_state)
 80089f2:	7de5      	ldrb	r5, [r4, #23]

_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
    do
    {
        *exit_loop = TRUE;
 80089f4:	f88d 6007 	strb.w	r6, [sp, #7]
        switch (me->cmd_sub_execution_state)
 80089f8:	2d01      	cmp	r5, #1
 80089fa:	d1e3      	bne.n	80089c4 <optiga_cmd_execute_handler.constprop.12+0x2c>
                break;
            }
            case OPTIGA_CMD_EXEC_COMMS_OPEN_START:
            {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                me->p_optiga->p_optiga_comms->protection_level =  me->protection_level;
 80089fc:	6823      	ldr	r3, [r4, #0]
 80089fe:	7ea2      	ldrb	r2, [r4, #26]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	739a      	strb	r2, [r3, #14]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 8008a04:	6823      	ldr	r3, [r4, #0]
 8008a06:	7ee2      	ldrb	r2, [r4, #27]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	73da      	strb	r2, [r3, #15]
                me->p_optiga->p_optiga_comms->manage_context_operation = me->manage_context_operation;
 8008a0c:	6823      	ldr	r3, [r4, #0]
 8008a0e:	7f22      	ldrb	r2, [r4, #28]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	741a      	strb	r2, [r3, #16]
                me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 8008a14:	6823      	ldr	r3, [r4, #0]
 8008a16:	6818      	ldr	r0, [r3, #0]
 8008a18:	f8d3 3678 	ldr.w	r3, [r3, #1656]	; 0x678
 8008a1c:	6143      	str	r3, [r0, #20]
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 8008a1e:	4621      	mov	r1, r4
 8008a20:	f7fe fe02 	bl	8007628 <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_open(me->p_optiga->p_optiga_comms);
 8008a24:	6823      	ldr	r3, [r4, #0]
 8008a26:	6818      	ldr	r0, [r3, #0]
 8008a28:	f7fe fe02 	bl	8007630 <optiga_comms_open>
 8008a2c:	8420      	strh	r0, [r4, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8008a2e:	2800      	cmp	r0, #0
 8008a30:	d147      	bne.n	8008ac2 <optiga_cmd_execute_handler.constprop.12+0x12a>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
                    break;
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_DONE;
 8008a32:	75e7      	strb	r7, [r4, #23]
 8008a34:	e7d6      	b.n	80089e4 <optiga_cmd_execute_handler.constprop.12+0x4c>
* Resets a execution slot
*/
_STATIC_H void optiga_cmd_queue_reset_slot(const optiga_cmd_t * me)
{
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
 8008a36:	7fa3      	ldrb	r3, [r4, #30]
 8008a38:	6822      	ldr	r2, [r4, #0]
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
    // start the event scheduler
    pal_os_event_start(me->p_optiga->p_pal_os_event_ctx, optiga_cmd_queue_scheduler, me->p_optiga);
 8008a3a:	493b      	ldr	r1, [pc, #236]	; (8008b28 <optiga_cmd_execute_handler.constprop.12+0x190>)
* Resets a execution slot
*/
_STATIC_H void optiga_cmd_queue_reset_slot(const optiga_cmd_t * me)
{
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
 8008a3c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008a40:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008a44:	f04f 30ff 	mov.w	r0, #4294967295
 8008a48:	f8c3 0634 	str.w	r0, [r3, #1588]	; 0x634
    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = NULL;
 8008a4c:	7fa3      	ldrb	r3, [r4, #30]
 8008a4e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008a52:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008a56:	2000      	movs	r0, #0
 8008a58:	f8c3 0630 	str.w	r0, [r3, #1584]	; 0x630
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
 8008a5c:	7fa3      	ldrb	r3, [r4, #30]
 8008a5e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008a62:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 8008a66:	2501      	movs	r5, #1
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = NULL;
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
 8008a68:	f882 0638 	strb.w	r0, [r2, #1592]	; 0x638
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 8008a6c:	7fa3      	ldrb	r3, [r4, #30]
 8008a6e:	6822      	ldr	r2, [r4, #0]
 8008a70:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008a74:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008a78:	f883 5639 	strb.w	r5, [r3, #1593]	; 0x639
    // start the event scheduler
    pal_os_event_start(me->p_optiga->p_pal_os_event_ctx, optiga_cmd_queue_scheduler, me->p_optiga);
 8008a7c:	6822      	ldr	r2, [r4, #0]
 8008a7e:	f8d2 0678 	ldr.w	r0, [r2, #1656]	; 0x678
 8008a82:	f7fc f99b 	bl	8004dbc <pal_os_event_start>
{
    do
    {
        //lint --e{534} suppress "The return code is not checked because this is exit state."
        optiga_cmd_release_lock(me);
        me->handler(me->caller_context, me->exit_status);
 8008a86:	6923      	ldr	r3, [r4, #16]
 8008a88:	68e0      	ldr	r0, [r4, #12]
 8008a8a:	8c21      	ldrh	r1, [r4, #32]
 8008a8c:	4798      	blx	r3
            default :
                break;
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while (FALSE == exit_loop);
}
 8008a8e:	b002      	add	sp, #8
 8008a90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                optiga_cmd_execute_prepare_command(me, &exit_loop);
                break;
            }
            case OPTIGA_CMD_EXEC_PROCESS_RESPONSE:
            {
                optiga_cmd_execute_process_response(me, &exit_loop);
 8008a94:	4620      	mov	r0, r4
 8008a96:	f10d 0107 	add.w	r1, sp, #7
 8008a9a:	f7ff fb97 	bl	80081cc <optiga_cmd_execute_process_response>
            }
            default :
                break;
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while (FALSE == exit_loop);
 8008a9e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d1f3      	bne.n	8008a8e <optiga_cmd_execute_handler.constprop.12+0xf6>
 8008aa6:	7da3      	ldrb	r3, [r4, #22]
 8008aa8:	e77e      	b.n	80089a8 <optiga_cmd_execute_handler.constprop.12+0x10>
                optiga_cmd_execute_comms_close(me, &exit_loop);
                break;
            }
            case OPTIGA_CMD_EXEC_PREPARE_COMMAND:
            {
                optiga_cmd_execute_prepare_command(me, &exit_loop);
 8008aaa:	4620      	mov	r0, r4
 8008aac:	f10d 0107 	add.w	r1, sp, #7
 8008ab0:	f7ff fcdc 	bl	800846c <optiga_cmd_execute_prepare_command>
 8008ab4:	e7f3      	b.n	8008a9e <optiga_cmd_execute_handler.constprop.12+0x106>
                optiga_cmd_execute_comms_open(me, &exit_loop);
                break;
            }
            case OPTIGA_CMD_EXEC_COMMS_CLOSE:
            {
                optiga_cmd_execute_comms_close(me, &exit_loop);
 8008ab6:	4620      	mov	r0, r4
 8008ab8:	f10d 0107 	add.w	r1, sp, #7
 8008abc:	f7ff fdca 	bl	8008654 <optiga_cmd_execute_comms_close>
 8008ac0:	e7ed      	b.n	8008a9e <optiga_cmd_execute_handler.constprop.12+0x106>
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
                break;
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	2104      	movs	r1, #4
 8008ac6:	f240 2202 	movw	r2, #514	; 0x202
 8008aca:	f88d 3007 	strb.w	r3, [sp, #7]
 8008ace:	75a1      	strb	r1, [r4, #22]
 8008ad0:	8422      	strh	r2, [r4, #32]
        me->handler(me->caller_context, me->exit_status);
        *exit_loop = TRUE;
    } while (FALSE);
}

_STATIC_H void optiga_cmd_execute_handler(void * p_ctx, optiga_lib_status_t event)
 8008ad2:	2304      	movs	r3, #4
 8008ad4:	e768      	b.n	80089a8 <optiga_cmd_execute_handler.constprop.12+0x10>
/*
* Updates a execution queue slot
*/
_STATIC_H void optiga_cmd_queue_update_slot(optiga_cmd_t * me, uint8_t request_type)
{
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
 8008ad6:	7fa5      	ldrb	r5, [r4, #30]
 8008ad8:	f8d4 8000 	ldr.w	r8, [r4]
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
       (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != request_type)))
    {
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
 8008adc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ae0:	f7fc f9ec 	bl	8004ebc <pal_os_timer_get_time_in_microseconds>
 8008ae4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 8008ae8:	6822      	ldr	r2, [r4, #0]
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
       (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != request_type)))
    {
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
 8008aea:	f8c5 0634 	str.w	r0, [r5, #1588]	; 0x634
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 8008aee:	7fa3      	ldrb	r3, [r4, #30]
 8008af0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008af4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
    }
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = request_type;
 8008af8:	2021      	movs	r0, #33	; 0x21
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 8008afa:	f8c3 4630 	str.w	r4, [r3, #1584]	; 0x630
    // set the state of slot to Requested state
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 8008afe:	7fa3      	ldrb	r3, [r4, #30]
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 8008b00:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008b04:	eb02 0283 	add.w	r2, r2, r3, lsl #2
        {
            case OPTIGA_CMD_EXEC_COMMS_OPEN_ACQUIRE_LOCK:
            {

                // add to queue and exit
                me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_LOCK);
 8008b08:	2100      	movs	r1, #0
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 8008b0a:	f882 7639 	strb.w	r7, [r2, #1593]	; 0x639
    }
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = request_type;
 8008b0e:	7fa3      	ldrb	r3, [r4, #30]
 8008b10:	6822      	ldr	r2, [r4, #0]
 8008b12:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008b16:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008b1a:	f883 0638 	strb.w	r0, [r3, #1592]	; 0x638
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
                    break;
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_START;
 8008b1e:	75e6      	strb	r6, [r4, #23]
        {
            case OPTIGA_CMD_EXEC_COMMS_OPEN_ACQUIRE_LOCK:
            {

                // add to queue and exit
                me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_LOCK);
 8008b20:	8421      	strh	r1, [r4, #32]
 8008b22:	e75f      	b.n	80089e4 <optiga_cmd_execute_handler.constprop.12+0x4c>
 8008b24:	08008b2d 	.word	0x08008b2d
 8008b28:	08007749 	.word	0x08007749

08008b2c <optiga_cmd_event_trigger_execute>:
}


_STATIC_H void optiga_cmd_event_trigger_execute(void * p_ctx)
{
    optiga_cmd_execute_handler(p_ctx, OPTIGA_LIB_SUCCESS);
 8008b2c:	f7ff bf34 	b.w	8008998 <optiga_cmd_execute_handler.constprop.12>

08008b30 <optiga_cmd_set_shielded_connection_option>:
//lint --e{714} suppress "This function is defined here but referred from other modules"
void optiga_cmd_set_shielded_connection_option(optiga_cmd_t * me,
                                               uint8_t value,
                                               uint8_t shielded_connection_option)
{
    switch (shielded_connection_option)
 8008b30:	2a01      	cmp	r2, #1
 8008b32:	d007      	beq.n	8008b44 <optiga_cmd_set_shielded_connection_option+0x14>
 8008b34:	d304      	bcc.n	8008b40 <optiga_cmd_set_shielded_connection_option+0x10>
 8008b36:	2a02      	cmp	r2, #2
 8008b38:	d101      	bne.n	8008b3e <optiga_cmd_set_shielded_connection_option+0xe>
        }
        break;
        // Manage Context
        case OPTIGA_SET_MANAGE_CONTEXT:
        {
            me->manage_context_operation = value;
 8008b3a:	7701      	strb	r1, [r0, #28]
 8008b3c:	4770      	bx	lr
 8008b3e:	4770      	bx	lr
    switch (shielded_connection_option)
    {
        // Protection Level
        case OPTIGA_SET_PROTECTION_LEVEL:
        {
            me->protection_level = value;
 8008b40:	7681      	strb	r1, [r0, #26]
        }
        break;
 8008b42:	4770      	bx	lr
        // Protocol Version
        case OPTIGA_SET_PROTECTION_VERSION:
        {
            me->protocol_version = value;
 8008b44:	76c1      	strb	r1, [r0, #27]
        }
        break;
 8008b46:	4770      	bx	lr

08008b48 <optiga_cmd_create>:
        }
    } while (FALSE == exit_loop);
}

optiga_cmd_t * optiga_cmd_create(uint8_t optiga_instance_id, callback_handler_t handler, void * caller_context)
{
 8008b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b4a:	4606      	mov	r6, r0
 8008b4c:	460c      	mov	r4, r1
 8008b4e:	4615      	mov	r5, r2
    optiga_cmd_t * me = NULL;

    pal_os_lock_enter_critical_section();
 8008b50:	f7fc f996 	bl	8004e80 <pal_os_lock_enter_critical_section>
    do
    {
        //lint --e{778} suppress "There is no chance of g_optiga_list become 0."
        if ( optiga_instance_id > (uint8_t)((sizeof(g_optiga_list)/sizeof(optiga_context_t *)) - 1 ) )
 8008b54:	2e00      	cmp	r6, #0
 8008b56:	d153      	bne.n	8008c00 <optiga_cmd_create+0xb8>
                slot_value = p_optiga->optiga_cmd_execution_queue[index].request_type;
            }
            break;
            case OPTIGA_CMD_QUEUE_SLOT_STATE:
            {
                slot_value = p_optiga->optiga_cmd_execution_queue[index].state_of_entry;
 8008b58:	4e47      	ldr	r6, [pc, #284]	; (8008c78 <optiga_cmd_create+0x130>)
 8008b5a:	f896 3639 	ldrb.w	r3, [r6, #1593]	; 0x639
 8008b5e:	fab3 f383 	clz	r3, r3
 8008b62:	095b      	lsrs	r3, r3, #5
            default:
                break;
        }
        if (state_to_check == slot_value)
        {
            count++;
 8008b64:	1c58      	adds	r0, r3, #1
 8008b66:	f896 1645 	ldrb.w	r1, [r6, #1605]	; 0x645
 8008b6a:	f896 2651 	ldrb.w	r2, [r6, #1617]	; 0x651
 8008b6e:	f896 c65d 	ldrb.w	ip, [r6, #1629]	; 0x65d
 8008b72:	f896 e669 	ldrb.w	lr, [r6, #1641]	; 0x669
 8008b76:	f896 7675 	ldrb.w	r7, [r6, #1653]	; 0x675
 8008b7a:	b2c0      	uxtb	r0, r0
 8008b7c:	2900      	cmp	r1, #0
 8008b7e:	bf18      	it	ne
 8008b80:	4618      	movne	r0, r3
 8008b82:	1c41      	adds	r1, r0, #1
 8008b84:	b2c9      	uxtb	r1, r1
 8008b86:	2a00      	cmp	r2, #0
 8008b88:	bf18      	it	ne
 8008b8a:	4601      	movne	r1, r0
 8008b8c:	1c4a      	adds	r2, r1, #1
 8008b8e:	b2d2      	uxtb	r2, r2
 8008b90:	f1bc 0f00 	cmp.w	ip, #0
 8008b94:	bf18      	it	ne
 8008b96:	460a      	movne	r2, r1
 8008b98:	1c51      	adds	r1, r2, #1
 8008b9a:	b2c9      	uxtb	r1, r1
 8008b9c:	f1be 0f00 	cmp.w	lr, #0
 8008ba0:	bf14      	ite	ne
 8008ba2:	4613      	movne	r3, r2
 8008ba4:	460b      	moveq	r3, r1
 8008ba6:	1c5a      	adds	r2, r3, #1
 8008ba8:	b2d2      	uxtb	r2, r2
        if ( optiga_instance_id > (uint8_t)((sizeof(g_optiga_list)/sizeof(optiga_context_t *)) - 1 ) )
        {
            break;
        }
        // Get number of free slots
        if (0 == optiga_cmd_queue_get_count_of(g_optiga_list[optiga_instance_id],
 8008baa:	2f00      	cmp	r7, #0
 8008bac:	bf08      	it	eq
 8008bae:	4613      	moveq	r3, r2
 8008bb0:	b333      	cbz	r3, 8008c00 <optiga_cmd_create+0xb8>
                                               OPTIGA_CMD_QUEUE_NOT_ASSIGNED))
        {
            break;
        }

        me = (optiga_cmd_t *)pal_os_calloc(1, sizeof(optiga_cmd_t));
 8008bb2:	2001      	movs	r0, #1
 8008bb4:	2128      	movs	r1, #40	; 0x28
 8008bb6:	f7fc f967 	bl	8004e88 <pal_os_calloc>
        if (NULL == me)
 8008bba:	4607      	mov	r7, r0
 8008bbc:	b300      	cbz	r0, 8008c00 <optiga_cmd_create+0xb8>
        {
            break;
        }

        me->handler = handler;
        me->caller_context = caller_context;
 8008bbe:	60c5      	str	r5, [r0, #12]

        me->p_optiga = g_optiga_list[optiga_instance_id];
 8008bc0:	6006      	str	r6, [r0, #0]
        me->optiga_context_datastore_id = g_hibernate_datastore_id_list[optiga_instance_id];

        if (FALSE == me->p_optiga->instance_init_state)
 8008bc2:	7b33      	ldrb	r3, [r6, #12]
        if (NULL == me)
        {
            break;
        }

        me->handler = handler;
 8008bc4:	6104      	str	r4, [r0, #16]
        me->caller_context = caller_context;

        me->p_optiga = g_optiga_list[optiga_instance_id];
        me->optiga_context_datastore_id = g_hibernate_datastore_id_list[optiga_instance_id];
 8008bc6:	2233      	movs	r2, #51	; 0x33
 8008bc8:	8442      	strh	r2, [r0, #34]	; 0x22

        if (FALSE == me->p_optiga->instance_init_state)
 8008bca:	b1f3      	cbz	r3, 8008c0a <optiga_cmd_create+0xc2>
_STATIC_H void optiga_cmd_queue_assign_slot(const optiga_cmd_t * me, uint8_t * queue_index_store)
{
    uint8_t index;
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
    {
        if (OPTIGA_CMD_QUEUE_NOT_ASSIGNED == me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry)
 8008bcc:	f896 3639 	ldrb.w	r3, [r6, #1593]	; 0x639
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d033      	beq.n	8008c3c <optiga_cmd_create+0xf4>
 8008bd4:	f896 3645 	ldrb.w	r3, [r6, #1605]	; 0x645
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d03f      	beq.n	8008c5c <optiga_cmd_create+0x114>
 8008bdc:	f896 3651 	ldrb.w	r3, [r6, #1617]	; 0x651
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d03e      	beq.n	8008c62 <optiga_cmd_create+0x11a>
 8008be4:	f896 365d 	ldrb.w	r3, [r6, #1629]	; 0x65d
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d03d      	beq.n	8008c68 <optiga_cmd_create+0x120>
 8008bec:	f896 3669 	ldrb.w	r3, [r6, #1641]	; 0x669
 8008bf0:	b31b      	cbz	r3, 8008c3a <optiga_cmd_create+0xf2>
 8008bf2:	f896 3675 	ldrb.w	r3, [r6, #1653]	; 0x675
 8008bf6:	b373      	cbz	r3, 8008c56 <optiga_cmd_create+0x10e>
        }
        // attach optiga cmd queue entry
        optiga_cmd_queue_assign_slot(me, &(me->queue_id));
    } while (FALSE);

    pal_os_lock_exit_critical_section();
 8008bf8:	f7fc f944 	bl	8004e84 <pal_os_lock_exit_critical_section>
    return (me);
}
 8008bfc:	4638      	mov	r0, r7
 8008bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    } while (FALSE == exit_loop);
}

optiga_cmd_t * optiga_cmd_create(uint8_t optiga_instance_id, callback_handler_t handler, void * caller_context)
{
    optiga_cmd_t * me = NULL;
 8008c00:	2700      	movs	r7, #0
        }
        // attach optiga cmd queue entry
        optiga_cmd_queue_assign_slot(me, &(me->queue_id));
    } while (FALSE);

    pal_os_lock_exit_critical_section();
 8008c02:	f7fc f93f 	bl	8004e84 <pal_os_lock_exit_critical_section>
    return (me);
}
 8008c06:	4638      	mov	r0, r7
 8008c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        me->optiga_context_datastore_id = g_hibernate_datastore_id_list[optiga_instance_id];

        if (FALSE == me->p_optiga->instance_init_state)
        {
            //create pal os event
            me->p_optiga->p_pal_os_event_ctx = pal_os_event_create(optiga_cmd_queue_scheduler, me->p_optiga);
 8008c0a:	4631      	mov	r1, r6
 8008c0c:	481b      	ldr	r0, [pc, #108]	; (8008c7c <optiga_cmd_create+0x134>)
 8008c0e:	f7fc f8ef 	bl	8004df0 <pal_os_event_create>
            me->p_optiga->p_optiga_comms = optiga_comms_create(optiga_cmd_execute_handler, me);
 8008c12:	4639      	mov	r1, r7
        me->optiga_context_datastore_id = g_hibernate_datastore_id_list[optiga_instance_id];

        if (FALSE == me->p_optiga->instance_init_state)
        {
            //create pal os event
            me->p_optiga->p_pal_os_event_ctx = pal_os_event_create(optiga_cmd_queue_scheduler, me->p_optiga);
 8008c14:	f8c6 0678 	str.w	r0, [r6, #1656]	; 0x678
            me->p_optiga->p_optiga_comms = optiga_comms_create(optiga_cmd_execute_handler, me);
 8008c18:	4819      	ldr	r0, [pc, #100]	; (8008c80 <optiga_cmd_create+0x138>)
 8008c1a:	683c      	ldr	r4, [r7, #0]
 8008c1c:	f7fe fcee 	bl	80075fc <optiga_comms_create>
            if (NULL == me->p_optiga->p_optiga_comms)
 8008c20:	683b      	ldr	r3, [r7, #0]

        if (FALSE == me->p_optiga->instance_init_state)
        {
            //create pal os event
            me->p_optiga->p_pal_os_event_ctx = pal_os_event_create(optiga_cmd_queue_scheduler, me->p_optiga);
            me->p_optiga->p_optiga_comms = optiga_comms_create(optiga_cmd_execute_handler, me);
 8008c22:	6020      	str	r0, [r4, #0]
            if (NULL == me->p_optiga->p_optiga_comms)
 8008c24:	681c      	ldr	r4, [r3, #0]
 8008c26:	b314      	cbz	r4, 8008c6e <optiga_cmd_create+0x126>
            {
                pal_os_free(me);
                me = NULL;
                break;
            }
            me->p_optiga->instance_init_state = TRUE;
 8008c28:	2201      	movs	r2, #1
 8008c2a:	731a      	strb	r2, [r3, #12]
            me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	681a      	ldr	r2, [r3, #0]
 8008c30:	f8d3 3678 	ldr.w	r3, [r3, #1656]	; 0x678
 8008c34:	6153      	str	r3, [r2, #20]
 8008c36:	683e      	ldr	r6, [r7, #0]
 8008c38:	e7c8      	b.n	8008bcc <optiga_cmd_create+0x84>
* Assigns an available slot to a optiga cmd instance and marks the slot as not available for another optiga cmd instance
*/
_STATIC_H void optiga_cmd_queue_assign_slot(const optiga_cmd_t * me, uint8_t * queue_index_store)
{
    uint8_t index;
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8008c3a:	2304      	movs	r3, #4
    {
        if (OPTIGA_CMD_QUEUE_NOT_ASSIGNED == me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry)
 8008c3c:	461a      	mov	r2, r3
        {
            * queue_index_store =  index;
            me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 8008c3e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8008c42:	eb06 0682 	add.w	r6, r6, r2, lsl #2
 8008c46:	2201      	movs	r2, #1
    uint8_t index;
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
    {
        if (OPTIGA_CMD_QUEUE_NOT_ASSIGNED == me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry)
        {
            * queue_index_store =  index;
 8008c48:	77bb      	strb	r3, [r7, #30]
            me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 8008c4a:	f886 2639 	strb.w	r2, [r6, #1593]	; 0x639
        }
        // attach optiga cmd queue entry
        optiga_cmd_queue_assign_slot(me, &(me->queue_id));
    } while (FALSE);

    pal_os_lock_exit_critical_section();
 8008c4e:	f7fc f919 	bl	8004e84 <pal_os_lock_exit_critical_section>
    return (me);
}
 8008c52:	4638      	mov	r0, r7
 8008c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
* Assigns an available slot to a optiga cmd instance and marks the slot as not available for another optiga cmd instance
*/
_STATIC_H void optiga_cmd_queue_assign_slot(const optiga_cmd_t * me, uint8_t * queue_index_store)
{
    uint8_t index;
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8008c56:	2305      	movs	r3, #5
    {
        if (OPTIGA_CMD_QUEUE_NOT_ASSIGNED == me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry)
 8008c58:	461a      	mov	r2, r3
 8008c5a:	e7f0      	b.n	8008c3e <optiga_cmd_create+0xf6>
* Assigns an available slot to a optiga cmd instance and marks the slot as not available for another optiga cmd instance
*/
_STATIC_H void optiga_cmd_queue_assign_slot(const optiga_cmd_t * me, uint8_t * queue_index_store)
{
    uint8_t index;
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8008c5c:	2301      	movs	r3, #1
    {
        if (OPTIGA_CMD_QUEUE_NOT_ASSIGNED == me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry)
 8008c5e:	461a      	mov	r2, r3
 8008c60:	e7ed      	b.n	8008c3e <optiga_cmd_create+0xf6>
* Assigns an available slot to a optiga cmd instance and marks the slot as not available for another optiga cmd instance
*/
_STATIC_H void optiga_cmd_queue_assign_slot(const optiga_cmd_t * me, uint8_t * queue_index_store)
{
    uint8_t index;
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8008c62:	2302      	movs	r3, #2
    {
        if (OPTIGA_CMD_QUEUE_NOT_ASSIGNED == me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry)
 8008c64:	461a      	mov	r2, r3
 8008c66:	e7ea      	b.n	8008c3e <optiga_cmd_create+0xf6>
* Assigns an available slot to a optiga cmd instance and marks the slot as not available for another optiga cmd instance
*/
_STATIC_H void optiga_cmd_queue_assign_slot(const optiga_cmd_t * me, uint8_t * queue_index_store)
{
    uint8_t index;
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8008c68:	2303      	movs	r3, #3
    {
        if (OPTIGA_CMD_QUEUE_NOT_ASSIGNED == me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry)
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	e7e7      	b.n	8008c3e <optiga_cmd_create+0xf6>
            //create pal os event
            me->p_optiga->p_pal_os_event_ctx = pal_os_event_create(optiga_cmd_queue_scheduler, me->p_optiga);
            me->p_optiga->p_optiga_comms = optiga_comms_create(optiga_cmd_execute_handler, me);
            if (NULL == me->p_optiga->p_optiga_comms)
            {
                pal_os_free(me);
 8008c6e:	4638      	mov	r0, r7
 8008c70:	f7fc f90c 	bl	8004e8c <pal_os_free>
                me = NULL;
 8008c74:	4627      	mov	r7, r4
                break;
 8008c76:	e7bf      	b.n	8008bf8 <optiga_cmd_create+0xb0>
 8008c78:	1ffee818 	.word	0x1ffee818
 8008c7c:	08007749 	.word	0x08007749
 8008c80:	080087c5 	.word	0x080087c5

08008c84 <optiga_cmd_destroy>:
optiga_lib_status_t optiga_cmd_destroy(optiga_cmd_t * me)
{
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
    do
    {
        if (NULL != me)
 8008c84:	b300      	cbz	r0, 8008cc8 <optiga_cmd_destroy+0x44>
*/
_STATIC_H void optiga_cmd_session_free(optiga_cmd_t * me)
{
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID != me->session_oid)
 8008c86:	8a83      	ldrh	r3, [r0, #20]
 8008c88:	6802      	ldr	r2, [r0, #0]
    pal_os_lock_exit_critical_section();
    return (me);
}

optiga_lib_status_t optiga_cmd_destroy(optiga_cmd_t * me)
{
 8008c8a:	b510      	push	{r4, lr}
*/
_STATIC_H void optiga_cmd_session_free(optiga_cmd_t * me)
{
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID != me->session_oid)
 8008c8c:	b133      	cbz	r3, 8008c9c <optiga_cmd_destroy+0x18>
    {
        count = me->session_oid & 0x0F;
        me->session_oid = OPTIGA_CMD_NO_SESSION_OID;
        p_optiga_sessions[count] = OPTIGA_CMD_SESSION_NOT_ASSIGNED;
 8008c8e:	f003 030f 	and.w	r3, r3, #15
 8008c92:	441a      	add	r2, r3
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID != me->session_oid)
    {
        count = me->session_oid & 0x0F;
        me->session_oid = OPTIGA_CMD_NO_SESSION_OID;
 8008c94:	2300      	movs	r3, #0
 8008c96:	8283      	strh	r3, [r0, #20]
        p_optiga_sessions[count] = OPTIGA_CMD_SESSION_NOT_ASSIGNED;
 8008c98:	7213      	strb	r3, [r2, #8]
 8008c9a:	6802      	ldr	r2, [r0, #0]
/*
* De-assigns a slot from a optiga cmd instance and makes the slot available for next optiga cmd instance
*/
_STATIC_H void optiga_cmd_queue_deassign_slot(optiga_cmd_t * me)
{
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_NOT_ASSIGNED;
 8008c9c:	7f81      	ldrb	r1, [r0, #30]
 8008c9e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8008ca2:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8008ca6:	2400      	movs	r4, #0
 8008ca8:	f882 4639 	strb.w	r4, [r2, #1593]	; 0x639
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = OPTIGA_CMD_QUEUE_NO_REQUEST;
 8008cac:	7f82      	ldrb	r2, [r0, #30]
 8008cae:	6801      	ldr	r1, [r0, #0]
 8008cb0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8008cba:	f882 4638 	strb.w	r4, [r2, #1592]	; 0x638
    me->queue_id = 0;
 8008cbe:	779c      	strb	r4, [r3, #30]
        if (NULL != me)
        {
            return_status = optiga_cmd_release_session(me);
            // attach optiga cmd queue entry
            optiga_cmd_queue_deassign_slot(me);
            pal_os_free(me);
 8008cc0:	f7fc f8e4 	bl	8004e8c <pal_os_free>
            //lint --e{838} suppress "Release session API returns success. Status is checked for future enhancements"
            return_status = OPTIGA_LIB_SUCCESS;
 8008cc4:	4620      	mov	r0, r4
 8008cc6:	bd10      	pop	{r4, pc}
    return (me);
}

optiga_lib_status_t optiga_cmd_destroy(optiga_cmd_t * me)
{
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8008cc8:	f240 2002 	movw	r0, #514	; 0x202
 8008ccc:	4770      	bx	lr
 8008cce:	bf00      	nop

08008cd0 <optiga_cmd_open_application>:
    return (return_status);
}


optiga_lib_status_t optiga_cmd_open_application(optiga_cmd_t * me, uint8_t cmd_param, void * params)
{
 8008cd0:	b538      	push	{r3, r4, r5, lr}
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008cd2:	2400      	movs	r4, #0
                                  optiga_cmd_state_t start_state,
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
 8008cd4:	6082      	str	r2, [r0, #8]
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
 8008cd6:	4d06      	ldr	r5, [pc, #24]	; (8008cf0 <optiga_cmd_open_application+0x20>)
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
 8008cd8:	7641      	strb	r1, [r0, #25]
    me->apdu_data = apdu_data;
 8008cda:	22f0      	movs	r2, #240	; 0xf0
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
 8008cdc:	6045      	str	r5, [r0, #4]
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008cde:	8482      	strh	r2, [r0, #36]	; 0x24
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008ce0:	7584      	strb	r4, [r0, #22]
    me->cmd_sub_execution_state = sub_state;
 8008ce2:	75c4      	strb	r4, [r0, #23]
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
 8008ce4:	7604      	strb	r4, [r0, #24]
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
    optiga_cmd_execute_handler(me, OPTIGA_LIB_SUCCESS);
 8008ce6:	f7ff fe57 	bl	8008998 <optiga_cmd_execute_handler.constprop.12>
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_OPEN_APPLICATION, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
}
 8008cea:	4620      	mov	r0, r4
 8008cec:	bd38      	pop	{r3, r4, r5, pc}
 8008cee:	bf00      	nop
 8008cf0:	080080d5 	.word	0x080080d5

08008cf4 <optiga_cmd_get_data_object>:
    return (return_status);
}

optiga_lib_status_t optiga_cmd_get_data_object(optiga_cmd_t * me, uint8_t cmd_param,
                                               optiga_get_data_object_params_t * params)
{
 8008cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
                                  optiga_cmd_state_t start_state,
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
 8008cf6:	6082      	str	r2, [r0, #8]
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
 8008cf8:	2400      	movs	r4, #0
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008cfa:	2281      	movs	r2, #129	; 0x81
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008cfc:	2702      	movs	r7, #2
    me->cmd_sub_execution_state = sub_state;
 8008cfe:	2606      	movs	r6, #6
    me->cmd_hdlrs = cmd_hdlrs;
 8008d00:	4d05      	ldr	r5, [pc, #20]	; (8008d18 <optiga_cmd_get_data_object+0x24>)
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
 8008d02:	7641      	strb	r1, [r0, #25]
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008d04:	7587      	strb	r7, [r0, #22]
    me->cmd_sub_execution_state = sub_state;
 8008d06:	75c6      	strb	r6, [r0, #23]
    me->cmd_hdlrs = cmd_hdlrs;
 8008d08:	6045      	str	r5, [r0, #4]
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008d0a:	8482      	strh	r2, [r0, #36]	; 0x24
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
 8008d0c:	7604      	strb	r4, [r0, #24]
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
    optiga_cmd_execute_handler(me, OPTIGA_LIB_SUCCESS);
 8008d0e:	f7ff fe43 	bl	8008998 <optiga_cmd_execute_handler.constprop.12>
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_GET_DATA_OBJECT, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
}
 8008d12:	4620      	mov	r0, r4
 8008d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d16:	bf00      	nop
 8008d18:	08007a85 	.word	0x08007a85

08008d1c <optiga_cmd_set_data_object>:
}


optiga_lib_status_t optiga_cmd_set_data_object(optiga_cmd_t * me, uint8_t cmd_param,
                                               optiga_set_data_object_params_t * params)
{
 8008d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
                                  optiga_cmd_state_t start_state,
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
 8008d1e:	6082      	str	r2, [r0, #8]
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
 8008d20:	2400      	movs	r4, #0
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008d22:	2282      	movs	r2, #130	; 0x82
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008d24:	2702      	movs	r7, #2
    me->cmd_sub_execution_state = sub_state;
 8008d26:	2606      	movs	r6, #6
    me->cmd_hdlrs = cmd_hdlrs;
 8008d28:	4d05      	ldr	r5, [pc, #20]	; (8008d40 <optiga_cmd_set_data_object+0x24>)
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
 8008d2a:	7641      	strb	r1, [r0, #25]
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008d2c:	7587      	strb	r7, [r0, #22]
    me->cmd_sub_execution_state = sub_state;
 8008d2e:	75c6      	strb	r6, [r0, #23]
    me->cmd_hdlrs = cmd_hdlrs;
 8008d30:	6045      	str	r5, [r0, #4]
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008d32:	8482      	strh	r2, [r0, #36]	; 0x24
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
 8008d34:	7604      	strb	r4, [r0, #24]
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
    optiga_cmd_execute_handler(me, OPTIGA_LIB_SUCCESS);
 8008d36:	f7ff fe2f 	bl	8008998 <optiga_cmd_execute_handler.constprop.12>
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_SET_DATA_OBJECT, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
}
 8008d3a:	4620      	mov	r0, r4
 8008d3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d3e:	bf00      	nop
 8008d40:	08007b99 	.word	0x08007b99

08008d44 <optiga_cmd_get_random>:
    return (return_status);
}


optiga_lib_status_t optiga_cmd_get_random(optiga_cmd_t * me, uint8_t cmd_param, optiga_get_random_params_t * params)
{
 8008d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    optiga_cmd_sub_state_t cmd_handler_state = OPTIGA_CMD_EXEC_REQUEST_LOCK;
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);
    if (TRUE == params->store_in_session)
 8008d46:	7b14      	ldrb	r4, [r2, #12]
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
 8008d48:	4d09      	ldr	r5, [pc, #36]	; (8008d70 <optiga_cmd_get_random+0x2c>)
                                  optiga_cmd_state_t start_state,
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
 8008d4a:	6082      	str	r2, [r0, #8]

optiga_lib_status_t optiga_cmd_get_random(optiga_cmd_t * me, uint8_t cmd_param, optiga_get_random_params_t * params)
{
    optiga_cmd_sub_state_t cmd_handler_state = OPTIGA_CMD_EXEC_REQUEST_LOCK;
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);
    if (TRUE == params->store_in_session)
 8008d4c:	2c01      	cmp	r4, #1
    {
        cmd_handler_state = OPTIGA_CMD_EXEC_REQUEST_SESSION;
 8008d4e:	bf14      	ite	ne
 8008d50:	2606      	movne	r6, #6
 8008d52:	2605      	moveq	r6, #5
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008d54:	228c      	movs	r2, #140	; 0x8c
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
 8008d56:	2400      	movs	r4, #0
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008d58:	2702      	movs	r7, #2
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
 8008d5a:	7641      	strb	r1, [r0, #25]
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008d5c:	7587      	strb	r7, [r0, #22]
    me->cmd_sub_execution_state = sub_state;
 8008d5e:	75c6      	strb	r6, [r0, #23]
    me->cmd_hdlrs = cmd_hdlrs;
 8008d60:	6045      	str	r5, [r0, #4]
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008d62:	8482      	strh	r2, [r0, #36]	; 0x24
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
 8008d64:	7604      	strb	r4, [r0, #24]
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
    optiga_cmd_execute_handler(me, OPTIGA_LIB_SUCCESS);
 8008d66:	f7ff fe17 	bl	8008998 <optiga_cmd_execute_handler.constprop.12>
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_GET_RANDOM, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
}
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d6e:	bf00      	nop
 8008d70:	08007c59 	.word	0x08007c59

08008d74 <optiga_cmd_calc_sign>:
    return (return_status);
}


optiga_lib_status_t optiga_cmd_calc_sign(optiga_cmd_t * me, uint8_t cmd_param, optiga_calc_sign_params_t * params)
{
 8008d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    optiga_calc_sign_params_t * p_optiga_calc_sign = (optiga_calc_sign_params_t*)params;
    optiga_cmd_sub_state_t cmd_handler_state = OPTIGA_CMD_EXEC_REQUEST_LOCK;
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);
    do
    {
        if (OPTIGA_KEY_ID_SESSION_BASED == p_optiga_calc_sign->private_key_oid)
 8008d76:	8993      	ldrh	r3, [r2, #12]
 8008d78:	b9a3      	cbnz	r3, 8008da4 <optiga_cmd_calc_sign+0x30>
        {
            if (OPTIGA_CMD_ZERO_LENGTH_OR_VALUE == me->session_oid)
 8008d7a:	8a83      	ldrh	r3, [r0, #20]
 8008d7c:	b913      	cbnz	r3, 8008d84 <optiga_cmd_calc_sign+0x10>
}


optiga_lib_status_t optiga_cmd_calc_sign(optiga_cmd_t * me, uint8_t cmd_param, optiga_calc_sign_params_t * params)
{
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR_INVALID_INPUT;
 8008d7e:	f240 2003 	movw	r0, #515	; 0x203
                           OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_CALC_SIGN, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

        return_status = OPTIGA_LIB_SUCCESS;
    } while (FALSE);
    return (return_status);
}
 8008d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        {
            if (OPTIGA_CMD_ZERO_LENGTH_OR_VALUE == me->session_oid)
            {
                break;
            }
            cmd_handler_state = OPTIGA_CMD_EXEC_REQUEST_SESSION;
 8008d84:	2705      	movs	r7, #5
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
 8008d86:	2400      	movs	r4, #0
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008d88:	23b1      	movs	r3, #177	; 0xb1
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008d8a:	2602      	movs	r6, #2
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
 8008d8c:	4d06      	ldr	r5, [pc, #24]	; (8008da8 <optiga_cmd_calc_sign+0x34>)
                                  optiga_cmd_state_t start_state,
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
 8008d8e:	6082      	str	r2, [r0, #8]
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
 8008d90:	75c7      	strb	r7, [r0, #23]
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
 8008d92:	7641      	strb	r1, [r0, #25]
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008d94:	7586      	strb	r6, [r0, #22]
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
 8008d96:	6045      	str	r5, [r0, #4]
    me->chaining_ongoing = FALSE;
 8008d98:	7604      	strb	r4, [r0, #24]
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008d9a:	8483      	strh	r3, [r0, #36]	; 0x24
    optiga_cmd_execute_handler(me, OPTIGA_LIB_SUCCESS);
 8008d9c:	f7ff fdfc 	bl	8008998 <optiga_cmd_execute_handler.constprop.12>
                           cmd_handler_state,
                           params,
                           //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                           OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_CALC_SIGN, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

        return_status = OPTIGA_LIB_SUCCESS;
 8008da0:	4620      	mov	r0, r4
 8008da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

optiga_lib_status_t optiga_cmd_calc_sign(optiga_cmd_t * me, uint8_t cmd_param, optiga_calc_sign_params_t * params)
{
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR_INVALID_INPUT;
    optiga_calc_sign_params_t * p_optiga_calc_sign = (optiga_calc_sign_params_t*)params;
    optiga_cmd_sub_state_t cmd_handler_state = OPTIGA_CMD_EXEC_REQUEST_LOCK;
 8008da4:	2706      	movs	r7, #6
 8008da6:	e7ee      	b.n	8008d86 <optiga_cmd_calc_sign+0x12>
 8008da8:	08007d29 	.word	0x08007d29

08008dac <optiga_cmd_verify_sign>:
}

optiga_lib_status_t optiga_cmd_verify_sign(optiga_cmd_t * me,
                                           uint8_t cmd_param,
                                           optiga_verify_sign_params_t * params)
{
 8008dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
                                  optiga_cmd_state_t start_state,
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
 8008dae:	6082      	str	r2, [r0, #8]
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
 8008db0:	2400      	movs	r4, #0
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008db2:	22b2      	movs	r2, #178	; 0xb2
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008db4:	2702      	movs	r7, #2
    me->cmd_sub_execution_state = sub_state;
 8008db6:	2606      	movs	r6, #6
    me->cmd_hdlrs = cmd_hdlrs;
 8008db8:	4d05      	ldr	r5, [pc, #20]	; (8008dd0 <optiga_cmd_verify_sign+0x24>)
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
 8008dba:	7641      	strb	r1, [r0, #25]
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008dbc:	7587      	strb	r7, [r0, #22]
    me->cmd_sub_execution_state = sub_state;
 8008dbe:	75c6      	strb	r6, [r0, #23]
    me->cmd_hdlrs = cmd_hdlrs;
 8008dc0:	6045      	str	r5, [r0, #4]
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008dc2:	8482      	strh	r2, [r0, #36]	; 0x24
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
 8008dc4:	7604      	strb	r4, [r0, #24]
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
    optiga_cmd_execute_handler(me, OPTIGA_LIB_SUCCESS);
 8008dc6:	f7ff fde7 	bl	8008998 <optiga_cmd_execute_handler.constprop.12>
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_VERIFY_SIGN, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
}
 8008dca:	4620      	mov	r0, r4
 8008dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008dce:	bf00      	nop
 8008dd0:	08007df9 	.word	0x08007df9

08008dd4 <optiga_cmd_gen_keypair>:

    return (return_status);
}

optiga_lib_status_t optiga_cmd_gen_keypair(optiga_cmd_t * me, uint8_t cmd_param, optiga_gen_keypair_params_t * params)
{
 8008dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    optiga_gen_keypair_params_t * p_optiga_gen_keypair = (optiga_gen_keypair_params_t*)params;
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);

    if ((OPTIGA_KEY_ID_SESSION_BASED == p_optiga_gen_keypair->private_key_oid)
        && (FALSE == p_optiga_gen_keypair->export_private_key))
 8008dd6:	6814      	ldr	r4, [r2, #0]
optiga_lib_status_t optiga_cmd_gen_keypair(optiga_cmd_t * me, uint8_t cmd_param, optiga_gen_keypair_params_t * params)
{
    optiga_gen_keypair_params_t * p_optiga_gen_keypair = (optiga_gen_keypair_params_t*)params;
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);

    if ((OPTIGA_KEY_ID_SESSION_BASED == p_optiga_gen_keypair->private_key_oid)
 8008dd8:	f034 04ff 	bics.w	r4, r4, #255	; 0xff
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008ddc:	f04f 0702 	mov.w	r7, #2
optiga_lib_status_t optiga_cmd_gen_keypair(optiga_cmd_t * me, uint8_t cmd_param, optiga_gen_keypair_params_t * params)
{
    optiga_gen_keypair_params_t * p_optiga_gen_keypair = (optiga_gen_keypair_params_t*)params;
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);

    if ((OPTIGA_KEY_ID_SESSION_BASED == p_optiga_gen_keypair->private_key_oid)
 8008de0:	d00e      	beq.n	8008e00 <optiga_cmd_gen_keypair+0x2c>
                                  optiga_cmd_state_t start_state,
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
 8008de2:	6082      	str	r2, [r0, #8]
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
 8008de4:	2606      	movs	r6, #6
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008de6:	22b8      	movs	r2, #184	; 0xb8
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
 8008de8:	4d0c      	ldr	r5, [pc, #48]	; (8008e1c <optiga_cmd_gen_keypair+0x48>)
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
 8008dea:	7641      	strb	r1, [r0, #25]
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
 8008dec:	2400      	movs	r4, #0
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008dee:	7587      	strb	r7, [r0, #22]
    me->cmd_sub_execution_state = sub_state;
 8008df0:	75c6      	strb	r6, [r0, #23]
    me->cmd_hdlrs = cmd_hdlrs;
 8008df2:	6045      	str	r5, [r0, #4]
    me->chaining_ongoing = FALSE;
 8008df4:	7604      	strb	r4, [r0, #24]
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008df6:	8482      	strh	r2, [r0, #36]	; 0x24
    optiga_cmd_execute_handler(me, OPTIGA_LIB_SUCCESS);
 8008df8:	f7ff fdce 	bl	8008998 <optiga_cmd_execute_handler.constprop.12>
                           //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                           OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_GEN_KEYPAIR, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));
    }

    return (OPTIGA_LIB_SUCCESS);
}
 8008dfc:	2000      	movs	r0, #0
 8008dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                                  optiga_cmd_state_t start_state,
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
 8008e00:	6082      	str	r2, [r0, #8]
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
 8008e02:	2605      	movs	r6, #5
    me->cmd_hdlrs = cmd_hdlrs;
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008e04:	22b8      	movs	r2, #184	; 0xb8
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
    me->cmd_sub_execution_state = sub_state;
    me->cmd_hdlrs = cmd_hdlrs;
 8008e06:	4d05      	ldr	r5, [pc, #20]	; (8008e1c <optiga_cmd_gen_keypair+0x48>)
    me->chaining_ongoing = FALSE;
 8008e08:	7604      	strb	r4, [r0, #24]
    me->cmd_param = cmd_param;
 8008e0a:	7641      	strb	r1, [r0, #25]
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
    me->p_input = input;
    me->cmd_next_execution_state = start_state;
 8008e0c:	7587      	strb	r7, [r0, #22]
    me->cmd_sub_execution_state = sub_state;
 8008e0e:	75c6      	strb	r6, [r0, #23]
    me->cmd_hdlrs = cmd_hdlrs;
 8008e10:	6045      	str	r5, [r0, #4]
    me->chaining_ongoing = FALSE;
    me->cmd_param = cmd_param;
    me->apdu_data = apdu_data;
 8008e12:	8482      	strh	r2, [r0, #36]	; 0x24
    optiga_cmd_execute_handler(me, OPTIGA_LIB_SUCCESS);
 8008e14:	f7ff fdc0 	bl	8008998 <optiga_cmd_execute_handler.constprop.12>
                           //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                           OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_GEN_KEYPAIR, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));
    }

    return (OPTIGA_LIB_SUCCESS);
}
 8008e18:	2000      	movs	r0, #0
 8008e1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e1c:	08007f75 	.word	0x08007f75

08008e20 <aes_gen_tables>:
#define MUL(x,y) ( ( x && y ) ? pow[(log[x]+log[y]) % 255] : 0 )

static int aes_init_done = 0;

static void aes_gen_tables( void )
{
 8008e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e24:	f6ad 0d1c 	subw	sp, sp, #2076	; 0x81c
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
    {
        pow[i] = x;
        log[x] = i;
 8008e28:	2300      	movs	r3, #0
    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
    {
        pow[i] = x;
 8008e2a:	2101      	movs	r1, #1
    int log[256];

    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
 8008e2c:	4618      	mov	r0, r3
    {
        pow[i] = x;
        log[x] = i;
 8008e2e:	f8cd 341c 	str.w	r3, [sp, #1052]	; 0x41c
    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
    {
        pow[i] = x;
 8008e32:	9106      	str	r1, [sp, #24]
 8008e34:	ac06      	add	r4, sp, #24
        log[x] = i;
        x = ( x ^ XTIME( x ) ) & 0xFF;
 8008e36:	2202      	movs	r2, #2
 8008e38:	e00a      	b.n	8008e50 <aes_gen_tables+0x30>
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
    {
        pow[i] = x;
        log[x] = i;
 8008e3a:	f50d 6283 	add.w	r2, sp, #1048	; 0x418
        x = ( x ^ XTIME( x ) ) & 0xFF;
 8008e3e:	f013 0380 	ands.w	r3, r3, #128	; 0x80
    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
    {
        pow[i] = x;
 8008e42:	f844 1f04 	str.w	r1, [r4, #4]!
        log[x] = i;
 8008e46:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
        x = ( x ^ XTIME( x ) ) & 0xFF;
 8008e4a:	bf18      	it	ne
 8008e4c:	231b      	movne	r3, #27
 8008e4e:	004a      	lsls	r2, r1, #1
 8008e50:	404b      	eors	r3, r1
    int log[256];

    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
 8008e52:	3001      	adds	r0, #1
    {
        pow[i] = x;
        log[x] = i;
        x = ( x ^ XTIME( x ) ) & 0xFF;
 8008e54:	4053      	eors	r3, r2
    int log[256];

    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
 8008e56:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    {
        pow[i] = x;
        log[x] = i;
        x = ( x ^ XTIME( x ) ) & 0xFF;
 8008e5a:	b2d9      	uxtb	r1, r3
    int log[256];

    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
 8008e5c:	d1ed      	bne.n	8008e3a <aes_gen_tables+0x1a>
    /*
     * calculate the round constants
     */
    for( i = 0, x = 1; i < 10; i++ )
    {
        RCON[i] = (uint32_t) x;
 8008e5e:	4b7a      	ldr	r3, [pc, #488]	; (8009048 <aes_gen_tables+0x228>)
    }

    /*
     * generate the forward and reverse S-boxes
     */
    FSb[0x00] = 0x63;
 8008e60:	4e7a      	ldr	r6, [pc, #488]	; (800904c <aes_gen_tables+0x22c>)
    RSb[0x63] = 0x00;
 8008e62:	f8df e20c 	ldr.w	lr, [pc, #524]	; 8009070 <aes_gen_tables+0x250>
    /*
     * calculate the round constants
     */
    for( i = 0, x = 1; i < 10; i++ )
    {
        RCON[i] = (uint32_t) x;
 8008e66:	2502      	movs	r5, #2
 8008e68:	2104      	movs	r1, #4
 8008e6a:	2208      	movs	r2, #8
 8008e6c:	2780      	movs	r7, #128	; 0x80
 8008e6e:	f04f 0910 	mov.w	r9, #16
 8008e72:	f04f 0820 	mov.w	r8, #32
 8008e76:	f04f 0c40 	mov.w	ip, #64	; 0x40
 8008e7a:	241b      	movs	r4, #27
 8008e7c:	2036      	movs	r0, #54	; 0x36
 8008e7e:	605d      	str	r5, [r3, #4]
 8008e80:	6099      	str	r1, [r3, #8]
 8008e82:	2501      	movs	r5, #1
    }

    /*
     * generate the forward and reverse S-boxes
     */
    FSb[0x00] = 0x63;
 8008e84:	2163      	movs	r1, #99	; 0x63
    /*
     * calculate the round constants
     */
    for( i = 0, x = 1; i < 10; i++ )
    {
        RCON[i] = (uint32_t) x;
 8008e86:	60da      	str	r2, [r3, #12]

    /*
     * generate the forward and reverse S-boxes
     */
    FSb[0x00] = 0x63;
    RSb[0x63] = 0x00;
 8008e88:	2200      	movs	r2, #0
    /*
     * calculate the round constants
     */
    for( i = 0, x = 1; i < 10; i++ )
    {
        RCON[i] = (uint32_t) x;
 8008e8a:	61df      	str	r7, [r3, #28]
 8008e8c:	f8c3 9010 	str.w	r9, [r3, #16]
 8008e90:	f8c3 8014 	str.w	r8, [r3, #20]
 8008e94:	f8c3 c018 	str.w	ip, [r3, #24]
 8008e98:	621c      	str	r4, [r3, #32]
 8008e9a:	6258      	str	r0, [r3, #36]	; 0x24
 8008e9c:	601d      	str	r5, [r3, #0]
    }

    /*
     * generate the forward and reverse S-boxes
     */
    FSb[0x00] = 0x63;
 8008e9e:	7031      	strb	r1, [r6, #0]
    RSb[0x63] = 0x00;
 8008ea0:	f88e 2063 	strb.w	r2, [lr, #99]	; 0x63
 8008ea4:	f50d 6783 	add.w	r7, sp, #1048	; 0x418

    for( i = 1; i < 256; i++ )
    {
        x = pow[255 - log[i]];
 8008ea8:	f857 3f04 	ldr.w	r3, [r7, #4]!
 8008eac:	aa06      	add	r2, sp, #24
 8008eae:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8008eb2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]

        y  = x; y = ( ( y << 1 ) | ( y >> 7 ) ) & 0xFF;
 8008eb6:	0041      	lsls	r1, r0, #1
 8008eb8:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
 8008ebc:	b2c9      	uxtb	r1, r1
        x ^= y; y = ( ( y << 1 ) | ( y >> 7 ) ) & 0xFF;
 8008ebe:	004a      	lsls	r2, r1, #1
 8008ec0:	ea42 12d1 	orr.w	r2, r2, r1, lsr #7
 8008ec4:	b2d2      	uxtb	r2, r2
        x ^= y; y = ( ( y << 1 ) | ( y >> 7 ) ) & 0xFF;
 8008ec6:	0053      	lsls	r3, r2, #1
 8008ec8:	ea43 13d2 	orr.w	r3, r3, r2, lsr #7
 8008ecc:	b2db      	uxtb	r3, r3
 8008ece:	f080 0063 	eor.w	r0, r0, #99	; 0x63
 8008ed2:	4041      	eors	r1, r0
        x ^= y; y = ( ( y << 1 ) | ( y >> 7 ) ) & 0xFF;
 8008ed4:	0058      	lsls	r0, r3, #1
 8008ed6:	404a      	eors	r2, r1
 8008ed8:	ea40 11d3 	orr.w	r1, r0, r3, lsr #7
 8008edc:	4053      	eors	r3, r2
 8008ede:	b2ca      	uxtb	r2, r1
        x ^= y ^ 0x63;
 8008ee0:	4053      	eors	r3, r2

        FSb[i] = (unsigned char) x;
 8008ee2:	f806 3f01 	strb.w	r3, [r6, #1]!
        RSb[x] = (unsigned char) i;
 8008ee6:	f80e 5003 	strb.w	r5, [lr, r3]
     * generate the forward and reverse S-boxes
     */
    FSb[0x00] = 0x63;
    RSb[0x63] = 0x00;

    for( i = 1; i < 256; i++ )
 8008eea:	3501      	adds	r5, #1
 8008eec:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8008ef0:	d1da      	bne.n	8008ea8 <aes_gen_tables+0x88>
        FT3[i] = ROTL8( FT2[i] );
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 8008ef2:	f8dd 3450 	ldr.w	r3, [sp, #1104]	; 0x450
 8008ef6:	9302      	str	r3, [sp, #8]
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
 8008ef8:	f8dd 343c 	ldr.w	r3, [sp, #1084]	; 0x43c
 8008efc:	9303      	str	r3, [sp, #12]
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
 8008efe:	f8dd 344c 	ldr.w	r3, [sp, #1100]	; 0x44c
 8008f02:	9304      	str	r3, [sp, #16]
 8008f04:	f8df a16c 	ldr.w	sl, [pc, #364]	; 8009074 <aes_gen_tables+0x254>
                 ( (uint32_t) MUL( 0x0B, x ) << 24 );
 8008f08:	f8dd 3444 	ldr.w	r3, [sp, #1092]	; 0x444
 8008f0c:	9305      	str	r3, [sp, #20]
 8008f0e:	4c50      	ldr	r4, [pc, #320]	; (8009050 <aes_gen_tables+0x230>)
 8008f10:	4b50      	ldr	r3, [pc, #320]	; (8009054 <aes_gen_tables+0x234>)
 8008f12:	9300      	str	r3, [sp, #0]
 8008f14:	f8df c160 	ldr.w	ip, [pc, #352]	; 8009078 <aes_gen_tables+0x258>
 8008f18:	f8df e160 	ldr.w	lr, [pc, #352]	; 800907c <aes_gen_tables+0x25c>
 8008f1c:	4d4e      	ldr	r5, [pc, #312]	; (8009058 <aes_gen_tables+0x238>)
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
 8008f1e:	484f      	ldr	r0, [pc, #316]	; (800905c <aes_gen_tables+0x23c>)
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
                 ( (uint32_t) MUL( 0x0B, x ) << 24 );
 8008f20:	9401      	str	r4, [sp, #4]
 8008f22:	2100      	movs	r1, #0
 8008f24:	46d3      	mov	fp, sl
 8008f26:	e05d      	b.n	8008fe4 <aes_gen_tables+0x1c4>
        FT3[i] = ROTL8( FT2[i] );
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 8008f28:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
 8008f2c:	9c03      	ldr	r4, [sp, #12]
        FT3[i] = ROTL8( FT2[i] );
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 8008f2e:	f853 6026 	ldr.w	r6, [r3, r6, lsl #2]
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
 8008f32:	9b04      	ldr	r3, [sp, #16]
 8008f34:	eb06 0a03 	add.w	sl, r6, r3
 8008f38:	fb8a 2300 	smull	r2, r3, sl, r0
 8008f3c:	eb0a 0803 	add.w	r8, sl, r3
 8008f40:	ea4f 73ea 	mov.w	r3, sl, asr #31
 8008f44:	ebc3 18e8 	rsb	r8, r3, r8, asr #7
        FT3[i] = ROTL8( FT2[i] );
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 8008f48:	9a02      	ldr	r2, [sp, #8]
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
                 ( (uint32_t) MUL( 0x0B, x ) << 24 );
 8008f4a:	9b05      	ldr	r3, [sp, #20]
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
 8008f4c:	eb06 0904 	add.w	r9, r6, r4
        FT3[i] = ROTL8( FT2[i] );
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 8008f50:	4432      	add	r2, r6
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
                 ( (uint32_t) MUL( 0x0B, x ) << 24 );
 8008f52:	18f3      	adds	r3, r6, r3

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
 8008f54:	ebc8 2808 	rsb	r8, r8, r8, lsl #8
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
 8008f58:	fb89 6700 	smull	r6, r7, r9, r0
 8008f5c:	eb09 0607 	add.w	r6, r9, r7
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
 8008f60:	ebc8 080a 	rsb	r8, r8, sl
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
 8008f64:	ea4f 7ae9 	mov.w	sl, r9, asr #31
 8008f68:	ebca 1ae6 	rsb	sl, sl, r6, asr #7
 8008f6c:	ebca 2a0a 	rsb	sl, sl, sl, lsl #8
        FT3[i] = ROTL8( FT2[i] );
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 8008f70:	fb82 6700 	smull	r6, r7, r2, r0
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
 8008f74:	ac06      	add	r4, sp, #24
        FT3[i] = ROTL8( FT2[i] );
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 8008f76:	19d6      	adds	r6, r2, r7
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
 8008f78:	ebca 0909 	rsb	r9, sl, r9
        FT3[i] = ROTL8( FT2[i] );
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 8008f7c:	ea4f 7ae2 	mov.w	sl, r2, asr #31
 8008f80:	ebca 1ae6 	rsb	sl, sl, r6, asr #7
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
                 ( (uint32_t) MUL( 0x0B, x ) << 24 );
 8008f84:	fb83 6700 	smull	r6, r7, r3, r0
 8008f88:	19de      	adds	r6, r3, r7

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
 8008f8a:	f854 7028 	ldr.w	r7, [r4, r8, lsl #2]
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
 8008f8e:	f854 8029 	ldr.w	r8, [r4, r9, lsl #2]
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
                 ( (uint32_t) MUL( 0x0B, x ) << 24 );
 8008f92:	ea4f 79e3 	mov.w	r9, r3, asr #31
        FT3[i] = ROTL8( FT2[i] );
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 8008f96:	ebca 2a0a 	rsb	sl, sl, sl, lsl #8
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
                 ( (uint32_t) MUL( 0x0B, x ) << 24 );
 8008f9a:	ebc9 16e6 	rsb	r6, r9, r6, asr #7
        FT3[i] = ROTL8( FT2[i] );
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 8008f9e:	ebca 0a02 	rsb	sl, sl, r2
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
                 ( (uint32_t) MUL( 0x0B, x ) << 24 );
 8008fa2:	ebc6 2606 	rsb	r6, r6, r6, lsl #8
 8008fa6:	1b9e      	subs	r6, r3, r6
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
 8008fa8:	f854 202a 	ldr.w	r2, [r4, sl, lsl #2]
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
                 ( (uint32_t) MUL( 0x0B, x ) << 24 );
 8008fac:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
 8008fb0:	043b      	lsls	r3, r7, #16
 8008fb2:	ea83 2708 	eor.w	r7, r3, r8, lsl #8
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
 8008fb6:	4057      	eors	r7, r2
 8008fb8:	ea87 6706 	eor.w	r7, r7, r6, lsl #24
 8008fbc:	ea4f 6637 	mov.w	r6, r7, ror #24
 8008fc0:	ea4f 6236 	mov.w	r2, r6, ror #24
 8008fc4:	ea4f 6332 	mov.w	r3, r2, ror #24
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
                 ( (uint32_t) MUL( 0x0B, x ) << 24 );

#if !defined(MBEDTLS_AES_FEWER_TABLES)
        RT1[i] = ROTL8( RT0[i] );
        RT2[i] = ROTL8( RT1[i] );
 8008fc8:	f845 2f04 	str.w	r2, [r5, #4]!
        RT3[i] = ROTL8( RT2[i] );
 8008fcc:	9a01      	ldr	r2, [sp, #4]
        FT3[i] = ROTL8( FT2[i] );
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 8008fce:	f84c 7f04 	str.w	r7, [ip, #4]!
    }

    /*
     * generate the forward and reverse tables
     */
    for( i = 0; i < 256; i++ )
 8008fd2:	3101      	adds	r1, #1
                 ( (uint32_t) MUL( 0x0B, x ) << 24 );

#if !defined(MBEDTLS_AES_FEWER_TABLES)
        RT1[i] = ROTL8( RT0[i] );
        RT2[i] = ROTL8( RT1[i] );
        RT3[i] = ROTL8( RT2[i] );
 8008fd4:	f842 3f04 	str.w	r3, [r2, #4]!
    }

    /*
     * generate the forward and reverse tables
     */
    for( i = 0; i < 256; i++ )
 8008fd8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
                 ( (uint32_t) MUL( 0x0B, x ) << 24 );

#if !defined(MBEDTLS_AES_FEWER_TABLES)
        RT1[i] = ROTL8( RT0[i] );
 8008fdc:	f84e 6f04 	str.w	r6, [lr, #4]!
        RT2[i] = ROTL8( RT1[i] );
        RT3[i] = ROTL8( RT2[i] );
 8008fe0:	9201      	str	r2, [sp, #4]
    }

    /*
     * generate the forward and reverse tables
     */
    for( i = 0; i < 256; i++ )
 8008fe2:	d02d      	beq.n	8009040 <aes_gen_tables+0x220>
    {
        x = FSb[i];
 8008fe4:	9a00      	ldr	r2, [sp, #0]
        y = XTIME( x ) & 0xFF;
        z =  ( y ^ x ) & 0xFF;

        FT0[i] = ( (uint32_t) y       ) ^
 8008fe6:	4c1e      	ldr	r4, [pc, #120]	; (8009060 <aes_gen_tables+0x240>)
    /*
     * generate the forward and reverse tables
     */
    for( i = 0; i < 256; i++ )
    {
        x = FSb[i];
 8008fe8:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8008fec:	9200      	str	r2, [sp, #0]
        y = XTIME( x ) & 0xFF;
 8008fee:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008ff2:	bf14      	ite	ne
 8008ff4:	221b      	movne	r2, #27
 8008ff6:	2200      	moveq	r2, #0
 8008ff8:	ea82 0243 	eor.w	r2, r2, r3, lsl #1
        z =  ( y ^ x ) & 0xFF;

        FT0[i] = ( (uint32_t) y       ) ^
                 ( (uint32_t) x <<  8 ) ^
 8008ffc:	021f      	lsls	r7, r3, #8
     * generate the forward and reverse tables
     */
    for( i = 0; i < 256; i++ )
    {
        x = FSb[i];
        y = XTIME( x ) & 0xFF;
 8008ffe:	b2d2      	uxtb	r2, r2
 8009000:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
        z =  ( y ^ x ) & 0xFF;

        FT0[i] = ( (uint32_t) y       ) ^
                 ( (uint32_t) x <<  8 ) ^
 8009004:	4057      	eors	r7, r2
     */
    for( i = 0; i < 256; i++ )
    {
        x = FSb[i];
        y = XTIME( x ) & 0xFF;
        z =  ( y ^ x ) & 0xFF;
 8009006:	4053      	eors	r3, r2

        FT0[i] = ( (uint32_t) y       ) ^
                 ( (uint32_t) x <<  8 ) ^
                 ( (uint32_t) x << 16 ) ^
 8009008:	ea47 6303 	orr.w	r3, r7, r3, lsl #24
    {
        x = FSb[i];
        y = XTIME( x ) & 0xFF;
        z =  ( y ^ x ) & 0xFF;

        FT0[i] = ( (uint32_t) y       ) ^
 800900c:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
                 ( (uint32_t) x <<  8 ) ^
                 ( (uint32_t) x << 16 ) ^
                 ( (uint32_t) z << 24 );

#if !defined(MBEDTLS_AES_FEWER_TABLES)
        FT1[i] = ROTL8( FT0[i] );
 8009010:	4c14      	ldr	r4, [pc, #80]	; (8009064 <aes_gen_tables+0x244>)
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];
 8009012:	f81b 6f01 	ldrb.w	r6, [fp, #1]!
                 ( (uint32_t) x <<  8 ) ^
                 ( (uint32_t) x << 16 ) ^
                 ( (uint32_t) z << 24 );

#if !defined(MBEDTLS_AES_FEWER_TABLES)
        FT1[i] = ROTL8( FT0[i] );
 8009016:	ea4f 6733 	mov.w	r7, r3, ror #24
 800901a:	f844 7021 	str.w	r7, [r4, r1, lsl #2]
        FT2[i] = ROTL8( FT1[i] );
 800901e:	4c12      	ldr	r4, [pc, #72]	; (8009068 <aes_gen_tables+0x248>)
 8009020:	ea4f 6237 	mov.w	r2, r7, ror #24
        FT3[i] = ROTL8( FT2[i] );
 8009024:	ea4f 6332 	mov.w	r3, r2, ror #24
                 ( (uint32_t) x << 16 ) ^
                 ( (uint32_t) z << 24 );

#if !defined(MBEDTLS_AES_FEWER_TABLES)
        FT1[i] = ROTL8( FT0[i] );
        FT2[i] = ROTL8( FT1[i] );
 8009028:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
        FT3[i] = ROTL8( FT2[i] );
 800902c:	4a0f      	ldr	r2, [pc, #60]	; (800906c <aes_gen_tables+0x24c>)
 800902e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 8009032:	2e00      	cmp	r6, #0
 8009034:	f47f af78 	bne.w	8008f28 <aes_gen_tables+0x108>
 8009038:	4633      	mov	r3, r6
 800903a:	4632      	mov	r2, r6
 800903c:	461f      	mov	r7, r3
 800903e:	e7c3      	b.n	8008fc8 <aes_gen_tables+0x1a8>
        RT1[i] = ROTL8( RT0[i] );
        RT2[i] = ROTL8( RT1[i] );
        RT3[i] = ROTL8( RT2[i] );
#endif /* !MBEDTLS_AES_FEWER_TABLES */
    }
}
 8009040:	f60d 0d1c 	addw	sp, sp, #2076	; 0x81c
 8009044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009048:	1ffefea4 	.word	0x1ffefea4
 800904c:	1ffefed0 	.word	0x1ffefed0
 8009050:	1fff0ccc 	.word	0x1fff0ccc
 8009054:	1ffefecf 	.word	0x1ffefecf
 8009058:	1fff07cc 	.word	0x1fff07cc
 800905c:	80808081 	.word	0x80808081
 8009060:	1ffeeea4 	.word	0x1ffeeea4
 8009064:	1ffef2a4 	.word	0x1ffef2a4
 8009068:	1ffef6a4 	.word	0x1ffef6a4
 800906c:	1ffefaa4 	.word	0x1ffefaa4
 8009070:	1fff0bd0 	.word	0x1fff0bd0
 8009074:	1fff0bcf 	.word	0x1fff0bcf
 8009078:	1ffeffcc 	.word	0x1ffeffcc
 800907c:	1fff03cc 	.word	0x1fff03cc

08009080 <mbedtls_aes_init>:

void mbedtls_aes_init( mbedtls_aes_context *ctx )
{
    AES_VALIDATE( ctx != NULL );

    memset( ctx, 0, sizeof( mbedtls_aes_context ) );
 8009080:	2100      	movs	r1, #0
 8009082:	f44f 728c 	mov.w	r2, #280	; 0x118
 8009086:	f003 ba98 	b.w	800c5ba <memset>
 800908a:	bf00      	nop

0800908c <mbedtls_aes_free>:
}

void mbedtls_aes_free( mbedtls_aes_context *ctx )
{
    if( ctx == NULL )
 800908c:	b118      	cbz	r0, 8009096 <mbedtls_aes_free+0xa>
        return;

    mbedtls_platform_zeroize( ctx, sizeof( mbedtls_aes_context ) );
 800908e:	f44f 718c 	mov.w	r1, #280	; 0x118
 8009092:	f001 bfa9 	b.w	800afe8 <mbedtls_platform_zeroize>
 8009096:	4770      	bx	lr

08009098 <mbedtls_aes_setkey_enc>:
 * AES key schedule (encryption)
 */
#if !defined(MBEDTLS_AES_SETKEY_ENC_ALT)
int mbedtls_aes_setkey_enc( mbedtls_aes_context *ctx, const unsigned char *key,
                    unsigned int keybits )
{
 8009098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t *RK;

    AES_VALIDATE_RET( ctx != NULL );
    AES_VALIDATE_RET( key != NULL );

    switch( keybits )
 800909c:	2ac0      	cmp	r2, #192	; 0xc0
 * AES key schedule (encryption)
 */
#if !defined(MBEDTLS_AES_SETKEY_ENC_ALT)
int mbedtls_aes_setkey_enc( mbedtls_aes_context *ctx, const unsigned char *key,
                    unsigned int keybits )
{
 800909e:	b083      	sub	sp, #12
    uint32_t *RK;

    AES_VALIDATE_RET( ctx != NULL );
    AES_VALIDATE_RET( key != NULL );

    switch( keybits )
 80090a0:	d04d      	beq.n	800913e <mbedtls_aes_setkey_enc+0xa6>
 80090a2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80090a6:	d036      	beq.n	8009116 <mbedtls_aes_setkey_enc+0x7e>
 80090a8:	2a80      	cmp	r2, #128	; 0x80
 80090aa:	d004      	beq.n	80090b6 <mbedtls_aes_setkey_enc+0x1e>
    {
        case 128: ctx->nr = 10; break;
        case 192: ctx->nr = 12; break;
        case 256: ctx->nr = 14; break;
        default : return( MBEDTLS_ERR_AES_INVALID_KEY_LENGTH );
 80090ac:	f06f 001f 	mvn.w	r0, #31
            }
            break;
    }

    return( 0 );
}
 80090b0:	b003      	add	sp, #12
 80090b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    AES_VALIDATE_RET( ctx != NULL );
    AES_VALIDATE_RET( key != NULL );

    switch( keybits )
    {
        case 128: ctx->nr = 10; break;
 80090b6:	230a      	movs	r3, #10
 80090b8:	6003      	str	r3, [r0, #0]
        case 256: ctx->nr = 14; break;
        default : return( MBEDTLS_ERR_AES_INVALID_KEY_LENGTH );
    }

#if !defined(MBEDTLS_AES_ROM_TABLES)
    if( aes_init_done == 0 )
 80090ba:	4c89      	ldr	r4, [pc, #548]	; (80092e0 <mbedtls_aes_setkey_enc+0x248>)
 80090bc:	6823      	ldr	r3, [r4, #0]
 80090be:	4689      	mov	r9, r1
 80090c0:	4680      	mov	r8, r0
 80090c2:	4616      	mov	r6, r2
 80090c4:	b383      	cbz	r3, 8009128 <mbedtls_aes_setkey_enc+0x90>

    if( aes_padlock_ace )
        ctx->rk = RK = MBEDTLS_PADLOCK_ALIGN16( ctx->buf );
    else
#endif
    ctx->rk = RK = ctx->buf;
 80090c6:	f108 0308 	add.w	r3, r8, #8
#if defined(MBEDTLS_AESNI_C) && defined(MBEDTLS_HAVE_X86_64)
    if( mbedtls_aesni_has_support( MBEDTLS_AESNI_AES ) )
        return( mbedtls_aesni_setkey_enc( (unsigned char *) ctx->rk, key, keybits ) );
#endif

    for( i = 0; i < ( keybits >> 5 ); i++ )
 80090ca:	ea4f 1c56 	mov.w	ip, r6, lsr #5

    if( aes_padlock_ace )
        ctx->rk = RK = MBEDTLS_PADLOCK_ALIGN16( ctx->buf );
    else
#endif
    ctx->rk = RK = ctx->buf;
 80090ce:	f8c8 3004 	str.w	r3, [r8, #4]
 80090d2:	f1a3 0e04 	sub.w	lr, r3, #4
 * AES key schedule (encryption)
 */
#if !defined(MBEDTLS_AES_SETKEY_ENC_ALT)
int mbedtls_aes_setkey_enc( mbedtls_aes_context *ctx, const unsigned char *key,
                    unsigned int keybits )
{
 80090d6:	2700      	movs	r7, #0
        return( mbedtls_aesni_setkey_enc( (unsigned char *) ctx->rk, key, keybits ) );
#endif

    for( i = 0; i < ( keybits >> 5 ); i++ )
    {
        GET_UINT32_LE( RK[i], key, i << 2 );
 80090d8:	eb09 0487 	add.w	r4, r9, r7, lsl #2
 80090dc:	f819 1027 	ldrb.w	r1, [r9, r7, lsl #2]
 80090e0:	78a0      	ldrb	r0, [r4, #2]
 80090e2:	7862      	ldrb	r2, [r4, #1]
 80090e4:	78e4      	ldrb	r4, [r4, #3]
 80090e6:	0400      	lsls	r0, r0, #16
 80090e8:	ea40 2202 	orr.w	r2, r0, r2, lsl #8
 80090ec:	430a      	orrs	r2, r1
#if defined(MBEDTLS_AESNI_C) && defined(MBEDTLS_HAVE_X86_64)
    if( mbedtls_aesni_has_support( MBEDTLS_AESNI_AES ) )
        return( mbedtls_aesni_setkey_enc( (unsigned char *) ctx->rk, key, keybits ) );
#endif

    for( i = 0; i < ( keybits >> 5 ); i++ )
 80090ee:	3701      	adds	r7, #1
    {
        GET_UINT32_LE( RK[i], key, i << 2 );
 80090f0:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
#if defined(MBEDTLS_AESNI_C) && defined(MBEDTLS_HAVE_X86_64)
    if( mbedtls_aesni_has_support( MBEDTLS_AESNI_AES ) )
        return( mbedtls_aesni_setkey_enc( (unsigned char *) ctx->rk, key, keybits ) );
#endif

    for( i = 0; i < ( keybits >> 5 ); i++ )
 80090f4:	4567      	cmp	r7, ip
    {
        GET_UINT32_LE( RK[i], key, i << 2 );
 80090f6:	f84e 2f04 	str.w	r2, [lr, #4]!
#if defined(MBEDTLS_AESNI_C) && defined(MBEDTLS_HAVE_X86_64)
    if( mbedtls_aesni_has_support( MBEDTLS_AESNI_AES ) )
        return( mbedtls_aesni_setkey_enc( (unsigned char *) ctx->rk, key, keybits ) );
#endif

    for( i = 0; i < ( keybits >> 5 ); i++ )
 80090fa:	d3ed      	bcc.n	80090d8 <mbedtls_aes_setkey_enc+0x40>
    {
        GET_UINT32_LE( RK[i], key, i << 2 );
    }

    switch( ctx->nr )
 80090fc:	f8d8 2000 	ldr.w	r2, [r8]
 8009100:	2a0c      	cmp	r2, #12
 8009102:	d01f      	beq.n	8009144 <mbedtls_aes_setkey_enc+0xac>
 8009104:	2a0e      	cmp	r2, #14
 8009106:	f000 8089 	beq.w	800921c <mbedtls_aes_setkey_enc+0x184>
 800910a:	2a0a      	cmp	r2, #10
 800910c:	d05a      	beq.n	80091c4 <mbedtls_aes_setkey_enc+0x12c>
                RK[15] = RK[7] ^ RK[14];
            }
            break;
    }

    return( 0 );
 800910e:	2000      	movs	r0, #0
}
 8009110:	b003      	add	sp, #12
 8009112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        case 256: ctx->nr = 14; break;
        default : return( MBEDTLS_ERR_AES_INVALID_KEY_LENGTH );
    }

#if !defined(MBEDTLS_AES_ROM_TABLES)
    if( aes_init_done == 0 )
 8009116:	4c72      	ldr	r4, [pc, #456]	; (80092e0 <mbedtls_aes_setkey_enc+0x248>)

    switch( keybits )
    {
        case 128: ctx->nr = 10; break;
        case 192: ctx->nr = 12; break;
        case 256: ctx->nr = 14; break;
 8009118:	230e      	movs	r3, #14
 800911a:	6003      	str	r3, [r0, #0]
        default : return( MBEDTLS_ERR_AES_INVALID_KEY_LENGTH );
    }

#if !defined(MBEDTLS_AES_ROM_TABLES)
    if( aes_init_done == 0 )
 800911c:	6823      	ldr	r3, [r4, #0]
 800911e:	4689      	mov	r9, r1
 8009120:	4680      	mov	r8, r0
 8009122:	4616      	mov	r6, r2
 8009124:	2b00      	cmp	r3, #0
 8009126:	d1ce      	bne.n	80090c6 <mbedtls_aes_setkey_enc+0x2e>
    {
        aes_gen_tables();
 8009128:	f7ff fe7a 	bl	8008e20 <aes_gen_tables>
        aes_init_done = 1;
 800912c:	2501      	movs	r5, #1

    if( aes_padlock_ace )
        ctx->rk = RK = MBEDTLS_PADLOCK_ALIGN16( ctx->buf );
    else
#endif
    ctx->rk = RK = ctx->buf;
 800912e:	f108 0308 	add.w	r3, r8, #8
#if defined(MBEDTLS_AESNI_C) && defined(MBEDTLS_HAVE_X86_64)
    if( mbedtls_aesni_has_support( MBEDTLS_AESNI_AES ) )
        return( mbedtls_aesni_setkey_enc( (unsigned char *) ctx->rk, key, keybits ) );
#endif

    for( i = 0; i < ( keybits >> 5 ); i++ )
 8009132:	ea4f 1c56 	mov.w	ip, r6, lsr #5

#if !defined(MBEDTLS_AES_ROM_TABLES)
    if( aes_init_done == 0 )
    {
        aes_gen_tables();
        aes_init_done = 1;
 8009136:	6025      	str	r5, [r4, #0]

    if( aes_padlock_ace )
        ctx->rk = RK = MBEDTLS_PADLOCK_ALIGN16( ctx->buf );
    else
#endif
    ctx->rk = RK = ctx->buf;
 8009138:	f8c8 3004 	str.w	r3, [r8, #4]
 800913c:	e7c9      	b.n	80090d2 <mbedtls_aes_setkey_enc+0x3a>
    AES_VALIDATE_RET( key != NULL );

    switch( keybits )
    {
        case 128: ctx->nr = 10; break;
        case 192: ctx->nr = 12; break;
 800913e:	230c      	movs	r3, #12
 8009140:	6003      	str	r3, [r0, #0]
 8009142:	e7ba      	b.n	80090ba <mbedtls_aes_setkey_enc+0x22>
 8009144:	4967      	ldr	r1, [pc, #412]	; (80092e4 <mbedtls_aes_setkey_enc+0x24c>)
 8009146:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800914a:	f8d3 8010 	ldr.w	r8, [r3, #16]
 800914e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8009152:	685f      	ldr	r7, [r3, #4]
 8009154:	695d      	ldr	r5, [r3, #20]
 8009156:	681a      	ldr	r2, [r3, #0]
 8009158:	f8df 918c 	ldr.w	r9, [pc, #396]	; 80092e8 <mbedtls_aes_setkey_enc+0x250>
    for( i = 0; i < ( keybits >> 5 ); i++ )
    {
        GET_UINT32_LE( RK[i], key, i << 2 );
    }

    switch( ctx->nr )
 800915c:	4608      	mov	r0, r1
 800915e:	2600      	movs	r6, #0
 8009160:	4661      	mov	r1, ip
 8009162:	4684      	mov	ip, r0
            for( i = 0; i < 8; i++, RK += 6 )
            {
                RK[6]  = RK[0] ^ RCON[i] ^
                ( (uint32_t) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
 8009164:	0e2c      	lsrs	r4, r5, #24
        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
            {
                RK[6]  = RK[0] ^ RCON[i] ^
                ( (uint32_t) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
 8009166:	f3c5 2007 	ubfx	r0, r5, #8, #8
                ( (uint32_t) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
 800916a:	f81c a004 	ldrb.w	sl, [ip, r4]
        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
            {
                RK[6]  = RK[0] ^ RCON[i] ^
                ( (uint32_t) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
 800916e:	f81c 0000 	ldrb.w	r0, [ip, r0]
                ( (uint32_t) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
 8009172:	f859 4026 	ldr.w	r4, [r9, r6, lsl #2]
                ( (uint32_t) FSb[ ( RK[5]       ) & 0xFF ] << 24 );
 8009176:	fa5f fb85 	uxtb.w	fp, r5
 800917a:	ea40 400a 	orr.w	r0, r0, sl, lsl #16

            for( i = 0; i < 8; i++, RK += 6 )
            {
                RK[6]  = RK[0] ^ RCON[i] ^
                ( (uint32_t) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
 800917e:	f3c5 4a07 	ubfx	sl, r5, #16, #8
                ( (uint32_t) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[5]       ) & 0xFF ] << 24 );
 8009182:	f81c b00b 	ldrb.w	fp, [ip, fp]

            for( i = 0; i < 8; i++, RK += 6 )
            {
                RK[6]  = RK[0] ^ RCON[i] ^
                ( (uint32_t) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
 8009186:	f81c a00a 	ldrb.w	sl, [ip, sl]
 800918a:	4050      	eors	r0, r2
 800918c:	ea80 620b 	eor.w	r2, r0, fp, lsl #24
 8009190:	ea82 220a 	eor.w	r2, r2, sl, lsl #8
                ( (uint32_t) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
 8009194:	4062      	eors	r2, r4
                ( (uint32_t) FSb[ ( RK[5]       ) & 0xFF ] << 24 );

                RK[7]  = RK[1] ^ RK[6];
 8009196:	4057      	eors	r7, r2
                RK[8]  = RK[2] ^ RK[7];
 8009198:	ea8e 0e07 	eor.w	lr, lr, r7
                RK[9]  = RK[3] ^ RK[8];
 800919c:	ea81 010e 	eor.w	r1, r1, lr
                RK[10] = RK[4] ^ RK[9];
 80091a0:	ea88 0801 	eor.w	r8, r8, r1
            }
            break;

        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
 80091a4:	3601      	adds	r6, #1

                RK[7]  = RK[1] ^ RK[6];
                RK[8]  = RK[2] ^ RK[7];
                RK[9]  = RK[3] ^ RK[8];
                RK[10] = RK[4] ^ RK[9];
                RK[11] = RK[5] ^ RK[10];
 80091a6:	ea85 0508 	eor.w	r5, r5, r8
            }
            break;

        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
 80091aa:	2e08      	cmp	r6, #8

                RK[7]  = RK[1] ^ RK[6];
                RK[8]  = RK[2] ^ RK[7];
                RK[9]  = RK[3] ^ RK[8];
                RK[10] = RK[4] ^ RK[9];
                RK[11] = RK[5] ^ RK[10];
 80091ac:	62dd      	str	r5, [r3, #44]	; 0x2c
                ( (uint32_t) FSb[ ( RK[5]       ) & 0xFF ] << 24 );

                RK[7]  = RK[1] ^ RK[6];
                RK[8]  = RK[2] ^ RK[7];
                RK[9]  = RK[3] ^ RK[8];
                RK[10] = RK[4] ^ RK[9];
 80091ae:	f8c3 8028 	str.w	r8, [r3, #40]	; 0x28
                ( (uint32_t) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[5]       ) & 0xFF ] << 24 );

                RK[7]  = RK[1] ^ RK[6];
                RK[8]  = RK[2] ^ RK[7];
                RK[9]  = RK[3] ^ RK[8];
 80091b2:	6259      	str	r1, [r3, #36]	; 0x24
                ( (uint32_t) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[5]       ) & 0xFF ] << 24 );

                RK[7]  = RK[1] ^ RK[6];
                RK[8]  = RK[2] ^ RK[7];
 80091b4:	f8c3 e020 	str.w	lr, [r3, #32]
                ( (uint32_t) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[5]       ) & 0xFF ] << 24 );

                RK[7]  = RK[1] ^ RK[6];
 80091b8:	61df      	str	r7, [r3, #28]

        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
            {
                RK[6]  = RK[0] ^ RCON[i] ^
 80091ba:	619a      	str	r2, [r3, #24]
            }
            break;

        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
 80091bc:	f103 0318 	add.w	r3, r3, #24
 80091c0:	d1d0      	bne.n	8009164 <mbedtls_aes_setkey_enc+0xcc>
 80091c2:	e7a4      	b.n	800910e <mbedtls_aes_setkey_enc+0x76>
 80091c4:	4698      	mov	r8, r3
 80091c6:	689f      	ldr	r7, [r3, #8]
 80091c8:	f858 2ba0 	ldr.w	r2, [r8], #160
 80091cc:	685e      	ldr	r6, [r3, #4]
 80091ce:	68dd      	ldr	r5, [r3, #12]
 80091d0:	f8df e114 	ldr.w	lr, [pc, #276]	; 80092e8 <mbedtls_aes_setkey_enc+0x250>
 80091d4:	4943      	ldr	r1, [pc, #268]	; (80092e4 <mbedtls_aes_setkey_enc+0x24c>)
    {
        case 10:

            for( i = 0; i < 10; i++, RK += 4 )
            {
                RK[4]  = RK[0] ^ RCON[i] ^
 80091d6:	f85e cb04 	ldr.w	ip, [lr], #4
                ( (uint32_t) FSb[ ( RK[3] >>  8 ) & 0xFF ]       ) ^
 80091da:	f3c5 2407 	ubfx	r4, r5, #8, #8
                ( (uint32_t) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[3] >> 24 ) & 0xFF ] << 16 ) ^
 80091de:	0e28      	lsrs	r0, r5, #24
        case 10:

            for( i = 0; i < 10; i++, RK += 4 )
            {
                RK[4]  = RK[0] ^ RCON[i] ^
                ( (uint32_t) FSb[ ( RK[3] >>  8 ) & 0xFF ]       ) ^
 80091e0:	5d0c      	ldrb	r4, [r1, r4]
                ( (uint32_t) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[3] >> 24 ) & 0xFF ] << 16 ) ^
 80091e2:	5c08      	ldrb	r0, [r1, r0]
                ( (uint32_t) FSb[ ( RK[3]       ) & 0xFF ] << 24 );
 80091e4:	fa5f f985 	uxtb.w	r9, r5

            for( i = 0; i < 10; i++, RK += 4 )
            {
                RK[4]  = RK[0] ^ RCON[i] ^
                ( (uint32_t) FSb[ ( RK[3] >>  8 ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
 80091e8:	f3c5 4a07 	ubfx	sl, r5, #16, #8
                ( (uint32_t) FSb[ ( RK[3] >> 24 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[3]       ) & 0xFF ] << 24 );
 80091ec:	f811 9009 	ldrb.w	r9, [r1, r9]
 80091f0:	ea44 4000 	orr.w	r0, r4, r0, lsl #16
 80091f4:	4050      	eors	r0, r2

            for( i = 0; i < 10; i++, RK += 4 )
            {
                RK[4]  = RK[0] ^ RCON[i] ^
                ( (uint32_t) FSb[ ( RK[3] >>  8 ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
 80091f6:	f811 400a 	ldrb.w	r4, [r1, sl]
 80091fa:	ea80 6209 	eor.w	r2, r0, r9, lsl #24
 80091fe:	ea82 2204 	eor.w	r2, r2, r4, lsl #8
                ( (uint32_t) FSb[ ( RK[3] >> 24 ) & 0xFF ] << 16 ) ^
 8009202:	ea82 020c 	eor.w	r2, r2, ip
                ( (uint32_t) FSb[ ( RK[3]       ) & 0xFF ] << 24 );

                RK[5]  = RK[1] ^ RK[4];
 8009206:	4056      	eors	r6, r2
                RK[6]  = RK[2] ^ RK[5];
 8009208:	4077      	eors	r7, r6
                RK[7]  = RK[3] ^ RK[6];
 800920a:	407d      	eors	r5, r7
 800920c:	61dd      	str	r5, [r3, #28]
                ( (uint32_t) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[3] >> 24 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[3]       ) & 0xFF ] << 24 );

                RK[5]  = RK[1] ^ RK[4];
                RK[6]  = RK[2] ^ RK[5];
 800920e:	619f      	str	r7, [r3, #24]
                ( (uint32_t) FSb[ ( RK[3] >>  8 ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[3] >> 24 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[3]       ) & 0xFF ] << 24 );

                RK[5]  = RK[1] ^ RK[4];
 8009210:	615e      	str	r6, [r3, #20]
    {
        case 10:

            for( i = 0; i < 10; i++, RK += 4 )
            {
                RK[4]  = RK[0] ^ RCON[i] ^
 8009212:	611a      	str	r2, [r3, #16]

    switch( ctx->nr )
    {
        case 10:

            for( i = 0; i < 10; i++, RK += 4 )
 8009214:	3310      	adds	r3, #16
 8009216:	4543      	cmp	r3, r8
 8009218:	d1dd      	bne.n	80091d6 <mbedtls_aes_setkey_enc+0x13e>
 800921a:	e778      	b.n	800910e <mbedtls_aes_setkey_enc+0x76>
 800921c:	685a      	ldr	r2, [r3, #4]
 800921e:	f8d3 c014 	ldr.w	ip, [r3, #20]
 8009222:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 80092e8 <mbedtls_aes_setkey_enc+0x250>
 8009226:	f8d3 8018 	ldr.w	r8, [r3, #24]
 800922a:	6918      	ldr	r0, [r3, #16]
 800922c:	68de      	ldr	r6, [r3, #12]
 800922e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8009232:	69dd      	ldr	r5, [r3, #28]
 8009234:	492b      	ldr	r1, [pc, #172]	; (80092e4 <mbedtls_aes_setkey_enc+0x24c>)
    for( i = 0; i < ( keybits >> 5 ); i++ )
    {
        GET_UINT32_LE( RK[i], key, i << 2 );
    }

    switch( ctx->nr )
 8009236:	f8cd c000 	str.w	ip, [sp]
 800923a:	4614      	mov	r4, r2
 800923c:	2700      	movs	r7, #0
 800923e:	681a      	ldr	r2, [r3, #0]
 8009240:	f8cd 9004 	str.w	r9, [sp, #4]
 8009244:	46bc      	mov	ip, r7
 8009246:	46a1      	mov	r9, r4
        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
            {
                RK[8]  = RK[0] ^ RCON[i] ^
                ( (uint32_t) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
 8009248:	f3c5 2a07 	ubfx	sl, r5, #8, #8
                ( (uint32_t) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
 800924c:	0e2c      	lsrs	r4, r5, #24
        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
            {
                RK[8]  = RK[0] ^ RCON[i] ^
                ( (uint32_t) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
 800924e:	f811 a00a 	ldrb.w	sl, [r1, sl]
                ( (uint32_t) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
 8009252:	5d0c      	ldrb	r4, [r1, r4]
 8009254:	9f01      	ldr	r7, [sp, #4]
 8009256:	ea4a 4404 	orr.w	r4, sl, r4, lsl #16
                ( (uint32_t) FSb[ ( RK[7]       ) & 0xFF ] << 24 );
 800925a:	fa5f fa85 	uxtb.w	sl, r5
 800925e:	4062      	eors	r2, r4

            for( i = 0; i < 7; i++, RK += 8 )
            {
                RK[8]  = RK[0] ^ RCON[i] ^
                ( (uint32_t) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
 8009260:	f3c5 4407 	ubfx	r4, r5, #16, #8
                ( (uint32_t) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[7]       ) & 0xFF ] << 24 );
 8009264:	f811 a00a 	ldrb.w	sl, [r1, sl]

            for( i = 0; i < 7; i++, RK += 8 )
            {
                RK[8]  = RK[0] ^ RCON[i] ^
                ( (uint32_t) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
 8009268:	5d0c      	ldrb	r4, [r1, r4]
                ( (uint32_t) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
 800926a:	f857 702c 	ldr.w	r7, [r7, ip, lsl #2]
 800926e:	ea82 620a 	eor.w	r2, r2, sl, lsl #24
 8009272:	ea82 2204 	eor.w	r2, r2, r4, lsl #8
 8009276:	407a      	eors	r2, r7
                ( (uint32_t) FSb[ ( RK[7]       ) & 0xFF ] << 24 );

                RK[9]  = RK[1] ^ RK[8];
 8009278:	ea89 0902 	eor.w	r9, r9, r2
                RK[10] = RK[2] ^ RK[9];
 800927c:	ea8e 0e09 	eor.w	lr, lr, r9
                RK[11] = RK[3] ^ RK[10];
 8009280:	ea86 060e 	eor.w	r6, r6, lr

                RK[12] = RK[4] ^
                ( (uint32_t) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
 8009284:	b2f4      	uxtb	r4, r6
                ( (uint32_t) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[7]       ) & 0xFF ] << 24 );

                RK[9]  = RK[1] ^ RK[8];
                RK[10] = RK[2] ^ RK[9];
                RK[11] = RK[3] ^ RK[10];
 8009286:	62de      	str	r6, [r3, #44]	; 0x2c
                ( (uint32_t) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[7]       ) & 0xFF ] << 24 );

                RK[9]  = RK[1] ^ RK[8];
                RK[10] = RK[2] ^ RK[9];
 8009288:	f8c3 e028 	str.w	lr, [r3, #40]	; 0x28
                ( (uint32_t) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[7]       ) & 0xFF ] << 24 );

                RK[9]  = RK[1] ^ RK[8];
 800928c:	f8c3 9024 	str.w	r9, [r3, #36]	; 0x24

        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
            {
                RK[8]  = RK[0] ^ RCON[i] ^
 8009290:	621a      	str	r2, [r3, #32]
                RK[9]  = RK[1] ^ RK[8];
                RK[10] = RK[2] ^ RK[9];
                RK[11] = RK[3] ^ RK[10];

                RK[12] = RK[4] ^
                ( (uint32_t) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
 8009292:	5d0c      	ldrb	r4, [r1, r4]
                ( (uint32_t) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );
 8009294:	ea4f 6a16 	mov.w	sl, r6, lsr #24
                RK[10] = RK[2] ^ RK[9];
                RK[11] = RK[3] ^ RK[10];

                RK[12] = RK[4] ^
                ( (uint32_t) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
 8009298:	f3c6 2b07 	ubfx	fp, r6, #8, #8
                ( (uint32_t) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );
 800929c:	f811 a00a 	ldrb.w	sl, [r1, sl]
                RK[10] = RK[2] ^ RK[9];
                RK[11] = RK[3] ^ RK[10];

                RK[12] = RK[4] ^
                ( (uint32_t) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
 80092a0:	f811 b00b 	ldrb.w	fp, [r1, fp]
 80092a4:	4044      	eors	r4, r0
                ( (uint32_t) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
 80092a6:	f3c6 4007 	ubfx	r0, r6, #16, #8
 80092aa:	ea84 640a 	eor.w	r4, r4, sl, lsl #24
 80092ae:	5c08      	ldrb	r0, [r1, r0]
 80092b0:	ea84 2b0b 	eor.w	fp, r4, fp, lsl #8
                ( (uint32_t) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );

                RK[13] = RK[5] ^ RK[12];
 80092b4:	9c00      	ldr	r4, [sp, #0]
                RK[11] = RK[3] ^ RK[10];

                RK[12] = RK[4] ^
                ( (uint32_t) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
 80092b6:	ea8b 4000 	eor.w	r0, fp, r0, lsl #16
                ( (uint32_t) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );

                RK[13] = RK[5] ^ RK[12];
 80092ba:	4044      	eors	r4, r0
                RK[14] = RK[6] ^ RK[13];
 80092bc:	ea88 0804 	eor.w	r8, r8, r4
            }
            break;

        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
 80092c0:	f10c 0c01 	add.w	ip, ip, #1
                ( (uint32_t) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );

                RK[13] = RK[5] ^ RK[12];
                RK[14] = RK[6] ^ RK[13];
                RK[15] = RK[7] ^ RK[14];
 80092c4:	ea85 0508 	eor.w	r5, r5, r8
            }
            break;

        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
 80092c8:	f1bc 0f07 	cmp.w	ip, #7
                ( (uint32_t) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );

                RK[13] = RK[5] ^ RK[12];
                RK[14] = RK[6] ^ RK[13];
                RK[15] = RK[7] ^ RK[14];
 80092cc:	63dd      	str	r5, [r3, #60]	; 0x3c
                ( (uint32_t) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );

                RK[13] = RK[5] ^ RK[12];
                RK[14] = RK[6] ^ RK[13];
 80092ce:	f8c3 8038 	str.w	r8, [r3, #56]	; 0x38
                ( (uint32_t) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );

                RK[13] = RK[5] ^ RK[12];
 80092d2:	635c      	str	r4, [r3, #52]	; 0x34

                RK[9]  = RK[1] ^ RK[8];
                RK[10] = RK[2] ^ RK[9];
                RK[11] = RK[3] ^ RK[10];

                RK[12] = RK[4] ^
 80092d4:	6318      	str	r0, [r3, #48]	; 0x30
                ( (uint32_t) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
                ( (uint32_t) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
                ( (uint32_t) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
                ( (uint32_t) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );

                RK[13] = RK[5] ^ RK[12];
 80092d6:	9400      	str	r4, [sp, #0]
            }
            break;

        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
 80092d8:	f103 0320 	add.w	r3, r3, #32
 80092dc:	d1b4      	bne.n	8009248 <mbedtls_aes_setkey_enc+0x1b0>
 80092de:	e716      	b.n	800910e <mbedtls_aes_setkey_enc+0x76>
 80092e0:	1ffefecc 	.word	0x1ffefecc
 80092e4:	1ffefed0 	.word	0x1ffefed0
 80092e8:	1ffefea4 	.word	0x1ffefea4

080092ec <mbedtls_aes_setkey_dec>:
 * AES key schedule (decryption)
 */
#if !defined(MBEDTLS_AES_SETKEY_DEC_ALT)
int mbedtls_aes_setkey_dec( mbedtls_aes_context *ctx, const unsigned char *key,
                    unsigned int keybits )
{
 80092ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f0:	b0cb      	sub	sp, #300	; 0x12c
 80092f2:	4605      	mov	r5, r0
 80092f4:	460e      	mov	r6, r1
 80092f6:	4614      	mov	r4, r2

void mbedtls_aes_init( mbedtls_aes_context *ctx )
{
    AES_VALIDATE( ctx != NULL );

    memset( ctx, 0, sizeof( mbedtls_aes_context ) );
 80092f8:	2100      	movs	r1, #0
 80092fa:	f44f 728c 	mov.w	r2, #280	; 0x118
 80092fe:	a804      	add	r0, sp, #16
 8009300:	f003 f95b 	bl	800c5ba <memset>

    if( aes_padlock_ace )
        ctx->rk = RK = MBEDTLS_PADLOCK_ALIGN16( ctx->buf );
    else
#endif
    ctx->rk = RK = ctx->buf;
 8009304:	f105 0308 	add.w	r3, r5, #8

    /* Also checks keybits */
    if( ( ret = mbedtls_aes_setkey_enc( &cty, key, keybits ) ) != 0 )
 8009308:	4631      	mov	r1, r6
 800930a:	4622      	mov	r2, r4

    if( aes_padlock_ace )
        ctx->rk = RK = MBEDTLS_PADLOCK_ALIGN16( ctx->buf );
    else
#endif
    ctx->rk = RK = ctx->buf;
 800930c:	606b      	str	r3, [r5, #4]

    /* Also checks keybits */
    if( ( ret = mbedtls_aes_setkey_enc( &cty, key, keybits ) ) != 0 )
 800930e:	a804      	add	r0, sp, #16
 8009310:	f7ff fec2 	bl	8009098 <mbedtls_aes_setkey_enc>
 8009314:	9001      	str	r0, [sp, #4]
 8009316:	2800      	cmp	r0, #0
 8009318:	f040 80a2 	bne.w	8009460 <mbedtls_aes_setkey_dec+0x174>
        goto exit;

    ctx->nr = cty.nr;
 800931c:	9b04      	ldr	r3, [sp, #16]
 800931e:	9302      	str	r3, [sp, #8]
 8009320:	461a      	mov	r2, r3
                           (const unsigned char *) cty.rk, ctx->nr );
        goto exit;
    }
#endif

    SK = cty.rk + cty.nr * 4;
 8009322:	0111      	lsls	r1, r2, #4
 8009324:	9b05      	ldr	r3, [sp, #20]

    /* Also checks keybits */
    if( ( ret = mbedtls_aes_setkey_enc( &cty, key, keybits ) ) != 0 )
        goto exit;

    ctx->nr = cty.nr;
 8009326:	602a      	str	r2, [r5, #0]
                           (const unsigned char *) cty.rk, ctx->nr );
        goto exit;
    }
#endif

    SK = cty.rk + cty.nr * 4;
 8009328:	185e      	adds	r6, r3, r1

    *RK++ = *SK++;
 800932a:	585b      	ldr	r3, [r3, r1]
 800932c:	60ab      	str	r3, [r5, #8]
    *RK++ = *SK++;
 800932e:	6873      	ldr	r3, [r6, #4]
 8009330:	60eb      	str	r3, [r5, #12]
    *RK++ = *SK++;
 8009332:	68b3      	ldr	r3, [r6, #8]
 8009334:	612b      	str	r3, [r5, #16]
    *RK++ = *SK++;

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
 8009336:	f102 39ff 	add.w	r9, r2, #4294967295
    SK = cty.rk + cty.nr * 4;

    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
 800933a:	68f3      	ldr	r3, [r6, #12]
                           (const unsigned char *) cty.rk, ctx->nr );
        goto exit;
    }
#endif

    SK = cty.rk + cty.nr * 4;
 800933c:	9103      	str	r1, [sp, #12]
    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
 800933e:	f1b9 0f00 	cmp.w	r9, #0
    SK = cty.rk + cty.nr * 4;

    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
 8009342:	616b      	str	r3, [r5, #20]

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
 8009344:	f1a6 0b10 	sub.w	fp, r6, #16
    SK = cty.rk + cty.nr * 4;

    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
 8009348:	f105 0a18 	add.w	sl, r5, #24

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
 800934c:	dd78      	ble.n	8009440 <mbedtls_aes_setkey_dec+0x154>
 800934e:	f8df 812c 	ldr.w	r8, [pc, #300]	; 800947c <mbedtls_aes_setkey_dec+0x190>
 8009352:	4b48      	ldr	r3, [pc, #288]	; (8009474 <mbedtls_aes_setkey_dec+0x188>)
 8009354:	f8df c128 	ldr.w	ip, [pc, #296]	; 8009480 <mbedtls_aes_setkey_dec+0x194>
 8009358:	f8df e128 	ldr.w	lr, [pc, #296]	; 8009484 <mbedtls_aes_setkey_dec+0x198>
 800935c:	4f46      	ldr	r7, [pc, #280]	; (8009478 <mbedtls_aes_setkey_dec+0x18c>)
 800935e:	3e20      	subs	r6, #32
 8009360:	3528      	adds	r5, #40	; 0x28
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = AES_RT0( FSb[ ( *SK       ) & 0xFF ] ) ^
 8009362:	6932      	ldr	r2, [r6, #16]
                    AES_RT1( FSb[ ( *SK >>  8 ) & 0xFF ] ) ^
                    AES_RT2( FSb[ ( *SK >> 16 ) & 0xFF ] ) ^
                    AES_RT3( FSb[ ( *SK >> 24 ) & 0xFF ] );
 8009364:	0e14      	lsrs	r4, r2, #24

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = AES_RT0( FSb[ ( *SK       ) & 0xFF ] ) ^
 8009366:	b2d0      	uxtb	r0, r2
                    AES_RT1( FSb[ ( *SK >>  8 ) & 0xFF ] ) ^
 8009368:	f3c2 2107 	ubfx	r1, r2, #8, #8
                    AES_RT2( FSb[ ( *SK >> 16 ) & 0xFF ] ) ^
                    AES_RT3( FSb[ ( *SK >> 24 ) & 0xFF ] );
 800936c:	5d1c      	ldrb	r4, [r3, r4]

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = AES_RT0( FSb[ ( *SK       ) & 0xFF ] ) ^
 800936e:	5c18      	ldrb	r0, [r3, r0]
                    AES_RT1( FSb[ ( *SK >>  8 ) & 0xFF ] ) ^
 8009370:	5c59      	ldrb	r1, [r3, r1]
 8009372:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 8009376:	f85c 0020 	ldr.w	r0, [ip, r0, lsl #2]
 800937a:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
                    AES_RT2( FSb[ ( *SK >> 16 ) & 0xFF ] ) ^
 800937e:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8009382:	4060      	eors	r0, r4
 8009384:	5c9a      	ldrb	r2, [r3, r2]
 8009386:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800938a:	4041      	eors	r1, r0
 800938c:	4051      	eors	r1, r2

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = AES_RT0( FSb[ ( *SK       ) & 0xFF ] ) ^
 800938e:	f845 1c10 	str.w	r1, [r5, #-16]
 8009392:	6972      	ldr	r2, [r6, #20]
                    AES_RT1( FSb[ ( *SK >>  8 ) & 0xFF ] ) ^
                    AES_RT2( FSb[ ( *SK >> 16 ) & 0xFF ] ) ^
                    AES_RT3( FSb[ ( *SK >> 24 ) & 0xFF ] );
 8009394:	0e14      	lsrs	r4, r2, #24

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = AES_RT0( FSb[ ( *SK       ) & 0xFF ] ) ^
 8009396:	b2d0      	uxtb	r0, r2
                    AES_RT1( FSb[ ( *SK >>  8 ) & 0xFF ] ) ^
 8009398:	f3c2 2107 	ubfx	r1, r2, #8, #8
                    AES_RT2( FSb[ ( *SK >> 16 ) & 0xFF ] ) ^
                    AES_RT3( FSb[ ( *SK >> 24 ) & 0xFF ] );
 800939c:	5d1c      	ldrb	r4, [r3, r4]

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = AES_RT0( FSb[ ( *SK       ) & 0xFF ] ) ^
 800939e:	5c18      	ldrb	r0, [r3, r0]
                    AES_RT1( FSb[ ( *SK >>  8 ) & 0xFF ] ) ^
 80093a0:	5c59      	ldrb	r1, [r3, r1]
 80093a2:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 80093a6:	f85c 0020 	ldr.w	r0, [ip, r0, lsl #2]
 80093aa:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
                    AES_RT2( FSb[ ( *SK >> 16 ) & 0xFF ] ) ^
 80093ae:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80093b2:	4060      	eors	r0, r4
 80093b4:	5c9a      	ldrb	r2, [r3, r2]
 80093b6:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 80093ba:	4041      	eors	r1, r0
 80093bc:	4051      	eors	r1, r2

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = AES_RT0( FSb[ ( *SK       ) & 0xFF ] ) ^
 80093be:	f845 1c0c 	str.w	r1, [r5, #-12]
 80093c2:	69b2      	ldr	r2, [r6, #24]
                    AES_RT1( FSb[ ( *SK >>  8 ) & 0xFF ] ) ^
                    AES_RT2( FSb[ ( *SK >> 16 ) & 0xFF ] ) ^
                    AES_RT3( FSb[ ( *SK >> 24 ) & 0xFF ] );
 80093c4:	0e14      	lsrs	r4, r2, #24

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = AES_RT0( FSb[ ( *SK       ) & 0xFF ] ) ^
 80093c6:	b2d0      	uxtb	r0, r2
                    AES_RT1( FSb[ ( *SK >>  8 ) & 0xFF ] ) ^
 80093c8:	f3c2 2107 	ubfx	r1, r2, #8, #8
                    AES_RT2( FSb[ ( *SK >> 16 ) & 0xFF ] ) ^
                    AES_RT3( FSb[ ( *SK >> 24 ) & 0xFF ] );
 80093cc:	5d1c      	ldrb	r4, [r3, r4]

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = AES_RT0( FSb[ ( *SK       ) & 0xFF ] ) ^
 80093ce:	5c18      	ldrb	r0, [r3, r0]
                    AES_RT1( FSb[ ( *SK >>  8 ) & 0xFF ] ) ^
 80093d0:	5c59      	ldrb	r1, [r3, r1]
 80093d2:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 80093d6:	f85c 0020 	ldr.w	r0, [ip, r0, lsl #2]
 80093da:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
                    AES_RT2( FSb[ ( *SK >> 16 ) & 0xFF ] ) ^
 80093de:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80093e2:	4060      	eors	r0, r4
 80093e4:	5c9a      	ldrb	r2, [r3, r2]
 80093e6:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 80093ea:	4041      	eors	r1, r0
 80093ec:	4051      	eors	r1, r2

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = AES_RT0( FSb[ ( *SK       ) & 0xFF ] ) ^
 80093ee:	f845 1c08 	str.w	r1, [r5, #-8]
 80093f2:	69f2      	ldr	r2, [r6, #28]
                    AES_RT1( FSb[ ( *SK >>  8 ) & 0xFF ] ) ^
                    AES_RT2( FSb[ ( *SK >> 16 ) & 0xFF ] ) ^
                    AES_RT3( FSb[ ( *SK >> 24 ) & 0xFF ] );
 80093f4:	0e10      	lsrs	r0, r2, #24

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = AES_RT0( FSb[ ( *SK       ) & 0xFF ] ) ^
 80093f6:	b2d1      	uxtb	r1, r2
                    AES_RT1( FSb[ ( *SK >>  8 ) & 0xFF ] ) ^
 80093f8:	f3c2 2407 	ubfx	r4, r2, #8, #8
                    AES_RT2( FSb[ ( *SK >> 16 ) & 0xFF ] ) ^
                    AES_RT3( FSb[ ( *SK >> 24 ) & 0xFF ] );
 80093fc:	5c18      	ldrb	r0, [r3, r0]

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = AES_RT0( FSb[ ( *SK       ) & 0xFF ] ) ^
 80093fe:	5c59      	ldrb	r1, [r3, r1]
 8009400:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
                    AES_RT1( FSb[ ( *SK >>  8 ) & 0xFF ] ) ^
 8009404:	5d1c      	ldrb	r4, [r3, r4]
 8009406:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800940a:	f85e 4024 	ldr.w	r4, [lr, r4, lsl #2]
                    AES_RT2( FSb[ ( *SK >> 16 ) & 0xFF ] ) ^
 800940e:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8009412:	4041      	eors	r1, r0
 8009414:	5c9a      	ldrb	r2, [r3, r2]
 8009416:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800941a:	4061      	eors	r1, r4
 800941c:	4051      	eors	r1, r2
    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
 800941e:	f1b9 0901 	subs.w	r9, r9, #1
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = AES_RT0( FSb[ ( *SK       ) & 0xFF ] ) ^
 8009422:	f845 1c04 	str.w	r1, [r5, #-4]
 8009426:	f1a6 0610 	sub.w	r6, r6, #16
 800942a:	f105 0510 	add.w	r5, r5, #16
    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
 800942e:	d198      	bne.n	8009362 <mbedtls_aes_setkey_dec+0x76>
 8009430:	9b02      	ldr	r3, [sp, #8]
 8009432:	9a03      	ldr	r2, [sp, #12]
 8009434:	011b      	lsls	r3, r3, #4
 8009436:	f1c3 0310 	rsb	r3, r3, #16
 800943a:	3a10      	subs	r2, #16
 800943c:	449b      	add	fp, r3
 800943e:	4492      	add	sl, r2
                    AES_RT2( FSb[ ( *SK >> 16 ) & 0xFF ] ) ^
                    AES_RT3( FSb[ ( *SK >> 24 ) & 0xFF ] );
        }
    }

    *RK++ = *SK++;
 8009440:	f8db 3000 	ldr.w	r3, [fp]
 8009444:	f8ca 3000 	str.w	r3, [sl]
    *RK++ = *SK++;
 8009448:	f8db 3004 	ldr.w	r3, [fp, #4]
 800944c:	f8ca 3004 	str.w	r3, [sl, #4]
    *RK++ = *SK++;
 8009450:	f8db 3008 	ldr.w	r3, [fp, #8]
 8009454:	f8ca 3008 	str.w	r3, [sl, #8]
    *RK++ = *SK++;
 8009458:	f8db 300c 	ldr.w	r3, [fp, #12]
 800945c:	f8ca 300c 	str.w	r3, [sl, #12]
void mbedtls_aes_free( mbedtls_aes_context *ctx )
{
    if( ctx == NULL )
        return;

    mbedtls_platform_zeroize( ctx, sizeof( mbedtls_aes_context ) );
 8009460:	a804      	add	r0, sp, #16
 8009462:	f44f 718c 	mov.w	r1, #280	; 0x118
 8009466:	f001 fdbf 	bl	800afe8 <mbedtls_platform_zeroize>

exit:
    mbedtls_aes_free( &cty );

    return( ret );
}
 800946a:	9801      	ldr	r0, [sp, #4]
 800946c:	b04b      	add	sp, #300	; 0x12c
 800946e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009472:	bf00      	nop
 8009474:	1ffefed0 	.word	0x1ffefed0
 8009478:	1fff07d0 	.word	0x1fff07d0
 800947c:	1fff0cd0 	.word	0x1fff0cd0
 8009480:	1ffeffd0 	.word	0x1ffeffd0
 8009484:	1fff03d0 	.word	0x1fff03d0

08009488 <mbedtls_internal_aes_encrypt>:
 */
#if !defined(MBEDTLS_AES_ENCRYPT_ALT)
int mbedtls_internal_aes_encrypt( mbedtls_aes_context *ctx,
                                  const unsigned char input[16],
                                  unsigned char output[16] )
{
 8009488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800948c:	b08d      	sub	sp, #52	; 0x34
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;
 800948e:	6843      	ldr	r3, [r0, #4]

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 8009490:	f891 a00e 	ldrb.w	sl, [r1, #14]

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8009494:	6806      	ldr	r6, [r0, #0]
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 8009496:	f891 8002 	ldrb.w	r8, [r1, #2]
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 800949a:	7908      	ldrb	r0, [r1, #4]
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 800949c:	784c      	ldrb	r4, [r1, #1]
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 800949e:	f891 900d 	ldrb.w	r9, [r1, #13]
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 80094a2:	798d      	ldrb	r5, [r1, #6]
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 80094a4:	f891 e00a 	ldrb.w	lr, [r1, #10]
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 80094a8:	9001      	str	r0, [sp, #4]
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 80094aa:	7a08      	ldrb	r0, [r1, #8]
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 80094ac:	794f      	ldrb	r7, [r1, #5]
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 80094ae:	f891 b009 	ldrb.w	fp, [r1, #9]
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 80094b2:	f891 c000 	ldrb.w	ip, [r1]
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 80094b6:	9002      	str	r0, [sp, #8]
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 80094b8:	ea4f 4808 	mov.w	r8, r8, lsl #16
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 80094bc:	ea4f 400a 	mov.w	r0, sl, lsl #16
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 80094c0:	042d      	lsls	r5, r5, #16
 80094c2:	ea48 2804 	orr.w	r8, r8, r4, lsl #8
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 80094c6:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
 80094ca:	ea40 2409 	orr.w	r4, r0, r9, lsl #8
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 80094ce:	f891 9003 	ldrb.w	r9, [r1, #3]
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 80094d2:	7bc8      	ldrb	r0, [r1, #15]
 */
#if !defined(MBEDTLS_AES_ENCRYPT_ALT)
int mbedtls_internal_aes_encrypt( mbedtls_aes_context *ctx,
                                  const unsigned char input[16],
                                  unsigned char output[16] )
{
 80094d4:	920a      	str	r2, [sp, #40]	; 0x28
 80094d6:	ea45 2a07 	orr.w	sl, r5, r7, lsl #8
 80094da:	ea4e 2e0b 	orr.w	lr, lr, fp, lsl #8
    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 80094de:	7b0d      	ldrb	r5, [r1, #12]
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 80094e0:	79cf      	ldrb	r7, [r1, #7]
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 80094e2:	f891 b00b 	ldrb.w	fp, [r1, #11]
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 80094e6:	681a      	ldr	r2, [r3, #0]
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 80094e8:	1071      	asrs	r1, r6, #1
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 80094ea:	ea48 0c0c 	orr.w	ip, r8, ip
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 80094ee:	9e01      	ldr	r6, [sp, #4]
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 80094f0:	910b      	str	r1, [sp, #44]	; 0x2c
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 80094f2:	ea4c 6c09 	orr.w	ip, ip, r9, lsl #24
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 80094f6:	ea4a 0a06 	orr.w	sl, sl, r6
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 80094fa:	432c      	orrs	r4, r5

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 80094fc:	9e02      	ldr	r6, [sp, #8]
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 80094fe:	68d9      	ldr	r1, [r3, #12]
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 8009500:	ea8c 0c02 	eor.w	ip, ip, r2
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 8009504:	685a      	ldr	r2, [r3, #4]
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 8009506:	ea44 6000 	orr.w	r0, r4, r0, lsl #24
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 800950a:	ea4a 6707 	orr.w	r7, sl, r7, lsl #24
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 800950e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 8009510:	ea4e 0e06 	orr.w	lr, lr, r6
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 8009514:	4057      	eors	r7, r2
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 8009516:	689a      	ldr	r2, [r3, #8]
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8009518:	3c01      	subs	r4, #1

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 800951a:	ea4e 660b 	orr.w	r6, lr, fp, lsl #24
 800951e:	4056      	eors	r6, r2
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8009520:	2c00      	cmp	r4, #0
    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 8009522:	f103 0210 	add.w	r2, r3, #16

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8009526:	9405      	str	r4, [sp, #20]
    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 8009528:	ea80 0901 	eor.w	r9, r0, r1
 800952c:	9209      	str	r2, [sp, #36]	; 0x24

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 800952e:	f340 821d 	ble.w	800996c <mbedtls_internal_aes_encrypt+0x4e4>
 8009532:	4ad3      	ldr	r2, [pc, #844]	; (8009880 <mbedtls_internal_aes_encrypt+0x3f8>)
 8009534:	9203      	str	r2, [sp, #12]
 8009536:	f8df 8354 	ldr.w	r8, [pc, #852]	; 800988c <mbedtls_internal_aes_encrypt+0x404>
 800953a:	4ad2      	ldr	r2, [pc, #840]	; (8009884 <mbedtls_internal_aes_encrypt+0x3fc>)
 800953c:	f8df e350 	ldr.w	lr, [pc, #848]	; 8009890 <mbedtls_internal_aes_encrypt+0x408>
 8009540:	9201      	str	r2, [sp, #4]
 8009542:	f103 0b30 	add.w	fp, r3, #48	; 0x30
 8009546:	9604      	str	r6, [sp, #16]
 8009548:	f8cd 8008 	str.w	r8, [sp, #8]
    {
        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 800954c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009550:	9e03      	ldr	r6, [sp, #12]
 8009552:	fa5f f089 	uxtb.w	r0, r9
 8009556:	b2f9      	uxtb	r1, r7
 8009558:	fa5f f28a 	uxtb.w	r2, sl
 800955c:	fa5f f48c 	uxtb.w	r4, ip
 8009560:	f856 5020 	ldr.w	r5, [r6, r0, lsl #2]
 8009564:	f856 4024 	ldr.w	r4, [r6, r4, lsl #2]
 8009568:	f856 0021 	ldr.w	r0, [r6, r1, lsl #2]
 800956c:	f856 1022 	ldr.w	r1, [r6, r2, lsl #2]
 8009570:	9e01      	ldr	r6, [sp, #4]
 8009572:	f85b 2c14 	ldr.w	r2, [fp, #-20]
 8009576:	ea4f 6319 	mov.w	r3, r9, lsr #24
 800957a:	406a      	eors	r2, r5
 800957c:	f856 8023 	ldr.w	r8, [r6, r3, lsl #2]
 8009580:	f85b 3c1c 	ldr.w	r3, [fp, #-28]
 8009584:	9301      	str	r3, [sp, #4]
 8009586:	f85b 3c20 	ldr.w	r3, [fp, #-32]
 800958a:	405c      	eors	r4, r3
 800958c:	4653      	mov	r3, sl
 800958e:	0e1d      	lsrs	r5, r3, #24
 8009590:	9b01      	ldr	r3, [sp, #4]
 8009592:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 8009596:	9601      	str	r6, [sp, #4]
 8009598:	4043      	eors	r3, r0
 800959a:	0e38      	lsrs	r0, r7, #24
 800959c:	ea84 0408 	eor.w	r4, r4, r8
 80095a0:	f856 a020 	ldr.w	sl, [r6, r0, lsl #2]
 80095a4:	f85b 0c18 	ldr.w	r0, [fp, #-24]
 80095a8:	9406      	str	r4, [sp, #24]
 80095aa:	4041      	eors	r1, r0
 80095ac:	ea4f 601c 	mov.w	r0, ip, lsr #24
 80095b0:	9c02      	ldr	r4, [sp, #8]
 80095b2:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 80095b6:	9e04      	ldr	r6, [sp, #16]
 80095b8:	ea81 010a 	eor.w	r1, r1, sl
 80095bc:	f3c6 2a07 	ubfx	sl, r6, #8, #8
 80095c0:	f3c7 2807 	ubfx	r8, r7, #8, #8
 80095c4:	406a      	eors	r2, r5
 80095c6:	4043      	eors	r3, r0
 80095c8:	f3cc 2507 	ubfx	r5, ip, #8, #8
 80095cc:	f3c6 4007 	ubfx	r0, r6, #16, #8
 80095d0:	f854 602a 	ldr.w	r6, [r4, sl, lsl #2]
 80095d4:	f854 8028 	ldr.w	r8, [r4, r8, lsl #2]
 80095d8:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 80095dc:	f85e 0020 	ldr.w	r0, [lr, r0, lsl #2]
 80095e0:	f3c9 2a07 	ubfx	sl, r9, #8, #8
 80095e4:	f3c7 4707 	ubfx	r7, r7, #16, #8
 80095e8:	f854 a02a 	ldr.w	sl, [r4, sl, lsl #2]
 80095ec:	9c06      	ldr	r4, [sp, #24]
 80095ee:	f85e 7027 	ldr.w	r7, [lr, r7, lsl #2]
 80095f2:	ea84 0408 	eor.w	r4, r4, r8
 80095f6:	f3cc 4c07 	ubfx	ip, ip, #16, #8
 80095fa:	4044      	eors	r4, r0
 80095fc:	4073      	eors	r3, r6
 80095fe:	f85e c02c 	ldr.w	ip, [lr, ip, lsl #2]
        AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8009602:	9404      	str	r4, [sp, #16]
 8009604:	0e26      	lsrs	r6, r4, #24
 8009606:	406a      	eors	r2, r5
 8009608:	b2e0      	uxtb	r0, r4
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
    {
        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 800960a:	f3c9 4907 	ubfx	r9, r9, #16, #8
 800960e:	9c03      	ldr	r4, [sp, #12]
 8009610:	f85e 9029 	ldr.w	r9, [lr, r9, lsl #2]
 8009614:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8009618:	9c01      	ldr	r4, [sp, #4]
 800961a:	407a      	eors	r2, r7
 800961c:	ea81 010a 	eor.w	r1, r1, sl
 8009620:	ea81 0c0c 	eor.w	ip, r1, ip
        AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8009624:	0e11      	lsrs	r1, r2, #24
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
    {
        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8009626:	ea83 0909 	eor.w	r9, r3, r9
 800962a:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 800962e:	9c02      	ldr	r4, [sp, #8]
        AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8009630:	f3c9 2807 	ubfx	r8, r9, #8, #8
 8009634:	46a2      	mov	sl, r4
 8009636:	f3cc 4707 	ubfx	r7, ip, #16, #8
 800963a:	f3cc 2507 	ubfx	r5, ip, #8, #8
 800963e:	f854 4028 	ldr.w	r4, [r4, r8, lsl #2]
 8009642:	f85a 5025 	ldr.w	r5, [sl, r5, lsl #2]
 8009646:	f85e 7027 	ldr.w	r7, [lr, r7, lsl #2]
 800964a:	9406      	str	r4, [sp, #24]
 800964c:	9707      	str	r7, [sp, #28]
 800964e:	9c03      	ldr	r4, [sp, #12]
 8009650:	9f01      	ldr	r7, [sp, #4]
 8009652:	9508      	str	r5, [sp, #32]
 8009654:	fa5f f389 	uxtb.w	r3, r9
 8009658:	f85b 5c10 	ldr.w	r5, [fp, #-16]
 800965c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8009660:	4041      	eors	r1, r0
 8009662:	f3c2 4007 	ubfx	r0, r2, #16, #8
 8009666:	46b8      	mov	r8, r7
 8009668:	f85e a020 	ldr.w	sl, [lr, r0, lsl #2]
 800966c:	f857 7026 	ldr.w	r7, [r7, r6, lsl #2]
 8009670:	4069      	eors	r1, r5
 8009672:	fa5f f08c 	uxtb.w	r0, ip
 8009676:	ea4f 6519 	mov.w	r5, r9, lsr #24
 800967a:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 800967e:	f858 6025 	ldr.w	r6, [r8, r5, lsl #2]
 8009682:	9d02      	ldr	r5, [sp, #8]
 8009684:	405f      	eors	r7, r3
 8009686:	f85b 3c0c 	ldr.w	r3, [fp, #-12]
 800968a:	407b      	eors	r3, r7
 800968c:	4647      	mov	r7, r8
 800968e:	ea80 0806 	eor.w	r8, r0, r6
 8009692:	f3c2 2007 	ubfx	r0, r2, #8, #8
 8009696:	b2d2      	uxtb	r2, r2
 8009698:	ea4f 6c1c 	mov.w	ip, ip, lsr #24
 800969c:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80096a0:	f85b 4c08 	ldr.w	r4, [fp, #-8]
 80096a4:	f855 6020 	ldr.w	r6, [r5, r0, lsl #2]
 80096a8:	f857 002c 	ldr.w	r0, [r7, ip, lsl #2]
 80096ac:	9f02      	ldr	r7, [sp, #8]
 80096ae:	ea88 0804 	eor.w	r8, r8, r4
 80096b2:	9c04      	ldr	r4, [sp, #16]
 80096b4:	4042      	eors	r2, r0
 80096b6:	f3c4 2007 	ubfx	r0, r4, #8, #8
 80096ba:	f3c4 4407 	ubfx	r4, r4, #16, #8
 80096be:	f857 7020 	ldr.w	r7, [r7, r0, lsl #2]
 80096c2:	f85b 0c04 	ldr.w	r0, [fp, #-4]
 80096c6:	f85e 4024 	ldr.w	r4, [lr, r4, lsl #2]
 80096ca:	4042      	eors	r2, r0
 80096cc:	9806      	ldr	r0, [sp, #24]
 80096ce:	4041      	eors	r1, r0
 80096d0:	9808      	ldr	r0, [sp, #32]
 80096d2:	407a      	eors	r2, r7
 80096d4:	9f07      	ldr	r7, [sp, #28]
 80096d6:	f3c9 4907 	ubfx	r9, r9, #16, #8
 80096da:	4043      	eors	r3, r0
 80096dc:	ea88 0606 	eor.w	r6, r8, r6
 80096e0:	ea81 0c07 	eor.w	ip, r1, r7
 80096e4:	ea83 070a 	eor.w	r7, r3, sl
 80096e8:	ea86 0304 	eor.w	r3, r6, r4
 80096ec:	f85e 5029 	ldr.w	r5, [lr, r9, lsl #2]
 80096f0:	9304      	str	r3, [sp, #16]
    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 80096f2:	9b05      	ldr	r3, [sp, #20]
 80096f4:	3b01      	subs	r3, #1
    {
        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
        AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 80096f6:	ea82 0905 	eor.w	r9, r2, r5
 80096fa:	f10b 0b20 	add.w	fp, fp, #32
    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 80096fe:	9305      	str	r3, [sp, #20]
 8009700:	f47f af24 	bne.w	800954c <mbedtls_internal_aes_encrypt+0xc4>
 8009704:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009706:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009708:	9e04      	ldr	r6, [sp, #16]
 800970a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800970e:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8009712:	3b01      	subs	r3, #1
 8009714:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8009718:	9309      	str	r3, [sp, #36]	; 0x24
 800971a:	9b03      	ldr	r3, [sp, #12]
    {
        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
        AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
    }

    AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 800971c:	fa5f f58c 	uxtb.w	r5, ip
 8009720:	ea4f 6019 	mov.w	r0, r9, lsr #24
 8009724:	f853 5025 	ldr.w	r5, [r3, r5, lsl #2]
 8009728:	9b01      	ldr	r3, [sp, #4]
 800972a:	fa5f f489 	uxtb.w	r4, r9
 800972e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8009732:	9b03      	ldr	r3, [sp, #12]
 8009734:	f853 4024 	ldr.w	r4, [r3, r4, lsl #2]
 8009738:	9404      	str	r4, [sp, #16]
 800973a:	9b01      	ldr	r3, [sp, #4]
 800973c:	9c03      	ldr	r4, [sp, #12]
 800973e:	ea4f 6b17 	mov.w	fp, r7, lsr #24
 8009742:	0e32      	lsrs	r2, r6, #24
 8009744:	b2f9      	uxtb	r1, r7
 8009746:	f853 a02b 	ldr.w	sl, [r3, fp, lsl #2]
 800974a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800974e:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8009752:	461c      	mov	r4, r3
 8009754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009756:	ea85 0b00 	eor.w	fp, r5, r0
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	9302      	str	r3, [sp, #8]
 800975e:	f3c7 2007 	ubfx	r0, r7, #8, #8
 8009762:	ea4f 631c 	mov.w	r3, ip, lsr #24
 8009766:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800976a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800976e:	9001      	str	r0, [sp, #4]
 8009770:	f3c7 4707 	ubfx	r7, r7, #16, #8
 8009774:	9b03      	ldr	r3, [sp, #12]
 8009776:	f85e 7027 	ldr.w	r7, [lr, r7, lsl #2]
 800977a:	9705      	str	r7, [sp, #20]
 800977c:	b2f0      	uxtb	r0, r6
 800977e:	9f04      	ldr	r7, [sp, #16]
 8009780:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8009784:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8009786:	f3cc 2307 	ubfx	r3, ip, #8, #8
 800978a:	407a      	eors	r2, r7
 800978c:	f858 7023 	ldr.w	r7, [r8, r3, lsl #2]
 8009790:	9703      	str	r7, [sp, #12]
 8009792:	f3c6 2307 	ubfx	r3, r6, #8, #8
 8009796:	f3c6 4607 	ubfx	r6, r6, #16, #8
 800979a:	4069      	eors	r1, r5
 800979c:	ea80 0a0a 	eor.w	sl, r0, sl
 80097a0:	68e5      	ldr	r5, [r4, #12]
 80097a2:	f85e 0026 	ldr.w	r0, [lr, r6, lsl #2]
 80097a6:	6866      	ldr	r6, [r4, #4]
 80097a8:	f3cc 4c07 	ubfx	ip, ip, #16, #8
 80097ac:	4634      	mov	r4, r6
 80097ae:	406a      	eors	r2, r5
 80097b0:	f3c9 2607 	ubfx	r6, r9, #8, #8
 80097b4:	f3c9 4507 	ubfx	r5, r9, #16, #8
 80097b8:	f85e 702c 	ldr.w	r7, [lr, ip, lsl #2]
 80097bc:	f858 9026 	ldr.w	r9, [r8, r6, lsl #2]
 80097c0:	f858 c023 	ldr.w	ip, [r8, r3, lsl #2]
 80097c4:	9b02      	ldr	r3, [sp, #8]
 80097c6:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 80097ca:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80097cc:	68ad      	ldr	r5, [r5, #8]
 80097ce:	ea8a 0a05 	eor.w	sl, sl, r5
 80097d2:	9d01      	ldr	r5, [sp, #4]
 80097d4:	ea8b 0303 	eor.w	r3, fp, r3
 80097d8:	406b      	eors	r3, r5
 80097da:	9d03      	ldr	r5, [sp, #12]
 80097dc:	4058      	eors	r0, r3
 80097de:	ea8a 0a09 	eor.w	sl, sl, r9
 80097e2:	9b05      	ldr	r3, [sp, #20]
 80097e4:	4061      	eors	r1, r4
 80097e6:	ea8a 0707 	eor.w	r7, sl, r7
 80097ea:	ea81 010c 	eor.w	r1, r1, ip
 80097ee:	406a      	eors	r2, r5
 80097f0:	ea82 0503 	eor.w	r5, r2, r3
 80097f4:	ea81 0306 	eor.w	r3, r1, r6
            ( (uint32_t) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    X2 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y2       ) & 0xFF ]       ) ^
 80097f8:	b2f9      	uxtb	r1, r7
 80097fa:	9107      	str	r1, [sp, #28]

    X3 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y3       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );
 80097fc:	0e39      	lsrs	r1, r7, #24
 80097fe:	460c      	mov	r4, r1
    }

    AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

    X0 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y0       ) & 0xFF ]       ) ^
 8009800:	fa5f fb80 	uxtb.w	fp, r0
 8009804:	4920      	ldr	r1, [pc, #128]	; (8009888 <mbedtls_internal_aes_encrypt+0x400>)
 8009806:	f811 b00b 	ldrb.w	fp, [r1, fp]
 800980a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800980c:	6909      	ldr	r1, [r1, #16]
 800980e:	9101      	str	r1, [sp, #4]
            ( (uint32_t) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );
 8009810:	0e2a      	lsrs	r2, r5, #24
 8009812:	491d      	ldr	r1, [pc, #116]	; (8009888 <mbedtls_internal_aes_encrypt+0x400>)

    AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

    X0 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y0       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 8009814:	f3c3 2a07 	ubfx	sl, r3, #8, #8
            ( (uint32_t) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );
 8009818:	5c8a      	ldrb	r2, [r1, r2]

    AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

    X0 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y0       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 800981a:	f811 a00a 	ldrb.w	sl, [r1, sl]
            ( (uint32_t) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
 800981e:	491a      	ldr	r1, [pc, #104]	; (8009888 <mbedtls_internal_aes_encrypt+0x400>)

    AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

    X0 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y0       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 8009820:	f8cd a008 	str.w	sl, [sp, #8]
            ( (uint32_t) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
 8009824:	f3c7 4907 	ubfx	r9, r7, #16, #8
            ( (uint32_t) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y1       ) & 0xFF ]       ) ^
 8009828:	fa5f f883 	uxtb.w	r8, r3
    AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

    X0 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y0       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
 800982c:	f811 9009 	ldrb.w	r9, [r1, r9]
            ( (uint32_t) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y1       ) & 0xFF ]       ) ^
 8009830:	4915      	ldr	r1, [pc, #84]	; (8009888 <mbedtls_internal_aes_encrypt+0x400>)
    AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

    X0 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y0       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
 8009832:	f8cd 900c 	str.w	r9, [sp, #12]

    X1 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y1       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
 8009836:	ea4f 6c10 	mov.w	ip, r0, lsr #24
            ( (uint32_t) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y1       ) & 0xFF ]       ) ^
 800983a:	f811 8008 	ldrb.w	r8, [r1, r8]
            ( (uint32_t) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
 800983e:	f811 c00c 	ldrb.w	ip, [r1, ip]
            ( (uint32_t) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y1       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 8009842:	4911      	ldr	r1, [pc, #68]	; (8009888 <mbedtls_internal_aes_encrypt+0x400>)
            ( (uint32_t) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
 8009844:	f8cd c010 	str.w	ip, [sp, #16]
            ( (uint32_t) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y1       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 8009848:	f3c7 2e07 	ubfx	lr, r7, #8, #8
            ( (uint32_t) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
 800984c:	f3c5 4607 	ubfx	r6, r5, #16, #8
            ( (uint32_t) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y1       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 8009850:	f811 e00e 	ldrb.w	lr, [r1, lr]
            ( (uint32_t) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
 8009854:	490c      	ldr	r1, [pc, #48]	; (8009888 <mbedtls_internal_aes_encrypt+0x400>)
            ( (uint32_t) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y1       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 8009856:	f8cd e014 	str.w	lr, [sp, #20]
            ( (uint32_t) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
 800985a:	5d8e      	ldrb	r6, [r1, r6]
 800985c:	9606      	str	r6, [sp, #24]
            ( (uint32_t) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    X2 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y2       ) & 0xFF ]       ) ^
 800985e:	9e07      	ldr	r6, [sp, #28]
            ( (uint32_t) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );
 8009860:	0e1f      	lsrs	r7, r3, #24
            ( (uint32_t) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    X2 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y2       ) & 0xFF ]       ) ^
 8009862:	f811 e006 	ldrb.w	lr, [r1, r6]
 8009866:	9e09      	ldr	r6, [sp, #36]	; 0x24
            ( (uint32_t) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );
 8009868:	5dcf      	ldrb	r7, [r1, r7]
 800986a:	6971      	ldr	r1, [r6, #20]
 800986c:	9e01      	ldr	r6, [sp, #4]
 800986e:	ea8b 0b06 	eor.w	fp, fp, r6
 8009872:	ea8b 6b02 	eor.w	fp, fp, r2, lsl #24
 8009876:	9a09      	ldr	r2, [sp, #36]	; 0x24
            ( (uint32_t) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    X2 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y2       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 8009878:	f3c5 2c07 	ubfx	ip, r5, #8, #8
 800987c:	6996      	ldr	r6, [r2, #24]
 800987e:	e009      	b.n	8009894 <mbedtls_internal_aes_encrypt+0x40c>
 8009880:	1ffeeea4 	.word	0x1ffeeea4
 8009884:	1ffefaa4 	.word	0x1ffefaa4
 8009888:	1ffefed0 	.word	0x1ffefed0
 800988c:	1ffef2a4 	.word	0x1ffef2a4
 8009890:	1ffef6a4 	.word	0x1ffef6a4
            ( (uint32_t) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X3 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y3       ) & 0xFF ]       ) ^
 8009894:	b2ed      	uxtb	r5, r5
 8009896:	ea88 0101 	eor.w	r1, r8, r1
 800989a:	4690      	mov	r8, r2
            ( (uint32_t) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    X2 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y2       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 800989c:	4a38      	ldr	r2, [pc, #224]	; (8009980 <mbedtls_internal_aes_encrypt+0x4f8>)
 800989e:	f812 900c 	ldrb.w	r9, [r2, ip]
            ( (uint32_t) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X3 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y3       ) & 0xFF ]       ) ^
 80098a2:	5d52      	ldrb	r2, [r2, r5]
 80098a4:	f8d8 501c 	ldr.w	r5, [r8, #28]
            ( (uint32_t) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );
 80098a8:	46a4      	mov	ip, r4
            ( (uint32_t) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X3 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y3       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
 80098aa:	f3c3 4307 	ubfx	r3, r3, #16, #8
            ( (uint32_t) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );
 80098ae:	4c34      	ldr	r4, [pc, #208]	; (8009980 <mbedtls_internal_aes_encrypt+0x4f8>)
 80098b0:	4055      	eors	r5, r2
 80098b2:	9a04      	ldr	r2, [sp, #16]
 80098b4:	f814 a00c 	ldrb.w	sl, [r4, ip]
            ( (uint32_t) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X3 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y3       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
 80098b8:	f814 c003 	ldrb.w	ip, [r4, r3]
            ( (uint32_t) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X3 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y3       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 80098bc:	f3c0 2307 	ubfx	r3, r0, #8, #8
            ( (uint32_t) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    X2 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y2       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
 80098c0:	f3c0 4007 	ubfx	r0, r0, #16, #8
 80098c4:	ea81 6102 	eor.w	r1, r1, r2, lsl #24
 80098c8:	9a02      	ldr	r2, [sp, #8]
 80098ca:	5c20      	ldrb	r0, [r4, r0]
            ( (uint32_t) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X3 = *RK++ ^ \
            ( (uint32_t) FSb[ ( Y3       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 80098cc:	5ce3      	ldrb	r3, [r4, r3]
        AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
    }

    AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

    X0 = *RK++ ^ \
 80098ce:	9c03      	ldr	r4, [sp, #12]
 80098d0:	ea8e 0606 	eor.w	r6, lr, r6
 80098d4:	ea85 650a 	eor.w	r5, r5, sl, lsl #24
 80098d8:	ea86 6607 	eor.w	r6, r6, r7, lsl #24
 80098dc:	ea8b 2202 	eor.w	r2, fp, r2, lsl #8
 80098e0:	9f05      	ldr	r7, [sp, #20]
 80098e2:	ea82 4204 	eor.w	r2, r2, r4, lsl #16
 80098e6:	ea85 2303 	eor.w	r3, r5, r3, lsl #8
            ( (uint32_t) FSb[ ( Y0       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
 80098ea:	9c06      	ldr	r4, [sp, #24]
            ( (uint32_t) FSb[ ( Y2       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X3 = *RK++ ^ \
 80098ec:	ea83 430c 	eor.w	r3, r3, ip, lsl #16
 80098f0:	ea81 2107 	eor.w	r1, r1, r7, lsl #8
 80098f4:	ea86 2609 	eor.w	r6, r6, r9, lsl #8
            ( (uint32_t) FSb[ ( Y0       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
 80098f8:	ea81 4404 	eor.w	r4, r1, r4, lsl #16
            ( (uint32_t) FSb[ ( Y1       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    X2 = *RK++ ^ \
 80098fc:	ea86 4100 	eor.w	r1, r6, r0, lsl #16
            ( (uint32_t) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
    PUT_UINT32_LE( X1, output,  4 );
    PUT_UINT32_LE( X2, output,  8 );
    PUT_UINT32_LE( X3, output, 12 );
 8009900:	0a18      	lsrs	r0, r3, #8
 8009902:	9001      	str	r0, [sp, #4]
 8009904:	0c18      	lsrs	r0, r3, #16
 8009906:	9002      	str	r0, [sp, #8]
 8009908:	0e18      	lsrs	r0, r3, #24
 800990a:	9003      	str	r0, [sp, #12]
            ( (uint32_t) FSb[ ( Y3       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
 800990c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800990e:	ea4f 2b12 	mov.w	fp, r2, lsr #8
 8009912:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009916:	ea4f 6912 	mov.w	r9, r2, lsr #24
    PUT_UINT32_LE( X1, output,  4 );
    PUT_UINT32_LE( X2, output,  8 );
 800991a:	0a0f      	lsrs	r7, r1, #8
 800991c:	0c0e      	lsrs	r6, r1, #16
 800991e:	0e0d      	lsrs	r5, r1, #24
            ( (uint32_t) FSb[ ( Y3       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
 8009920:	7002      	strb	r2, [r0, #0]
    PUT_UINT32_LE( X1, output,  4 );
    PUT_UINT32_LE( X2, output,  8 );
 8009922:	7201      	strb	r1, [r0, #8]
    PUT_UINT32_LE( X3, output, 12 );
 8009924:	7303      	strb	r3, [r0, #12]
            ( (uint32_t) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
    PUT_UINT32_LE( X1, output,  4 );
 8009926:	ea4f 2814 	mov.w	r8, r4, lsr #8
 800992a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800992e:	ea4f 6e14 	mov.w	lr, r4, lsr #24
    PUT_UINT32_LE( X2, output,  8 );
    PUT_UINT32_LE( X3, output, 12 );
 8009932:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009936:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800993a:	f89d 100c 	ldrb.w	r1, [sp, #12]
            ( (uint32_t) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
    PUT_UINT32_LE( X1, output,  4 );
 800993e:	7104      	strb	r4, [r0, #4]
            ( (uint32_t) FSb[ ( Y3       ) & 0xFF ]       ) ^
            ( (uint32_t) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
 8009940:	f880 b001 	strb.w	fp, [r0, #1]
 8009944:	f880 a002 	strb.w	sl, [r0, #2]
 8009948:	f880 9003 	strb.w	r9, [r0, #3]
    PUT_UINT32_LE( X1, output,  4 );
 800994c:	f880 8005 	strb.w	r8, [r0, #5]
 8009950:	f880 c006 	strb.w	ip, [r0, #6]
 8009954:	f880 e007 	strb.w	lr, [r0, #7]
    PUT_UINT32_LE( X2, output,  8 );
 8009958:	7247      	strb	r7, [r0, #9]
 800995a:	7286      	strb	r6, [r0, #10]
 800995c:	72c5      	strb	r5, [r0, #11]
    PUT_UINT32_LE( X3, output, 12 );
 800995e:	7342      	strb	r2, [r0, #13]
 8009960:	7383      	strb	r3, [r0, #14]
 8009962:	73c1      	strb	r1, [r0, #15]

    return( 0 );
}
 8009964:	2000      	movs	r0, #0
 8009966:	b00d      	add	sp, #52	; 0x34
 8009968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800996c:	4b05      	ldr	r3, [pc, #20]	; (8009984 <mbedtls_internal_aes_encrypt+0x4fc>)
 800996e:	9303      	str	r3, [sp, #12]
 8009970:	4b05      	ldr	r3, [pc, #20]	; (8009988 <mbedtls_internal_aes_encrypt+0x500>)
 8009972:	9301      	str	r3, [sp, #4]
 8009974:	f8df 8014 	ldr.w	r8, [pc, #20]	; 800998c <mbedtls_internal_aes_encrypt+0x504>
 8009978:	f8df e014 	ldr.w	lr, [pc, #20]	; 8009990 <mbedtls_internal_aes_encrypt+0x508>
 800997c:	e6cd      	b.n	800971a <mbedtls_internal_aes_encrypt+0x292>
 800997e:	bf00      	nop
 8009980:	1ffefed0 	.word	0x1ffefed0
 8009984:	1ffeeea4 	.word	0x1ffeeea4
 8009988:	1ffefaa4 	.word	0x1ffefaa4
 800998c:	1ffef2a4 	.word	0x1ffef2a4
 8009990:	1ffef6a4 	.word	0x1ffef6a4

08009994 <mbedtls_internal_aes_decrypt>:
 */
#if !defined(MBEDTLS_AES_DECRYPT_ALT)
int mbedtls_internal_aes_decrypt( mbedtls_aes_context *ctx,
                                  const unsigned char input[16],
                                  unsigned char output[16] )
{
 8009994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8009998:	c841      	ldmia	r0, {r0, r6}
 */
#if !defined(MBEDTLS_AES_DECRYPT_ALT)
int mbedtls_internal_aes_decrypt( mbedtls_aes_context *ctx,
                                  const unsigned char input[16],
                                  unsigned char output[16] )
{
 800999a:	b08d      	sub	sp, #52	; 0x34
    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 800999c:	f891 c00e 	ldrb.w	ip, [r1, #14]
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 80099a0:	788b      	ldrb	r3, [r1, #2]
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 80099a2:	798f      	ldrb	r7, [r1, #6]
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 80099a4:	7a8d      	ldrb	r5, [r1, #10]
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 80099a6:	f891 9005 	ldrb.w	r9, [r1, #5]
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 80099aa:	f891 8009 	ldrb.w	r8, [r1, #9]
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 80099ae:	f891 b00d 	ldrb.w	fp, [r1, #13]
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 80099b2:	f891 e001 	ldrb.w	lr, [r1, #1]
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 80099b6:	9001      	str	r0, [sp, #4]
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 80099b8:	7908      	ldrb	r0, [r1, #4]
 80099ba:	9000      	str	r0, [sp, #0]
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 80099bc:	041b      	lsls	r3, r3, #16
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 80099be:	043f      	lsls	r7, r7, #16
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 80099c0:	ea4f 400c 	mov.w	r0, ip, lsl #16

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 80099c4:	042d      	lsls	r5, r5, #16
 80099c6:	f891 a008 	ldrb.w	sl, [r1, #8]
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 80099ca:	780c      	ldrb	r4, [r1, #0]
 */
#if !defined(MBEDTLS_AES_DECRYPT_ALT)
int mbedtls_internal_aes_decrypt( mbedtls_aes_context *ctx,
                                  const unsigned char input[16],
                                  unsigned char output[16] )
{
 80099cc:	920a      	str	r2, [sp, #40]	; 0x28
 80099ce:	ea47 2c09 	orr.w	ip, r7, r9, lsl #8
 80099d2:	ea43 2e0e 	orr.w	lr, r3, lr, lsl #8
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 80099d6:	f891 9003 	ldrb.w	r9, [r1, #3]
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 80099da:	7b0b      	ldrb	r3, [r1, #12]

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 80099dc:	7acf      	ldrb	r7, [r1, #11]
 80099de:	ea45 2508 	orr.w	r5, r5, r8, lsl #8
 80099e2:	ea40 200b 	orr.w	r0, r0, fp, lsl #8
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 80099e6:	f891 8007 	ldrb.w	r8, [r1, #7]
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 80099ea:	f891 b00f 	ldrb.w	fp, [r1, #15]

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 80099ee:	9901      	ldr	r1, [sp, #4]
 80099f0:	1049      	asrs	r1, r1, #1
 80099f2:	910b      	str	r1, [sp, #44]	; 0x2c
    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 80099f4:	4318      	orrs	r0, r3

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 80099f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 80099f8:	9900      	ldr	r1, [sp, #0]
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 80099fa:	3b01      	subs	r3, #1
    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 80099fc:	ea40 6b0b 	orr.w	fp, r0, fp, lsl #24

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8009a00:	9305      	str	r3, [sp, #20]
 8009a02:	4618      	mov	r0, r3
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 8009a04:	ea4e 0404 	orr.w	r4, lr, r4
 8009a08:	6833      	ldr	r3, [r6, #0]
 8009a0a:	ea44 6409 	orr.w	r4, r4, r9, lsl #24
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 8009a0e:	ea4c 0c01 	orr.w	ip, ip, r1
    int i;
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
 8009a12:	405c      	eors	r4, r3
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 8009a14:	6873      	ldr	r3, [r6, #4]
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 8009a16:	68f1      	ldr	r1, [r6, #12]
 8009a18:	f8df 9364 	ldr.w	r9, [pc, #868]	; 8009d80 <mbedtls_internal_aes_decrypt+0x3ec>

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 8009a1c:	ea45 050a 	orr.w	r5, r5, sl
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 8009a20:	f106 0210 	add.w	r2, r6, #16
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 8009a24:	ea4c 6a08 	orr.w	sl, ip, r8, lsl #24
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 8009a28:	9209      	str	r2, [sp, #36]	; 0x24
    uint32_t *RK, X0, X1, X2, X3, Y0, Y1, Y2, Y3;

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
 8009a2a:	ea8a 0a03 	eor.w	sl, sl, r3
 8009a2e:	4ad1      	ldr	r2, [pc, #836]	; (8009d74 <mbedtls_internal_aes_decrypt+0x3e0>)
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 8009a30:	68b3      	ldr	r3, [r6, #8]
 8009a32:	9202      	str	r2, [sp, #8]
 8009a34:	ea45 6507 	orr.w	r5, r5, r7, lsl #24
 8009a38:	4acf      	ldr	r2, [pc, #828]	; (8009d78 <mbedtls_internal_aes_decrypt+0x3e4>)
 8009a3a:	9200      	str	r2, [sp, #0]
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8009a3c:	2800      	cmp	r0, #0

    RK = ctx->rk;

    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
 8009a3e:	ea85 0303 	eor.w	r3, r5, r3
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;
 8009a42:	ea8b 0b01 	eor.w	fp, fp, r1
 8009a46:	f8df 833c 	ldr.w	r8, [pc, #828]	; 8009d84 <mbedtls_internal_aes_decrypt+0x3f0>

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8009a4a:	f340 80f5 	ble.w	8009c38 <mbedtls_internal_aes_decrypt+0x2a4>
 8009a4e:	f106 0c30 	add.w	ip, r6, #48	; 0x30
 8009a52:	9403      	str	r4, [sp, #12]
 8009a54:	9304      	str	r3, [sp, #16]
 8009a56:	f8cd 8004 	str.w	r8, [sp, #4]
    {
        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8009a5a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8009a5e:	9b02      	ldr	r3, [sp, #8]
 8009a60:	f89d 600c 	ldrb.w	r6, [sp, #12]
 8009a64:	f85c 4c20 	ldr.w	r4, [ip, #-32]
 8009a68:	f853 6026 	ldr.w	r6, [r3, r6, lsl #2]
 8009a6c:	fa5f f58a 	uxtb.w	r5, sl
 8009a70:	fa5f f08b 	uxtb.w	r0, fp
 8009a74:	fa5f f188 	uxtb.w	r1, r8
 8009a78:	f853 7025 	ldr.w	r7, [r3, r5, lsl #2]
 8009a7c:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
 8009a80:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 8009a84:	9b00      	ldr	r3, [sp, #0]
 8009a86:	f85c 1c1c 	ldr.w	r1, [ip, #-28]
 8009a8a:	ea4f 621a 	mov.w	r2, sl, lsr #24
 8009a8e:	4066      	eors	r6, r4
 8009a90:	f853 e022 	ldr.w	lr, [r3, r2, lsl #2]
 8009a94:	f85c 2c14 	ldr.w	r2, [ip, #-20]
 8009a98:	4644      	mov	r4, r8
 8009a9a:	4079      	eors	r1, r7
 8009a9c:	406a      	eors	r2, r5
 8009a9e:	0e27      	lsrs	r7, r4, #24
 8009aa0:	ea4f 651b 	mov.w	r5, fp, lsr #24
 8009aa4:	f853 7027 	ldr.w	r7, [r3, r7, lsl #2]
 8009aa8:	f853 8025 	ldr.w	r8, [r3, r5, lsl #2]
 8009aac:	f85c 5c18 	ldr.w	r5, [ip, #-24]
 8009ab0:	461c      	mov	r4, r3
 8009ab2:	9b03      	ldr	r3, [sp, #12]
 8009ab4:	4068      	eors	r0, r5
 8009ab6:	0e1d      	lsrs	r5, r3, #24
 8009ab8:	ea86 060e 	eor.w	r6, r6, lr
 8009abc:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 8009ac0:	9b01      	ldr	r3, [sp, #4]
 8009ac2:	f3cb 2e07 	ubfx	lr, fp, #8, #8
 8009ac6:	406a      	eors	r2, r5
 8009ac8:	9d04      	ldr	r5, [sp, #16]
 8009aca:	f853 e02e 	ldr.w	lr, [r3, lr, lsl #2]
 8009ace:	9b03      	ldr	r3, [sp, #12]
 8009ad0:	4079      	eors	r1, r7
 8009ad2:	9106      	str	r1, [sp, #24]
 8009ad4:	ea80 0008 	eor.w	r0, r0, r8
 8009ad8:	9901      	ldr	r1, [sp, #4]
 8009ada:	f3c5 2807 	ubfx	r8, r5, #8, #8
 8009ade:	f3c5 4507 	ubfx	r5, r5, #16, #8
 8009ae2:	f3c3 2707 	ubfx	r7, r3, #8, #8
 8009ae6:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8009aea:	f851 3028 	ldr.w	r3, [r1, r8, lsl #2]
 8009aee:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 8009af2:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 8009af6:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 8009afa:	f3ca 2807 	ubfx	r8, sl, #8, #8
 8009afe:	f3cb 4b07 	ubfx	fp, fp, #16, #8
 8009b02:	f851 8028 	ldr.w	r8, [r1, r8, lsl #2]
 8009b06:	9906      	ldr	r1, [sp, #24]
 8009b08:	f859 b02b 	ldr.w	fp, [r9, fp, lsl #2]
 8009b0c:	ea86 060e 	eor.w	r6, r6, lr
 8009b10:	4075      	eors	r5, r6
 8009b12:	f3ca 4a07 	ubfx	sl, sl, #16, #8
 8009b16:	4079      	eors	r1, r7
 8009b18:	405a      	eors	r2, r3
 8009b1a:	9e02      	ldr	r6, [sp, #8]
 8009b1c:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
        AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8009b20:	9503      	str	r5, [sp, #12]
 8009b22:	b2eb      	uxtb	r3, r5
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
    {
        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8009b24:	ea81 010b 	eor.w	r1, r1, fp
 8009b28:	ea80 0008 	eor.w	r0, r0, r8
 8009b2c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8009b30:	9e00      	ldr	r6, [sp, #0]
 8009b32:	4044      	eors	r4, r0
        AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8009b34:	0e08      	lsrs	r0, r1, #24
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
    {
        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8009b36:	ea82 020a 	eor.w	r2, r2, sl
        AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8009b3a:	f3c2 2a07 	ubfx	sl, r2, #8, #8
 8009b3e:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 8009b42:	9e01      	ldr	r6, [sp, #4]
 8009b44:	f3c4 4807 	ubfx	r8, r4, #16, #8
 8009b48:	46b3      	mov	fp, r6
 8009b4a:	f856 602a 	ldr.w	r6, [r6, sl, lsl #2]
 8009b4e:	9606      	str	r6, [sp, #24]
 8009b50:	f859 6028 	ldr.w	r6, [r9, r8, lsl #2]
 8009b54:	9607      	str	r6, [sp, #28]
 8009b56:	b2cf      	uxtb	r7, r1
 8009b58:	9e02      	ldr	r6, [sp, #8]
 8009b5a:	ea4f 6e14 	mov.w	lr, r4, lsr #24
 8009b5e:	f856 7027 	ldr.w	r7, [r6, r7, lsl #2]
 8009b62:	9e00      	ldr	r6, [sp, #0]
 8009b64:	f3c5 2507 	ubfx	r5, r5, #8, #8
 8009b68:	f856 a02e 	ldr.w	sl, [r6, lr, lsl #2]
 8009b6c:	f85b 8025 	ldr.w	r8, [fp, r5, lsl #2]
 8009b70:	f85c 5c10 	ldr.w	r5, [ip, #-16]
 8009b74:	9e02      	ldr	r6, [sp, #8]
 8009b76:	4058      	eors	r0, r3
 8009b78:	f3c2 4307 	ubfx	r3, r2, #16, #8
 8009b7c:	ea87 0a0a 	eor.w	sl, r7, sl
 8009b80:	f859 7023 	ldr.w	r7, [r9, r3, lsl #2]
 8009b84:	9708      	str	r7, [sp, #32]
 8009b86:	ea80 0305 	eor.w	r3, r0, r5
 8009b8a:	9304      	str	r3, [sp, #16]
 8009b8c:	9800      	ldr	r0, [sp, #0]
 8009b8e:	f85c 7c0c 	ldr.w	r7, [ip, #-12]
 8009b92:	b2e3      	uxtb	r3, r4
 8009b94:	0e15      	lsrs	r5, r2, #24
 8009b96:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8009b9a:	f850 5025 	ldr.w	r5, [r0, r5, lsl #2]
 8009b9e:	f85c 0c08 	ldr.w	r0, [ip, #-8]
 8009ba2:	ea83 0e05 	eor.w	lr, r3, r5
 8009ba6:	ea8e 0e00 	eor.w	lr, lr, r0
 8009baa:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8009bae:	9803      	ldr	r0, [sp, #12]
 8009bb0:	f85b 5023 	ldr.w	r5, [fp, r3, lsl #2]
 8009bb4:	b2d2      	uxtb	r2, r2
 8009bb6:	0e03      	lsrs	r3, r0, #24
 8009bb8:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 8009bbc:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8009bc0:	9800      	ldr	r0, [sp, #0]
 8009bc2:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 8009bc6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8009bca:	9804      	ldr	r0, [sp, #16]
 8009bcc:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8009bd0:	f3c1 4107 	ubfx	r1, r1, #16, #8
 8009bd4:	f85b 4024 	ldr.w	r4, [fp, r4, lsl #2]
 8009bd8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009bdc:	ea82 0b03 	eor.w	fp, r2, r3
 8009be0:	9b06      	ldr	r3, [sp, #24]
 8009be2:	f85c 2c04 	ldr.w	r2, [ip, #-4]
 8009be6:	4058      	eors	r0, r3
 8009be8:	9b07      	ldr	r3, [sp, #28]
 8009bea:	4043      	eors	r3, r0
 8009bec:	ea8a 0707 	eor.w	r7, sl, r7
 8009bf0:	9303      	str	r3, [sp, #12]
 8009bf2:	9b08      	ldr	r3, [sp, #32]
 8009bf4:	ea87 0708 	eor.w	r7, r7, r8
 8009bf8:	ea8e 0e05 	eor.w	lr, lr, r5
 8009bfc:	ea87 0a03 	eor.w	sl, r7, r3
 8009c00:	ea8e 0306 	eor.w	r3, lr, r6
 8009c04:	9304      	str	r3, [sp, #16]
    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8009c06:	9b05      	ldr	r3, [sp, #20]
 8009c08:	ea8b 0b02 	eor.w	fp, fp, r2
 8009c0c:	ea8b 0b04 	eor.w	fp, fp, r4
 8009c10:	3b01      	subs	r3, #1
    {
        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
        AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8009c12:	ea8b 0b01 	eor.w	fp, fp, r1
 8009c16:	f10c 0c20 	add.w	ip, ip, #32
    GET_UINT32_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_UINT32_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_UINT32_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_UINT32_LE( X3, input, 12 ); X3 ^= *RK++;

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8009c1a:	9305      	str	r3, [sp, #20]
 8009c1c:	f47f af1d 	bne.w	8009a5a <mbedtls_internal_aes_decrypt+0xc6>
 8009c20:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009c24:	9c03      	ldr	r4, [sp, #12]
 8009c26:	9b04      	ldr	r3, [sp, #16]
 8009c28:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009c2c:	f102 6200 	add.w	r2, r2, #134217728	; 0x8000000
 8009c30:	3a01      	subs	r2, #1
 8009c32:	eb01 1242 	add.w	r2, r1, r2, lsl #5
 8009c36:	9209      	str	r2, [sp, #36]	; 0x24
 8009c38:	9a02      	ldr	r2, [sp, #8]
    {
        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
        AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
    }

    AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8009c3a:	b2e6      	uxtb	r6, r4
 8009c3c:	ea4f 611a 	mov.w	r1, sl, lsr #24
 8009c40:	f852 6026 	ldr.w	r6, [r2, r6, lsl #2]
 8009c44:	9a00      	ldr	r2, [sp, #0]
 8009c46:	fa5f f78a 	uxtb.w	r7, sl
 8009c4a:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8009c4e:	9a02      	ldr	r2, [sp, #8]
 8009c50:	fa5f f08b 	uxtb.w	r0, fp
 8009c54:	f852 e027 	ldr.w	lr, [r2, r7, lsl #2]
 8009c58:	9a00      	ldr	r2, [sp, #0]
 8009c5a:	9f02      	ldr	r7, [sp, #8]
 8009c5c:	0e1d      	lsrs	r5, r3, #24
 8009c5e:	ea4f 6c1b 	mov.w	ip, fp, lsr #24
 8009c62:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
 8009c66:	f857 7020 	ldr.w	r7, [r7, r0, lsl #2]
 8009c6a:	f852 c02c 	ldr.w	ip, [r2, ip, lsl #2]
 8009c6e:	4610      	mov	r0, r2
 8009c70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c72:	6812      	ldr	r2, [r2, #0]
 8009c74:	9200      	str	r2, [sp, #0]
 8009c76:	404e      	eors	r6, r1
 8009c78:	0e22      	lsrs	r2, r4, #24
 8009c7a:	f3cb 2107 	ubfx	r1, fp, #8, #8
 8009c7e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8009c82:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 8009c86:	9802      	ldr	r0, [sp, #8]
 8009c88:	9101      	str	r1, [sp, #4]
 8009c8a:	b2d9      	uxtb	r1, r3
 8009c8c:	4057      	eors	r7, r2
 8009c8e:	f3c4 2207 	ubfx	r2, r4, #8, #8
 8009c92:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 8009c96:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 8009c9a:	9003      	str	r0, [sp, #12]
 8009c9c:	ea8e 0505 	eor.w	r5, lr, r5
 8009ca0:	f3c4 4e07 	ubfx	lr, r4, #16, #8
 8009ca4:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8009ca6:	f859 202e 	ldr.w	r2, [r9, lr, lsl #2]
 8009caa:	6860      	ldr	r0, [r4, #4]
 8009cac:	9002      	str	r0, [sp, #8]
 8009cae:	ea81 010c 	eor.w	r1, r1, ip
 8009cb2:	9800      	ldr	r0, [sp, #0]
 8009cb4:	9104      	str	r1, [sp, #16]
 8009cb6:	f3ca 2e07 	ubfx	lr, sl, #8, #8
 8009cba:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8009cbe:	f3cb 4b07 	ubfx	fp, fp, #16, #8
 8009cc2:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8009cc6:	68e4      	ldr	r4, [r4, #12]
 8009cc8:	f859 b02b 	ldr.w	fp, [r9, fp, lsl #2]
 8009ccc:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 8009cd0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009cd4:	9405      	str	r4, [sp, #20]
 8009cd6:	4046      	eors	r6, r0
 8009cd8:	9802      	ldr	r0, [sp, #8]
 8009cda:	f858 c02e 	ldr.w	ip, [r8, lr, lsl #2]
 8009cde:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8009ce0:	4045      	eors	r5, r0
 8009ce2:	68a0      	ldr	r0, [r4, #8]
 8009ce4:	4604      	mov	r4, r0
 8009ce6:	9805      	ldr	r0, [sp, #20]
 8009ce8:	4047      	eors	r7, r0
 8009cea:	9804      	ldr	r0, [sp, #16]
 8009cec:	f3ca 4a07 	ubfx	sl, sl, #16, #8
 8009cf0:	4686      	mov	lr, r0
 8009cf2:	9801      	ldr	r0, [sp, #4]
 8009cf4:	f859 902a 	ldr.w	r9, [r9, sl, lsl #2]
 8009cf8:	4046      	eors	r6, r0
 8009cfa:	9803      	ldr	r0, [sp, #12]
 8009cfc:	404f      	eors	r7, r1
 8009cfe:	ea8e 0804 	eor.w	r8, lr, r4
 8009d02:	4045      	eors	r5, r0
 8009d04:	ea87 0409 	eor.w	r4, r7, r9
 8009d08:	ea86 0103 	eor.w	r1, r6, r3
 8009d0c:	ea85 030b 	eor.w	r3, r5, fp
            ( (uint32_t) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X3 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y3       ) & 0xFF ]       ) ^
 8009d10:	b2e6      	uxtb	r6, r4
 8009d12:	9605      	str	r6, [sp, #20]

    AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

    X0 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y0       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 8009d14:	f3c4 2907 	ubfx	r9, r4, #8, #8
            ( (uint32_t) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );
 8009d18:	ea4f 6a13 	mov.w	sl, r3, lsr #24
 8009d1c:	4e17      	ldr	r6, [pc, #92]	; (8009d7c <mbedtls_internal_aes_decrypt+0x3e8>)
 8009d1e:	ea88 080c 	eor.w	r8, r8, ip
    {
        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
        AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
    }

    AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8009d22:	ea88 0202 	eor.w	r2, r8, r2

    X0 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y0       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );
 8009d26:	f816 a00a 	ldrb.w	sl, [r6, sl]

    AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

    X0 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y0       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 8009d2a:	f816 6009 	ldrb.w	r6, [r6, r9]
 8009d2e:	9600      	str	r6, [sp, #0]
            ( (uint32_t) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
 8009d30:	f3c2 4807 	ubfx	r8, r2, #16, #8
 8009d34:	4e11      	ldr	r6, [pc, #68]	; (8009d7c <mbedtls_internal_aes_decrypt+0x3e8>)
            ( (uint32_t) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y1       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
 8009d36:	f3c4 4007 	ubfx	r0, r4, #16, #8
 8009d3a:	9003      	str	r0, [sp, #12]
    AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

    X0 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y0       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
 8009d3c:	f816 6008 	ldrb.w	r6, [r6, r8]
 8009d40:	9601      	str	r6, [sp, #4]

    X2 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y2       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );
 8009d42:	0e20      	lsrs	r0, r4, #24
    }

    AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

    X0 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y0       ) & 0xFF ]       ) ^
 8009d44:	fa5f fb81 	uxtb.w	fp, r1
 8009d48:	4c0c      	ldr	r4, [pc, #48]	; (8009d7c <mbedtls_internal_aes_decrypt+0x3e8>)
            ( (uint32_t) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y1       ) & 0xFF ]       ) ^
 8009d4a:	4e0c      	ldr	r6, [pc, #48]	; (8009d7c <mbedtls_internal_aes_decrypt+0x3e8>)
    }

    AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

    X0 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y0       ) & 0xFF ]       ) ^
 8009d4c:	f814 b00b 	ldrb.w	fp, [r4, fp]
 8009d50:	9c09      	ldr	r4, [sp, #36]	; 0x24
            ( (uint32_t) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y1       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 8009d52:	f3c1 2707 	ubfx	r7, r1, #8, #8
            ( (uint32_t) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

    X2 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y2       ) & 0xFF ]       ) ^
 8009d56:	b2d5      	uxtb	r5, r2
            ( (uint32_t) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y1       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 8009d58:	5df7      	ldrb	r7, [r6, r7]
 8009d5a:	9702      	str	r7, [sp, #8]
            ( (uint32_t) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y1       ) & 0xFF ]       ) ^
 8009d5c:	fa5f fc83 	uxtb.w	ip, r3
            ( (uint32_t) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
 8009d60:	9f03      	ldr	r7, [sp, #12]
 8009d62:	6924      	ldr	r4, [r4, #16]
            ( (uint32_t) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y1       ) & 0xFF ]       ) ^
 8009d64:	f816 c00c 	ldrb.w	ip, [r6, ip]
            ( (uint32_t) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
 8009d68:	5df7      	ldrb	r7, [r6, r7]
 8009d6a:	9703      	str	r7, [sp, #12]
            ( (uint32_t) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );
 8009d6c:	ea4f 6e12 	mov.w	lr, r2, lsr #24
 8009d70:	e00a      	b.n	8009d88 <mbedtls_internal_aes_decrypt+0x3f4>
 8009d72:	bf00      	nop
 8009d74:	1ffeffd0 	.word	0x1ffeffd0
 8009d78:	1fff0cd0 	.word	0x1fff0cd0
 8009d7c:	1fff0bd0 	.word	0x1fff0bd0
 8009d80:	1fff07d0 	.word	0x1fff07d0
 8009d84:	1fff03d0 	.word	0x1fff03d0
 8009d88:	ea8b 0404 	eor.w	r4, fp, r4
 8009d8c:	f816 e00e 	ldrb.w	lr, [r6, lr]

    X2 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y2       ) & 0xFF ]       ) ^
 8009d90:	5d76      	ldrb	r6, [r6, r5]
            ( (uint32_t) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );
 8009d92:	4d3b      	ldr	r5, [pc, #236]	; (8009e80 <mbedtls_internal_aes_decrypt+0x4ec>)
 8009d94:	ea84 6a0a 	eor.w	sl, r4, sl, lsl #24
 8009d98:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8009d9a:	5c2d      	ldrb	r5, [r5, r0]
 8009d9c:	9504      	str	r5, [sp, #16]
 8009d9e:	6965      	ldr	r5, [r4, #20]
            ( (uint32_t) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

    X2 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y2       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 8009da0:	4837      	ldr	r0, [pc, #220]	; (8009e80 <mbedtls_internal_aes_decrypt+0x4ec>)
 8009da2:	69a4      	ldr	r4, [r4, #24]
 8009da4:	f3c3 2707 	ubfx	r7, r3, #8, #8
 8009da8:	ea8c 0505 	eor.w	r5, ip, r5
 8009dac:	f810 9007 	ldrb.w	r9, [r0, r7]
            ( (uint32_t) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X3 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y3       ) & 0xFF ]       ) ^
 8009db0:	9805      	ldr	r0, [sp, #20]
 8009db2:	ea85 6e0e 	eor.w	lr, r5, lr, lsl #24
 8009db6:	4d32      	ldr	r5, [pc, #200]	; (8009e80 <mbedtls_internal_aes_decrypt+0x4ec>)
            ( (uint32_t) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
 8009db8:	ea4f 6811 	mov.w	r8, r1, lsr #24
            ( (uint32_t) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X3 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y3       ) & 0xFF ]       ) ^
 8009dbc:	5c2d      	ldrb	r5, [r5, r0]
            ( (uint32_t) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
 8009dbe:	4830      	ldr	r0, [pc, #192]	; (8009e80 <mbedtls_internal_aes_decrypt+0x4ec>)
 8009dc0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009dc2:	f810 c008 	ldrb.w	ip, [r0, r8]
 8009dc6:	69ff      	ldr	r7, [r7, #28]
            ( (uint32_t) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X3 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y3       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
 8009dc8:	f3c3 4307 	ubfx	r3, r3, #16, #8
            ( (uint32_t) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X3 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y3       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 8009dcc:	f3c2 2207 	ubfx	r2, r2, #8, #8
            ( (uint32_t) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
 8009dd0:	f810 8003 	ldrb.w	r8, [r0, r3]
 8009dd4:	9b00      	ldr	r3, [sp, #0]
            ( (uint32_t) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X3 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y3       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 8009dd6:	f810 b002 	ldrb.w	fp, [r0, r2]
        AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
    }

    AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

    X0 = *RK++ ^ \
 8009dda:	9a01      	ldr	r2, [sp, #4]
 8009ddc:	ea8a 2a03 	eor.w	sl, sl, r3, lsl #8
 8009de0:	406f      	eors	r7, r5
 8009de2:	9b02      	ldr	r3, [sp, #8]
 8009de4:	9d04      	ldr	r5, [sp, #16]
 8009de6:	ea87 670c 	eor.w	r7, r7, ip, lsl #24
 8009dea:	ea8e 2e03 	eor.w	lr, lr, r3, lsl #8
 8009dee:	ea87 230b 	eor.w	r3, r7, fp, lsl #8
            ( (uint32_t) RSb[ ( Y2       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

    X3 = *RK++ ^ \
 8009df2:	ea83 4308 	eor.w	r3, r3, r8, lsl #16
 8009df6:	4066      	eors	r6, r4
            ( (uint32_t) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

    X2 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y2       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
 8009df8:	f3c1 4107 	ubfx	r1, r1, #16, #8
            ( (uint32_t) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
    PUT_UINT32_LE( X1, output,  4 );
    PUT_UINT32_LE( X2, output,  8 );
    PUT_UINT32_LE( X3, output, 12 );
 8009dfc:	0a1c      	lsrs	r4, r3, #8
 8009dfe:	9400      	str	r4, [sp, #0]
 8009e00:	0c1c      	lsrs	r4, r3, #16
            ( (uint32_t) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

    X2 = *RK++ ^ \
            ( (uint32_t) RSb[ ( Y2       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
 8009e02:	5c41      	ldrb	r1, [r0, r1]
            ( (uint32_t) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
    PUT_UINT32_LE( X1, output,  4 );
    PUT_UINT32_LE( X2, output,  8 );
    PUT_UINT32_LE( X3, output, 12 );
 8009e04:	9401      	str	r4, [sp, #4]
 8009e06:	ea86 6605 	eor.w	r6, r6, r5, lsl #24
 8009e0a:	0e1c      	lsrs	r4, r3, #24
            ( (uint32_t) RSb[ ( Y0       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
 8009e0c:	9f03      	ldr	r7, [sp, #12]
            ( (uint32_t) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
    PUT_UINT32_LE( X1, output,  4 );
    PUT_UINT32_LE( X2, output,  8 );
    PUT_UINT32_LE( X3, output, 12 );
 8009e0e:	9402      	str	r4, [sp, #8]
 8009e10:	ea86 2609 	eor.w	r6, r6, r9, lsl #8
            ( (uint32_t) RSb[ ( Y3       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
 8009e14:	9c0a      	ldr	r4, [sp, #40]	; 0x28
            ( (uint32_t) RSb[ ( Y1       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

    X2 = *RK++ ^ \
 8009e16:	ea86 4101 	eor.w	r1, r6, r1, lsl #16
            ( (uint32_t) RSb[ ( Y0       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

    X1 = *RK++ ^ \
 8009e1a:	ea8e 4007 	eor.w	r0, lr, r7, lsl #16
        AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
    }

    AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

    X0 = *RK++ ^ \
 8009e1e:	ea8a 4202 	eor.w	r2, sl, r2, lsl #16
            ( (uint32_t) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
    PUT_UINT32_LE( X1, output,  4 );
    PUT_UINT32_LE( X2, output,  8 );
 8009e22:	0a0f      	lsrs	r7, r1, #8
 8009e24:	0c0e      	lsrs	r6, r1, #16
 8009e26:	0e0d      	lsrs	r5, r1, #24
 8009e28:	7221      	strb	r1, [r4, #8]
    PUT_UINT32_LE( X3, output, 12 );
 8009e2a:	f89d 1000 	ldrb.w	r1, [sp]
 8009e2e:	7361      	strb	r1, [r4, #13]
            ( (uint32_t) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
    PUT_UINT32_LE( X1, output,  4 );
 8009e30:	ea4f 2810 	mov.w	r8, r0, lsr #8
 8009e34:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 8009e38:	ea4f 6e10 	mov.w	lr, r0, lsr #24
    PUT_UINT32_LE( X2, output,  8 );
    PUT_UINT32_LE( X3, output, 12 );
 8009e3c:	f89d 1004 	ldrb.w	r1, [sp, #4]
            ( (uint32_t) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
    PUT_UINT32_LE( X1, output,  4 );
 8009e40:	7120      	strb	r0, [r4, #4]
            ( (uint32_t) RSb[ ( Y3       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
 8009e42:	ea4f 2b12 	mov.w	fp, r2, lsr #8
 8009e46:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009e4a:	ea4f 6912 	mov.w	r9, r2, lsr #24
 8009e4e:	7022      	strb	r2, [r4, #0]
    PUT_UINT32_LE( X1, output,  4 );
    PUT_UINT32_LE( X2, output,  8 );
    PUT_UINT32_LE( X3, output, 12 );
 8009e50:	7323      	strb	r3, [r4, #12]
            ( (uint32_t) RSb[ ( Y3       ) & 0xFF ]       ) ^
            ( (uint32_t) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
            ( (uint32_t) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
            ( (uint32_t) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

    PUT_UINT32_LE( X0, output,  0 );
 8009e52:	f884 b001 	strb.w	fp, [r4, #1]
 8009e56:	f884 a002 	strb.w	sl, [r4, #2]
 8009e5a:	f884 9003 	strb.w	r9, [r4, #3]
    PUT_UINT32_LE( X1, output,  4 );
 8009e5e:	f884 8005 	strb.w	r8, [r4, #5]
 8009e62:	f884 c006 	strb.w	ip, [r4, #6]
 8009e66:	f884 e007 	strb.w	lr, [r4, #7]
    PUT_UINT32_LE( X2, output,  8 );
 8009e6a:	7267      	strb	r7, [r4, #9]
 8009e6c:	72a6      	strb	r6, [r4, #10]
 8009e6e:	72e5      	strb	r5, [r4, #11]
    PUT_UINT32_LE( X3, output, 12 );
 8009e70:	73a1      	strb	r1, [r4, #14]
 8009e72:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8009e76:	73e1      	strb	r1, [r4, #15]

    return( 0 );
}
 8009e78:	2000      	movs	r0, #0
 8009e7a:	b00d      	add	sp, #52	; 0x34
 8009e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e80:	1fff0bd0 	.word	0x1fff0bd0

08009e84 <mbedtls_aes_crypt_ecb>:
        // unaccelerated mode
        //
    }
#endif

    if( mode == MBEDTLS_AES_ENCRYPT )
 8009e84:	2901      	cmp	r1, #1
        return( mbedtls_internal_aes_encrypt( ctx, input, output ) );
 8009e86:	4611      	mov	r1, r2
 8009e88:	461a      	mov	r2, r3
        // unaccelerated mode
        //
    }
#endif

    if( mode == MBEDTLS_AES_ENCRYPT )
 8009e8a:	d001      	beq.n	8009e90 <mbedtls_aes_crypt_ecb+0xc>
        return( mbedtls_internal_aes_encrypt( ctx, input, output ) );
    else
        return( mbedtls_internal_aes_decrypt( ctx, input, output ) );
 8009e8c:	f7ff bd82 	b.w	8009994 <mbedtls_internal_aes_decrypt>
        //
    }
#endif

    if( mode == MBEDTLS_AES_ENCRYPT )
        return( mbedtls_internal_aes_encrypt( ctx, input, output ) );
 8009e90:	f7ff bafa 	b.w	8009488 <mbedtls_internal_aes_encrypt>

08009e94 <ccm_auth_crypt.constprop.0>:
        dst[i] = src[i] ^ b[i];

/*
 * Authenticated encryption or decryption
 */
static int ccm_auth_crypt( mbedtls_ccm_context *ctx, int mode, size_t length,
 8009e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e98:	b099      	sub	sp, #100	; 0x64
 8009e9a:	9305      	str	r3, [sp, #20]
     * Additional requirement: a < 2^16 - 2^8 to simplify the code.
     * 'length' checked later (when writing it to the first block)
     *
     * Also, loosen the requirements to enable support for CCM* (IEEE 802.15.4).
     */
    if( tag_len == 2 || tag_len > 16 || tag_len % 2 != 0 )
 8009e9c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
        dst[i] = src[i] ^ b[i];

/*
 * Authenticated encryption or decryption
 */
static int ccm_auth_crypt( mbedtls_ccm_context *ctx, int mode, size_t length,
 8009e9e:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 8009ea0:	f8dd b090 	ldr.w	fp, [sp, #144]	; 0x90
 8009ea4:	9e25      	ldr	r6, [sp, #148]	; 0x94
 8009ea6:	9002      	str	r0, [sp, #8]
     * Additional requirement: a < 2^16 - 2^8 to simplify the code.
     * 'length' checked later (when writing it to the first block)
     *
     * Also, loosen the requirements to enable support for CCM* (IEEE 802.15.4).
     */
    if( tag_len == 2 || tag_len > 16 || tag_len % 2 != 0 )
 8009ea8:	2b02      	cmp	r3, #2
        dst[i] = src[i] ^ b[i];

/*
 * Authenticated encryption or decryption
 */
static int ccm_auth_crypt( mbedtls_ccm_context *ctx, int mode, size_t length,
 8009eaa:	9204      	str	r2, [sp, #16]
     * Additional requirement: a < 2^16 - 2^8 to simplify the code.
     * 'length' checked later (when writing it to the first block)
     *
     * Also, loosen the requirements to enable support for CCM* (IEEE 802.15.4).
     */
    if( tag_len == 2 || tag_len > 16 || tag_len % 2 != 0 )
 8009eac:	f000 81c2 	beq.w	800a234 <ccm_auth_crypt.constprop.0+0x3a0>
 8009eb0:	2b10      	cmp	r3, #16
 8009eb2:	f200 81bf 	bhi.w	800a234 <ccm_auth_crypt.constprop.0+0x3a0>
 8009eb6:	f013 0901 	ands.w	r9, r3, #1
 8009eba:	f040 81bb 	bne.w	800a234 <ccm_auth_crypt.constprop.0+0x3a0>
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    /* Also implies q is within bounds */
    if( iv_len < 7 || iv_len > 13 )
 8009ebe:	9d05      	ldr	r5, [sp, #20]
 8009ec0:	1feb      	subs	r3, r5, #7
 8009ec2:	2b06      	cmp	r3, #6
 8009ec4:	f200 81b6 	bhi.w	800a234 <ccm_auth_crypt.constprop.0+0x3a0>
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    if( add_len > 0xFF00 )
 8009ec8:	f5b4 4f7f 	cmp.w	r4, #65280	; 0xff00
 8009ecc:	f200 81b2 	bhi.w	800a234 <ccm_auth_crypt.constprop.0+0x3a0>
     * 5 .. 3   (t - 2) / 2
     * 2 .. 0   q - 1
     */
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
 8009ed0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
     * 6        add present?
     * 5 .. 3   (t - 2) / 2
     * 2 .. 0   q - 1
     */
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
 8009ed2:	2c00      	cmp	r4, #0
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
 8009ed4:	f1a3 0202 	sub.w	r2, r3, #2
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    if( add_len > 0xFF00 )
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    q = 16 - 1 - (unsigned char) iv_len;
 8009ed8:	b2ef      	uxtb	r7, r5
     * 6        add present?
     * 5 .. 3   (t - 2) / 2
     * 2 .. 0   q - 1
     */
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
 8009eda:	bf14      	ite	ne
 8009edc:	2340      	movne	r3, #64	; 0x40
 8009ede:	2300      	moveq	r3, #0
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;
 8009ee0:	f1c7 000e 	rsb	r0, r7, #14
     * 5 .. 3   (t - 2) / 2
     * 2 .. 0   q - 1
     */
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
 8009ee4:	0852      	lsrs	r2, r2, #1
    b[0] |= q - 1;
 8009ee6:	9007      	str	r0, [sp, #28]
     * 5 .. 3   (t - 2) / 2
     * 2 .. 0   q - 1
     */
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
 8009ee8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
    b[0] |= q - 1;
 8009eec:	b2c0      	uxtb	r0, r0
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    if( add_len > 0xFF00 )
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    q = 16 - 1 - (unsigned char) iv_len;
 8009eee:	f1c7 070f 	rsb	r7, r7, #15
 8009ef2:	4688      	mov	r8, r1
     * 2 .. 0   q - 1
     */
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;
 8009ef4:	4303      	orrs	r3, r0
 8009ef6:	9006      	str	r0, [sp, #24]

    memcpy( b + 1, iv, iv_len );
 8009ef8:	9904      	ldr	r1, [sp, #16]
     * 2 .. 0   q - 1
     */
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;
 8009efa:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30

    memcpy( b + 1, iv, iv_len );
 8009efe:	f10d 0031 	add.w	r0, sp, #49	; 0x31
 8009f02:	462a      	mov	r2, r5
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    if( add_len > 0xFF00 )
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    q = 16 - 1 - (unsigned char) iv_len;
 8009f04:	b2ff      	uxtb	r7, r7
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;

    memcpy( b + 1, iv, iv_len );
 8009f06:	f002 fb4d 	bl	800c5a4 <memcpy>

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
 8009f0a:	ea4f 2318 	mov.w	r3, r8, lsr #8
 8009f0e:	2f02      	cmp	r7, #2
        b[15-i] = (unsigned char)( len_left & 0xFF );
 8009f10:	f88d 303e 	strb.w	r3, [sp, #62]	; 0x3e
 8009f14:	f88d 803f 	strb.w	r8, [sp, #63]	; 0x3f
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;

    memcpy( b + 1, iv, iv_len );

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
 8009f18:	ea4f 4318 	mov.w	r3, r8, lsr #16
 8009f1c:	f000 8187 	beq.w	800a22e <ccm_auth_crypt.constprop.0+0x39a>
 8009f20:	2f03      	cmp	r7, #3
        b[15-i] = (unsigned char)( len_left & 0xFF );
 8009f22:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;

    memcpy( b + 1, iv, iv_len );

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
 8009f26:	ea4f 6318 	mov.w	r3, r8, lsr #24
 8009f2a:	f000 8180 	beq.w	800a22e <ccm_auth_crypt.constprop.0+0x39a>
 8009f2e:	2f04      	cmp	r7, #4
        b[15-i] = (unsigned char)( len_left & 0xFF );
 8009f30:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;

    memcpy( b + 1, iv, iv_len );

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
 8009f34:	d00d      	beq.n	8009f52 <ccm_auth_crypt.constprop.0+0xbe>
 8009f36:	2f05      	cmp	r7, #5
        b[15-i] = (unsigned char)( len_left & 0xFF );
 8009f38:	f88d 903b 	strb.w	r9, [sp, #59]	; 0x3b
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;

    memcpy( b + 1, iv, iv_len );

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
 8009f3c:	d009      	beq.n	8009f52 <ccm_auth_crypt.constprop.0+0xbe>
 8009f3e:	2f06      	cmp	r7, #6
        b[15-i] = (unsigned char)( len_left & 0xFF );
 8009f40:	f88d 903a 	strb.w	r9, [sp, #58]	; 0x3a
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;

    memcpy( b + 1, iv, iv_len );

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
 8009f44:	d005      	beq.n	8009f52 <ccm_auth_crypt.constprop.0+0xbe>
 8009f46:	2f08      	cmp	r7, #8
        b[15-i] = (unsigned char)( len_left & 0xFF );
 8009f48:	f88d 9039 	strb.w	r9, [sp, #57]	; 0x39
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;

    memcpy( b + 1, iv, iv_len );

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
 8009f4c:	d101      	bne.n	8009f52 <ccm_auth_crypt.constprop.0+0xbe>
        b[15-i] = (unsigned char)( len_left & 0xFF );
 8009f4e:	f88d 9038 	strb.w	r9, [sp, #56]	; 0x38
        return( MBEDTLS_ERR_CCM_BAD_INPUT );


    /* Start CBC-MAC with first block */
    memset( y, 0, 16 );
    UPDATE_CBC_MAC;
 8009f52:	aa0b      	add	r2, sp, #44	; 0x2c
 8009f54:	9200      	str	r2, [sp, #0]
 8009f56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009f58:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009f5a:	9211      	str	r2, [sp, #68]	; 0x44
 8009f5c:	a910      	add	r1, sp, #64	; 0x40
 8009f5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009f60:	9010      	str	r0, [sp, #64]	; 0x40
 8009f62:	460b      	mov	r3, r1
 8009f64:	9212      	str	r2, [sp, #72]	; 0x48
 8009f66:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009f68:	9802      	ldr	r0, [sp, #8]
 8009f6a:	9513      	str	r5, [sp, #76]	; 0x4c
 8009f6c:	2210      	movs	r2, #16
 8009f6e:	f000 fddb 	bl	800ab28 <mbedtls_cipher_update>
 8009f72:	4603      	mov	r3, r0
 8009f74:	2800      	cmp	r0, #0
 8009f76:	f040 8157 	bne.w	800a228 <ccm_auth_crypt.constprop.0+0x394>

    /*
     * If there is additional data, update CBC-MAC with
     * add_len, add, 0 (padding to a block boundary)
     */
    if( add_len > 0 )
 8009f7a:	2c00      	cmp	r4, #0
 8009f7c:	f040 815f 	bne.w	800a23e <ccm_auth_crypt.constprop.0+0x3aa>
 8009f80:	f10d 0930 	add.w	r9, sp, #48	; 0x30
     *
     * With flags as (bits):
     * 7 .. 3   0
     * 2 .. 0   q - 1
     */
    ctr[0] = q - 1;
 8009f84:	ab18      	add	r3, sp, #96	; 0x60
 8009f86:	f89d 2018 	ldrb.w	r2, [sp, #24]
    memcpy( ctr + 1, iv, iv_len );
 8009f8a:	9d05      	ldr	r5, [sp, #20]
     *
     * With flags as (bits):
     * 7 .. 3   0
     * 2 .. 0   q - 1
     */
    ctr[0] = q - 1;
 8009f8c:	f803 2d10 	strb.w	r2, [r3, #-16]!
    memcpy( ctr + 1, iv, iv_len );
 8009f90:	9904      	ldr	r1, [sp, #16]
     *
     * With flags as (bits):
     * 7 .. 3   0
     * 2 .. 0   q - 1
     */
    ctr[0] = q - 1;
 8009f92:	9304      	str	r3, [sp, #16]
    memcpy( ctr + 1, iv, iv_len );
 8009f94:	462a      	mov	r2, r5
 8009f96:	f10d 0051 	add.w	r0, sp, #81	; 0x51
     *
     * With flags as (bits):
     * 7 .. 3   0
     * 2 .. 0   q - 1
     */
    ctr[0] = q - 1;
 8009f9a:	461c      	mov	r4, r3
    memcpy( ctr + 1, iv, iv_len );
 8009f9c:	f002 fb02 	bl	800c5a4 <memcpy>
    memset( ctr + 1 + iv_len, 0, q );
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	3001      	adds	r0, #1
 8009fa4:	4420      	add	r0, r4
 8009fa6:	2100      	movs	r1, #0
 8009fa8:	463a      	mov	r2, r7
 8009faa:	f002 fb06 	bl	800c5ba <memset>
    ctr[15] = 1;
 8009fae:	2301      	movs	r3, #1
 8009fb0:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
     */
    len_left = length;
    src = input;
    dst = output;

    while( len_left > 0 )
 8009fb4:	f1b8 0f00 	cmp.w	r8, #0
 8009fb8:	f000 810a 	beq.w	800a1d0 <ccm_auth_crypt.constprop.0+0x33c>
 8009fbc:	ab0d      	add	r3, sp, #52	; 0x34
 8009fbe:	9303      	str	r3, [sp, #12]
 8009fc0:	ab0e      	add	r3, sp, #56	; 0x38
 8009fc2:	9305      	str	r3, [sp, #20]
 8009fc4:	ab0f      	add	r3, sp, #60	; 0x3c
 8009fc6:	9306      	str	r3, [sp, #24]
    {
        size_t use_len = len_left > 16 ? 16 : len_left;

        if( mode == CCM_ENCRYPT )
        {
            memset( b, 0, 16 );
 8009fc8:	f04f 0a00 	mov.w	sl, #0
 8009fcc:	465d      	mov	r5, fp
 8009fce:	9b03      	ldr	r3, [sp, #12]
 8009fd0:	f8c9 a000 	str.w	sl, [r9]
 8009fd4:	f8c3 a000 	str.w	sl, [r3]
 8009fd8:	9b05      	ldr	r3, [sp, #20]
    src = input;
    dst = output;

    while( len_left > 0 )
    {
        size_t use_len = len_left > 16 ? 16 : len_left;
 8009fda:	4644      	mov	r4, r8
 8009fdc:	2c10      	cmp	r4, #16

        if( mode == CCM_ENCRYPT )
        {
            memset( b, 0, 16 );
 8009fde:	f8c3 a000 	str.w	sl, [r3]
 8009fe2:	9b06      	ldr	r3, [sp, #24]
    src = input;
    dst = output;

    while( len_left > 0 )
    {
        size_t use_len = len_left > 16 ? 16 : len_left;
 8009fe4:	bf28      	it	cs
 8009fe6:	2410      	movcs	r4, #16

        if( mode == CCM_ENCRYPT )
        {
            memset( b, 0, 16 );
            memcpy( b, src, use_len );
 8009fe8:	4622      	mov	r2, r4
 8009fea:	4629      	mov	r1, r5
    {
        size_t use_len = len_left > 16 ? 16 : len_left;

        if( mode == CCM_ENCRYPT )
        {
            memset( b, 0, 16 );
 8009fec:	f8c3 a000 	str.w	sl, [r3]
            memcpy( b, src, use_len );
 8009ff0:	4648      	mov	r0, r9
 8009ff2:	f002 fad7 	bl	800c5a4 <memcpy>
            UPDATE_CBC_MAC;
 8009ff6:	f89d e032 	ldrb.w	lr, [sp, #50]	; 0x32
 8009ffa:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 8009ffe:	f89d b030 	ldrb.w	fp, [sp, #48]	; 0x30
 800a002:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
 800a006:	f89d c031 	ldrb.w	ip, [sp, #49]	; 0x31
 800a00a:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 800a00e:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 800a012:	ea8e 0303 	eor.w	r3, lr, r3
 800a016:	f89d e043 	ldrb.w	lr, [sp, #67]	; 0x43
 800a01a:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
 800a01e:	ea8b 0101 	eor.w	r1, fp, r1
 800a022:	ea8c 0202 	eor.w	r2, ip, r2
 800a026:	ea80 000e 	eor.w	r0, r0, lr
 800a02a:	f89d c034 	ldrb.w	ip, [sp, #52]	; 0x34
 800a02e:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
 800a032:	f89d e035 	ldrb.w	lr, [sp, #53]	; 0x35
 800a036:	f89d 1044 	ldrb.w	r1, [sp, #68]	; 0x44
 800a03a:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
 800a03e:	f89d 2045 	ldrb.w	r2, [sp, #69]	; 0x45
 800a042:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
 800a046:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 800a04a:	ea8c 0c01 	eor.w	ip, ip, r1
 800a04e:	ea8e 0e02 	eor.w	lr, lr, r2
 800a052:	f89d 1036 	ldrb.w	r1, [sp, #54]	; 0x36
 800a056:	f89d 2046 	ldrb.w	r2, [sp, #70]	; 0x46
 800a05a:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
 800a05e:	f88d c044 	strb.w	ip, [sp, #68]	; 0x44
 800a062:	4051      	eors	r1, r2
 800a064:	f89d 2047 	ldrb.w	r2, [sp, #71]	; 0x47
 800a068:	f89d c039 	ldrb.w	ip, [sp, #57]	; 0x39
 800a06c:	f88d e045 	strb.w	lr, [sp, #69]	; 0x45
 800a070:	405a      	eors	r2, r3
 800a072:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
 800a076:	f89d e03a 	ldrb.w	lr, [sp, #58]	; 0x3a
 800a07a:	f88d 1046 	strb.w	r1, [sp, #70]	; 0x46
 800a07e:	4058      	eors	r0, r3
 800a080:	f89d 104a 	ldrb.w	r1, [sp, #74]	; 0x4a
 800a084:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
 800a088:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 800a08c:	ea8c 0303 	eor.w	r3, ip, r3
 800a090:	ea8e 0e01 	eor.w	lr, lr, r1
 800a094:	f88d 0048 	strb.w	r0, [sp, #72]	; 0x48
 800a098:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
 800a09c:	f88d e04a 	strb.w	lr, [sp, #74]	; 0x4a
 800a0a0:	f89d c03b 	ldrb.w	ip, [sp, #59]	; 0x3b
 800a0a4:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
 800a0a8:	f89d b04c 	ldrb.w	fp, [sp, #76]	; 0x4c
 800a0ac:	f89d e03d 	ldrb.w	lr, [sp, #61]	; 0x3d
 800a0b0:	f89d 204d 	ldrb.w	r2, [sp, #77]	; 0x4d
 800a0b4:	f89d 103c 	ldrb.w	r1, [sp, #60]	; 0x3c
 800a0b8:	ab0b      	add	r3, sp, #44	; 0x2c
 800a0ba:	ea8c 0000 	eor.w	r0, ip, r0
 800a0be:	9300      	str	r3, [sp, #0]
 800a0c0:	f89d c03e 	ldrb.w	ip, [sp, #62]	; 0x3e
 800a0c4:	f89d 304e 	ldrb.w	r3, [sp, #78]	; 0x4e
 800a0c8:	f88d 004b 	strb.w	r0, [sp, #75]	; 0x4b
 800a0cc:	ea81 010b 	eor.w	r1, r1, fp
 800a0d0:	ea8e 0202 	eor.w	r2, lr, r2
 800a0d4:	f89d 004f 	ldrb.w	r0, [sp, #79]	; 0x4f
 800a0d8:	f89d e03f 	ldrb.w	lr, [sp, #63]	; 0x3f
 800a0dc:	f8dd b008 	ldr.w	fp, [sp, #8]
 800a0e0:	f88d 104c 	strb.w	r1, [sp, #76]	; 0x4c
 800a0e4:	ea8c 0303 	eor.w	r3, ip, r3
 800a0e8:	a910      	add	r1, sp, #64	; 0x40
 800a0ea:	ea8e 0e00 	eor.w	lr, lr, r0
 800a0ee:	f88d 204d 	strb.w	r2, [sp, #77]	; 0x4d
 800a0f2:	f88d 304e 	strb.w	r3, [sp, #78]	; 0x4e
 800a0f6:	4658      	mov	r0, fp
 800a0f8:	2210      	movs	r2, #16
 800a0fa:	460b      	mov	r3, r1
 800a0fc:	f88d e04f 	strb.w	lr, [sp, #79]	; 0x4f
 800a100:	f000 fd12 	bl	800ab28 <mbedtls_cipher_update>
 800a104:	2800      	cmp	r0, #0
 800a106:	f040 808f 	bne.w	800a228 <ccm_auth_crypt.constprop.0+0x394>
        }

        CTR_CRYPT( dst, src, use_len );
 800a10a:	ab0b      	add	r3, sp, #44	; 0x2c
 800a10c:	9300      	str	r3, [sp, #0]
 800a10e:	4658      	mov	r0, fp
 800a110:	9904      	ldr	r1, [sp, #16]
 800a112:	2210      	movs	r2, #16
 800a114:	464b      	mov	r3, r9
 800a116:	f000 fd07 	bl	800ab28 <mbedtls_cipher_update>
 800a11a:	2800      	cmp	r0, #0
 800a11c:	f040 8084 	bne.w	800a228 <ccm_auth_crypt.constprop.0+0x394>
 800a120:	4603      	mov	r3, r0
 800a122:	aa18      	add	r2, sp, #96	; 0x60
 800a124:	18d1      	adds	r1, r2, r3
 800a126:	5c2a      	ldrb	r2, [r5, r0]
 800a128:	f811 1c30 	ldrb.w	r1, [r1, #-48]
 800a12c:	3301      	adds	r3, #1
 800a12e:	b2db      	uxtb	r3, r3
 800a130:	404a      	eors	r2, r1
 800a132:	429c      	cmp	r4, r3
 800a134:	5432      	strb	r2, [r6, r0]
 800a136:	4618      	mov	r0, r3
 800a138:	d8f3      	bhi.n	800a122 <ccm_auth_crypt.constprop.0+0x28e>
        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
            if( ++ctr[15-i] != 0 )
 800a13a:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800a13e:	3301      	adds	r3, #1
 800a140:	b2db      	uxtb	r3, r3
            memset( b, 0, 16 );
            memcpy( b, dst, use_len );
            UPDATE_CBC_MAC;
        }

        dst += use_len;
 800a142:	4426      	add	r6, r4
        src += use_len;
 800a144:	4425      	add	r5, r4
        len_left -= use_len;
 800a146:	ebc4 0808 	rsb	r8, r4, r8
        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
            if( ++ctr[15-i] != 0 )
 800a14a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d13a      	bne.n	800a1c8 <ccm_auth_crypt.constprop.0+0x334>
 800a152:	f89d 305e 	ldrb.w	r3, [sp, #94]	; 0x5e
 800a156:	3301      	adds	r3, #1
 800a158:	b2db      	uxtb	r3, r3
 800a15a:	f88d 305e 	strb.w	r3, [sp, #94]	; 0x5e
 800a15e:	bb9b      	cbnz	r3, 800a1c8 <ccm_auth_crypt.constprop.0+0x334>

        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
 800a160:	2f02      	cmp	r7, #2
 800a162:	d031      	beq.n	800a1c8 <ccm_auth_crypt.constprop.0+0x334>
            if( ++ctr[15-i] != 0 )
 800a164:	f89d 305d 	ldrb.w	r3, [sp, #93]	; 0x5d
 800a168:	3301      	adds	r3, #1
 800a16a:	b2db      	uxtb	r3, r3
 800a16c:	f88d 305d 	strb.w	r3, [sp, #93]	; 0x5d
 800a170:	bb53      	cbnz	r3, 800a1c8 <ccm_auth_crypt.constprop.0+0x334>

        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
 800a172:	2f03      	cmp	r7, #3
 800a174:	d028      	beq.n	800a1c8 <ccm_auth_crypt.constprop.0+0x334>
            if( ++ctr[15-i] != 0 )
 800a176:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 800a17a:	3301      	adds	r3, #1
 800a17c:	b2db      	uxtb	r3, r3
 800a17e:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 800a182:	bb0b      	cbnz	r3, 800a1c8 <ccm_auth_crypt.constprop.0+0x334>

        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
 800a184:	2f04      	cmp	r7, #4
 800a186:	d01f      	beq.n	800a1c8 <ccm_auth_crypt.constprop.0+0x334>
            if( ++ctr[15-i] != 0 )
 800a188:	f89d 305b 	ldrb.w	r3, [sp, #91]	; 0x5b
 800a18c:	3301      	adds	r3, #1
 800a18e:	b2db      	uxtb	r3, r3
 800a190:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
 800a194:	b9c3      	cbnz	r3, 800a1c8 <ccm_auth_crypt.constprop.0+0x334>

        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
 800a196:	2f05      	cmp	r7, #5
 800a198:	d016      	beq.n	800a1c8 <ccm_auth_crypt.constprop.0+0x334>
            if( ++ctr[15-i] != 0 )
 800a19a:	f89d 305a 	ldrb.w	r3, [sp, #90]	; 0x5a
 800a19e:	3301      	adds	r3, #1
 800a1a0:	b2db      	uxtb	r3, r3
 800a1a2:	f88d 305a 	strb.w	r3, [sp, #90]	; 0x5a
 800a1a6:	b97b      	cbnz	r3, 800a1c8 <ccm_auth_crypt.constprop.0+0x334>

        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
 800a1a8:	2f06      	cmp	r7, #6
 800a1aa:	d00d      	beq.n	800a1c8 <ccm_auth_crypt.constprop.0+0x334>
            if( ++ctr[15-i] != 0 )
 800a1ac:	f89d 3059 	ldrb.w	r3, [sp, #89]	; 0x59
 800a1b0:	3301      	adds	r3, #1
 800a1b2:	b2db      	uxtb	r3, r3
 800a1b4:	f88d 3059 	strb.w	r3, [sp, #89]	; 0x59
 800a1b8:	b933      	cbnz	r3, 800a1c8 <ccm_auth_crypt.constprop.0+0x334>

        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
 800a1ba:	2f08      	cmp	r7, #8
 800a1bc:	d104      	bne.n	800a1c8 <ccm_auth_crypt.constprop.0+0x334>
            if( ++ctr[15-i] != 0 )
 800a1be:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 800a1c2:	3301      	adds	r3, #1
 800a1c4:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
     */
    len_left = length;
    src = input;
    dst = output;

    while( len_left > 0 )
 800a1c8:	f1b8 0f00 	cmp.w	r8, #0
 800a1cc:	f47f aeff 	bne.w	8009fce <ccm_auth_crypt.constprop.0+0x13a>

    /*
     * Authentication: reset counter and crypt/mask internal tag
     */
    for( i = 0; i < q; i++ )
        ctr[15-i] = 0;
 800a1d0:	f89d 201c 	ldrb.w	r2, [sp, #28]
 800a1d4:	9c04      	ldr	r4, [sp, #16]
 800a1d6:	f1c2 000f 	rsb	r0, r2, #15
 800a1da:	2100      	movs	r1, #0
 800a1dc:	3201      	adds	r2, #1
 800a1de:	4420      	add	r0, r4
 800a1e0:	f002 f9eb 	bl	800c5ba <memset>

    CTR_CRYPT( y, y, 16 );
 800a1e4:	ab0b      	add	r3, sp, #44	; 0x2c
 800a1e6:	9300      	str	r3, [sp, #0]
 800a1e8:	9802      	ldr	r0, [sp, #8]
 800a1ea:	4621      	mov	r1, r4
 800a1ec:	464b      	mov	r3, r9
 800a1ee:	2210      	movs	r2, #16
 800a1f0:	f000 fc9a 	bl	800ab28 <mbedtls_cipher_update>
 800a1f4:	4680      	mov	r8, r0
 800a1f6:	2800      	cmp	r0, #0
 800a1f8:	f040 8110 	bne.w	800a41c <ccm_auth_crypt.constprop.0+0x588>
 800a1fc:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800a1fe:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a200:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800a202:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a204:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800a206:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    memcpy( tag, y, tag_len );
 800a208:	9a27      	ldr	r2, [sp, #156]	; 0x9c
     * Authentication: reset counter and crypt/mask internal tag
     */
    for( i = 0; i < q; i++ )
        ctr[15-i] = 0;

    CTR_CRYPT( y, y, 16 );
 800a20a:	4046      	eors	r6, r0
 800a20c:	405d      	eors	r5, r3
 800a20e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a210:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a212:	9611      	str	r6, [sp, #68]	; 0x44
 800a214:	4043      	eors	r3, r0
    memcpy( tag, y, tag_len );
 800a216:	a910      	add	r1, sp, #64	; 0x40
     * Authentication: reset counter and crypt/mask internal tag
     */
    for( i = 0; i < q; i++ )
        ctr[15-i] = 0;

    CTR_CRYPT( y, y, 16 );
 800a218:	407c      	eors	r4, r7
    memcpy( tag, y, tag_len );
 800a21a:	9826      	ldr	r0, [sp, #152]	; 0x98
     * Authentication: reset counter and crypt/mask internal tag
     */
    for( i = 0; i < q; i++ )
        ctr[15-i] = 0;

    CTR_CRYPT( y, y, 16 );
 800a21c:	9410      	str	r4, [sp, #64]	; 0x40
 800a21e:	9512      	str	r5, [sp, #72]	; 0x48
 800a220:	9313      	str	r3, [sp, #76]	; 0x4c
    memcpy( tag, y, tag_len );
 800a222:	f002 f9bf 	bl	800c5a4 <memcpy>

    return( 0 );
 800a226:	4640      	mov	r0, r8
}
 800a228:	b019      	add	sp, #100	; 0x64
 800a22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy( b + 1, iv, iv_len );

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
        b[15-i] = (unsigned char)( len_left & 0xFF );

    if( len_left > 0 )
 800a22e:	2b00      	cmp	r3, #0
 800a230:	f43f ae8f 	beq.w	8009f52 <ccm_auth_crypt.constprop.0+0xbe>
     * 'length' checked later (when writing it to the first block)
     *
     * Also, loosen the requirements to enable support for CCM* (IEEE 802.15.4).
     */
    if( tag_len == 2 || tag_len > 16 || tag_len % 2 != 0 )
        return( MBEDTLS_ERR_CCM_BAD_INPUT );
 800a234:	f06f 000c 	mvn.w	r0, #12

    CTR_CRYPT( y, y, 16 );
    memcpy( tag, y, tag_len );

    return( 0 );
}
 800a238:	b019      	add	sp, #100	; 0x64
 800a23a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

        memset( b, 0, 16 );
        b[0] = (unsigned char)( ( add_len >> 8 ) & 0xFF );
        b[1] = (unsigned char)( ( add_len      ) & 0xFF );

        use_len = len_left < 16 - 2 ? len_left : 16 - 2;
 800a23e:	2c0e      	cmp	r4, #14
 800a240:	46a1      	mov	r9, r4
 800a242:	bf28      	it	cs
 800a244:	f04f 090e 	movcs.w	r9, #14
        size_t use_len;
        len_left = add_len;
        src = add;

        memset( b, 0, 16 );
        b[0] = (unsigned char)( ( add_len >> 8 ) & 0xFF );
 800a248:	ea4f 2e14 	mov.w	lr, r4, lsr #8
        b[1] = (unsigned char)( ( add_len      ) & 0xFF );

        use_len = len_left < 16 - 2 ? len_left : 16 - 2;
        memcpy( b + 2, src, use_len );
 800a24c:	464a      	mov	r2, r9
 800a24e:	9922      	ldr	r1, [sp, #136]	; 0x88
    {
        size_t use_len;
        len_left = add_len;
        src = add;

        memset( b, 0, 16 );
 800a250:	930c      	str	r3, [sp, #48]	; 0x30
        b[0] = (unsigned char)( ( add_len >> 8 ) & 0xFF );
        b[1] = (unsigned char)( ( add_len      ) & 0xFF );

        use_len = len_left < 16 - 2 ? len_left : 16 - 2;
        memcpy( b + 2, src, use_len );
 800a252:	f10d 0032 	add.w	r0, sp, #50	; 0x32
    {
        size_t use_len;
        len_left = add_len;
        src = add;

        memset( b, 0, 16 );
 800a256:	930d      	str	r3, [sp, #52]	; 0x34
 800a258:	930e      	str	r3, [sp, #56]	; 0x38
 800a25a:	930f      	str	r3, [sp, #60]	; 0x3c
        b[0] = (unsigned char)( ( add_len >> 8 ) & 0xFF );
 800a25c:	f88d e030 	strb.w	lr, [sp, #48]	; 0x30
        b[1] = (unsigned char)( ( add_len      ) & 0xFF );
 800a260:	f88d 4031 	strb.w	r4, [sp, #49]	; 0x31

        use_len = len_left < 16 - 2 ? len_left : 16 - 2;
        memcpy( b + 2, src, use_len );
 800a264:	f002 f99e 	bl	800c5a4 <memcpy>
        len_left -= use_len;
        src += use_len;

        UPDATE_CBC_MAC;
 800a268:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a26a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a26c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a26e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a270:	4043      	eors	r3, r0
 800a272:	ad0b      	add	r5, sp, #44	; 0x2c
 800a274:	404a      	eors	r2, r1
 800a276:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800a278:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a27a:	9500      	str	r5, [sp, #0]
 800a27c:	9310      	str	r3, [sp, #64]	; 0x40
 800a27e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a280:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a282:	9211      	str	r2, [sp, #68]	; 0x44
 800a284:	ea80 0e01 	eor.w	lr, r0, r1
 800a288:	406b      	eors	r3, r5
 800a28a:	a910      	add	r1, sp, #64	; 0x40
 800a28c:	9312      	str	r3, [sp, #72]	; 0x48
 800a28e:	9802      	ldr	r0, [sp, #8]
 800a290:	f8cd e04c 	str.w	lr, [sp, #76]	; 0x4c
 800a294:	2210      	movs	r2, #16
 800a296:	460b      	mov	r3, r1
 800a298:	f000 fc46 	bl	800ab28 <mbedtls_cipher_update>
 800a29c:	2800      	cmp	r0, #0
 800a29e:	d1c3      	bne.n	800a228 <ccm_auth_crypt.constprop.0+0x394>

        while( len_left > 0 )
 800a2a0:	ebb4 0309 	subs.w	r3, r4, r9
 800a2a4:	461d      	mov	r5, r3
 800a2a6:	f43f ae6b 	beq.w	8009f80 <ccm_auth_crypt.constprop.0+0xec>
        b[1] = (unsigned char)( ( add_len      ) & 0xFF );

        use_len = len_left < 16 - 2 ? len_left : 16 - 2;
        memcpy( b + 2, src, use_len );
        len_left -= use_len;
        src += use_len;
 800a2aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a2ac:	9708      	str	r7, [sp, #32]
 800a2ae:	aa0d      	add	r2, sp, #52	; 0x34
 800a2b0:	444b      	add	r3, r9
 800a2b2:	9203      	str	r2, [sp, #12]
 800a2b4:	a90f      	add	r1, sp, #60	; 0x3c
 800a2b6:	aa0e      	add	r2, sp, #56	; 0x38
 800a2b8:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800a2bc:	9625      	str	r6, [sp, #148]	; 0x94

        while( len_left > 0 )
        {
            use_len = len_left > 16 ? 16 : len_left;

            memset( b, 0, 16 );
 800a2be:	4604      	mov	r4, r0
 800a2c0:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800a2c4:	461f      	mov	r7, r3
 800a2c6:	f8cd b090 	str.w	fp, [sp, #144]	; 0x90
 800a2ca:	462e      	mov	r6, r5
 800a2cc:	4690      	mov	r8, r2
 800a2ce:	468a      	mov	sl, r1
 800a2d0:	e002      	b.n	800a2d8 <ccm_auth_crypt.constprop.0+0x444>
        len_left -= use_len;
        src += use_len;

        UPDATE_CBC_MAC;

        while( len_left > 0 )
 800a2d2:	1b76      	subs	r6, r6, r5
 800a2d4:	f000 809b 	beq.w	800a40e <ccm_auth_crypt.constprop.0+0x57a>
        {
            use_len = len_left > 16 ? 16 : len_left;
 800a2d8:	2e10      	cmp	r6, #16

            memset( b, 0, 16 );
 800a2da:	9b03      	ldr	r3, [sp, #12]
 800a2dc:	f8c9 4000 	str.w	r4, [r9]

        UPDATE_CBC_MAC;

        while( len_left > 0 )
        {
            use_len = len_left > 16 ? 16 : len_left;
 800a2e0:	4635      	mov	r5, r6
 800a2e2:	bf28      	it	cs
 800a2e4:	2510      	movcs	r5, #16

            memset( b, 0, 16 );
 800a2e6:	601c      	str	r4, [r3, #0]
            memcpy( b, src, use_len );
 800a2e8:	4639      	mov	r1, r7
 800a2ea:	462a      	mov	r2, r5

        while( len_left > 0 )
        {
            use_len = len_left > 16 ? 16 : len_left;

            memset( b, 0, 16 );
 800a2ec:	f8c8 4000 	str.w	r4, [r8]
            memcpy( b, src, use_len );
 800a2f0:	4648      	mov	r0, r9

        while( len_left > 0 )
        {
            use_len = len_left > 16 ? 16 : len_left;

            memset( b, 0, 16 );
 800a2f2:	f8ca 4000 	str.w	r4, [sl]
            memcpy( b, src, use_len );
 800a2f6:	f002 f955 	bl	800c5a4 <memcpy>
            UPDATE_CBC_MAC;
 800a2fa:	f89d e032 	ldrb.w	lr, [sp, #50]	; 0x32
 800a2fe:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 800a302:	f89d b030 	ldrb.w	fp, [sp, #48]	; 0x30
 800a306:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
 800a30a:	f89d c031 	ldrb.w	ip, [sp, #49]	; 0x31
 800a30e:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 800a312:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 800a316:	ea8e 0303 	eor.w	r3, lr, r3
 800a31a:	f89d e043 	ldrb.w	lr, [sp, #67]	; 0x43
 800a31e:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
 800a322:	ea8b 0101 	eor.w	r1, fp, r1
 800a326:	ea8c 0202 	eor.w	r2, ip, r2
 800a32a:	ea80 000e 	eor.w	r0, r0, lr
 800a32e:	f89d c034 	ldrb.w	ip, [sp, #52]	; 0x34
 800a332:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
 800a336:	f89d e035 	ldrb.w	lr, [sp, #53]	; 0x35
 800a33a:	f89d 1044 	ldrb.w	r1, [sp, #68]	; 0x44
 800a33e:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
 800a342:	f89d 2045 	ldrb.w	r2, [sp, #69]	; 0x45
 800a346:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
 800a34a:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 800a34e:	ea8c 0c01 	eor.w	ip, ip, r1
 800a352:	ea8e 0e02 	eor.w	lr, lr, r2
 800a356:	f89d 1036 	ldrb.w	r1, [sp, #54]	; 0x36
 800a35a:	f89d 2046 	ldrb.w	r2, [sp, #70]	; 0x46
 800a35e:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
 800a362:	f88d c044 	strb.w	ip, [sp, #68]	; 0x44
 800a366:	4051      	eors	r1, r2
 800a368:	f89d 2047 	ldrb.w	r2, [sp, #71]	; 0x47
 800a36c:	f89d c039 	ldrb.w	ip, [sp, #57]	; 0x39
 800a370:	f88d e045 	strb.w	lr, [sp, #69]	; 0x45
 800a374:	405a      	eors	r2, r3
 800a376:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
 800a37a:	f89d e03a 	ldrb.w	lr, [sp, #58]	; 0x3a
 800a37e:	f88d 1046 	strb.w	r1, [sp, #70]	; 0x46
 800a382:	4058      	eors	r0, r3
 800a384:	f89d 104a 	ldrb.w	r1, [sp, #74]	; 0x4a
 800a388:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
 800a38c:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 800a390:	ea8c 0303 	eor.w	r3, ip, r3
 800a394:	ea8e 0e01 	eor.w	lr, lr, r1
 800a398:	f88d 0048 	strb.w	r0, [sp, #72]	; 0x48
 800a39c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
 800a3a0:	f88d e04a 	strb.w	lr, [sp, #74]	; 0x4a
 800a3a4:	f89d c03b 	ldrb.w	ip, [sp, #59]	; 0x3b
 800a3a8:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
 800a3ac:	f89d b04c 	ldrb.w	fp, [sp, #76]	; 0x4c
 800a3b0:	f89d e03d 	ldrb.w	lr, [sp, #61]	; 0x3d
 800a3b4:	f89d 204d 	ldrb.w	r2, [sp, #77]	; 0x4d
 800a3b8:	f89d 103c 	ldrb.w	r1, [sp, #60]	; 0x3c
 800a3bc:	ab0b      	add	r3, sp, #44	; 0x2c
 800a3be:	ea8c 0000 	eor.w	r0, ip, r0
 800a3c2:	9300      	str	r3, [sp, #0]
 800a3c4:	f89d c03e 	ldrb.w	ip, [sp, #62]	; 0x3e
 800a3c8:	f89d 304e 	ldrb.w	r3, [sp, #78]	; 0x4e
 800a3cc:	f88d 004b 	strb.w	r0, [sp, #75]	; 0x4b
 800a3d0:	ea8e 0202 	eor.w	r2, lr, r2
 800a3d4:	f89d 004f 	ldrb.w	r0, [sp, #79]	; 0x4f
 800a3d8:	f89d e03f 	ldrb.w	lr, [sp, #63]	; 0x3f
 800a3dc:	f88d 204d 	strb.w	r2, [sp, #77]	; 0x4d
 800a3e0:	ea81 010b 	eor.w	r1, r1, fp
 800a3e4:	ea8c 0303 	eor.w	r3, ip, r3
 800a3e8:	f88d 104c 	strb.w	r1, [sp, #76]	; 0x4c
 800a3ec:	a910      	add	r1, sp, #64	; 0x40
 800a3ee:	ea8e 0e00 	eor.w	lr, lr, r0
 800a3f2:	f88d 304e 	strb.w	r3, [sp, #78]	; 0x4e
 800a3f6:	9802      	ldr	r0, [sp, #8]
 800a3f8:	f88d e04f 	strb.w	lr, [sp, #79]	; 0x4f
 800a3fc:	2210      	movs	r2, #16
 800a3fe:	460b      	mov	r3, r1
 800a400:	f000 fb92 	bl	800ab28 <mbedtls_cipher_update>

            len_left -= use_len;
            src += use_len;
 800a404:	442f      	add	r7, r5
        {
            use_len = len_left > 16 ? 16 : len_left;

            memset( b, 0, 16 );
            memcpy( b, src, use_len );
            UPDATE_CBC_MAC;
 800a406:	2800      	cmp	r0, #0
 800a408:	f43f af63 	beq.w	800a2d2 <ccm_auth_crypt.constprop.0+0x43e>
 800a40c:	e70c      	b.n	800a228 <ccm_auth_crypt.constprop.0+0x394>
 800a40e:	9f08      	ldr	r7, [sp, #32]
 800a410:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800a414:	f8dd b090 	ldr.w	fp, [sp, #144]	; 0x90
 800a418:	9e25      	ldr	r6, [sp, #148]	; 0x94
 800a41a:	e5b3      	b.n	8009f84 <ccm_auth_crypt.constprop.0+0xf0>
     * Authentication: reset counter and crypt/mask internal tag
     */
    for( i = 0; i < q; i++ )
        ctr[15-i] = 0;

    CTR_CRYPT( y, y, 16 );
 800a41c:	4640      	mov	r0, r8
 800a41e:	e703      	b.n	800a228 <ccm_auth_crypt.constprop.0+0x394>

0800a420 <ccm_auth_crypt.constprop.1>:
        dst[i] = src[i] ^ b[i];

/*
 * Authenticated encryption or decryption
 */
static int ccm_auth_crypt( mbedtls_ccm_context *ctx, int mode, size_t length,
 800a420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a424:	b099      	sub	sp, #100	; 0x64
 800a426:	9305      	str	r3, [sp, #20]
     * Additional requirement: a < 2^16 - 2^8 to simplify the code.
     * 'length' checked later (when writing it to the first block)
     *
     * Also, loosen the requirements to enable support for CCM* (IEEE 802.15.4).
     */
    if( tag_len == 2 || tag_len > 16 || tag_len % 2 != 0 )
 800a428:	9b27      	ldr	r3, [sp, #156]	; 0x9c
        dst[i] = src[i] ^ b[i];

/*
 * Authenticated encryption or decryption
 */
static int ccm_auth_crypt( mbedtls_ccm_context *ctx, int mode, size_t length,
 800a42a:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 800a42c:	9e24      	ldr	r6, [sp, #144]	; 0x90
 800a42e:	9003      	str	r0, [sp, #12]
     * Additional requirement: a < 2^16 - 2^8 to simplify the code.
     * 'length' checked later (when writing it to the first block)
     *
     * Also, loosen the requirements to enable support for CCM* (IEEE 802.15.4).
     */
    if( tag_len == 2 || tag_len > 16 || tag_len % 2 != 0 )
 800a430:	2b02      	cmp	r3, #2
        dst[i] = src[i] ^ b[i];

/*
 * Authenticated encryption or decryption
 */
static int ccm_auth_crypt( mbedtls_ccm_context *ctx, int mode, size_t length,
 800a432:	9204      	str	r2, [sp, #16]
     * Additional requirement: a < 2^16 - 2^8 to simplify the code.
     * 'length' checked later (when writing it to the first block)
     *
     * Also, loosen the requirements to enable support for CCM* (IEEE 802.15.4).
     */
    if( tag_len == 2 || tag_len > 16 || tag_len % 2 != 0 )
 800a434:	f000 81b6 	beq.w	800a7a4 <ccm_auth_crypt.constprop.1+0x384>
 800a438:	2b10      	cmp	r3, #16
 800a43a:	f200 81b3 	bhi.w	800a7a4 <ccm_auth_crypt.constprop.1+0x384>
 800a43e:	f013 0901 	ands.w	r9, r3, #1
 800a442:	f040 81af 	bne.w	800a7a4 <ccm_auth_crypt.constprop.1+0x384>
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    /* Also implies q is within bounds */
    if( iv_len < 7 || iv_len > 13 )
 800a446:	9d05      	ldr	r5, [sp, #20]
 800a448:	1feb      	subs	r3, r5, #7
 800a44a:	2b06      	cmp	r3, #6
 800a44c:	f200 81aa 	bhi.w	800a7a4 <ccm_auth_crypt.constprop.1+0x384>
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    if( add_len > 0xFF00 )
 800a450:	f5b4 4f7f 	cmp.w	r4, #65280	; 0xff00
 800a454:	f200 81a6 	bhi.w	800a7a4 <ccm_auth_crypt.constprop.1+0x384>
     * 5 .. 3   (t - 2) / 2
     * 2 .. 0   q - 1
     */
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
 800a458:	9b27      	ldr	r3, [sp, #156]	; 0x9c
     * 6        add present?
     * 5 .. 3   (t - 2) / 2
     * 2 .. 0   q - 1
     */
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
 800a45a:	2c00      	cmp	r4, #0
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
 800a45c:	f1a3 0202 	sub.w	r2, r3, #2
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    if( add_len > 0xFF00 )
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    q = 16 - 1 - (unsigned char) iv_len;
 800a460:	b2ef      	uxtb	r7, r5
     * 6        add present?
     * 5 .. 3   (t - 2) / 2
     * 2 .. 0   q - 1
     */
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
 800a462:	bf14      	ite	ne
 800a464:	2340      	movne	r3, #64	; 0x40
 800a466:	2300      	moveq	r3, #0
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;
 800a468:	f1c7 000e 	rsb	r0, r7, #14
     * 5 .. 3   (t - 2) / 2
     * 2 .. 0   q - 1
     */
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
 800a46c:	0852      	lsrs	r2, r2, #1
    b[0] |= q - 1;
 800a46e:	9007      	str	r0, [sp, #28]
     * 5 .. 3   (t - 2) / 2
     * 2 .. 0   q - 1
     */
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
 800a470:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
    b[0] |= q - 1;
 800a474:	b2c0      	uxtb	r0, r0
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    if( add_len > 0xFF00 )
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    q = 16 - 1 - (unsigned char) iv_len;
 800a476:	f1c7 070f 	rsb	r7, r7, #15
 800a47a:	4688      	mov	r8, r1
     * 2 .. 0   q - 1
     */
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;
 800a47c:	4303      	orrs	r3, r0
 800a47e:	9006      	str	r0, [sp, #24]

    memcpy( b + 1, iv, iv_len );
 800a480:	9904      	ldr	r1, [sp, #16]
     * 2 .. 0   q - 1
     */
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;
 800a482:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30

    memcpy( b + 1, iv, iv_len );
 800a486:	f10d 0031 	add.w	r0, sp, #49	; 0x31
 800a48a:	462a      	mov	r2, r5
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    if( add_len > 0xFF00 )
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    q = 16 - 1 - (unsigned char) iv_len;
 800a48c:	b2ff      	uxtb	r7, r7
    b[0] = 0;
    b[0] |= ( add_len > 0 ) << 6;
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;

    memcpy( b + 1, iv, iv_len );
 800a48e:	f002 f889 	bl	800c5a4 <memcpy>

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
 800a492:	ea4f 2318 	mov.w	r3, r8, lsr #8
 800a496:	2f02      	cmp	r7, #2
        b[15-i] = (unsigned char)( len_left & 0xFF );
 800a498:	f88d 303e 	strb.w	r3, [sp, #62]	; 0x3e
 800a49c:	f88d 803f 	strb.w	r8, [sp, #63]	; 0x3f
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;

    memcpy( b + 1, iv, iv_len );

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
 800a4a0:	ea4f 4318 	mov.w	r3, r8, lsr #16
 800a4a4:	f000 817b 	beq.w	800a79e <ccm_auth_crypt.constprop.1+0x37e>
 800a4a8:	2f03      	cmp	r7, #3
        b[15-i] = (unsigned char)( len_left & 0xFF );
 800a4aa:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;

    memcpy( b + 1, iv, iv_len );

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
 800a4ae:	ea4f 6318 	mov.w	r3, r8, lsr #24
 800a4b2:	f000 8174 	beq.w	800a79e <ccm_auth_crypt.constprop.1+0x37e>
 800a4b6:	2f04      	cmp	r7, #4
        b[15-i] = (unsigned char)( len_left & 0xFF );
 800a4b8:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;

    memcpy( b + 1, iv, iv_len );

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
 800a4bc:	d00d      	beq.n	800a4da <ccm_auth_crypt.constprop.1+0xba>
 800a4be:	2f05      	cmp	r7, #5
        b[15-i] = (unsigned char)( len_left & 0xFF );
 800a4c0:	f88d 903b 	strb.w	r9, [sp, #59]	; 0x3b
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;

    memcpy( b + 1, iv, iv_len );

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
 800a4c4:	d009      	beq.n	800a4da <ccm_auth_crypt.constprop.1+0xba>
 800a4c6:	2f06      	cmp	r7, #6
        b[15-i] = (unsigned char)( len_left & 0xFF );
 800a4c8:	f88d 903a 	strb.w	r9, [sp, #58]	; 0x3a
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;

    memcpy( b + 1, iv, iv_len );

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
 800a4cc:	d005      	beq.n	800a4da <ccm_auth_crypt.constprop.1+0xba>
 800a4ce:	2f08      	cmp	r7, #8
        b[15-i] = (unsigned char)( len_left & 0xFF );
 800a4d0:	f88d 9039 	strb.w	r9, [sp, #57]	; 0x39
    b[0] |= ( ( tag_len - 2 ) / 2 ) << 3;
    b[0] |= q - 1;

    memcpy( b + 1, iv, iv_len );

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
 800a4d4:	d101      	bne.n	800a4da <ccm_auth_crypt.constprop.1+0xba>
        b[15-i] = (unsigned char)( len_left & 0xFF );
 800a4d6:	f88d 9038 	strb.w	r9, [sp, #56]	; 0x38
        return( MBEDTLS_ERR_CCM_BAD_INPUT );


    /* Start CBC-MAC with first block */
    memset( y, 0, 16 );
    UPDATE_CBC_MAC;
 800a4da:	aa0b      	add	r2, sp, #44	; 0x2c
 800a4dc:	9200      	str	r2, [sp, #0]
 800a4de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a4e0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a4e2:	9211      	str	r2, [sp, #68]	; 0x44
 800a4e4:	a910      	add	r1, sp, #64	; 0x40
 800a4e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a4e8:	9010      	str	r0, [sp, #64]	; 0x40
 800a4ea:	460b      	mov	r3, r1
 800a4ec:	9212      	str	r2, [sp, #72]	; 0x48
 800a4ee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a4f0:	9803      	ldr	r0, [sp, #12]
 800a4f2:	9513      	str	r5, [sp, #76]	; 0x4c
 800a4f4:	2210      	movs	r2, #16
 800a4f6:	f000 fb17 	bl	800ab28 <mbedtls_cipher_update>
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	2800      	cmp	r0, #0
 800a4fe:	f040 814b 	bne.w	800a798 <ccm_auth_crypt.constprop.1+0x378>

    /*
     * If there is additional data, update CBC-MAC with
     * add_len, add, 0 (padding to a block boundary)
     */
    if( add_len > 0 )
 800a502:	2c00      	cmp	r4, #0
 800a504:	f040 8153 	bne.w	800a7ae <ccm_auth_crypt.constprop.1+0x38e>
 800a508:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
     *
     * With flags as (bits):
     * 7 .. 3   0
     * 2 .. 0   q - 1
     */
    ctr[0] = q - 1;
 800a50c:	ab18      	add	r3, sp, #96	; 0x60
 800a50e:	f89d 2018 	ldrb.w	r2, [sp, #24]
    memcpy( ctr + 1, iv, iv_len );
 800a512:	9d05      	ldr	r5, [sp, #20]
     *
     * With flags as (bits):
     * 7 .. 3   0
     * 2 .. 0   q - 1
     */
    ctr[0] = q - 1;
 800a514:	f803 2d10 	strb.w	r2, [r3, #-16]!
    memcpy( ctr + 1, iv, iv_len );
 800a518:	9904      	ldr	r1, [sp, #16]
     *
     * With flags as (bits):
     * 7 .. 3   0
     * 2 .. 0   q - 1
     */
    ctr[0] = q - 1;
 800a51a:	9304      	str	r3, [sp, #16]
    memcpy( ctr + 1, iv, iv_len );
 800a51c:	462a      	mov	r2, r5
 800a51e:	f10d 0051 	add.w	r0, sp, #81	; 0x51
     *
     * With flags as (bits):
     * 7 .. 3   0
     * 2 .. 0   q - 1
     */
    ctr[0] = q - 1;
 800a522:	461c      	mov	r4, r3
    memcpy( ctr + 1, iv, iv_len );
 800a524:	f002 f83e 	bl	800c5a4 <memcpy>
    memset( ctr + 1 + iv_len, 0, q );
 800a528:	4628      	mov	r0, r5
 800a52a:	3001      	adds	r0, #1
 800a52c:	4420      	add	r0, r4
 800a52e:	2100      	movs	r1, #0
 800a530:	463a      	mov	r2, r7
 800a532:	f002 f842 	bl	800c5ba <memset>
    ctr[15] = 1;
 800a536:	2301      	movs	r3, #1
 800a538:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
     */
    len_left = length;
    src = input;
    dst = output;

    while( len_left > 0 )
 800a53c:	f1b8 0f00 	cmp.w	r8, #0
 800a540:	f000 80fe 	beq.w	800a740 <ccm_auth_crypt.constprop.1+0x320>
            memset( b, 0, 16 );
            memcpy( b, src, use_len );
            UPDATE_CBC_MAC;
        }

        CTR_CRYPT( dst, src, use_len );
 800a544:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800a546:	f04f 0900 	mov.w	r9, #0
 800a54a:	ab0b      	add	r3, sp, #44	; 0x2c
 800a54c:	9300      	str	r3, [sp, #0]
 800a54e:	9803      	ldr	r0, [sp, #12]
 800a550:	9904      	ldr	r1, [sp, #16]
 800a552:	2210      	movs	r2, #16
 800a554:	4653      	mov	r3, sl
 800a556:	f000 fae7 	bl	800ab28 <mbedtls_cipher_update>
    src = input;
    dst = output;

    while( len_left > 0 )
    {
        size_t use_len = len_left > 16 ? 16 : len_left;
 800a55a:	4644      	mov	r4, r8
 800a55c:	2c10      	cmp	r4, #16
 800a55e:	bf28      	it	cs
 800a560:	2410      	movcs	r4, #16
            memset( b, 0, 16 );
            memcpy( b, src, use_len );
            UPDATE_CBC_MAC;
        }

        CTR_CRYPT( dst, src, use_len );
 800a562:	2800      	cmp	r0, #0
 800a564:	f040 8118 	bne.w	800a798 <ccm_auth_crypt.constprop.1+0x378>
 800a568:	4603      	mov	r3, r0
 800a56a:	aa18      	add	r2, sp, #96	; 0x60
 800a56c:	18d1      	adds	r1, r2, r3
 800a56e:	5c32      	ldrb	r2, [r6, r0]
 800a570:	f811 1c30 	ldrb.w	r1, [r1, #-48]
 800a574:	3301      	adds	r3, #1
 800a576:	b2db      	uxtb	r3, r3
 800a578:	404a      	eors	r2, r1
 800a57a:	429c      	cmp	r4, r3
 800a57c:	542a      	strb	r2, [r5, r0]
 800a57e:	4618      	mov	r0, r3
 800a580:	d8f3      	bhi.n	800a56a <ccm_auth_crypt.constprop.1+0x14a>

        if( mode == CCM_DECRYPT )
        {
            memset( b, 0, 16 );
            memcpy( b, dst, use_len );
 800a582:	4629      	mov	r1, r5
 800a584:	4622      	mov	r2, r4
 800a586:	4650      	mov	r0, sl

        CTR_CRYPT( dst, src, use_len );

        if( mode == CCM_DECRYPT )
        {
            memset( b, 0, 16 );
 800a588:	f8ca 9000 	str.w	r9, [sl]
 800a58c:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
 800a590:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a594:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
            memcpy( b, dst, use_len );
 800a598:	f002 f804 	bl	800c5a4 <memcpy>
            UPDATE_CBC_MAC;
 800a59c:	f89d e032 	ldrb.w	lr, [sp, #50]	; 0x32
 800a5a0:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 800a5a4:	f89d b030 	ldrb.w	fp, [sp, #48]	; 0x30
 800a5a8:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
 800a5ac:	f89d c031 	ldrb.w	ip, [sp, #49]	; 0x31
 800a5b0:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 800a5b4:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 800a5b8:	ea8e 0303 	eor.w	r3, lr, r3
 800a5bc:	f89d e043 	ldrb.w	lr, [sp, #67]	; 0x43
 800a5c0:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
 800a5c4:	ea8b 0101 	eor.w	r1, fp, r1
 800a5c8:	ea8c 0202 	eor.w	r2, ip, r2
 800a5cc:	ea80 000e 	eor.w	r0, r0, lr
 800a5d0:	f89d c034 	ldrb.w	ip, [sp, #52]	; 0x34
 800a5d4:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
 800a5d8:	f89d e035 	ldrb.w	lr, [sp, #53]	; 0x35
 800a5dc:	f89d 1044 	ldrb.w	r1, [sp, #68]	; 0x44
 800a5e0:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
 800a5e4:	f89d 2045 	ldrb.w	r2, [sp, #69]	; 0x45
 800a5e8:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
 800a5ec:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 800a5f0:	ea8c 0c01 	eor.w	ip, ip, r1
 800a5f4:	ea8e 0e02 	eor.w	lr, lr, r2
 800a5f8:	f89d 1036 	ldrb.w	r1, [sp, #54]	; 0x36
 800a5fc:	f89d 2046 	ldrb.w	r2, [sp, #70]	; 0x46
 800a600:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
 800a604:	f88d c044 	strb.w	ip, [sp, #68]	; 0x44
 800a608:	4051      	eors	r1, r2
 800a60a:	f89d 2047 	ldrb.w	r2, [sp, #71]	; 0x47
 800a60e:	f89d c039 	ldrb.w	ip, [sp, #57]	; 0x39
 800a612:	f88d e045 	strb.w	lr, [sp, #69]	; 0x45
 800a616:	405a      	eors	r2, r3
 800a618:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
 800a61c:	f89d e03a 	ldrb.w	lr, [sp, #58]	; 0x3a
 800a620:	f88d 1046 	strb.w	r1, [sp, #70]	; 0x46
 800a624:	4058      	eors	r0, r3
 800a626:	f89d 104a 	ldrb.w	r1, [sp, #74]	; 0x4a
 800a62a:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
 800a62e:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 800a632:	ea8c 0303 	eor.w	r3, ip, r3
 800a636:	ea8e 0e01 	eor.w	lr, lr, r1
 800a63a:	f88d 0048 	strb.w	r0, [sp, #72]	; 0x48
 800a63e:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
 800a642:	f88d e04a 	strb.w	lr, [sp, #74]	; 0x4a
 800a646:	f89d c03b 	ldrb.w	ip, [sp, #59]	; 0x3b
 800a64a:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
 800a64e:	f89d b04c 	ldrb.w	fp, [sp, #76]	; 0x4c
 800a652:	f89d e03d 	ldrb.w	lr, [sp, #61]	; 0x3d
 800a656:	f89d 204d 	ldrb.w	r2, [sp, #77]	; 0x4d
 800a65a:	f89d 103c 	ldrb.w	r1, [sp, #60]	; 0x3c
 800a65e:	ab0b      	add	r3, sp, #44	; 0x2c
 800a660:	ea8c 0000 	eor.w	r0, ip, r0
 800a664:	9300      	str	r3, [sp, #0]
 800a666:	f89d c03e 	ldrb.w	ip, [sp, #62]	; 0x3e
 800a66a:	f89d 304e 	ldrb.w	r3, [sp, #78]	; 0x4e
 800a66e:	f88d 004b 	strb.w	r0, [sp, #75]	; 0x4b
 800a672:	ea8e 0202 	eor.w	r2, lr, r2
 800a676:	f89d 004f 	ldrb.w	r0, [sp, #79]	; 0x4f
 800a67a:	f89d e03f 	ldrb.w	lr, [sp, #63]	; 0x3f
 800a67e:	f88d 204d 	strb.w	r2, [sp, #77]	; 0x4d
 800a682:	ea81 010b 	eor.w	r1, r1, fp
 800a686:	ea8c 0303 	eor.w	r3, ip, r3
 800a68a:	f88d 104c 	strb.w	r1, [sp, #76]	; 0x4c
 800a68e:	a910      	add	r1, sp, #64	; 0x40
 800a690:	ea8e 0e00 	eor.w	lr, lr, r0
 800a694:	f88d 304e 	strb.w	r3, [sp, #78]	; 0x4e
 800a698:	9803      	ldr	r0, [sp, #12]
 800a69a:	f88d e04f 	strb.w	lr, [sp, #79]	; 0x4f
 800a69e:	2210      	movs	r2, #16
 800a6a0:	460b      	mov	r3, r1
 800a6a2:	f000 fa41 	bl	800ab28 <mbedtls_cipher_update>
 800a6a6:	2800      	cmp	r0, #0
 800a6a8:	d176      	bne.n	800a798 <ccm_auth_crypt.constprop.1+0x378>
        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
            if( ++ctr[15-i] != 0 )
 800a6aa:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800a6ae:	3301      	adds	r3, #1
 800a6b0:	b2db      	uxtb	r3, r3
            memset( b, 0, 16 );
            memcpy( b, dst, use_len );
            UPDATE_CBC_MAC;
        }

        dst += use_len;
 800a6b2:	4425      	add	r5, r4
        src += use_len;
 800a6b4:	4426      	add	r6, r4
        len_left -= use_len;
 800a6b6:	ebc4 0808 	rsb	r8, r4, r8
        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
            if( ++ctr[15-i] != 0 )
 800a6ba:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d13a      	bne.n	800a738 <ccm_auth_crypt.constprop.1+0x318>
 800a6c2:	f89d 305e 	ldrb.w	r3, [sp, #94]	; 0x5e
 800a6c6:	3301      	adds	r3, #1
 800a6c8:	b2db      	uxtb	r3, r3
 800a6ca:	f88d 305e 	strb.w	r3, [sp, #94]	; 0x5e
 800a6ce:	bb9b      	cbnz	r3, 800a738 <ccm_auth_crypt.constprop.1+0x318>

        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
 800a6d0:	2f02      	cmp	r7, #2
 800a6d2:	d031      	beq.n	800a738 <ccm_auth_crypt.constprop.1+0x318>
            if( ++ctr[15-i] != 0 )
 800a6d4:	f89d 305d 	ldrb.w	r3, [sp, #93]	; 0x5d
 800a6d8:	3301      	adds	r3, #1
 800a6da:	b2db      	uxtb	r3, r3
 800a6dc:	f88d 305d 	strb.w	r3, [sp, #93]	; 0x5d
 800a6e0:	bb53      	cbnz	r3, 800a738 <ccm_auth_crypt.constprop.1+0x318>

        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
 800a6e2:	2f03      	cmp	r7, #3
 800a6e4:	d028      	beq.n	800a738 <ccm_auth_crypt.constprop.1+0x318>
            if( ++ctr[15-i] != 0 )
 800a6e6:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 800a6ea:	3301      	adds	r3, #1
 800a6ec:	b2db      	uxtb	r3, r3
 800a6ee:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 800a6f2:	bb0b      	cbnz	r3, 800a738 <ccm_auth_crypt.constprop.1+0x318>

        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
 800a6f4:	2f04      	cmp	r7, #4
 800a6f6:	d01f      	beq.n	800a738 <ccm_auth_crypt.constprop.1+0x318>
            if( ++ctr[15-i] != 0 )
 800a6f8:	f89d 305b 	ldrb.w	r3, [sp, #91]	; 0x5b
 800a6fc:	3301      	adds	r3, #1
 800a6fe:	b2db      	uxtb	r3, r3
 800a700:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
 800a704:	b9c3      	cbnz	r3, 800a738 <ccm_auth_crypt.constprop.1+0x318>

        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
 800a706:	2f05      	cmp	r7, #5
 800a708:	d016      	beq.n	800a738 <ccm_auth_crypt.constprop.1+0x318>
            if( ++ctr[15-i] != 0 )
 800a70a:	f89d 305a 	ldrb.w	r3, [sp, #90]	; 0x5a
 800a70e:	3301      	adds	r3, #1
 800a710:	b2db      	uxtb	r3, r3
 800a712:	f88d 305a 	strb.w	r3, [sp, #90]	; 0x5a
 800a716:	b97b      	cbnz	r3, 800a738 <ccm_auth_crypt.constprop.1+0x318>

        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
 800a718:	2f06      	cmp	r7, #6
 800a71a:	d00d      	beq.n	800a738 <ccm_auth_crypt.constprop.1+0x318>
            if( ++ctr[15-i] != 0 )
 800a71c:	f89d 3059 	ldrb.w	r3, [sp, #89]	; 0x59
 800a720:	3301      	adds	r3, #1
 800a722:	b2db      	uxtb	r3, r3
 800a724:	f88d 3059 	strb.w	r3, [sp, #89]	; 0x59
 800a728:	b933      	cbnz	r3, 800a738 <ccm_auth_crypt.constprop.1+0x318>

        /*
         * Increment counter.
         * No need to check for overflow thanks to the length check above.
         */
        for( i = 0; i < q; i++ )
 800a72a:	2f08      	cmp	r7, #8
 800a72c:	d104      	bne.n	800a738 <ccm_auth_crypt.constprop.1+0x318>
            if( ++ctr[15-i] != 0 )
 800a72e:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 800a732:	3301      	adds	r3, #1
 800a734:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
     */
    len_left = length;
    src = input;
    dst = output;

    while( len_left > 0 )
 800a738:	f1b8 0f00 	cmp.w	r8, #0
 800a73c:	f47f af05 	bne.w	800a54a <ccm_auth_crypt.constprop.1+0x12a>

    /*
     * Authentication: reset counter and crypt/mask internal tag
     */
    for( i = 0; i < q; i++ )
        ctr[15-i] = 0;
 800a740:	f89d 201c 	ldrb.w	r2, [sp, #28]
 800a744:	9c04      	ldr	r4, [sp, #16]
 800a746:	f1c2 000f 	rsb	r0, r2, #15
 800a74a:	2100      	movs	r1, #0
 800a74c:	3201      	adds	r2, #1
 800a74e:	4420      	add	r0, r4
 800a750:	f001 ff33 	bl	800c5ba <memset>

    CTR_CRYPT( y, y, 16 );
 800a754:	ab0b      	add	r3, sp, #44	; 0x2c
 800a756:	9300      	str	r3, [sp, #0]
 800a758:	9803      	ldr	r0, [sp, #12]
 800a75a:	4621      	mov	r1, r4
 800a75c:	4653      	mov	r3, sl
 800a75e:	2210      	movs	r2, #16
 800a760:	f000 f9e2 	bl	800ab28 <mbedtls_cipher_update>
 800a764:	4680      	mov	r8, r0
 800a766:	2800      	cmp	r0, #0
 800a768:	f040 8107 	bne.w	800a97a <ccm_auth_crypt.constprop.1+0x55a>
 800a76c:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800a76e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a770:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800a772:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a774:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800a776:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    memcpy( tag, y, tag_len );
 800a778:	9a27      	ldr	r2, [sp, #156]	; 0x9c
     * Authentication: reset counter and crypt/mask internal tag
     */
    for( i = 0; i < q; i++ )
        ctr[15-i] = 0;

    CTR_CRYPT( y, y, 16 );
 800a77a:	4046      	eors	r6, r0
 800a77c:	405d      	eors	r5, r3
 800a77e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a780:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a782:	9611      	str	r6, [sp, #68]	; 0x44
 800a784:	4043      	eors	r3, r0
    memcpy( tag, y, tag_len );
 800a786:	a910      	add	r1, sp, #64	; 0x40
     * Authentication: reset counter and crypt/mask internal tag
     */
    for( i = 0; i < q; i++ )
        ctr[15-i] = 0;

    CTR_CRYPT( y, y, 16 );
 800a788:	407c      	eors	r4, r7
    memcpy( tag, y, tag_len );
 800a78a:	9826      	ldr	r0, [sp, #152]	; 0x98
     * Authentication: reset counter and crypt/mask internal tag
     */
    for( i = 0; i < q; i++ )
        ctr[15-i] = 0;

    CTR_CRYPT( y, y, 16 );
 800a78c:	9410      	str	r4, [sp, #64]	; 0x40
 800a78e:	9512      	str	r5, [sp, #72]	; 0x48
 800a790:	9313      	str	r3, [sp, #76]	; 0x4c
    memcpy( tag, y, tag_len );
 800a792:	f001 ff07 	bl	800c5a4 <memcpy>

    return( 0 );
 800a796:	4640      	mov	r0, r8
}
 800a798:	b019      	add	sp, #100	; 0x64
 800a79a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy( b + 1, iv, iv_len );

    for( i = 0, len_left = length; i < q; i++, len_left >>= 8 )
        b[15-i] = (unsigned char)( len_left & 0xFF );

    if( len_left > 0 )
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	f43f ae9b 	beq.w	800a4da <ccm_auth_crypt.constprop.1+0xba>
     * 'length' checked later (when writing it to the first block)
     *
     * Also, loosen the requirements to enable support for CCM* (IEEE 802.15.4).
     */
    if( tag_len == 2 || tag_len > 16 || tag_len % 2 != 0 )
        return( MBEDTLS_ERR_CCM_BAD_INPUT );
 800a7a4:	f06f 000c 	mvn.w	r0, #12

    CTR_CRYPT( y, y, 16 );
    memcpy( tag, y, tag_len );

    return( 0 );
}
 800a7a8:	b019      	add	sp, #100	; 0x64
 800a7aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

        memset( b, 0, 16 );
        b[0] = (unsigned char)( ( add_len >> 8 ) & 0xFF );
        b[1] = (unsigned char)( ( add_len      ) & 0xFF );

        use_len = len_left < 16 - 2 ? len_left : 16 - 2;
 800a7ae:	2c0e      	cmp	r4, #14
 800a7b0:	46a1      	mov	r9, r4
 800a7b2:	bf28      	it	cs
 800a7b4:	f04f 090e 	movcs.w	r9, #14
        size_t use_len;
        len_left = add_len;
        src = add;

        memset( b, 0, 16 );
        b[0] = (unsigned char)( ( add_len >> 8 ) & 0xFF );
 800a7b8:	ea4f 2e14 	mov.w	lr, r4, lsr #8
        b[1] = (unsigned char)( ( add_len      ) & 0xFF );

        use_len = len_left < 16 - 2 ? len_left : 16 - 2;
        memcpy( b + 2, src, use_len );
 800a7bc:	464a      	mov	r2, r9
 800a7be:	9922      	ldr	r1, [sp, #136]	; 0x88
    {
        size_t use_len;
        len_left = add_len;
        src = add;

        memset( b, 0, 16 );
 800a7c0:	930c      	str	r3, [sp, #48]	; 0x30
        b[0] = (unsigned char)( ( add_len >> 8 ) & 0xFF );
        b[1] = (unsigned char)( ( add_len      ) & 0xFF );

        use_len = len_left < 16 - 2 ? len_left : 16 - 2;
        memcpy( b + 2, src, use_len );
 800a7c2:	f10d 0032 	add.w	r0, sp, #50	; 0x32
    {
        size_t use_len;
        len_left = add_len;
        src = add;

        memset( b, 0, 16 );
 800a7c6:	930d      	str	r3, [sp, #52]	; 0x34
 800a7c8:	930e      	str	r3, [sp, #56]	; 0x38
 800a7ca:	930f      	str	r3, [sp, #60]	; 0x3c
        b[0] = (unsigned char)( ( add_len >> 8 ) & 0xFF );
 800a7cc:	f88d e030 	strb.w	lr, [sp, #48]	; 0x30
        b[1] = (unsigned char)( ( add_len      ) & 0xFF );
 800a7d0:	f88d 4031 	strb.w	r4, [sp, #49]	; 0x31

        use_len = len_left < 16 - 2 ? len_left : 16 - 2;
        memcpy( b + 2, src, use_len );
 800a7d4:	f001 fee6 	bl	800c5a4 <memcpy>
        len_left -= use_len;
        src += use_len;

        UPDATE_CBC_MAC;
 800a7d8:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a7da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7dc:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a7de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a7e0:	4043      	eors	r3, r0
 800a7e2:	ad0b      	add	r5, sp, #44	; 0x2c
 800a7e4:	404a      	eors	r2, r1
 800a7e6:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800a7e8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a7ea:	9500      	str	r5, [sp, #0]
 800a7ec:	9310      	str	r3, [sp, #64]	; 0x40
 800a7ee:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a7f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a7f2:	9211      	str	r2, [sp, #68]	; 0x44
 800a7f4:	ea80 0e01 	eor.w	lr, r0, r1
 800a7f8:	406b      	eors	r3, r5
 800a7fa:	a910      	add	r1, sp, #64	; 0x40
 800a7fc:	9312      	str	r3, [sp, #72]	; 0x48
 800a7fe:	9803      	ldr	r0, [sp, #12]
 800a800:	f8cd e04c 	str.w	lr, [sp, #76]	; 0x4c
 800a804:	2210      	movs	r2, #16
 800a806:	460b      	mov	r3, r1
 800a808:	f000 f98e 	bl	800ab28 <mbedtls_cipher_update>
 800a80c:	2800      	cmp	r0, #0
 800a80e:	d1c3      	bne.n	800a798 <ccm_auth_crypt.constprop.1+0x378>

        while( len_left > 0 )
 800a810:	ebb4 0309 	subs.w	r3, r4, r9
 800a814:	461a      	mov	r2, r3
 800a816:	f43f ae77 	beq.w	800a508 <ccm_auth_crypt.constprop.1+0xe8>
        b[1] = (unsigned char)( ( add_len      ) & 0xFF );

        use_len = len_left < 16 - 2 ? len_left : 16 - 2;
        memcpy( b + 2, src, use_len );
        len_left -= use_len;
        src += use_len;
 800a81a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a81c:	9708      	str	r7, [sp, #32]
 800a81e:	444b      	add	r3, r9
 800a820:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800a824:	9624      	str	r6, [sp, #144]	; 0x90

        while( len_left > 0 )
        {
            use_len = len_left > 16 ? 16 : len_left;

            memset( b, 0, 16 );
 800a826:	4683      	mov	fp, r0
 800a828:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
 800a82c:	461f      	mov	r7, r3
 800a82e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a832:	4616      	mov	r6, r2
 800a834:	e002      	b.n	800a83c <ccm_auth_crypt.constprop.1+0x41c>
        len_left -= use_len;
        src += use_len;

        UPDATE_CBC_MAC;

        while( len_left > 0 )
 800a836:	1b36      	subs	r6, r6, r4
 800a838:	f000 809a 	beq.w	800a970 <ccm_auth_crypt.constprop.1+0x550>
        {
            use_len = len_left > 16 ? 16 : len_left;
 800a83c:	2e10      	cmp	r6, #16
 800a83e:	4634      	mov	r4, r6
 800a840:	bf28      	it	cs
 800a842:	2410      	movcs	r4, #16

            memset( b, 0, 16 );
            memcpy( b, src, use_len );
 800a844:	4639      	mov	r1, r7
 800a846:	4622      	mov	r2, r4
 800a848:	4650      	mov	r0, sl

        while( len_left > 0 )
        {
            use_len = len_left > 16 ? 16 : len_left;

            memset( b, 0, 16 );
 800a84a:	f8ca b000 	str.w	fp, [sl]
 800a84e:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 800a852:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800a856:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
            memcpy( b, src, use_len );
 800a85a:	f001 fea3 	bl	800c5a4 <memcpy>
            UPDATE_CBC_MAC;
 800a85e:	f89d e032 	ldrb.w	lr, [sp, #50]	; 0x32
 800a862:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 800a866:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
 800a86a:	f89d c031 	ldrb.w	ip, [sp, #49]	; 0x31
 800a86e:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 800a872:	f89d 9030 	ldrb.w	r9, [sp, #48]	; 0x30
 800a876:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 800a87a:	ea8e 0303 	eor.w	r3, lr, r3
 800a87e:	f89d e043 	ldrb.w	lr, [sp, #67]	; 0x43
 800a882:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
 800a886:	ea8c 0202 	eor.w	r2, ip, r2
 800a88a:	ea89 0101 	eor.w	r1, r9, r1
 800a88e:	ea80 000e 	eor.w	r0, r0, lr
 800a892:	f89d c034 	ldrb.w	ip, [sp, #52]	; 0x34
 800a896:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
 800a89a:	f89d e035 	ldrb.w	lr, [sp, #53]	; 0x35
 800a89e:	f89d 1044 	ldrb.w	r1, [sp, #68]	; 0x44
 800a8a2:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
 800a8a6:	f89d 2045 	ldrb.w	r2, [sp, #69]	; 0x45
 800a8aa:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
 800a8ae:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 800a8b2:	ea8c 0c01 	eor.w	ip, ip, r1
 800a8b6:	ea8e 0e02 	eor.w	lr, lr, r2
 800a8ba:	f89d 1036 	ldrb.w	r1, [sp, #54]	; 0x36
 800a8be:	f89d 2046 	ldrb.w	r2, [sp, #70]	; 0x46
 800a8c2:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
 800a8c6:	f88d c044 	strb.w	ip, [sp, #68]	; 0x44
 800a8ca:	4051      	eors	r1, r2
 800a8cc:	f89d 2047 	ldrb.w	r2, [sp, #71]	; 0x47
 800a8d0:	f89d c039 	ldrb.w	ip, [sp, #57]	; 0x39
 800a8d4:	f88d e045 	strb.w	lr, [sp, #69]	; 0x45
 800a8d8:	405a      	eors	r2, r3
 800a8da:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
 800a8de:	f89d e03a 	ldrb.w	lr, [sp, #58]	; 0x3a
 800a8e2:	f88d 1046 	strb.w	r1, [sp, #70]	; 0x46
 800a8e6:	4058      	eors	r0, r3
 800a8e8:	f89d 104a 	ldrb.w	r1, [sp, #74]	; 0x4a
 800a8ec:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
 800a8f0:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 800a8f4:	ea8c 0303 	eor.w	r3, ip, r3
 800a8f8:	ea8e 0e01 	eor.w	lr, lr, r1
 800a8fc:	f88d 0048 	strb.w	r0, [sp, #72]	; 0x48
 800a900:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
 800a904:	f88d e04a 	strb.w	lr, [sp, #74]	; 0x4a
 800a908:	f89d c03b 	ldrb.w	ip, [sp, #59]	; 0x3b
 800a90c:	f89d 304c 	ldrb.w	r3, [sp, #76]	; 0x4c
 800a910:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
 800a914:	f89d 103c 	ldrb.w	r1, [sp, #60]	; 0x3c
 800a918:	f89d e03d 	ldrb.w	lr, [sp, #61]	; 0x3d
 800a91c:	f89d 204d 	ldrb.w	r2, [sp, #77]	; 0x4d
 800a920:	ea8c 0000 	eor.w	r0, ip, r0
 800a924:	4059      	eors	r1, r3
 800a926:	f89d c03e 	ldrb.w	ip, [sp, #62]	; 0x3e
 800a92a:	f89d 304e 	ldrb.w	r3, [sp, #78]	; 0x4e
 800a92e:	f88d 004b 	strb.w	r0, [sp, #75]	; 0x4b
 800a932:	ea8e 0202 	eor.w	r2, lr, r2
 800a936:	f89d 004f 	ldrb.w	r0, [sp, #79]	; 0x4f
 800a93a:	f89d e03f 	ldrb.w	lr, [sp, #63]	; 0x3f
 800a93e:	f88d 104c 	strb.w	r1, [sp, #76]	; 0x4c
 800a942:	ea8c 0303 	eor.w	r3, ip, r3
 800a946:	a910      	add	r1, sp, #64	; 0x40
 800a948:	ad0b      	add	r5, sp, #44	; 0x2c
 800a94a:	ea8e 0e00 	eor.w	lr, lr, r0
 800a94e:	f88d 204d 	strb.w	r2, [sp, #77]	; 0x4d
 800a952:	f88d 304e 	strb.w	r3, [sp, #78]	; 0x4e
 800a956:	9500      	str	r5, [sp, #0]
 800a958:	4640      	mov	r0, r8
 800a95a:	2210      	movs	r2, #16
 800a95c:	460b      	mov	r3, r1
 800a95e:	f88d e04f 	strb.w	lr, [sp, #79]	; 0x4f
 800a962:	f000 f8e1 	bl	800ab28 <mbedtls_cipher_update>

            len_left -= use_len;
            src += use_len;
 800a966:	4427      	add	r7, r4
        {
            use_len = len_left > 16 ? 16 : len_left;

            memset( b, 0, 16 );
            memcpy( b, src, use_len );
            UPDATE_CBC_MAC;
 800a968:	2800      	cmp	r0, #0
 800a96a:	f43f af64 	beq.w	800a836 <ccm_auth_crypt.constprop.1+0x416>
 800a96e:	e713      	b.n	800a798 <ccm_auth_crypt.constprop.1+0x378>
 800a970:	9f08      	ldr	r7, [sp, #32]
 800a972:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800a976:	9e24      	ldr	r6, [sp, #144]	; 0x90
 800a978:	e5c8      	b.n	800a50c <ccm_auth_crypt.constprop.1+0xec>
     * Authentication: reset counter and crypt/mask internal tag
     */
    for( i = 0; i < q; i++ )
        ctr[15-i] = 0;

    CTR_CRYPT( y, y, 16 );
 800a97a:	4640      	mov	r0, r8
 800a97c:	e70c      	b.n	800a798 <ccm_auth_crypt.constprop.1+0x378>
 800a97e:	bf00      	nop

0800a980 <mbedtls_ccm_init>:
 * Initialize context
 */
void mbedtls_ccm_init( mbedtls_ccm_context *ctx )
{
    CCM_VALIDATE( ctx != NULL );
    memset( ctx, 0, sizeof( mbedtls_ccm_context ) );
 800a980:	2100      	movs	r1, #0
 800a982:	2238      	movs	r2, #56	; 0x38
 800a984:	f001 be19 	b.w	800c5ba <memset>

0800a988 <mbedtls_ccm_setkey>:

int mbedtls_ccm_setkey( mbedtls_ccm_context *ctx,
                        mbedtls_cipher_id_t cipher,
                        const unsigned char *key,
                        unsigned int keybits )
{
 800a988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a98c:	4605      	mov	r5, r0
 800a98e:	4617      	mov	r7, r2
    const mbedtls_cipher_info_t *cipher_info;

    CCM_VALIDATE_RET( ctx != NULL );
    CCM_VALIDATE_RET( key != NULL );

    cipher_info = mbedtls_cipher_info_from_values( cipher, keybits, MBEDTLS_MODE_ECB );
 800a990:	4608      	mov	r0, r1
 800a992:	2201      	movs	r2, #1
 800a994:	4619      	mov	r1, r3

int mbedtls_ccm_setkey( mbedtls_ccm_context *ctx,
                        mbedtls_cipher_id_t cipher,
                        const unsigned char *key,
                        unsigned int keybits )
{
 800a996:	461e      	mov	r6, r3
    const mbedtls_cipher_info_t *cipher_info;

    CCM_VALIDATE_RET( ctx != NULL );
    CCM_VALIDATE_RET( key != NULL );

    cipher_info = mbedtls_cipher_info_from_values( cipher, keybits, MBEDTLS_MODE_ECB );
 800a998:	f000 f866 	bl	800aa68 <mbedtls_cipher_info_from_values>
    if( cipher_info == NULL )
 800a99c:	4604      	mov	r4, r0
 800a99e:	b1a0      	cbz	r0, 800a9ca <mbedtls_ccm_setkey+0x42>
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    if( cipher_info->block_size != 16 )
 800a9a0:	6943      	ldr	r3, [r0, #20]
 800a9a2:	2b10      	cmp	r3, #16
 800a9a4:	d111      	bne.n	800a9ca <mbedtls_ccm_setkey+0x42>
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    mbedtls_cipher_free( &ctx->cipher_ctx );
 800a9a6:	4628      	mov	r0, r5
 800a9a8:	f000 f874 	bl	800aa94 <mbedtls_cipher_free>

    if( ( ret = mbedtls_cipher_setup( &ctx->cipher_ctx, cipher_info ) ) != 0 )
 800a9ac:	4628      	mov	r0, r5
 800a9ae:	4621      	mov	r1, r4
 800a9b0:	f000 f880 	bl	800aab4 <mbedtls_cipher_setup>
 800a9b4:	b108      	cbz	r0, 800a9ba <mbedtls_ccm_setkey+0x32>
    {
        return( ret );
    }

    return( 0 );
}
 800a9b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    mbedtls_cipher_free( &ctx->cipher_ctx );

    if( ( ret = mbedtls_cipher_setup( &ctx->cipher_ctx, cipher_info ) ) != 0 )
        return( ret );

    if( ( ret = mbedtls_cipher_setkey( &ctx->cipher_ctx, key, keybits,
 800a9ba:	4628      	mov	r0, r5
 800a9bc:	4639      	mov	r1, r7
 800a9be:	4632      	mov	r2, r6
 800a9c0:	2301      	movs	r3, #1
    {
        return( ret );
    }

    return( 0 );
}
 800a9c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    mbedtls_cipher_free( &ctx->cipher_ctx );

    if( ( ret = mbedtls_cipher_setup( &ctx->cipher_ctx, cipher_info ) ) != 0 )
        return( ret );

    if( ( ret = mbedtls_cipher_setkey( &ctx->cipher_ctx, key, keybits,
 800a9c6:	f000 b88d 	b.w	800aae4 <mbedtls_cipher_setkey>
    CCM_VALIDATE_RET( ctx != NULL );
    CCM_VALIDATE_RET( key != NULL );

    cipher_info = mbedtls_cipher_info_from_values( cipher, keybits, MBEDTLS_MODE_ECB );
    if( cipher_info == NULL )
        return( MBEDTLS_ERR_CCM_BAD_INPUT );
 800a9ca:	f06f 000c 	mvn.w	r0, #12
    {
        return( ret );
    }

    return( 0 );
}
 800a9ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9d2:	bf00      	nop

0800a9d4 <mbedtls_ccm_free>:
/*
 * Free context
 */
void mbedtls_ccm_free( mbedtls_ccm_context *ctx )
{
    if( ctx == NULL )
 800a9d4:	b148      	cbz	r0, 800a9ea <mbedtls_ccm_free+0x16>

/*
 * Free context
 */
void mbedtls_ccm_free( mbedtls_ccm_context *ctx )
{
 800a9d6:	b510      	push	{r4, lr}
 800a9d8:	4604      	mov	r4, r0
    if( ctx == NULL )
        return;
    mbedtls_cipher_free( &ctx->cipher_ctx );
 800a9da:	f000 f85b 	bl	800aa94 <mbedtls_cipher_free>
    mbedtls_platform_zeroize( ctx, sizeof( mbedtls_ccm_context ) );
 800a9de:	4620      	mov	r0, r4
 800a9e0:	2138      	movs	r1, #56	; 0x38
}
 800a9e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void mbedtls_ccm_free( mbedtls_ccm_context *ctx )
{
    if( ctx == NULL )
        return;
    mbedtls_cipher_free( &ctx->cipher_ctx );
    mbedtls_platform_zeroize( ctx, sizeof( mbedtls_ccm_context ) );
 800a9e6:	f000 baff 	b.w	800afe8 <mbedtls_platform_zeroize>
 800a9ea:	4770      	bx	lr

0800a9ec <mbedtls_ccm_encrypt_and_tag>:
int mbedtls_ccm_encrypt_and_tag( mbedtls_ccm_context *ctx, size_t length,
                         const unsigned char *iv, size_t iv_len,
                         const unsigned char *add, size_t add_len,
                         const unsigned char *input, unsigned char *output,
                         unsigned char *tag, size_t tag_len )
{
 800a9ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9ee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a9f0:	f8dd e018 	ldr.w	lr, [sp, #24]
    CCM_VALIDATE_RET( iv != NULL );
    CCM_VALIDATE_RET( add_len == 0 || add != NULL );
    CCM_VALIDATE_RET( length == 0 || input != NULL );
    CCM_VALIDATE_RET( length == 0 || output != NULL );
    CCM_VALIDATE_RET( tag_len == 0 || tag != NULL );
    if( tag_len == 0 )
 800a9f4:	b11c      	cbz	r4, 800a9fe <mbedtls_ccm_encrypt_and_tag+0x12>
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    return( mbedtls_ccm_star_encrypt_and_tag( ctx, length, iv, iv_len, add,
                add_len, input, output, tag, tag_len ) );
}
 800a9f6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    CCM_VALIDATE_RET( iv != NULL );
    CCM_VALIDATE_RET( add_len == 0 || add != NULL );
    CCM_VALIDATE_RET( length == 0 || input != NULL );
    CCM_VALIDATE_RET( length == 0 || output != NULL );
    CCM_VALIDATE_RET( tag_len == 0 || tag != NULL );
    return( ccm_auth_crypt( ctx, CCM_ENCRYPT, length, iv, iv_len,
 800a9fa:	f7ff ba4b 	b.w	8009e94 <ccm_auth_crypt.constprop.0>
    if( tag_len == 0 )
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    return( mbedtls_ccm_star_encrypt_and_tag( ctx, length, iv, iv_len, add,
                add_len, input, output, tag, tag_len ) );
}
 800a9fe:	f06f 000c 	mvn.w	r0, #12
 800aa02:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800aa04 <mbedtls_ccm_auth_decrypt>:
int mbedtls_ccm_auth_decrypt( mbedtls_ccm_context *ctx, size_t length,
                      const unsigned char *iv, size_t iv_len,
                      const unsigned char *add, size_t add_len,
                      const unsigned char *input, unsigned char *output,
                      const unsigned char *tag, size_t tag_len )
{
 800aa04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa08:	b08a      	sub	sp, #40	; 0x28
 800aa0a:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800aa0c:	9e14      	ldr	r6, [sp, #80]	; 0x50
    CCM_VALIDATE_RET( add_len == 0 || add != NULL );
    CCM_VALIDATE_RET( length == 0 || input != NULL );
    CCM_VALIDATE_RET( length == 0 || output != NULL );
    CCM_VALIDATE_RET( tag_len == 0 || tag != NULL );

    if( tag_len == 0 )
 800aa0e:	b30c      	cbz	r4, 800aa54 <mbedtls_ccm_auth_decrypt+0x50>
    CCM_VALIDATE_RET( add_len == 0 || add != NULL );
    CCM_VALIDATE_RET( length == 0 || input != NULL );
    CCM_VALIDATE_RET( length == 0 || output != NULL );
    CCM_VALIDATE_RET( tag_len == 0 || tag != NULL );

    if( ( ret = ccm_auth_crypt( ctx, CCM_DECRYPT, length,
 800aa10:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800aa12:	9500      	str	r5, [sp, #0]
 800aa14:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800aa16:	9501      	str	r5, [sp, #4]
 800aa18:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800aa1a:	9502      	str	r5, [sp, #8]
 800aa1c:	af06      	add	r7, sp, #24
 800aa1e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800aa20:	9503      	str	r5, [sp, #12]
 800aa22:	9405      	str	r4, [sp, #20]
 800aa24:	9704      	str	r7, [sp, #16]
 800aa26:	4688      	mov	r8, r1
 800aa28:	f7ff fcfa 	bl	800a420 <ccm_auth_crypt.constprop.1>
 800aa2c:	b978      	cbnz	r0, 800aa4e <mbedtls_ccm_auth_decrypt+0x4a>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	4602      	mov	r2, r0
        return( ret );
    }

    /* Check tag in "constant-time" */
    for( diff = 0, i = 0; i < tag_len; i++ )
        diff |= tag[i] ^ check_tag[i];
 800aa32:	a90a      	add	r1, sp, #40	; 0x28
 800aa34:	4419      	add	r1, r3
 800aa36:	5cb2      	ldrb	r2, [r6, r2]
 800aa38:	f811 1c10 	ldrb.w	r1, [r1, #-16]
    {
        return( ret );
    }

    /* Check tag in "constant-time" */
    for( diff = 0, i = 0; i < tag_len; i++ )
 800aa3c:	3301      	adds	r3, #1
 800aa3e:	b2db      	uxtb	r3, r3
        diff |= tag[i] ^ check_tag[i];
 800aa40:	404a      	eors	r2, r1
    {
        return( ret );
    }

    /* Check tag in "constant-time" */
    for( diff = 0, i = 0; i < tag_len; i++ )
 800aa42:	429c      	cmp	r4, r3
        diff |= tag[i] ^ check_tag[i];
 800aa44:	ea40 0002 	orr.w	r0, r0, r2
    {
        return( ret );
    }

    /* Check tag in "constant-time" */
    for( diff = 0, i = 0; i < tag_len; i++ )
 800aa48:	461a      	mov	r2, r3
 800aa4a:	d8f2      	bhi.n	800aa32 <mbedtls_ccm_auth_decrypt+0x2e>
        diff |= tag[i] ^ check_tag[i];

    if( diff != 0 )
 800aa4c:	b928      	cbnz	r0, 800aa5a <mbedtls_ccm_auth_decrypt+0x56>
    if( tag_len == 0 )
        return( MBEDTLS_ERR_CCM_BAD_INPUT );

    return( mbedtls_ccm_star_auth_decrypt( ctx, length, iv, iv_len, add,
                add_len, input, output, tag, tag_len ) );
}
 800aa4e:	b00a      	add	sp, #40	; 0x28
 800aa50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    CCM_VALIDATE_RET( length == 0 || input != NULL );
    CCM_VALIDATE_RET( length == 0 || output != NULL );
    CCM_VALIDATE_RET( tag_len == 0 || tag != NULL );

    if( tag_len == 0 )
        return( MBEDTLS_ERR_CCM_BAD_INPUT );
 800aa54:	f06f 000c 	mvn.w	r0, #12
 800aa58:	e7f9      	b.n	800aa4e <mbedtls_ccm_auth_decrypt+0x4a>
    for( diff = 0, i = 0; i < tag_len; i++ )
        diff |= tag[i] ^ check_tag[i];

    if( diff != 0 )
    {
        mbedtls_platform_zeroize( output, length );
 800aa5a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800aa5c:	4641      	mov	r1, r8
 800aa5e:	f000 fac3 	bl	800afe8 <mbedtls_platform_zeroize>
        return( MBEDTLS_ERR_CCM_AUTH_FAILED );
 800aa62:	f06f 000e 	mvn.w	r0, #14
 800aa66:	e7f2      	b.n	800aa4e <mbedtls_ccm_auth_decrypt+0x4a>

0800aa68 <mbedtls_cipher_info_from_values>:
}

const mbedtls_cipher_info_t *mbedtls_cipher_info_from_values( const mbedtls_cipher_id_t cipher_id,
                                              int key_bitlen,
                                              const mbedtls_cipher_mode_t mode )
{
 800aa68:	b430      	push	{r4, r5}
    const mbedtls_cipher_definition_t *def;

    for( def = mbedtls_cipher_definitions; def->info != NULL; def++ )
 800aa6a:	4c09      	ldr	r4, [pc, #36]	; (800aa90 <mbedtls_cipher_info_from_values+0x28>)
 800aa6c:	6863      	ldr	r3, [r4, #4]
 800aa6e:	b15b      	cbz	r3, 800aa88 <mbedtls_cipher_info_from_values+0x20>
        if( def->info->base->cipher == cipher_id &&
 800aa70:	699d      	ldr	r5, [r3, #24]
 800aa72:	782d      	ldrb	r5, [r5, #0]
 800aa74:	4285      	cmp	r5, r0
                                              int key_bitlen,
                                              const mbedtls_cipher_mode_t mode )
{
    const mbedtls_cipher_definition_t *def;

    for( def = mbedtls_cipher_definitions; def->info != NULL; def++ )
 800aa76:	f104 0408 	add.w	r4, r4, #8
        if( def->info->base->cipher == cipher_id &&
 800aa7a:	d1f7      	bne.n	800aa6c <mbedtls_cipher_info_from_values+0x4>
 800aa7c:	685d      	ldr	r5, [r3, #4]
 800aa7e:	428d      	cmp	r5, r1
 800aa80:	d1f4      	bne.n	800aa6c <mbedtls_cipher_info_from_values+0x4>
            def->info->key_bitlen == (unsigned) key_bitlen &&
 800aa82:	785d      	ldrb	r5, [r3, #1]
 800aa84:	4295      	cmp	r5, r2
 800aa86:	d1f1      	bne.n	800aa6c <mbedtls_cipher_info_from_values+0x4>
            def->info->mode == mode )
            return( def->info );

    return( NULL );
}
 800aa88:	4618      	mov	r0, r3
 800aa8a:	bc30      	pop	{r4, r5}
 800aa8c:	4770      	bx	lr
 800aa8e:	bf00      	nop
 800aa90:	0800cb24 	.word	0x0800cb24

0800aa94 <mbedtls_cipher_free>:
    memset( ctx, 0, sizeof( mbedtls_cipher_context_t ) );
}

void mbedtls_cipher_free( mbedtls_cipher_context_t *ctx )
{
    if( ctx == NULL )
 800aa94:	b168      	cbz	r0, 800aab2 <mbedtls_cipher_free+0x1e>
    CIPHER_VALIDATE( ctx != NULL );
    memset( ctx, 0, sizeof( mbedtls_cipher_context_t ) );
}

void mbedtls_cipher_free( mbedtls_cipher_context_t *ctx )
{
 800aa96:	b510      	push	{r4, lr}
 800aa98:	4604      	mov	r4, r0
                                 sizeof( mbedtls_cmac_context_t ) );
       mbedtls_free( ctx->cmac_ctx );
    }
#endif

    if( ctx->cipher_ctx )
 800aa9a:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800aa9c:	b118      	cbz	r0, 800aaa6 <mbedtls_cipher_free+0x12>
        ctx->cipher_info->base->ctx_free_func( ctx->cipher_ctx );
 800aa9e:	6823      	ldr	r3, [r4, #0]
 800aaa0:	699b      	ldr	r3, [r3, #24]
 800aaa2:	695b      	ldr	r3, [r3, #20]
 800aaa4:	4798      	blx	r3

    mbedtls_platform_zeroize( ctx, sizeof(mbedtls_cipher_context_t) );
 800aaa6:	4620      	mov	r0, r4
 800aaa8:	2138      	movs	r1, #56	; 0x38
}
 800aaaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
#endif

    if( ctx->cipher_ctx )
        ctx->cipher_info->base->ctx_free_func( ctx->cipher_ctx );

    mbedtls_platform_zeroize( ctx, sizeof(mbedtls_cipher_context_t) );
 800aaae:	f000 ba9b 	b.w	800afe8 <mbedtls_platform_zeroize>
 800aab2:	4770      	bx	lr

0800aab4 <mbedtls_cipher_setup>:
}

int mbedtls_cipher_setup( mbedtls_cipher_context_t *ctx, const mbedtls_cipher_info_t *cipher_info )
{
    CIPHER_VALIDATE_RET( ctx != NULL );
    if( cipher_info == NULL )
 800aab4:	b171      	cbz	r1, 800aad4 <mbedtls_cipher_setup+0x20>

    mbedtls_platform_zeroize( ctx, sizeof(mbedtls_cipher_context_t) );
}

int mbedtls_cipher_setup( mbedtls_cipher_context_t *ctx, const mbedtls_cipher_info_t *cipher_info )
{
 800aab6:	b538      	push	{r3, r4, r5, lr}
 800aab8:	460c      	mov	r4, r1
    CIPHER_VALIDATE_RET( ctx != NULL );
    if( cipher_info == NULL )
        return( MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA );

    memset( ctx, 0, sizeof( mbedtls_cipher_context_t ) );
 800aaba:	2238      	movs	r2, #56	; 0x38
 800aabc:	2100      	movs	r1, #0
 800aabe:	4605      	mov	r5, r0
 800aac0:	f001 fd7b 	bl	800c5ba <memset>

    if( NULL == ( ctx->cipher_ctx = cipher_info->base->ctx_alloc_func() ) )
 800aac4:	69a3      	ldr	r3, [r4, #24]
 800aac6:	691b      	ldr	r3, [r3, #16]
 800aac8:	4798      	blx	r3
 800aaca:	6368      	str	r0, [r5, #52]	; 0x34
 800aacc:	b120      	cbz	r0, 800aad8 <mbedtls_cipher_setup+0x24>
        return( MBEDTLS_ERR_CIPHER_ALLOC_FAILED );

    ctx->cipher_info = cipher_info;
 800aace:	602c      	str	r4, [r5, #0]
#else
    (void) mbedtls_cipher_set_padding_mode( ctx, MBEDTLS_PADDING_NONE );
#endif
#endif /* MBEDTLS_CIPHER_MODE_WITH_PADDING */

    return( 0 );
 800aad0:	2000      	movs	r0, #0
 800aad2:	bd38      	pop	{r3, r4, r5, pc}

int mbedtls_cipher_setup( mbedtls_cipher_context_t *ctx, const mbedtls_cipher_info_t *cipher_info )
{
    CIPHER_VALIDATE_RET( ctx != NULL );
    if( cipher_info == NULL )
        return( MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA );
 800aad4:	4801      	ldr	r0, [pc, #4]	; (800aadc <mbedtls_cipher_setup+0x28>)
    (void) mbedtls_cipher_set_padding_mode( ctx, MBEDTLS_PADDING_NONE );
#endif
#endif /* MBEDTLS_CIPHER_MODE_WITH_PADDING */

    return( 0 );
}
 800aad6:	4770      	bx	lr
        return( MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA );

    memset( ctx, 0, sizeof( mbedtls_cipher_context_t ) );

    if( NULL == ( ctx->cipher_ctx = cipher_info->base->ctx_alloc_func() ) )
        return( MBEDTLS_ERR_CIPHER_ALLOC_FAILED );
 800aad8:	4801      	ldr	r0, [pc, #4]	; (800aae0 <mbedtls_cipher_setup+0x2c>)
    (void) mbedtls_cipher_set_padding_mode( ctx, MBEDTLS_PADDING_NONE );
#endif
#endif /* MBEDTLS_CIPHER_MODE_WITH_PADDING */

    return( 0 );
}
 800aada:	bd38      	pop	{r3, r4, r5, pc}
 800aadc:	ffff9f00 	.word	0xffff9f00
 800aae0:	ffff9e80 	.word	0xffff9e80

0800aae4 <mbedtls_cipher_setkey>:

int mbedtls_cipher_setkey( mbedtls_cipher_context_t *ctx,
                           const unsigned char *key,
                           int key_bitlen,
                           const mbedtls_operation_t operation )
{
 800aae4:	b430      	push	{r4, r5}
    CIPHER_VALIDATE_RET( ctx != NULL );
    CIPHER_VALIDATE_RET( key != NULL );
    CIPHER_VALIDATE_RET( operation == MBEDTLS_ENCRYPT ||
                         operation == MBEDTLS_DECRYPT );
    if( ctx->cipher_info == NULL )
 800aae6:	6804      	ldr	r4, [r0, #0]
 800aae8:	b1c4      	cbz	r4, 800ab1c <mbedtls_cipher_setkey+0x38>
        return( MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA );

    if( ( ctx->cipher_info->flags & MBEDTLS_CIPHER_VARIABLE_KEY_LEN ) == 0 &&
 800aaea:	6925      	ldr	r5, [r4, #16]
 800aaec:	07ad      	lsls	r5, r5, #30
 800aaee:	d512      	bpl.n	800ab16 <mbedtls_cipher_setkey+0x32>
    ctx->operation = operation;

    /*
     * For OFB, CFB and CTR mode always use the encryption key schedule
     */
    if( MBEDTLS_ENCRYPT == operation ||
 800aaf0:	2b01      	cmp	r3, #1
        (int) ctx->cipher_info->key_bitlen != key_bitlen )
    {
        return( MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA );
    }

    ctx->key_bitlen = key_bitlen;
 800aaf2:	6042      	str	r2, [r0, #4]
    ctx->operation = operation;
 800aaf4:	7203      	strb	r3, [r0, #8]

    /*
     * For OFB, CFB and CTR mode always use the encryption key schedule
     */
    if( MBEDTLS_ENCRYPT == operation ||
 800aaf6:	d009      	beq.n	800ab0c <mbedtls_cipher_setkey+0x28>
 800aaf8:	7865      	ldrb	r5, [r4, #1]
 800aafa:	3d03      	subs	r5, #3
 800aafc:	2d02      	cmp	r5, #2
 800aafe:	d905      	bls.n	800ab0c <mbedtls_cipher_setkey+0x28>
    {
        return( ctx->cipher_info->base->setkey_enc_func( ctx->cipher_ctx, key,
                                                         ctx->key_bitlen ) );
    }

    if( MBEDTLS_DECRYPT == operation )
 800ab00:	b963      	cbnz	r3, 800ab1c <mbedtls_cipher_setkey+0x38>
        return( ctx->cipher_info->base->setkey_dec_func( ctx->cipher_ctx, key,
 800ab02:	69a3      	ldr	r3, [r4, #24]
 800ab04:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800ab06:	68db      	ldr	r3, [r3, #12]
                                                         ctx->key_bitlen ) );

    return( MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA );
}
 800ab08:	bc30      	pop	{r4, r5}
        return( ctx->cipher_info->base->setkey_enc_func( ctx->cipher_ctx, key,
                                                         ctx->key_bitlen ) );
    }

    if( MBEDTLS_DECRYPT == operation )
        return( ctx->cipher_info->base->setkey_dec_func( ctx->cipher_ctx, key,
 800ab0a:	4718      	bx	r3
    if( MBEDTLS_ENCRYPT == operation ||
        MBEDTLS_MODE_CFB == ctx->cipher_info->mode ||
        MBEDTLS_MODE_OFB == ctx->cipher_info->mode ||
        MBEDTLS_MODE_CTR == ctx->cipher_info->mode )
    {
        return( ctx->cipher_info->base->setkey_enc_func( ctx->cipher_ctx, key,
 800ab0c:	69a3      	ldr	r3, [r4, #24]
 800ab0e:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800ab10:	689b      	ldr	r3, [r3, #8]
    if( MBEDTLS_DECRYPT == operation )
        return( ctx->cipher_info->base->setkey_dec_func( ctx->cipher_ctx, key,
                                                         ctx->key_bitlen ) );

    return( MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA );
}
 800ab12:	bc30      	pop	{r4, r5}
    if( MBEDTLS_ENCRYPT == operation ||
        MBEDTLS_MODE_CFB == ctx->cipher_info->mode ||
        MBEDTLS_MODE_OFB == ctx->cipher_info->mode ||
        MBEDTLS_MODE_CTR == ctx->cipher_info->mode )
    {
        return( ctx->cipher_info->base->setkey_enc_func( ctx->cipher_ctx, key,
 800ab14:	4718      	bx	r3
    CIPHER_VALIDATE_RET( operation == MBEDTLS_ENCRYPT ||
                         operation == MBEDTLS_DECRYPT );
    if( ctx->cipher_info == NULL )
        return( MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA );

    if( ( ctx->cipher_info->flags & MBEDTLS_CIPHER_VARIABLE_KEY_LEN ) == 0 &&
 800ab16:	6865      	ldr	r5, [r4, #4]
 800ab18:	4295      	cmp	r5, r2
 800ab1a:	d0e9      	beq.n	800aaf0 <mbedtls_cipher_setkey+0xc>
    if( MBEDTLS_DECRYPT == operation )
        return( ctx->cipher_info->base->setkey_dec_func( ctx->cipher_ctx, key,
                                                         ctx->key_bitlen ) );

    return( MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA );
}
 800ab1c:	4801      	ldr	r0, [pc, #4]	; (800ab24 <mbedtls_cipher_setkey+0x40>)
 800ab1e:	bc30      	pop	{r4, r5}
 800ab20:	4770      	bx	lr
 800ab22:	bf00      	nop
 800ab24:	ffff9f00 	.word	0xffff9f00

0800ab28 <mbedtls_cipher_update>:
}
#endif /* MBEDTLS_GCM_C || MBEDTLS_CHACHAPOLY_C */

int mbedtls_cipher_update( mbedtls_cipher_context_t *ctx, const unsigned char *input,
                   size_t ilen, unsigned char *output, size_t *olen )
{
 800ab28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab2a:	460f      	mov	r7, r1

    CIPHER_VALIDATE_RET( ctx != NULL );
    CIPHER_VALIDATE_RET( ilen == 0 || input != NULL );
    CIPHER_VALIDATE_RET( output != NULL );
    CIPHER_VALIDATE_RET( olen != NULL );
    if( ctx->cipher_info == NULL )
 800ab2c:	6801      	ldr	r1, [r0, #0]
}
#endif /* MBEDTLS_GCM_C || MBEDTLS_CHACHAPOLY_C */

int mbedtls_cipher_update( mbedtls_cipher_context_t *ctx, const unsigned char *input,
                   size_t ilen, unsigned char *output, size_t *olen )
{
 800ab2e:	9d05      	ldr	r5, [sp, #20]
 800ab30:	4604      	mov	r4, r0

    CIPHER_VALIDATE_RET( ctx != NULL );
    CIPHER_VALIDATE_RET( ilen == 0 || input != NULL );
    CIPHER_VALIDATE_RET( output != NULL );
    CIPHER_VALIDATE_RET( olen != NULL );
    if( ctx->cipher_info == NULL )
 800ab32:	b181      	cbz	r1, 800ab56 <mbedtls_cipher_update+0x2e>
        return( MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA );

    *olen = 0;
    block_size = mbedtls_cipher_get_block_size( ctx );

    if( ctx->cipher_info->mode == MBEDTLS_MODE_ECB )
 800ab34:	784e      	ldrb	r6, [r1, #1]
    CIPHER_VALIDATE_RET( output != NULL );
    CIPHER_VALIDATE_RET( olen != NULL );
    if( ctx->cipher_info == NULL )
        return( MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA );

    *olen = 0;
 800ab36:	2000      	movs	r0, #0
 800ab38:	6028      	str	r0, [r5, #0]
    block_size = mbedtls_cipher_get_block_size( ctx );

    if( ctx->cipher_info->mode == MBEDTLS_MODE_ECB )
 800ab3a:	2e01      	cmp	r6, #1
{
    MBEDTLS_INTERNAL_VALIDATE_RET( ctx != NULL, 0 );
    if( ctx->cipher_info == NULL )
        return 0;

    return ctx->cipher_info->block_size;
 800ab3c:	6948      	ldr	r0, [r1, #20]
 800ab3e:	d00e      	beq.n	800ab5e <mbedtls_cipher_update+0x36>
        return( mbedtls_chachapoly_update( (mbedtls_chachapoly_context*) ctx->cipher_ctx,
                                           ilen, input, output ) );
    }
#endif

    if ( 0 == block_size )
 800ab40:	b1e0      	cbz	r0, 800ab7c <mbedtls_cipher_update+0x54>
    {
        return( MBEDTLS_ERR_CIPHER_INVALID_CONTEXT );
    }

    if( input == output &&
 800ab42:	429f      	cmp	r7, r3
 800ab44:	469e      	mov	lr, r3
 800ab46:	d108      	bne.n	800ab5a <mbedtls_cipher_update+0x32>
 800ab48:	69e3      	ldr	r3, [r4, #28]
 800ab4a:	b923      	cbnz	r3, 800ab56 <mbedtls_cipher_update+0x2e>
       ( ctx->unprocessed_len != 0 || ilen % block_size ) )
 800ab4c:	fbb2 f3f0 	udiv	r3, r2, r0
 800ab50:	fb00 2213 	mls	r2, r0, r3, r2
 800ab54:	b10a      	cbz	r2, 800ab5a <mbedtls_cipher_update+0x32>
    CIPHER_VALIDATE_RET( ctx != NULL );
    CIPHER_VALIDATE_RET( ilen == 0 || input != NULL );
    CIPHER_VALIDATE_RET( output != NULL );
    CIPHER_VALIDATE_RET( olen != NULL );
    if( ctx->cipher_info == NULL )
        return( MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA );
 800ab56:	480a      	ldr	r0, [pc, #40]	; (800ab80 <mbedtls_cipher_update+0x58>)
 800ab58:	bdf0      	pop	{r4, r5, r6, r7, pc}

        return( 0 );
    }
#endif /* MBEDTLS_CIPHER_MODE_STREAM */

    return( MBEDTLS_ERR_CIPHER_FEATURE_UNAVAILABLE );
 800ab5a:	480a      	ldr	r0, [pc, #40]	; (800ab84 <mbedtls_cipher_update+0x5c>)
}
 800ab5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    *olen = 0;
    block_size = mbedtls_cipher_get_block_size( ctx );

    if( ctx->cipher_info->mode == MBEDTLS_MODE_ECB )
    {
        if( ilen != block_size )
 800ab5e:	4282      	cmp	r2, r0
 800ab60:	d10a      	bne.n	800ab78 <mbedtls_cipher_update+0x50>
            return( MBEDTLS_ERR_CIPHER_FULL_BLOCK_EXPECTED );

        *olen = ilen;

        if( 0 != ( ret = ctx->cipher_info->base->ecb_func( ctx->cipher_ctx,
 800ab62:	6989      	ldr	r1, [r1, #24]
    if( ctx->cipher_info->mode == MBEDTLS_MODE_ECB )
    {
        if( ilen != block_size )
            return( MBEDTLS_ERR_CIPHER_FULL_BLOCK_EXPECTED );

        *olen = ilen;
 800ab64:	602a      	str	r2, [r5, #0]

        if( 0 != ( ret = ctx->cipher_info->base->ecb_func( ctx->cipher_ctx,
 800ab66:	684d      	ldr	r5, [r1, #4]
 800ab68:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800ab6a:	f994 1008 	ldrsb.w	r1, [r4, #8]
 800ab6e:	463a      	mov	r2, r7
 800ab70:	46ac      	mov	ip, r5
        return( 0 );
    }
#endif /* MBEDTLS_CIPHER_MODE_STREAM */

    return( MBEDTLS_ERR_CIPHER_FEATURE_UNAVAILABLE );
}
 800ab72:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        if( ilen != block_size )
            return( MBEDTLS_ERR_CIPHER_FULL_BLOCK_EXPECTED );

        *olen = ilen;

        if( 0 != ( ret = ctx->cipher_info->base->ecb_func( ctx->cipher_ctx,
 800ab76:	4760      	bx	ip
    block_size = mbedtls_cipher_get_block_size( ctx );

    if( ctx->cipher_info->mode == MBEDTLS_MODE_ECB )
    {
        if( ilen != block_size )
            return( MBEDTLS_ERR_CIPHER_FULL_BLOCK_EXPECTED );
 800ab78:	4803      	ldr	r0, [pc, #12]	; (800ab88 <mbedtls_cipher_update+0x60>)
 800ab7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    }
#endif

    if ( 0 == block_size )
    {
        return( MBEDTLS_ERR_CIPHER_INVALID_CONTEXT );
 800ab7c:	4803      	ldr	r0, [pc, #12]	; (800ab8c <mbedtls_cipher_update+0x64>)
 800ab7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab80:	ffff9f00 	.word	0xffff9f00
 800ab84:	ffff9f80 	.word	0xffff9f80
 800ab88:	ffff9d80 	.word	0xffff9d80
 800ab8c:	ffff9c80 	.word	0xffff9c80

0800ab90 <ccm_ctx_free>:

    return( ctx );
}

static void ccm_ctx_free( void *ctx )
{
 800ab90:	b510      	push	{r4, lr}
 800ab92:	4604      	mov	r4, r0
    mbedtls_ccm_free( ctx );
 800ab94:	f7ff ff1e 	bl	800a9d4 <mbedtls_ccm_free>
    mbedtls_free( ctx );
 800ab98:	4620      	mov	r0, r4
}
 800ab9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

static void ccm_ctx_free( void *ctx )
{
    mbedtls_ccm_free( ctx );
    mbedtls_free( ctx );
 800ab9e:	f001 bce9 	b.w	800c574 <free>
 800aba2:	bf00      	nop

0800aba4 <ccm_ctx_alloc>:
#endif /* MBEDTLS_GCM_C */

#if defined(MBEDTLS_CCM_C)
/* shared by all CCM ciphers */
static void *ccm_ctx_alloc( void )
{
 800aba4:	b510      	push	{r4, lr}
    void *ctx = mbedtls_calloc( 1, sizeof( mbedtls_ccm_context ) );
 800aba6:	2001      	movs	r0, #1
 800aba8:	2138      	movs	r1, #56	; 0x38
 800abaa:	f001 fcad 	bl	800c508 <calloc>

    if( ctx != NULL )
 800abae:	4604      	mov	r4, r0
 800abb0:	b108      	cbz	r0, 800abb6 <ccm_ctx_alloc+0x12>
        mbedtls_ccm_init( (mbedtls_ccm_context *) ctx );
 800abb2:	f7ff fee5 	bl	800a980 <mbedtls_ccm_init>

    return( ctx );
}
 800abb6:	4620      	mov	r0, r4
 800abb8:	bd10      	pop	{r4, pc}
 800abba:	bf00      	nop

0800abbc <ccm_aes_setkey_wrap>:
#endif /* MBEDTLS_GCM_C */

#if defined(MBEDTLS_CCM_C)
static int ccm_aes_setkey_wrap( void *ctx, const unsigned char *key,
                                unsigned int key_bitlen )
{
 800abbc:	4613      	mov	r3, r2
    return mbedtls_ccm_setkey( (mbedtls_ccm_context *) ctx, MBEDTLS_CIPHER_ID_AES,
 800abbe:	460a      	mov	r2, r1
 800abc0:	2102      	movs	r1, #2
 800abc2:	f7ff bee1 	b.w	800a988 <mbedtls_ccm_setkey>
 800abc6:	bf00      	nop

0800abc8 <aes_ctx_free>:

    return( aes );
}

static void aes_ctx_free( void *ctx )
{
 800abc8:	b510      	push	{r4, lr}
 800abca:	4604      	mov	r4, r0
    mbedtls_aes_free( (mbedtls_aes_context *) ctx );
 800abcc:	f7fe fa5e 	bl	800908c <mbedtls_aes_free>
    mbedtls_free( ctx );
 800abd0:	4620      	mov	r0, r4
}
 800abd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

static void aes_ctx_free( void *ctx )
{
    mbedtls_aes_free( (mbedtls_aes_context *) ctx );
    mbedtls_free( ctx );
 800abd6:	f001 bccd 	b.w	800c574 <free>
 800abda:	bf00      	nop

0800abdc <aes_ctx_alloc>:
{
    return mbedtls_aes_setkey_enc( (mbedtls_aes_context *) ctx, key, key_bitlen );
}

static void * aes_ctx_alloc( void )
{
 800abdc:	b510      	push	{r4, lr}
    mbedtls_aes_context *aes = mbedtls_calloc( 1, sizeof( mbedtls_aes_context ) );
 800abde:	2001      	movs	r0, #1
 800abe0:	f44f 718c 	mov.w	r1, #280	; 0x118
 800abe4:	f001 fc90 	bl	800c508 <calloc>

    if( aes == NULL )
 800abe8:	4604      	mov	r4, r0
 800abea:	b108      	cbz	r0, 800abf0 <aes_ctx_alloc+0x14>
        return( NULL );

    mbedtls_aes_init( aes );
 800abec:	f7fe fa48 	bl	8009080 <mbedtls_aes_init>

    return( aes );
}
 800abf0:	4620      	mov	r0, r4
 800abf2:	bd10      	pop	{r4, pc}

0800abf4 <aes_setkey_dec_wrap>:
#endif /* MBEDTLS_CIPHER_MODE_XTS */

static int aes_setkey_dec_wrap( void *ctx, const unsigned char *key,
                                unsigned int key_bitlen )
{
    return mbedtls_aes_setkey_dec( (mbedtls_aes_context *) ctx, key, key_bitlen );
 800abf4:	f7fe bb7a 	b.w	80092ec <mbedtls_aes_setkey_dec>

0800abf8 <aes_setkey_enc_wrap>:
}

static int aes_setkey_enc_wrap( void *ctx, const unsigned char *key,
                                unsigned int key_bitlen )
{
    return mbedtls_aes_setkey_enc( (mbedtls_aes_context *) ctx, key, key_bitlen );
 800abf8:	f7fe ba4e 	b.w	8009098 <mbedtls_aes_setkey_enc>

0800abfc <aes_crypt_ecb_wrap>:
#if defined(MBEDTLS_AES_C)

static int aes_crypt_ecb_wrap( void *ctx, mbedtls_operation_t operation,
        const unsigned char *input, unsigned char *output )
{
    return mbedtls_aes_crypt_ecb( (mbedtls_aes_context *) ctx, operation, input, output );
 800abfc:	f7ff b942 	b.w	8009e84 <mbedtls_aes_crypt_ecb>

0800ac00 <mbedtls_md_info_from_type>:
    return( NULL );
}

const mbedtls_md_info_t *mbedtls_md_info_from_type( mbedtls_md_type_t md_type )
{
    switch( md_type )
 800ac00:	2805      	cmp	r0, #5
 800ac02:	d005      	beq.n	800ac10 <mbedtls_md_info_from_type+0x10>
            return( &mbedtls_sha384_info );
        case MBEDTLS_MD_SHA512:
            return( &mbedtls_sha512_info );
#endif
        default:
            return( NULL );
 800ac04:	4b03      	ldr	r3, [pc, #12]	; (800ac14 <mbedtls_md_info_from_type+0x14>)
    return( NULL );
}

const mbedtls_md_info_t *mbedtls_md_info_from_type( mbedtls_md_type_t md_type )
{
    switch( md_type )
 800ac06:	2806      	cmp	r0, #6
            return( &mbedtls_sha384_info );
        case MBEDTLS_MD_SHA512:
            return( &mbedtls_sha512_info );
#endif
        default:
            return( NULL );
 800ac08:	bf0c      	ite	eq
 800ac0a:	4618      	moveq	r0, r3
 800ac0c:	2000      	movne	r0, #0
 800ac0e:	4770      	bx	lr
        case MBEDTLS_MD_SHA1:
            return( &mbedtls_sha1_info );
#endif
#if defined(MBEDTLS_SHA256_C)
        case MBEDTLS_MD_SHA224:
            return( &mbedtls_sha224_info );
 800ac10:	4801      	ldr	r0, [pc, #4]	; (800ac18 <mbedtls_md_info_from_type+0x18>)
            return( &mbedtls_sha512_info );
#endif
        default:
            return( NULL );
    }
}
 800ac12:	4770      	bx	lr
 800ac14:	0800cc88 	.word	0x0800cc88
 800ac18:	0800cc48 	.word	0x0800cc48

0800ac1c <mbedtls_md_init>:

void mbedtls_md_init( mbedtls_md_context_t *ctx )
{
    memset( ctx, 0, sizeof( mbedtls_md_context_t ) );
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	2200      	movs	r2, #0
 800ac20:	f803 2b01 	strb.w	r2, [r3], #1
 800ac24:	3301      	adds	r3, #1
 800ac26:	7042      	strb	r2, [r0, #1]
 800ac28:	f803 2b01 	strb.w	r2, [r3], #1
 800ac2c:	f803 2b01 	strb.w	r2, [r3], #1
 800ac30:	f803 2b01 	strb.w	r2, [r3], #1
 800ac34:	f803 2b01 	strb.w	r2, [r3], #1
 800ac38:	f803 2b01 	strb.w	r2, [r3], #1
 800ac3c:	f803 2b01 	strb.w	r2, [r3], #1
 800ac40:	f803 2b01 	strb.w	r2, [r3], #1
 800ac44:	f803 2b01 	strb.w	r2, [r3], #1
 800ac48:	f803 2b01 	strb.w	r2, [r3], #1
 800ac4c:	701a      	strb	r2, [r3, #0]
 800ac4e:	4770      	bx	lr

0800ac50 <mbedtls_md_free>:
}

void mbedtls_md_free( mbedtls_md_context_t *ctx )
{
    if( ctx == NULL || ctx->md_info == NULL )
 800ac50:	b1b8      	cbz	r0, 800ac82 <mbedtls_md_free+0x32>
 800ac52:	6803      	ldr	r3, [r0, #0]
 800ac54:	b1ab      	cbz	r3, 800ac82 <mbedtls_md_free+0x32>
{
    memset( ctx, 0, sizeof( mbedtls_md_context_t ) );
}

void mbedtls_md_free( mbedtls_md_context_t *ctx )
{
 800ac56:	b510      	push	{r4, lr}
 800ac58:	4604      	mov	r4, r0
    if( ctx == NULL || ctx->md_info == NULL )
        return;

    if( ctx->md_ctx != NULL )
 800ac5a:	6840      	ldr	r0, [r0, #4]
 800ac5c:	b108      	cbz	r0, 800ac62 <mbedtls_md_free+0x12>
        ctx->md_info->ctx_free_func( ctx->md_ctx );
 800ac5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac60:	4798      	blx	r3

    if( ctx->hmac_ctx != NULL )
 800ac62:	68a0      	ldr	r0, [r4, #8]
 800ac64:	b138      	cbz	r0, 800ac76 <mbedtls_md_free+0x26>
    {
        mbedtls_platform_zeroize( ctx->hmac_ctx,
                                  2 * ctx->md_info->block_size );
 800ac66:	6823      	ldr	r3, [r4, #0]
 800ac68:	68d9      	ldr	r1, [r3, #12]
    if( ctx->md_ctx != NULL )
        ctx->md_info->ctx_free_func( ctx->md_ctx );

    if( ctx->hmac_ctx != NULL )
    {
        mbedtls_platform_zeroize( ctx->hmac_ctx,
 800ac6a:	0049      	lsls	r1, r1, #1
 800ac6c:	f000 f9bc 	bl	800afe8 <mbedtls_platform_zeroize>
                                  2 * ctx->md_info->block_size );
        mbedtls_free( ctx->hmac_ctx );
 800ac70:	68a0      	ldr	r0, [r4, #8]
 800ac72:	f001 fc7f 	bl	800c574 <free>
    }

    mbedtls_platform_zeroize( ctx, sizeof( mbedtls_md_context_t ) );
 800ac76:	4620      	mov	r0, r4
 800ac78:	210c      	movs	r1, #12
}
 800ac7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        mbedtls_platform_zeroize( ctx->hmac_ctx,
                                  2 * ctx->md_info->block_size );
        mbedtls_free( ctx->hmac_ctx );
    }

    mbedtls_platform_zeroize( ctx, sizeof( mbedtls_md_context_t ) );
 800ac7e:	f000 b9b3 	b.w	800afe8 <mbedtls_platform_zeroize>
 800ac82:	4770      	bx	lr

0800ac84 <mbedtls_md_setup>:
}
#endif

int mbedtls_md_setup( mbedtls_md_context_t *ctx, const mbedtls_md_info_t *md_info, int hmac )
{
    if( md_info == NULL || ctx == NULL )
 800ac84:	b1c9      	cbz	r1, 800acba <mbedtls_md_setup+0x36>
 800ac86:	b1c0      	cbz	r0, 800acba <mbedtls_md_setup+0x36>
    return mbedtls_md_setup( ctx, md_info, 1 );
}
#endif

int mbedtls_md_setup( mbedtls_md_context_t *ctx, const mbedtls_md_info_t *md_info, int hmac )
{
 800ac88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if( md_info == NULL || ctx == NULL )
        return( MBEDTLS_ERR_MD_BAD_INPUT_DATA );

    if( ( ctx->md_ctx = md_info->ctx_alloc_func() ) == NULL )
 800ac8a:	6a0b      	ldr	r3, [r1, #32]
 800ac8c:	4605      	mov	r5, r0
 800ac8e:	460c      	mov	r4, r1
 800ac90:	4616      	mov	r6, r2
 800ac92:	4798      	blx	r3
 800ac94:	4607      	mov	r7, r0
 800ac96:	6068      	str	r0, [r5, #4]
 800ac98:	b188      	cbz	r0, 800acbe <mbedtls_md_setup+0x3a>
        return( MBEDTLS_ERR_MD_ALLOC_FAILED );

    if( hmac != 0 )
 800ac9a:	b916      	cbnz	r6, 800aca2 <mbedtls_md_setup+0x1e>
            md_info->ctx_free_func( ctx->md_ctx );
            return( MBEDTLS_ERR_MD_ALLOC_FAILED );
        }
    }

    ctx->md_info = md_info;
 800ac9c:	602c      	str	r4, [r5, #0]

    return( 0 );
 800ac9e:	2000      	movs	r0, #0
 800aca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if( ( ctx->md_ctx = md_info->ctx_alloc_func() ) == NULL )
        return( MBEDTLS_ERR_MD_ALLOC_FAILED );

    if( hmac != 0 )
    {
        ctx->hmac_ctx = mbedtls_calloc( 2, md_info->block_size );
 800aca2:	2002      	movs	r0, #2
 800aca4:	68e1      	ldr	r1, [r4, #12]
 800aca6:	f001 fc2f 	bl	800c508 <calloc>
 800acaa:	60a8      	str	r0, [r5, #8]
        if( ctx->hmac_ctx == NULL )
 800acac:	2800      	cmp	r0, #0
 800acae:	d1f5      	bne.n	800ac9c <mbedtls_md_setup+0x18>
        {
            md_info->ctx_free_func( ctx->md_ctx );
 800acb0:	4638      	mov	r0, r7
 800acb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800acb4:	4798      	blx	r3
            return( MBEDTLS_ERR_MD_ALLOC_FAILED );
 800acb6:	4803      	ldr	r0, [pc, #12]	; (800acc4 <mbedtls_md_setup+0x40>)
 800acb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
#endif

int mbedtls_md_setup( mbedtls_md_context_t *ctx, const mbedtls_md_info_t *md_info, int hmac )
{
    if( md_info == NULL || ctx == NULL )
        return( MBEDTLS_ERR_MD_BAD_INPUT_DATA );
 800acba:	4803      	ldr	r0, [pc, #12]	; (800acc8 <mbedtls_md_setup+0x44>)
 800acbc:	4770      	bx	lr

    if( ( ctx->md_ctx = md_info->ctx_alloc_func() ) == NULL )
        return( MBEDTLS_ERR_MD_ALLOC_FAILED );
 800acbe:	4801      	ldr	r0, [pc, #4]	; (800acc4 <mbedtls_md_setup+0x40>)
    }

    ctx->md_info = md_info;

    return( 0 );
}
 800acc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acc2:	bf00      	nop
 800acc4:	ffffae80 	.word	0xffffae80
 800acc8:	ffffaf00 	.word	0xffffaf00

0800accc <mbedtls_md_hmac_starts>:
    return( ret );
}
#endif /* MBEDTLS_FS_IO */

int mbedtls_md_hmac_starts( mbedtls_md_context_t *ctx, const unsigned char *key, size_t keylen )
{
 800accc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    int ret;
    unsigned char sum[MBEDTLS_MD_MAX_SIZE];
    unsigned char *ipad, *opad;
    size_t i;

    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
 800acd0:	4606      	mov	r6, r0
    return( ret );
}
#endif /* MBEDTLS_FS_IO */

int mbedtls_md_hmac_starts( mbedtls_md_context_t *ctx, const unsigned char *key, size_t keylen )
{
 800acd2:	b08d      	sub	sp, #52	; 0x34
    int ret;
    unsigned char sum[MBEDTLS_MD_MAX_SIZE];
    unsigned char *ipad, *opad;
    size_t i;

    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
 800acd4:	2800      	cmp	r0, #0
 800acd6:	f000 80ed 	beq.w	800aeb4 <mbedtls_md_hmac_starts+0x1e8>
 800acda:	6803      	ldr	r3, [r0, #0]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	f000 80e9 	beq.w	800aeb4 <mbedtls_md_hmac_starts+0x1e8>
 800ace2:	6885      	ldr	r5, [r0, #8]
 800ace4:	2d00      	cmp	r5, #0
 800ace6:	f000 80e5 	beq.w	800aeb4 <mbedtls_md_hmac_starts+0x1e8>
 800acea:	4617      	mov	r7, r2
        return( MBEDTLS_ERR_MD_BAD_INPUT_DATA );

    if( keylen > (size_t) ctx->md_info->block_size )
 800acec:	68da      	ldr	r2, [r3, #12]
 800acee:	42ba      	cmp	r2, r7
 800acf0:	460c      	mov	r4, r1
 800acf2:	f0c0 80a3 	bcc.w	800ae3c <mbedtls_md_hmac_starts+0x170>
 800acf6:	4691      	mov	r9, r2
 800acf8:	f10d 0810 	add.w	r8, sp, #16
    }

    ipad = (unsigned char *) ctx->hmac_ctx;
    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;

    memset( ipad, 0x36, ctx->md_info->block_size );
 800acfc:	2136      	movs	r1, #54	; 0x36
 800acfe:	464a      	mov	r2, r9
 800ad00:	4628      	mov	r0, r5
 800ad02:	f001 fc5a 	bl	800c5ba <memset>
    memset( opad, 0x5C, ctx->md_info->block_size );
 800ad06:	6832      	ldr	r2, [r6, #0]
        keylen = ctx->md_info->size;
        key = sum;
    }

    ipad = (unsigned char *) ctx->hmac_ctx;
    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;
 800ad08:	eb05 0309 	add.w	r3, r5, r9

    memset( ipad, 0x36, ctx->md_info->block_size );
    memset( opad, 0x5C, ctx->md_info->block_size );
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	68d2      	ldr	r2, [r2, #12]
 800ad10:	215c      	movs	r1, #92	; 0x5c
 800ad12:	f001 fc52 	bl	800c5ba <memset>
 800ad16:	4603      	mov	r3, r0

    for( i = 0; i < keylen; i++ )
 800ad18:	2f00      	cmp	r7, #0
 800ad1a:	f000 8081 	beq.w	800ae20 <mbedtls_md_hmac_starts+0x154>
 800ad1e:	1d29      	adds	r1, r5, #4
 800ad20:	1d20      	adds	r0, r4, #4
 800ad22:	428c      	cmp	r4, r1
 800ad24:	bf38      	it	cc
 800ad26:	4285      	cmpcc	r5, r0
 800ad28:	bf2c      	ite	cs
 800ad2a:	f04f 0e01 	movcs.w	lr, #1
 800ad2e:	f04f 0e00 	movcc.w	lr, #0
 800ad32:	428b      	cmp	r3, r1
 800ad34:	bf34      	ite	cc
 800ad36:	2100      	movcc	r1, #0
 800ad38:	2101      	movcs	r1, #1
 800ad3a:	f109 0204 	add.w	r2, r9, #4
 800ad3e:	2a00      	cmp	r2, #0
 800ad40:	bfd8      	it	le
 800ad42:	f041 0101 	orrle.w	r1, r1, #1
 800ad46:	442a      	add	r2, r5
 800ad48:	2f05      	cmp	r7, #5
 800ad4a:	bf94      	ite	ls
 800ad4c:	f04f 0e00 	movls.w	lr, #0
 800ad50:	f00e 0e01 	andhi.w	lr, lr, #1
 800ad54:	4283      	cmp	r3, r0
 800ad56:	bf38      	it	cc
 800ad58:	4294      	cmpcc	r4, r2
 800ad5a:	ea0e 0101 	and.w	r1, lr, r1
 800ad5e:	bf2c      	ite	cs
 800ad60:	2201      	movcs	r2, #1
 800ad62:	2200      	movcc	r2, #0
 800ad64:	4211      	tst	r1, r2
 800ad66:	f000 8092 	beq.w	800ae8e <mbedtls_md_hmac_starts+0x1c2>
 800ad6a:	ea45 0203 	orr.w	r2, r5, r3
 800ad6e:	4322      	orrs	r2, r4
 800ad70:	0792      	lsls	r2, r2, #30
 800ad72:	f040 808c 	bne.w	800ae8e <mbedtls_md_hmac_starts+0x1c2>
 800ad76:	1f3a      	subs	r2, r7, #4
 800ad78:	0892      	lsrs	r2, r2, #2
 800ad7a:	3201      	adds	r2, #1
 800ad7c:	f1a5 0904 	sub.w	r9, r5, #4
 800ad80:	f1a4 0c04 	sub.w	ip, r4, #4
 800ad84:	0091      	lsls	r1, r2, #2
 800ad86:	9102      	str	r1, [sp, #8]
 800ad88:	46cb      	mov	fp, r9
 800ad8a:	f8cd c004 	str.w	ip, [sp, #4]
 800ad8e:	f1a3 0a04 	sub.w	sl, r3, #4
 800ad92:	9300      	str	r3, [sp, #0]
 800ad94:	f04f 0e00 	mov.w	lr, #0
 800ad98:	9303      	str	r3, [sp, #12]
    {
        ipad[i] = (unsigned char)( ipad[i] ^ key[i] );
 800ad9a:	f859 0f04 	ldr.w	r0, [r9, #4]!
 800ad9e:	f85c 1f04 	ldr.w	r1, [ip, #4]!
        opad[i] = (unsigned char)( opad[i] ^ key[i] );
 800ada2:	9b01      	ldr	r3, [sp, #4]
    memset( ipad, 0x36, ctx->md_info->block_size );
    memset( opad, 0x5C, ctx->md_info->block_size );

    for( i = 0; i < keylen; i++ )
    {
        ipad[i] = (unsigned char)( ipad[i] ^ key[i] );
 800ada4:	4041      	eors	r1, r0
 800ada6:	f84b 1f04 	str.w	r1, [fp, #4]!
        opad[i] = (unsigned char)( opad[i] ^ key[i] );
 800adaa:	f853 1f04 	ldr.w	r1, [r3, #4]!
 800adae:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 800adb2:	9301      	str	r3, [sp, #4]
 800adb4:	9b00      	ldr	r3, [sp, #0]
 800adb6:	4041      	eors	r1, r0
 800adb8:	f10e 0e01 	add.w	lr, lr, #1
 800adbc:	f843 1b04 	str.w	r1, [r3], #4
 800adc0:	4596      	cmp	lr, r2
 800adc2:	9300      	str	r3, [sp, #0]
 800adc4:	d3e9      	bcc.n	800ad9a <mbedtls_md_hmac_starts+0xce>
 800adc6:	9902      	ldr	r1, [sp, #8]
 800adc8:	9b03      	ldr	r3, [sp, #12]
 800adca:	428f      	cmp	r7, r1
 800adcc:	d028      	beq.n	800ae20 <mbedtls_md_hmac_starts+0x154>
    memset( ipad, 0x36, ctx->md_info->block_size );
    memset( opad, 0x5C, ctx->md_info->block_size );

    for( i = 0; i < keylen; i++ )
    {
        ipad[i] = (unsigned char)( ipad[i] ^ key[i] );
 800adce:	f814 0022 	ldrb.w	r0, [r4, r2, lsl #2]
 800add2:	f815 1022 	ldrb.w	r1, [r5, r2, lsl #2]
 800add6:	4041      	eors	r1, r0
 800add8:	f805 1022 	strb.w	r1, [r5, r2, lsl #2]
    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;

    memset( ipad, 0x36, ctx->md_info->block_size );
    memset( opad, 0x5C, ctx->md_info->block_size );

    for( i = 0; i < keylen; i++ )
 800addc:	9902      	ldr	r1, [sp, #8]
    {
        ipad[i] = (unsigned char)( ipad[i] ^ key[i] );
        opad[i] = (unsigned char)( opad[i] ^ key[i] );
 800adde:	f814 e022 	ldrb.w	lr, [r4, r2, lsl #2]
 800ade2:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;

    memset( ipad, 0x36, ctx->md_info->block_size );
    memset( opad, 0x5C, ctx->md_info->block_size );

    for( i = 0; i < keylen; i++ )
 800ade6:	3101      	adds	r1, #1
    {
        ipad[i] = (unsigned char)( ipad[i] ^ key[i] );
        opad[i] = (unsigned char)( opad[i] ^ key[i] );
 800ade8:	ea8e 0000 	eor.w	r0, lr, r0
    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;

    memset( ipad, 0x36, ctx->md_info->block_size );
    memset( opad, 0x5C, ctx->md_info->block_size );

    for( i = 0; i < keylen; i++ )
 800adec:	428f      	cmp	r7, r1
    {
        ipad[i] = (unsigned char)( ipad[i] ^ key[i] );
        opad[i] = (unsigned char)( opad[i] ^ key[i] );
 800adee:	f803 0022 	strb.w	r0, [r3, r2, lsl #2]
    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;

    memset( ipad, 0x36, ctx->md_info->block_size );
    memset( opad, 0x5C, ctx->md_info->block_size );

    for( i = 0; i < keylen; i++ )
 800adf2:	d915      	bls.n	800ae20 <mbedtls_md_hmac_starts+0x154>
    {
        ipad[i] = (unsigned char)( ipad[i] ^ key[i] );
 800adf4:	5c60      	ldrb	r0, [r4, r1]
 800adf6:	5c6a      	ldrb	r2, [r5, r1]
 800adf8:	4042      	eors	r2, r0
 800adfa:	546a      	strb	r2, [r5, r1]
    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;

    memset( ipad, 0x36, ctx->md_info->block_size );
    memset( opad, 0x5C, ctx->md_info->block_size );

    for( i = 0; i < keylen; i++ )
 800adfc:	9a02      	ldr	r2, [sp, #8]
    {
        ipad[i] = (unsigned char)( ipad[i] ^ key[i] );
        opad[i] = (unsigned char)( opad[i] ^ key[i] );
 800adfe:	f814 e001 	ldrb.w	lr, [r4, r1]
 800ae02:	5c58      	ldrb	r0, [r3, r1]
    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;

    memset( ipad, 0x36, ctx->md_info->block_size );
    memset( opad, 0x5C, ctx->md_info->block_size );

    for( i = 0; i < keylen; i++ )
 800ae04:	3202      	adds	r2, #2
    {
        ipad[i] = (unsigned char)( ipad[i] ^ key[i] );
        opad[i] = (unsigned char)( opad[i] ^ key[i] );
 800ae06:	ea8e 0000 	eor.w	r0, lr, r0
    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;

    memset( ipad, 0x36, ctx->md_info->block_size );
    memset( opad, 0x5C, ctx->md_info->block_size );

    for( i = 0; i < keylen; i++ )
 800ae0a:	4297      	cmp	r7, r2
    {
        ipad[i] = (unsigned char)( ipad[i] ^ key[i] );
        opad[i] = (unsigned char)( opad[i] ^ key[i] );
 800ae0c:	5458      	strb	r0, [r3, r1]
    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;

    memset( ipad, 0x36, ctx->md_info->block_size );
    memset( opad, 0x5C, ctx->md_info->block_size );

    for( i = 0; i < keylen; i++ )
 800ae0e:	d907      	bls.n	800ae20 <mbedtls_md_hmac_starts+0x154>
    {
        ipad[i] = (unsigned char)( ipad[i] ^ key[i] );
 800ae10:	5ca0      	ldrb	r0, [r4, r2]
 800ae12:	5ca9      	ldrb	r1, [r5, r2]
 800ae14:	4041      	eors	r1, r0
 800ae16:	54a9      	strb	r1, [r5, r2]
        opad[i] = (unsigned char)( opad[i] ^ key[i] );
 800ae18:	5ca0      	ldrb	r0, [r4, r2]
 800ae1a:	5c99      	ldrb	r1, [r3, r2]
 800ae1c:	4041      	eors	r1, r0
 800ae1e:	5499      	strb	r1, [r3, r2]
    }

    if( ( ret = ctx->md_info->starts_func( ctx->md_ctx ) ) != 0 )
 800ae20:	6833      	ldr	r3, [r6, #0]
 800ae22:	6870      	ldr	r0, [r6, #4]
 800ae24:	691b      	ldr	r3, [r3, #16]
 800ae26:	4798      	blx	r3
 800ae28:	4681      	mov	r9, r0
 800ae2a:	b970      	cbnz	r0, 800ae4a <mbedtls_md_hmac_starts+0x17e>
        goto cleanup;
    if( ( ret = ctx->md_info->update_func( ctx->md_ctx, ipad,
 800ae2c:	6833      	ldr	r3, [r6, #0]
 800ae2e:	6870      	ldr	r0, [r6, #4]
 800ae30:	695c      	ldr	r4, [r3, #20]
 800ae32:	68da      	ldr	r2, [r3, #12]
 800ae34:	4629      	mov	r1, r5
 800ae36:	47a0      	blx	r4
 800ae38:	4681      	mov	r9, r0
 800ae3a:	e006      	b.n	800ae4a <mbedtls_md_hmac_starts+0x17e>
    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
        return( MBEDTLS_ERR_MD_BAD_INPUT_DATA );

    if( keylen > (size_t) ctx->md_info->block_size )
    {
        if( ( ret = ctx->md_info->starts_func( ctx->md_ctx ) ) != 0 )
 800ae3c:	691b      	ldr	r3, [r3, #16]
 800ae3e:	6840      	ldr	r0, [r0, #4]
 800ae40:	4798      	blx	r3
 800ae42:	4681      	mov	r9, r0
 800ae44:	b148      	cbz	r0, 800ae5a <mbedtls_md_hmac_starts+0x18e>
 800ae46:	f10d 0810 	add.w	r8, sp, #16
    if( ( ret = ctx->md_info->update_func( ctx->md_ctx, ipad,
                                           ctx->md_info->block_size ) ) != 0 )
        goto cleanup;

cleanup:
    mbedtls_platform_zeroize( sum, sizeof( sum ) );
 800ae4a:	4640      	mov	r0, r8
 800ae4c:	2120      	movs	r1, #32
 800ae4e:	f000 f8cb 	bl	800afe8 <mbedtls_platform_zeroize>

    return( ret );
 800ae52:	4648      	mov	r0, r9
}
 800ae54:	b00d      	add	sp, #52	; 0x34
 800ae56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

    if( keylen > (size_t) ctx->md_info->block_size )
    {
        if( ( ret = ctx->md_info->starts_func( ctx->md_ctx ) ) != 0 )
            goto cleanup;
        if( ( ret = ctx->md_info->update_func( ctx->md_ctx, key, keylen ) ) != 0 )
 800ae5a:	6833      	ldr	r3, [r6, #0]
 800ae5c:	6870      	ldr	r0, [r6, #4]
 800ae5e:	695b      	ldr	r3, [r3, #20]
 800ae60:	4621      	mov	r1, r4
 800ae62:	463a      	mov	r2, r7
 800ae64:	4798      	blx	r3
 800ae66:	4681      	mov	r9, r0
 800ae68:	2800      	cmp	r0, #0
 800ae6a:	d1ec      	bne.n	800ae46 <mbedtls_md_hmac_starts+0x17a>
            goto cleanup;
        if( ( ret = ctx->md_info->finish_func( ctx->md_ctx, sum ) ) != 0 )
 800ae6c:	6833      	ldr	r3, [r6, #0]
 800ae6e:	6870      	ldr	r0, [r6, #4]
 800ae70:	699b      	ldr	r3, [r3, #24]
 800ae72:	f10d 0810 	add.w	r8, sp, #16
 800ae76:	4641      	mov	r1, r8
 800ae78:	4798      	blx	r3
 800ae7a:	4681      	mov	r9, r0
 800ae7c:	2800      	cmp	r0, #0
 800ae7e:	d1e4      	bne.n	800ae4a <mbedtls_md_hmac_starts+0x17e>
            goto cleanup;

        keylen = ctx->md_info->size;
 800ae80:	6833      	ldr	r3, [r6, #0]
 800ae82:	68b5      	ldr	r5, [r6, #8]
 800ae84:	689f      	ldr	r7, [r3, #8]
 800ae86:	f8d3 900c 	ldr.w	r9, [r3, #12]
        key = sum;
 800ae8a:	4644      	mov	r4, r8
 800ae8c:	e736      	b.n	800acfc <mbedtls_md_hmac_starts+0x30>
 800ae8e:	3c01      	subs	r4, #1
 800ae90:	3b01      	subs	r3, #1
 800ae92:	442f      	add	r7, r5
 800ae94:	4628      	mov	r0, r5
    memset( ipad, 0x36, ctx->md_info->block_size );
    memset( opad, 0x5C, ctx->md_info->block_size );

    for( i = 0; i < keylen; i++ )
    {
        ipad[i] = (unsigned char)( ipad[i] ^ key[i] );
 800ae96:	7801      	ldrb	r1, [r0, #0]
 800ae98:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 800ae9c:	404a      	eors	r2, r1
 800ae9e:	f800 2b01 	strb.w	r2, [r0], #1
        opad[i] = (unsigned char)( opad[i] ^ key[i] );
 800aea2:	7821      	ldrb	r1, [r4, #0]
 800aea4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;

    memset( ipad, 0x36, ctx->md_info->block_size );
    memset( opad, 0x5C, ctx->md_info->block_size );

    for( i = 0; i < keylen; i++ )
 800aea8:	42b8      	cmp	r0, r7
    {
        ipad[i] = (unsigned char)( ipad[i] ^ key[i] );
        opad[i] = (unsigned char)( opad[i] ^ key[i] );
 800aeaa:	ea82 0201 	eor.w	r2, r2, r1
 800aeae:	701a      	strb	r2, [r3, #0]
    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;

    memset( ipad, 0x36, ctx->md_info->block_size );
    memset( opad, 0x5C, ctx->md_info->block_size );

    for( i = 0; i < keylen; i++ )
 800aeb0:	d1f1      	bne.n	800ae96 <mbedtls_md_hmac_starts+0x1ca>
 800aeb2:	e7b5      	b.n	800ae20 <mbedtls_md_hmac_starts+0x154>
    unsigned char sum[MBEDTLS_MD_MAX_SIZE];
    unsigned char *ipad, *opad;
    size_t i;

    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
        return( MBEDTLS_ERR_MD_BAD_INPUT_DATA );
 800aeb4:	4800      	ldr	r0, [pc, #0]	; (800aeb8 <mbedtls_md_hmac_starts+0x1ec>)
 800aeb6:	e7cd      	b.n	800ae54 <mbedtls_md_hmac_starts+0x188>
 800aeb8:	ffffaf00 	.word	0xffffaf00

0800aebc <mbedtls_md_hmac_update>:
    return( ret );
}

int mbedtls_md_hmac_update( mbedtls_md_context_t *ctx, const unsigned char *input, size_t ilen )
{
    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
 800aebc:	b168      	cbz	r0, 800aeda <mbedtls_md_hmac_update+0x1e>
 800aebe:	6803      	ldr	r3, [r0, #0]
 800aec0:	b15b      	cbz	r3, 800aeda <mbedtls_md_hmac_update+0x1e>

    return( ret );
}

int mbedtls_md_hmac_update( mbedtls_md_context_t *ctx, const unsigned char *input, size_t ilen )
{
 800aec2:	b410      	push	{r4}
    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
 800aec4:	6884      	ldr	r4, [r0, #8]
 800aec6:	b124      	cbz	r4, 800aed2 <mbedtls_md_hmac_update+0x16>
        return( MBEDTLS_ERR_MD_BAD_INPUT_DATA );

    return( ctx->md_info->update_func( ctx->md_ctx, input, ilen ) );
 800aec8:	695b      	ldr	r3, [r3, #20]
 800aeca:	6840      	ldr	r0, [r0, #4]
}
 800aecc:	f85d 4b04 	ldr.w	r4, [sp], #4
int mbedtls_md_hmac_update( mbedtls_md_context_t *ctx, const unsigned char *input, size_t ilen )
{
    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
        return( MBEDTLS_ERR_MD_BAD_INPUT_DATA );

    return( ctx->md_info->update_func( ctx->md_ctx, input, ilen ) );
 800aed0:	4718      	bx	r3
}
 800aed2:	4803      	ldr	r0, [pc, #12]	; (800aee0 <mbedtls_md_hmac_update+0x24>)
 800aed4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aed8:	4770      	bx	lr
 800aeda:	4801      	ldr	r0, [pc, #4]	; (800aee0 <mbedtls_md_hmac_update+0x24>)
 800aedc:	4770      	bx	lr
 800aede:	bf00      	nop
 800aee0:	ffffaf00 	.word	0xffffaf00

0800aee4 <mbedtls_md_hmac_finish>:
{
    int ret;
    unsigned char tmp[MBEDTLS_MD_MAX_SIZE];
    unsigned char *opad;

    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
 800aee4:	2800      	cmp	r0, #0
 800aee6:	d030      	beq.n	800af4a <mbedtls_md_hmac_finish+0x66>
 800aee8:	6803      	ldr	r3, [r0, #0]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d02d      	beq.n	800af4a <mbedtls_md_hmac_finish+0x66>

    return( ctx->md_info->update_func( ctx->md_ctx, input, ilen ) );
}

int mbedtls_md_hmac_finish( mbedtls_md_context_t *ctx, unsigned char *output )
{
 800aeee:	b5f0      	push	{r4, r5, r6, r7, lr}
    int ret;
    unsigned char tmp[MBEDTLS_MD_MAX_SIZE];
    unsigned char *opad;

    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
 800aef0:	6886      	ldr	r6, [r0, #8]

    return( ctx->md_info->update_func( ctx->md_ctx, input, ilen ) );
}

int mbedtls_md_hmac_finish( mbedtls_md_context_t *ctx, unsigned char *output )
{
 800aef2:	b089      	sub	sp, #36	; 0x24
    int ret;
    unsigned char tmp[MBEDTLS_MD_MAX_SIZE];
    unsigned char *opad;

    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
 800aef4:	2e00      	cmp	r6, #0
 800aef6:	d026      	beq.n	800af46 <mbedtls_md_hmac_finish+0x62>
 800aef8:	4604      	mov	r4, r0
 800aefa:	460d      	mov	r5, r1
        return( MBEDTLS_ERR_MD_BAD_INPUT_DATA );

    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;

    if( ( ret = ctx->md_info->finish_func( ctx->md_ctx, tmp ) ) != 0 )
 800aefc:	699a      	ldr	r2, [r3, #24]
 800aefe:	6840      	ldr	r0, [r0, #4]
    unsigned char *opad;

    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
        return( MBEDTLS_ERR_MD_BAD_INPUT_DATA );

    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;
 800af00:	68df      	ldr	r7, [r3, #12]

    if( ( ret = ctx->md_info->finish_func( ctx->md_ctx, tmp ) ) != 0 )
 800af02:	4669      	mov	r1, sp
 800af04:	4790      	blx	r2
 800af06:	b108      	cbz	r0, 800af0c <mbedtls_md_hmac_finish+0x28>
        return( ret );
    if( ( ret = ctx->md_info->update_func( ctx->md_ctx, tmp,
                                           ctx->md_info->size ) ) != 0 )
        return( ret );
    return( ctx->md_info->finish_func( ctx->md_ctx, output ) );
}
 800af08:	b009      	add	sp, #36	; 0x24
 800af0a:	bdf0      	pop	{r4, r5, r6, r7, pc}

    opad = (unsigned char *) ctx->hmac_ctx + ctx->md_info->block_size;

    if( ( ret = ctx->md_info->finish_func( ctx->md_ctx, tmp ) ) != 0 )
        return( ret );
    if( ( ret = ctx->md_info->starts_func( ctx->md_ctx ) ) != 0 )
 800af0c:	6823      	ldr	r3, [r4, #0]
 800af0e:	6860      	ldr	r0, [r4, #4]
 800af10:	691b      	ldr	r3, [r3, #16]
 800af12:	4798      	blx	r3
 800af14:	2800      	cmp	r0, #0
 800af16:	d1f7      	bne.n	800af08 <mbedtls_md_hmac_finish+0x24>
        return( ret );
    if( ( ret = ctx->md_info->update_func( ctx->md_ctx, opad,
 800af18:	6823      	ldr	r3, [r4, #0]
 800af1a:	6860      	ldr	r0, [r4, #4]
 800af1c:	f8d3 c014 	ldr.w	ip, [r3, #20]
 800af20:	68da      	ldr	r2, [r3, #12]
 800af22:	19f1      	adds	r1, r6, r7
 800af24:	47e0      	blx	ip
 800af26:	2800      	cmp	r0, #0
 800af28:	d1ee      	bne.n	800af08 <mbedtls_md_hmac_finish+0x24>
                                           ctx->md_info->block_size ) ) != 0 )
        return( ret );
    if( ( ret = ctx->md_info->update_func( ctx->md_ctx, tmp,
 800af2a:	6823      	ldr	r3, [r4, #0]
 800af2c:	6860      	ldr	r0, [r4, #4]
 800af2e:	695e      	ldr	r6, [r3, #20]
 800af30:	689a      	ldr	r2, [r3, #8]
 800af32:	4669      	mov	r1, sp
 800af34:	47b0      	blx	r6
 800af36:	2800      	cmp	r0, #0
 800af38:	d1e6      	bne.n	800af08 <mbedtls_md_hmac_finish+0x24>
                                           ctx->md_info->size ) ) != 0 )
        return( ret );
    return( ctx->md_info->finish_func( ctx->md_ctx, output ) );
 800af3a:	6823      	ldr	r3, [r4, #0]
 800af3c:	6860      	ldr	r0, [r4, #4]
 800af3e:	699b      	ldr	r3, [r3, #24]
 800af40:	4629      	mov	r1, r5
 800af42:	4798      	blx	r3
 800af44:	e7e0      	b.n	800af08 <mbedtls_md_hmac_finish+0x24>
    int ret;
    unsigned char tmp[MBEDTLS_MD_MAX_SIZE];
    unsigned char *opad;

    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
        return( MBEDTLS_ERR_MD_BAD_INPUT_DATA );
 800af46:	4802      	ldr	r0, [pc, #8]	; (800af50 <mbedtls_md_hmac_finish+0x6c>)
 800af48:	e7de      	b.n	800af08 <mbedtls_md_hmac_finish+0x24>
 800af4a:	4801      	ldr	r0, [pc, #4]	; (800af50 <mbedtls_md_hmac_finish+0x6c>)
        return( ret );
    if( ( ret = ctx->md_info->update_func( ctx->md_ctx, tmp,
                                           ctx->md_info->size ) ) != 0 )
        return( ret );
    return( ctx->md_info->finish_func( ctx->md_ctx, output ) );
}
 800af4c:	4770      	bx	lr
 800af4e:	bf00      	nop
 800af50:	ffffaf00 	.word	0xffffaf00

0800af54 <mbedtls_md_hmac_reset>:
int mbedtls_md_hmac_reset( mbedtls_md_context_t *ctx )
{
    int ret;
    unsigned char *ipad;

    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
 800af54:	b1a8      	cbz	r0, 800af82 <mbedtls_md_hmac_reset+0x2e>
 800af56:	6803      	ldr	r3, [r0, #0]
 800af58:	b19b      	cbz	r3, 800af82 <mbedtls_md_hmac_reset+0x2e>
        return( ret );
    return( ctx->md_info->finish_func( ctx->md_ctx, output ) );
}

int mbedtls_md_hmac_reset( mbedtls_md_context_t *ctx )
{
 800af5a:	b570      	push	{r4, r5, r6, lr}
    int ret;
    unsigned char *ipad;

    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
 800af5c:	6885      	ldr	r5, [r0, #8]
 800af5e:	b175      	cbz	r5, 800af7e <mbedtls_md_hmac_reset+0x2a>
 800af60:	4604      	mov	r4, r0
        return( MBEDTLS_ERR_MD_BAD_INPUT_DATA );

    ipad = (unsigned char *) ctx->hmac_ctx;

    if( ( ret = ctx->md_info->starts_func( ctx->md_ctx ) ) != 0 )
 800af62:	691b      	ldr	r3, [r3, #16]
 800af64:	6840      	ldr	r0, [r0, #4]
 800af66:	4798      	blx	r3
 800af68:	b100      	cbz	r0, 800af6c <mbedtls_md_hmac_reset+0x18>
        return( ret );
    return( ctx->md_info->update_func( ctx->md_ctx, ipad,
                                       ctx->md_info->block_size ) );
}
 800af6a:	bd70      	pop	{r4, r5, r6, pc}

    ipad = (unsigned char *) ctx->hmac_ctx;

    if( ( ret = ctx->md_info->starts_func( ctx->md_ctx ) ) != 0 )
        return( ret );
    return( ctx->md_info->update_func( ctx->md_ctx, ipad,
 800af6c:	6823      	ldr	r3, [r4, #0]
 800af6e:	6860      	ldr	r0, [r4, #4]
 800af70:	695c      	ldr	r4, [r3, #20]
 800af72:	68da      	ldr	r2, [r3, #12]
 800af74:	4629      	mov	r1, r5
 800af76:	4623      	mov	r3, r4
                                       ctx->md_info->block_size ) );
}
 800af78:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

    ipad = (unsigned char *) ctx->hmac_ctx;

    if( ( ret = ctx->md_info->starts_func( ctx->md_ctx ) ) != 0 )
        return( ret );
    return( ctx->md_info->update_func( ctx->md_ctx, ipad,
 800af7c:	4718      	bx	r3
{
    int ret;
    unsigned char *ipad;

    if( ctx == NULL || ctx->md_info == NULL || ctx->hmac_ctx == NULL )
        return( MBEDTLS_ERR_MD_BAD_INPUT_DATA );
 800af7e:	4802      	ldr	r0, [pc, #8]	; (800af88 <mbedtls_md_hmac_reset+0x34>)
 800af80:	e7f3      	b.n	800af6a <mbedtls_md_hmac_reset+0x16>
 800af82:	4801      	ldr	r0, [pc, #4]	; (800af88 <mbedtls_md_hmac_reset+0x34>)

    if( ( ret = ctx->md_info->starts_func( ctx->md_ctx ) ) != 0 )
        return( ret );
    return( ctx->md_info->update_func( ctx->md_ctx, ipad,
                                       ctx->md_info->block_size ) );
}
 800af84:	4770      	bx	lr
 800af86:	bf00      	nop
 800af88:	ffffaf00 	.word	0xffffaf00

0800af8c <sha224_process_wrap>:
                    (const mbedtls_sha256_context *) src );
}

static int sha224_process_wrap( void *ctx, const unsigned char *data )
{
    return( mbedtls_internal_sha256_process( (mbedtls_sha256_context *) ctx,
 800af8c:	f000 b88c 	b.w	800b0a8 <mbedtls_internal_sha256_process>

0800af90 <sha224_clone_wrap>:
    mbedtls_free( ctx );
}

static void sha224_clone_wrap( void *dst, const void *src )
{
    mbedtls_sha256_clone( (mbedtls_sha256_context *) dst,
 800af90:	f000 b83c 	b.w	800b00c <mbedtls_sha256_clone>

0800af94 <sha224_ctx_free>:

    return( ctx );
}

static void sha224_ctx_free( void *ctx )
{
 800af94:	b510      	push	{r4, lr}
 800af96:	4604      	mov	r4, r0
    mbedtls_sha256_free( (mbedtls_sha256_context *) ctx );
 800af98:	f000 f832 	bl	800b000 <mbedtls_sha256_free>
    mbedtls_free( ctx );
 800af9c:	4620      	mov	r0, r4
}
 800af9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

static void sha224_ctx_free( void *ctx )
{
    mbedtls_sha256_free( (mbedtls_sha256_context *) ctx );
    mbedtls_free( ctx );
 800afa2:	f001 bae7 	b.w	800c574 <free>
 800afa6:	bf00      	nop

0800afa8 <sha224_ctx_alloc>:
{
    return( mbedtls_sha256_ret( input, ilen, output, 1 ) );
}

static void *sha224_ctx_alloc( void )
{
 800afa8:	b510      	push	{r4, lr}
    void *ctx = mbedtls_calloc( 1, sizeof( mbedtls_sha256_context ) );
 800afaa:	2001      	movs	r0, #1
 800afac:	216c      	movs	r1, #108	; 0x6c
 800afae:	f001 faab 	bl	800c508 <calloc>

    if( ctx != NULL )
 800afb2:	4604      	mov	r4, r0
 800afb4:	b108      	cbz	r0, 800afba <sha224_ctx_alloc+0x12>
        mbedtls_sha256_init( (mbedtls_sha256_context *) ctx );
 800afb6:	f000 f81f 	bl	800aff8 <mbedtls_sha256_init>

    return( ctx );
}
 800afba:	4620      	mov	r0, r4
 800afbc:	bd10      	pop	{r4, pc}
 800afbe:	bf00      	nop

0800afc0 <sha224_wrap>:
}

static int sha224_wrap( const unsigned char *input, size_t ilen,
                        unsigned char *output )
{
    return( mbedtls_sha256_ret( input, ilen, output, 1 ) );
 800afc0:	2301      	movs	r3, #1
 800afc2:	f000 bd6b 	b.w	800ba9c <mbedtls_sha256_ret>
 800afc6:	bf00      	nop

0800afc8 <sha256_wrap>:
}

static int sha256_wrap( const unsigned char *input, size_t ilen,
                        unsigned char *output )
{
    return( mbedtls_sha256_ret( input, ilen, output, 0 ) );
 800afc8:	2300      	movs	r3, #0
 800afca:	f000 bd67 	b.w	800ba9c <mbedtls_sha256_ret>
 800afce:	bf00      	nop

0800afd0 <sha224_finish_wrap>:
                                       input, ilen ) );
}

static int sha224_finish_wrap( void *ctx, unsigned char *output )
{
    return( mbedtls_sha256_finish_ret( (mbedtls_sha256_context *) ctx,
 800afd0:	f000 bcc0 	b.w	800b954 <mbedtls_sha256_finish_ret>

0800afd4 <sha224_update_wrap>:
}

static int sha224_update_wrap( void *ctx, const unsigned char *input,
                                size_t ilen )
{
    return( mbedtls_sha256_update_ret( (mbedtls_sha256_context *) ctx,
 800afd4:	f000 bc78 	b.w	800b8c8 <mbedtls_sha256_update_ret>

0800afd8 <sha224_starts_wrap>:
 */
#if defined(MBEDTLS_SHA256_C)

static int sha224_starts_wrap( void *ctx )
{
    return( mbedtls_sha256_starts_ret( (mbedtls_sha256_context *) ctx, 1 ) );
 800afd8:	2101      	movs	r1, #1
 800afda:	f000 b81d 	b.w	800b018 <mbedtls_sha256_starts_ret>
 800afde:	bf00      	nop

0800afe0 <sha256_starts_wrap>:
    sha224_process_wrap,
};

static int sha256_starts_wrap( void *ctx )
{
    return( mbedtls_sha256_starts_ret( (mbedtls_sha256_context *) ctx, 0 ) );
 800afe0:	2100      	movs	r1, #0
 800afe2:	f000 b819 	b.w	800b018 <mbedtls_sha256_starts_ret>
 800afe6:	bf00      	nop

0800afe8 <mbedtls_platform_zeroize>:
 */
static void * (* const volatile memset_func)( void *, int, size_t ) = memset;

void mbedtls_platform_zeroize( void *buf, size_t len )
{
    memset_func( buf, 0, len );
 800afe8:	4b02      	ldr	r3, [pc, #8]	; (800aff4 <mbedtls_platform_zeroize+0xc>)
 * platform and needs.
 */
static void * (* const volatile memset_func)( void *, int, size_t ) = memset;

void mbedtls_platform_zeroize( void *buf, size_t len )
{
 800afea:	460a      	mov	r2, r1
    memset_func( buf, 0, len );
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	2100      	movs	r1, #0
 800aff0:	4718      	bx	r3
 800aff2:	bf00      	nop
 800aff4:	1ffed704 	.word	0x1ffed704

0800aff8 <mbedtls_sha256_init>:

void mbedtls_sha256_init( mbedtls_sha256_context *ctx )
{
    SHA256_VALIDATE( ctx != NULL );

    memset( ctx, 0, sizeof( mbedtls_sha256_context ) );
 800aff8:	2100      	movs	r1, #0
 800affa:	226c      	movs	r2, #108	; 0x6c
 800affc:	f001 badd 	b.w	800c5ba <memset>

0800b000 <mbedtls_sha256_free>:
}

void mbedtls_sha256_free( mbedtls_sha256_context *ctx )
{
    if( ctx == NULL )
 800b000:	b110      	cbz	r0, 800b008 <mbedtls_sha256_free+0x8>
        return;

    mbedtls_platform_zeroize( ctx, sizeof( mbedtls_sha256_context ) );
 800b002:	216c      	movs	r1, #108	; 0x6c
 800b004:	f7ff bff0 	b.w	800afe8 <mbedtls_platform_zeroize>
 800b008:	4770      	bx	lr
 800b00a:	bf00      	nop

0800b00c <mbedtls_sha256_clone>:
}

void mbedtls_sha256_clone( mbedtls_sha256_context *dst,
                           const mbedtls_sha256_context *src )
{
 800b00c:	b508      	push	{r3, lr}
    SHA256_VALIDATE( dst != NULL );
    SHA256_VALIDATE( src != NULL );

    *dst = *src;
 800b00e:	226c      	movs	r2, #108	; 0x6c
 800b010:	f001 fac8 	bl	800c5a4 <memcpy>
 800b014:	bd08      	pop	{r3, pc}
 800b016:	bf00      	nop

0800b018 <mbedtls_sha256_starts_ret>:
int mbedtls_sha256_starts_ret( mbedtls_sha256_context *ctx, int is224 )
{
    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( is224 == 0 || is224 == 1 );

    ctx->total[0] = 0;
 800b018:	2300      	movs	r3, #0

/*
 * SHA-256 context setup
 */
int mbedtls_sha256_starts_ret( mbedtls_sha256_context *ctx, int is224 )
{
 800b01a:	b5f0      	push	{r4, r5, r6, r7, lr}
    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( is224 == 0 || is224 == 1 );

    ctx->total[0] = 0;
 800b01c:	6003      	str	r3, [r0, #0]
    ctx->total[1] = 0;
 800b01e:	6043      	str	r3, [r0, #4]

    if( is224 == 0 )
 800b020:	b1b1      	cbz	r1, 800b050 <mbedtls_sha256_starts_ret+0x38>
        ctx->state[7] = 0x5BE0CD19;
    }
    else
    {
        /* SHA-224 */
        ctx->state[0] = 0xC1059ED8;
 800b022:	f8df c074 	ldr.w	ip, [pc, #116]	; 800b098 <mbedtls_sha256_starts_ret+0x80>
        ctx->state[1] = 0x367CD507;
 800b026:	f8df e074 	ldr.w	lr, [pc, #116]	; 800b09c <mbedtls_sha256_starts_ret+0x84>
        ctx->state[2] = 0x3070DD17;
 800b02a:	4f0f      	ldr	r7, [pc, #60]	; (800b068 <mbedtls_sha256_starts_ret+0x50>)
        ctx->state[3] = 0xF70E5939;
 800b02c:	4e0f      	ldr	r6, [pc, #60]	; (800b06c <mbedtls_sha256_starts_ret+0x54>)
        ctx->state[4] = 0xFFC00B31;
 800b02e:	4d10      	ldr	r5, [pc, #64]	; (800b070 <mbedtls_sha256_starts_ret+0x58>)
        ctx->state[5] = 0x68581511;
 800b030:	4c10      	ldr	r4, [pc, #64]	; (800b074 <mbedtls_sha256_starts_ret+0x5c>)
        ctx->state[6] = 0x64F98FA7;
 800b032:	4a11      	ldr	r2, [pc, #68]	; (800b078 <mbedtls_sha256_starts_ret+0x60>)
        ctx->state[7] = 0xBEFA4FA4;
 800b034:	4b11      	ldr	r3, [pc, #68]	; (800b07c <mbedtls_sha256_starts_ret+0x64>)
        ctx->state[7] = 0x5BE0CD19;
    }
    else
    {
        /* SHA-224 */
        ctx->state[0] = 0xC1059ED8;
 800b036:	f8c0 c008 	str.w	ip, [r0, #8]
        ctx->state[1] = 0x367CD507;
 800b03a:	f8c0 e00c 	str.w	lr, [r0, #12]
        ctx->state[2] = 0x3070DD17;
 800b03e:	6107      	str	r7, [r0, #16]
        ctx->state[3] = 0xF70E5939;
 800b040:	6146      	str	r6, [r0, #20]
        ctx->state[4] = 0xFFC00B31;
 800b042:	6185      	str	r5, [r0, #24]
        ctx->state[5] = 0x68581511;
 800b044:	61c4      	str	r4, [r0, #28]
        ctx->state[6] = 0x64F98FA7;
 800b046:	6202      	str	r2, [r0, #32]
        ctx->state[7] = 0xBEFA4FA4;
 800b048:	6243      	str	r3, [r0, #36]	; 0x24
    }

    ctx->is224 = is224;
 800b04a:	6681      	str	r1, [r0, #104]	; 0x68

    return( 0 );
}
 800b04c:	2000      	movs	r0, #0
 800b04e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ctx->total[1] = 0;

    if( is224 == 0 )
    {
        /* SHA-256 */
        ctx->state[0] = 0x6A09E667;
 800b050:	f8df c04c 	ldr.w	ip, [pc, #76]	; 800b0a0 <mbedtls_sha256_starts_ret+0x88>
        ctx->state[1] = 0xBB67AE85;
 800b054:	f8df e04c 	ldr.w	lr, [pc, #76]	; 800b0a4 <mbedtls_sha256_starts_ret+0x8c>
        ctx->state[2] = 0x3C6EF372;
 800b058:	4f09      	ldr	r7, [pc, #36]	; (800b080 <mbedtls_sha256_starts_ret+0x68>)
        ctx->state[3] = 0xA54FF53A;
 800b05a:	4e0a      	ldr	r6, [pc, #40]	; (800b084 <mbedtls_sha256_starts_ret+0x6c>)
        ctx->state[4] = 0x510E527F;
 800b05c:	4d0a      	ldr	r5, [pc, #40]	; (800b088 <mbedtls_sha256_starts_ret+0x70>)
        ctx->state[5] = 0x9B05688C;
 800b05e:	4c0b      	ldr	r4, [pc, #44]	; (800b08c <mbedtls_sha256_starts_ret+0x74>)
        ctx->state[6] = 0x1F83D9AB;
 800b060:	4a0b      	ldr	r2, [pc, #44]	; (800b090 <mbedtls_sha256_starts_ret+0x78>)
        ctx->state[7] = 0x5BE0CD19;
 800b062:	4b0c      	ldr	r3, [pc, #48]	; (800b094 <mbedtls_sha256_starts_ret+0x7c>)
 800b064:	e7e7      	b.n	800b036 <mbedtls_sha256_starts_ret+0x1e>
 800b066:	bf00      	nop
 800b068:	3070dd17 	.word	0x3070dd17
 800b06c:	f70e5939 	.word	0xf70e5939
 800b070:	ffc00b31 	.word	0xffc00b31
 800b074:	68581511 	.word	0x68581511
 800b078:	64f98fa7 	.word	0x64f98fa7
 800b07c:	befa4fa4 	.word	0xbefa4fa4
 800b080:	3c6ef372 	.word	0x3c6ef372
 800b084:	a54ff53a 	.word	0xa54ff53a
 800b088:	510e527f 	.word	0x510e527f
 800b08c:	9b05688c 	.word	0x9b05688c
 800b090:	1f83d9ab 	.word	0x1f83d9ab
 800b094:	5be0cd19 	.word	0x5be0cd19
 800b098:	c1059ed8 	.word	0xc1059ed8
 800b09c:	367cd507 	.word	0x367cd507
 800b0a0:	6a09e667 	.word	0x6a09e667
 800b0a4:	bb67ae85 	.word	0xbb67ae85

0800b0a8 <mbedtls_internal_sha256_process>:
    d += temp1; h = temp1 + temp2;              \
}

int mbedtls_internal_sha256_process( mbedtls_sha256_context *ctx,
                                const unsigned char data[64] )
{
 800b0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( (const unsigned char *)data != NULL );

    for( i = 0; i < 8; i++ )
        A[i] = ctx->state[i];
 800b0ac:	4606      	mov	r6, r0
    d += temp1; h = temp1 + temp2;              \
}

int mbedtls_internal_sha256_process( mbedtls_sha256_context *ctx,
                                const unsigned char data[64] )
{
 800b0ae:	b0e5      	sub	sp, #404	; 0x194
 800b0b0:	460c      	mov	r4, r1
 800b0b2:	901b      	str	r0, [sp, #108]	; 0x6c
 800b0b4:	f856 0f08 	ldr.w	r0, [r6, #8]!
 800b0b8:	6871      	ldr	r1, [r6, #4]
 800b0ba:	68b2      	ldr	r2, [r6, #8]
 800b0bc:	68f3      	ldr	r3, [r6, #12]
 800b0be:	ad1c      	add	r5, sp, #112	; 0x70
 800b0c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b0c2:	6971      	ldr	r1, [r6, #20]
 800b0c4:	6930      	ldr	r0, [r6, #16]
 800b0c6:	69b2      	ldr	r2, [r6, #24]
 800b0c8:	69f3      	ldr	r3, [r6, #28]
 800b0ca:	ae33      	add	r6, sp, #204	; 0xcc
 800b0cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b0ce:	1c61      	adds	r1, r4, #1
 800b0d0:	ad23      	add	r5, sp, #140	; 0x8c
        temp1 = A[7]; A[7] = A[6]; A[6] = A[5]; A[5] = A[4]; A[4] = A[3];
        A[3] = A[2]; A[2] = A[1]; A[1] = A[0]; A[0] = temp1;
    }
#else /* MBEDTLS_SHA256_SMALLER */
    for( i = 0; i < 16; i++ )
        GET_UINT32_BE( W[i], data, 4 * i );
 800b0d2:	7808      	ldrb	r0, [r1, #0]
 800b0d4:	f811 3c01 	ldrb.w	r3, [r1, #-1]
 800b0d8:	788a      	ldrb	r2, [r1, #2]
 800b0da:	784c      	ldrb	r4, [r1, #1]
 800b0dc:	0400      	lsls	r0, r0, #16
 800b0de:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
 800b0e2:	4313      	orrs	r3, r2
 800b0e4:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800b0e8:	f845 3f04 	str.w	r3, [r5, #4]!

        temp1 = A[7]; A[7] = A[6]; A[6] = A[5]; A[5] = A[4]; A[4] = A[3];
        A[3] = A[2]; A[2] = A[1]; A[1] = A[0]; A[0] = temp1;
    }
#else /* MBEDTLS_SHA256_SMALLER */
    for( i = 0; i < 16; i++ )
 800b0ec:	42b5      	cmp	r5, r6
 800b0ee:	f101 0104 	add.w	r1, r1, #4
 800b0f2:	d1ee      	bne.n	800b0d2 <mbedtls_internal_sha256_process+0x2a>
 800b0f4:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 800b0f6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b0f8:	f8df e2f0 	ldr.w	lr, [pc, #752]	; 800b3ec <mbedtls_internal_sha256_process+0x344>
 800b0fc:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800b100:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b102:	9822      	ldr	r0, [sp, #136]	; 0x88
 800b104:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b106:	f8dd a07c 	ldr.w	sl, [sp, #124]	; 0x7c
 800b10a:	f8cd e008 	str.w	lr, [sp, #8]
 800b10e:	4626      	mov	r6, r4
 800b110:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800b112:	4625      	mov	r5, r4
 800b114:	ac24      	add	r4, sp, #144	; 0x90
 800b116:	4627      	mov	r7, r4
 800b118:	9404      	str	r4, [sp, #16]
 800b11a:	2400      	movs	r4, #0
 800b11c:	9401      	str	r4, [sp, #4]
 800b11e:	4614      	mov	r4, r2
 800b120:	9a01      	ldr	r2, [sp, #4]
 800b122:	46f4      	mov	ip, lr
 800b124:	46b8      	mov	r8, r7
 800b126:	46ae      	mov	lr, r5
 800b128:	f10d 0990 	add.w	r9, sp, #144	; 0x90
 800b12c:	4daf      	ldr	r5, [pc, #700]	; (800b3ec <mbedtls_internal_sha256_process+0x344>)
        GET_UINT32_BE( W[i], data, 4 * i );

    for( i = 0; i < 16; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], W[i+0], K[i+0] );
 800b12e:	ea4f 17b3 	mov.w	r7, r3, ror #6
 800b132:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
 800b136:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800b13a:	ea87 27f3 	eor.w	r7, r7, r3, ror #11
 800b13e:	ea80 0904 	eor.w	r9, r0, r4
 800b142:	442a      	add	r2, r5
 800b144:	ea87 6773 	eor.w	r7, r7, r3, ror #25
 800b148:	ea09 0903 	and.w	r9, r9, r3
 800b14c:	ea89 0900 	eor.w	r9, r9, r0
 800b150:	4417      	add	r7, r2
 800b152:	ea46 0501 	orr.w	r5, r6, r1
 800b156:	444f      	add	r7, r9
 800b158:	ea4f 02b1 	mov.w	r2, r1, ror #2
 800b15c:	44bb      	add	fp, r7
 800b15e:	ea05 050e 	and.w	r5, r5, lr
 800b162:	ea06 0701 	and.w	r7, r6, r1
 800b166:	ea82 3271 	eor.w	r2, r2, r1, ror #13
 800b16a:	433d      	orrs	r5, r7
 800b16c:	ea82 52b1 	eor.w	r2, r2, r1, ror #22
 800b170:	f8dc 7004 	ldr.w	r7, [ip, #4]
 800b174:	442a      	add	r2, r5
 800b176:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b17a:	445a      	add	r2, fp
 800b17c:	44da      	add	sl, fp
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], W[i+1], K[i+1] );
 800b17e:	ea84 0b03 	eor.w	fp, r4, r3
 800b182:	443d      	add	r5, r7
 800b184:	ea0a 0b0b 	and.w	fp, sl, fp
 800b188:	ea4f 17ba 	mov.w	r7, sl, ror #6
 800b18c:	ea8b 0b04 	eor.w	fp, fp, r4
 800b190:	4428      	add	r0, r5
 800b192:	ea87 27fa 	eor.w	r7, r7, sl, ror #11
 800b196:	ea42 0901 	orr.w	r9, r2, r1
 800b19a:	4458      	add	r0, fp
 800b19c:	ea4f 05b2 	mov.w	r5, r2, ror #2
 800b1a0:	ea87 677a 	eor.w	r7, r7, sl, ror #25
 800b1a4:	4407      	add	r7, r0
 800b1a6:	ea09 0906 	and.w	r9, r9, r6
 800b1aa:	ea02 0001 	and.w	r0, r2, r1
 800b1ae:	ea85 3572 	eor.w	r5, r5, r2, ror #13
 800b1b2:	ea85 55b2 	eor.w	r5, r5, r2, ror #22
 800b1b6:	ea49 0000 	orr.w	r0, r9, r0
 800b1ba:	4428      	add	r0, r5
 800b1bc:	4438      	add	r0, r7
 800b1be:	44be      	add	lr, r7
 800b1c0:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800b1c4:	f8dc 7008 	ldr.w	r7, [ip, #8]
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], W[i+2], K[i+2] );
 800b1c8:	ea8a 0b03 	eor.w	fp, sl, r3
 800b1cc:	443d      	add	r5, r7
 800b1ce:	ea0e 0b0b 	and.w	fp, lr, fp
 800b1d2:	ea4f 17be 	mov.w	r7, lr, ror #6
 800b1d6:	ea8b 0b03 	eor.w	fp, fp, r3
 800b1da:	442c      	add	r4, r5
 800b1dc:	ea87 27fe 	eor.w	r7, r7, lr, ror #11
 800b1e0:	ea40 0902 	orr.w	r9, r0, r2
 800b1e4:	445c      	add	r4, fp
 800b1e6:	ea4f 05b0 	mov.w	r5, r0, ror #2
 800b1ea:	ea87 677e 	eor.w	r7, r7, lr, ror #25
 800b1ee:	4427      	add	r7, r4
 800b1f0:	ea09 0901 	and.w	r9, r9, r1
 800b1f4:	ea00 0402 	and.w	r4, r0, r2
 800b1f8:	ea85 3570 	eor.w	r5, r5, r0, ror #13
 800b1fc:	ea85 55b0 	eor.w	r5, r5, r0, ror #22
 800b200:	ea49 0404 	orr.w	r4, r9, r4
 800b204:	442c      	add	r4, r5
 800b206:	443c      	add	r4, r7
 800b208:	443e      	add	r6, r7
 800b20a:	f8d8 500c 	ldr.w	r5, [r8, #12]
 800b20e:	f8dc 700c 	ldr.w	r7, [ip, #12]
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], W[i+3], K[i+3] );
 800b212:	ea8e 0b0a 	eor.w	fp, lr, sl
 800b216:	443d      	add	r5, r7
 800b218:	ea06 0b0b 	and.w	fp, r6, fp
 800b21c:	ea4f 17b6 	mov.w	r7, r6, ror #6
 800b220:	ea8b 0b0a 	eor.w	fp, fp, sl
 800b224:	442b      	add	r3, r5
 800b226:	ea87 27f6 	eor.w	r7, r7, r6, ror #11
 800b22a:	ea44 0900 	orr.w	r9, r4, r0
 800b22e:	445b      	add	r3, fp
 800b230:	ea87 6776 	eor.w	r7, r7, r6, ror #25
 800b234:	ea4f 0bb4 	mov.w	fp, r4, ror #2
 800b238:	19dd      	adds	r5, r3, r7
 800b23a:	ea09 0902 	and.w	r9, r9, r2
 800b23e:	ea04 0300 	and.w	r3, r4, r0
 800b242:	ea8b 3b74 	eor.w	fp, fp, r4, ror #13
 800b246:	ea8b 5bb4 	eor.w	fp, fp, r4, ror #22
 800b24a:	ea49 0303 	orr.w	r3, r9, r3
 800b24e:	445b      	add	r3, fp
 800b250:	442b      	add	r3, r5
 800b252:	4429      	add	r1, r5
 800b254:	f8dc 7010 	ldr.w	r7, [ip, #16]
 800b258:	f8d8 5010 	ldr.w	r5, [r8, #16]
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], W[i+4], K[i+4] );
 800b25c:	ea86 0b0e 	eor.w	fp, r6, lr
 800b260:	442f      	add	r7, r5
 800b262:	ea01 0b0b 	and.w	fp, r1, fp
 800b266:	ea4f 15b1 	mov.w	r5, r1, ror #6
 800b26a:	ea8b 0b0e 	eor.w	fp, fp, lr
 800b26e:	44ba      	add	sl, r7
 800b270:	ea85 25f1 	eor.w	r5, r5, r1, ror #11
 800b274:	ea43 0904 	orr.w	r9, r3, r4
 800b278:	44da      	add	sl, fp
 800b27a:	ea85 6571 	eor.w	r5, r5, r1, ror #25
 800b27e:	ea4f 0bb3 	mov.w	fp, r3, ror #2
 800b282:	eb0a 0705 	add.w	r7, sl, r5
 800b286:	ea09 0900 	and.w	r9, r9, r0
 800b28a:	ea03 0a04 	and.w	sl, r3, r4
 800b28e:	ea8b 3b73 	eor.w	fp, fp, r3, ror #13
 800b292:	ea8b 5bb3 	eor.w	fp, fp, r3, ror #22
 800b296:	ea49 0a0a 	orr.w	sl, r9, sl
 800b29a:	44da      	add	sl, fp
 800b29c:	44ba      	add	sl, r7
 800b29e:	eb07 0b02 	add.w	fp, r7, r2
 800b2a2:	f8dc 5014 	ldr.w	r5, [ip, #20]
 800b2a6:	f8d8 7014 	ldr.w	r7, [r8, #20]
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], W[i+5], K[i+5] );
 800b2aa:	ea81 0906 	eor.w	r9, r1, r6
 800b2ae:	443d      	add	r5, r7
 800b2b0:	ea0b 0909 	and.w	r9, fp, r9
 800b2b4:	ea4f 12bb 	mov.w	r2, fp, ror #6
 800b2b8:	ea89 0906 	eor.w	r9, r9, r6
 800b2bc:	44ae      	add	lr, r5
 800b2be:	ea82 22fb 	eor.w	r2, r2, fp, ror #11
 800b2c2:	44ce      	add	lr, r9
 800b2c4:	ea4a 0703 	orr.w	r7, sl, r3
 800b2c8:	ea82 627b 	eor.w	r2, r2, fp, ror #25
 800b2cc:	ea4f 09ba 	mov.w	r9, sl, ror #2
 800b2d0:	eb0e 0502 	add.w	r5, lr, r2
 800b2d4:	4027      	ands	r7, r4
 800b2d6:	ea0a 0e03 	and.w	lr, sl, r3
 800b2da:	ea89 397a 	eor.w	r9, r9, sl, ror #13
 800b2de:	ea89 59ba 	eor.w	r9, r9, sl, ror #22
 800b2e2:	ea47 0e0e 	orr.w	lr, r7, lr
 800b2e6:	44ce      	add	lr, r9
 800b2e8:	44ae      	add	lr, r5
 800b2ea:	4428      	add	r0, r5
 800b2ec:	f8dc 2018 	ldr.w	r2, [ip, #24]
 800b2f0:	f8d8 5018 	ldr.w	r5, [r8, #24]
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], W[i+6], K[i+6] );
 800b2f4:	ea8b 0901 	eor.w	r9, fp, r1
 800b2f8:	442a      	add	r2, r5
 800b2fa:	ea00 0909 	and.w	r9, r0, r9
 800b2fe:	ea4f 15b0 	mov.w	r5, r0, ror #6
 800b302:	ea89 0901 	eor.w	r9, r9, r1
 800b306:	4416      	add	r6, r2
 800b308:	ea85 25f0 	eor.w	r5, r5, r0, ror #11
 800b30c:	444e      	add	r6, r9
 800b30e:	ea4e 070a 	orr.w	r7, lr, sl
 800b312:	ea4f 02be 	mov.w	r2, lr, ror #2
 800b316:	ea85 6570 	eor.w	r5, r5, r0, ror #25
 800b31a:	4435      	add	r5, r6
 800b31c:	401f      	ands	r7, r3
 800b31e:	ea82 327e 	eor.w	r2, r2, lr, ror #13
 800b322:	ea0e 060a 	and.w	r6, lr, sl
 800b326:	ea82 52be 	eor.w	r2, r2, lr, ror #22
 800b32a:	433e      	orrs	r6, r7
 800b32c:	4416      	add	r6, r2
 800b32e:	442e      	add	r6, r5
 800b330:	442c      	add	r4, r5
 800b332:	f8dc 201c 	ldr.w	r2, [ip, #28]
 800b336:	f8d8 501c 	ldr.w	r5, [r8, #28]
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
 800b33a:	ea80 090b 	eor.w	r9, r0, fp
 800b33e:	18af      	adds	r7, r5, r2
 800b340:	ea04 0909 	and.w	r9, r4, r9
 800b344:	4439      	add	r1, r7
 800b346:	ea89 090b 	eor.w	r9, r9, fp
 800b34a:	ea46 020e 	orr.w	r2, r6, lr
 800b34e:	ea02 020a 	and.w	r2, r2, sl
 800b352:	4449      	add	r1, r9
 800b354:	ea06 090e 	and.w	r9, r6, lr
 800b358:	ea42 0909 	orr.w	r9, r2, r9
 800b35c:	ea4f 15b4 	mov.w	r5, r4, ror #6
    }
#else /* MBEDTLS_SHA256_SMALLER */
    for( i = 0; i < 16; i++ )
        GET_UINT32_BE( W[i], data, 4 * i );

    for( i = 0; i < 16; i += 8 )
 800b360:	9a01      	ldr	r2, [sp, #4]
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], W[i+2], K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], W[i+3], K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], W[i+4], K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], W[i+5], K[i+5] );
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], W[i+6], K[i+6] );
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
 800b362:	ea4f 07b6 	mov.w	r7, r6, ror #2
 800b366:	ea85 25f4 	eor.w	r5, r5, r4, ror #11
 800b36a:	ea87 3776 	eor.w	r7, r7, r6, ror #13
    }
#else /* MBEDTLS_SHA256_SMALLER */
    for( i = 0; i < 16; i++ )
        GET_UINT32_BE( W[i], data, 4 * i );

    for( i = 0; i < 16; i += 8 )
 800b36e:	3208      	adds	r2, #8
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], W[i+2], K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], W[i+3], K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], W[i+4], K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], W[i+5], K[i+5] );
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], W[i+6], K[i+6] );
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
 800b370:	ea85 6574 	eor.w	r5, r5, r4, ror #25
 800b374:	ea87 57b6 	eor.w	r7, r7, r6, ror #22
    }
#else /* MBEDTLS_SHA256_SMALLER */
    for( i = 0; i < 16; i++ )
        GET_UINT32_BE( W[i], data, 4 * i );

    for( i = 0; i < 16; i += 8 )
 800b378:	9201      	str	r2, [sp, #4]
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], W[i+2], K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], W[i+3], K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], W[i+4], K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], W[i+5], K[i+5] );
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], W[i+6], K[i+6] );
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
 800b37a:	4429      	add	r1, r5
 800b37c:	eb09 0207 	add.w	r2, r9, r7
 800b380:	440b      	add	r3, r1
 800b382:	4411      	add	r1, r2
    }
#else /* MBEDTLS_SHA256_SMALLER */
    for( i = 0; i < 16; i++ )
        GET_UINT32_BE( W[i], data, 4 * i );

    for( i = 0; i < 16; i += 8 )
 800b384:	9a01      	ldr	r2, [sp, #4]
 800b386:	2a10      	cmp	r2, #16
 800b388:	f108 0820 	add.w	r8, r8, #32
 800b38c:	f10c 0c20 	add.w	ip, ip, #32
 800b390:	f47f aeca 	bne.w	800b128 <mbedtls_internal_sha256_process+0x80>
 800b394:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800b396:	920e      	str	r2, [sp, #56]	; 0x38
 800b398:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 800b39a:	9214      	str	r2, [sp, #80]	; 0x50
 800b39c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800b39e:	920f      	str	r2, [sp, #60]	; 0x3c
 800b3a0:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 800b3a2:	9215      	str	r2, [sp, #84]	; 0x54
 800b3a4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800b3a6:	9210      	str	r2, [sp, #64]	; 0x40
 800b3a8:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 800b3aa:	9216      	str	r2, [sp, #88]	; 0x58
 800b3ac:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b3ae:	9218      	str	r2, [sp, #96]	; 0x60
 800b3b0:	4627      	mov	r7, r4
 800b3b2:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 800b3b4:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800b3b6:	f8cd e014 	str.w	lr, [sp, #20]
 800b3ba:	920d      	str	r2, [sp, #52]	; 0x34
 800b3bc:	f8dd e008 	ldr.w	lr, [sp, #8]
 800b3c0:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 800b3c2:	9417      	str	r4, [sp, #92]	; 0x5c
 800b3c4:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800b3c6:	920b      	str	r2, [sp, #44]	; 0x2c
 800b3c8:	460d      	mov	r5, r1
 800b3ca:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800b3cc:	9412      	str	r4, [sp, #72]	; 0x48
 800b3ce:	9c32      	ldr	r4, [sp, #200]	; 0xc8
 800b3d0:	960a      	str	r6, [sp, #40]	; 0x28
 800b3d2:	9211      	str	r2, [sp, #68]	; 0x44
 800b3d4:	f8cd b018 	str.w	fp, [sp, #24]
 800b3d8:	9926      	ldr	r1, [sp, #152]	; 0x98
 800b3da:	9e24      	ldr	r6, [sp, #144]	; 0x90
 800b3dc:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800b3de:	940c      	str	r4, [sp, #48]	; 0x30
 800b3e0:	46f3      	mov	fp, lr
 800b3e2:	9702      	str	r7, [sp, #8]
 800b3e4:	9303      	str	r3, [sp, #12]
 800b3e6:	9501      	str	r5, [sp, #4]
 800b3e8:	e002      	b.n	800b3f0 <mbedtls_internal_sha256_process+0x348>
 800b3ea:	bf00      	nop
 800b3ec:	0800ccb8 	.word	0x0800ccb8
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 800b3f0:	9b03      	ldr	r3, [sp, #12]
 800b3f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b3f4:	9f03      	ldr	r7, [sp, #12]
 800b3f6:	f8db 4040 	ldr.w	r4, [fp, #64]	; 0x40
 800b3fa:	ea4f 18b3 	mov.w	r8, r3, ror #6
 800b3fe:	ea4f 4c75 	mov.w	ip, r5, ror #17
 800b402:	ea88 28f3 	eor.w	r8, r8, r3, ror #11
 800b406:	9b02      	ldr	r3, [sp, #8]
 800b408:	ea8c 4cf5 	eor.w	ip, ip, r5, ror #19
 800b40c:	ea80 0e03 	eor.w	lr, r0, r3
 800b410:	ea8c 2c95 	eor.w	ip, ip, r5, lsr #10
 800b414:	9d03      	ldr	r5, [sp, #12]
 800b416:	ea0e 0e07 	and.w	lr, lr, r7
 800b41a:	ea8e 0e00 	eor.w	lr, lr, r0
 800b41e:	ea88 6875 	eor.w	r8, r8, r5, ror #25
 800b422:	44f0      	add	r8, lr
 800b424:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 800b426:	44a0      	add	r8, r4
 800b428:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b42a:	ea4f 19f2 	mov.w	r9, r2, ror #7
 800b42e:	46a6      	mov	lr, r4
 800b430:	443e      	add	r6, r7
 800b432:	9c01      	ldr	r4, [sp, #4]
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b434:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 800b436:	ea89 49b2 	eor.w	r9, r9, r2, ror #18
 800b43a:	ea89 09d2 	eor.w	r9, r9, r2, lsr #3
 800b43e:	4466      	add	r6, ip
 800b440:	444e      	add	r6, r9
 800b442:	ea4e 0904 	orr.w	r9, lr, r4
 800b446:	9c05      	ldr	r4, [sp, #20]
 800b448:	ea09 0904 	and.w	r9, r9, r4
 800b44c:	9c01      	ldr	r4, [sp, #4]
 800b44e:	ea4f 0cb4 	mov.w	ip, r4, ror #2
 800b452:	ea8c 3c74 	eor.w	ip, ip, r4, ror #13
 800b456:	9c01      	ldr	r4, [sp, #4]
 800b458:	ea8c 5cb4 	eor.w	ip, ip, r4, ror #22
 800b45c:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800b45e:	4635      	mov	r5, r6
 800b460:	4422      	add	r2, r4
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b462:	ea4f 4677 	mov.w	r6, r7, ror #17
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 800b466:	9c06      	ldr	r4, [sp, #24]
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b468:	9519      	str	r5, [sp, #100]	; 0x64
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b46a:	ea86 46f7 	eor.w	r6, r6, r7, ror #19
 800b46e:	44a8      	add	r8, r5
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 800b470:	44a0      	add	r8, r4
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b472:	ea86 2697 	eor.w	r6, r6, r7, lsr #10
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 800b476:	9c01      	ldr	r4, [sp, #4]
 800b478:	9f0a      	ldr	r7, [sp, #40]	; 0x28
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b47a:	ea4f 1ef1 	mov.w	lr, r1, ror #7
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 800b47e:	403c      	ands	r4, r7
 800b480:	ea49 0404 	orr.w	r4, r9, r4
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b484:	ea8e 4eb1 	eor.w	lr, lr, r1, ror #18
 800b488:	4416      	add	r6, r2
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 800b48a:	44a4      	add	ip, r4
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b48c:	ea8e 0ed1 	eor.w	lr, lr, r1, lsr #3
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 800b490:	44c4      	add	ip, r8
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b492:	9a03      	ldr	r2, [sp, #12]
 800b494:	44b6      	add	lr, r6
 800b496:	f8db 6044 	ldr.w	r6, [fp, #68]	; 0x44
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 800b49a:	4664      	mov	r4, ip
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b49c:	9406      	str	r4, [sp, #24]
 800b49e:	ea83 0c02 	eor.w	ip, r3, r2
 800b4a2:	4672      	mov	r2, lr
 800b4a4:	eb00 0e06 	add.w	lr, r0, r6
 800b4a8:	4626      	mov	r6, r4
 800b4aa:	9c01      	ldr	r4, [sp, #4]
 800b4ac:	9213      	str	r2, [sp, #76]	; 0x4c
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 800b4ae:	44c2      	add	sl, r8
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b4b0:	ea46 0804 	orr.w	r8, r6, r4
 800b4b4:	ea08 0807 	and.w	r8, r8, r7
 800b4b8:	9f06      	ldr	r7, [sp, #24]
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b4ba:	9c10      	ldr	r4, [sp, #64]	; 0x40
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b4bc:	ea0a 0c0c 	and.w	ip, sl, ip
 800b4c0:	4496      	add	lr, r2
 800b4c2:	ea4f 02b7 	mov.w	r2, r7, ror #2
 800b4c6:	ea8c 0c03 	eor.w	ip, ip, r3
 800b4ca:	ea82 3277 	eor.w	r2, r2, r7, ror #13
 800b4ce:	44e6      	add	lr, ip
 800b4d0:	ea82 5cb7 	eor.w	ip, r2, r7, ror #22
 800b4d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 800b4d6:	9b04      	ldr	r3, [sp, #16]
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b4d8:	ea4f 16f4 	mov.w	r6, r4, ror #7
 800b4dc:	4411      	add	r1, r2
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b4de:	9a01      	ldr	r2, [sp, #4]
 800b4e0:	ea4f 10ba 	mov.w	r0, sl, ror #6
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b4e4:	ea86 46b4 	eor.w	r6, r6, r4, ror #18
 800b4e8:	ea86 06d4 	eor.w	r6, r6, r4, lsr #3
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b4ec:	ea80 20fa 	eor.w	r0, r0, sl, ror #11
 800b4f0:	403a      	ands	r2, r7
 800b4f2:	4431      	add	r1, r6
 800b4f4:	ea80 607a 	eor.w	r0, r0, sl, ror #25
 800b4f8:	ea48 0202 	orr.w	r2, r8, r2
 800b4fc:	9e05      	ldr	r6, [sp, #20]
 800b4fe:	4470      	add	r0, lr
 800b500:	4462      	add	r2, ip
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b502:	ea4f 4e75 	mov.w	lr, r5, ror #17
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b506:	4402      	add	r2, r0
 800b508:	1986      	adds	r6, r0, r6
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b50a:	ea8e 4ef5 	eor.w	lr, lr, r5, ror #19
 800b50e:	9803      	ldr	r0, [sp, #12]
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 800b510:	469c      	mov	ip, r3
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b512:	ea8e 2e95 	eor.w	lr, lr, r5, lsr #10
 800b516:	ea8a 0900 	eor.w	r9, sl, r0
 800b51a:	eb01 000e 	add.w	r0, r1, lr
 800b51e:	4601      	mov	r1, r0
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 800b520:	f8cc 5040 	str.w	r5, [ip, #64]	; 0x40
 800b524:	f8db 0048 	ldr.w	r0, [fp, #72]	; 0x48
 800b528:	9d02      	ldr	r5, [sp, #8]
 800b52a:	4405      	add	r5, r0
 800b52c:	4628      	mov	r0, r5
 800b52e:	4408      	add	r0, r1
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b530:	9d06      	ldr	r5, [sp, #24]
 800b532:	9c03      	ldr	r4, [sp, #12]
 800b534:	9107      	str	r1, [sp, #28]
 800b536:	ea4f 01b2 	mov.w	r1, r2, ror #2
 800b53a:	ea81 3172 	eor.w	r1, r1, r2, ror #13
 800b53e:	ea06 0909 	and.w	r9, r6, r9
 800b542:	ea81 5eb2 	eor.w	lr, r1, r2, ror #22
 800b546:	ea42 0805 	orr.w	r8, r2, r5
 800b54a:	ea89 0904 	eor.w	r9, r9, r4
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b54e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b550:	9c01      	ldr	r4, [sp, #4]
 800b552:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b554:	ea4f 17b6 	mov.w	r7, r6, ror #6
 800b558:	ea87 27f6 	eor.w	r7, r7, r6, ror #11
 800b55c:	ea08 0804 	and.w	r8, r8, r4
 800b560:	4448      	add	r0, r9
 800b562:	4674      	mov	r4, lr
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b564:	ea4f 1cf5 	mov.w	ip, r5, ror #7
 800b568:	468e      	mov	lr, r1

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b56a:	ea87 6776 	eor.w	r7, r7, r6, ror #25
 800b56e:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b570:	4407      	add	r7, r0
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b572:	ea8c 4cb5 	eor.w	ip, ip, r5, ror #18

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b576:	9806      	ldr	r0, [sp, #24]
 800b578:	eb0e 0901 	add.w	r9, lr, r1
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b57c:	ea8c 0ed5 	eor.w	lr, ip, r5, lsr #3
 800b580:	9d13      	ldr	r5, [sp, #76]	; 0x4c

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b582:	ea02 0100 	and.w	r1, r2, r0
    }

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 800b586:	469c      	mov	ip, r3
 800b588:	f8db 004c 	ldr.w	r0, [fp, #76]	; 0x4c
 800b58c:	9b03      	ldr	r3, [sp, #12]
 800b58e:	f8cc 5044 	str.w	r5, [ip, #68]	; 0x44
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b592:	ea48 0101 	orr.w	r1, r8, r1
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b596:	ea4f 4875 	mov.w	r8, r5, ror #17
 800b59a:	ea88 48f5 	eor.w	r8, r8, r5, ror #19

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b59e:	4421      	add	r1, r4
 800b5a0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b5a2:	4439      	add	r1, r7
 800b5a4:	eb09 0c0e 	add.w	ip, r9, lr
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b5a8:	ea88 2895 	eor.w	r8, r8, r5, lsr #10
 800b5ac:	4418      	add	r0, r3
 800b5ae:	9b06      	ldr	r3, [sp, #24]
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
 800b5b0:	9d0e      	ldr	r5, [sp, #56]	; 0x38

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b5b2:	eb07 0e04 	add.w	lr, r7, r4
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b5b6:	ea86 090a 	eor.w	r9, r6, sl
 800b5ba:	44c4      	add	ip, r8
 800b5bc:	ea41 0802 	orr.w	r8, r1, r2
 800b5c0:	4664      	mov	r4, ip
 800b5c2:	ea08 0803 	and.w	r8, r8, r3
 800b5c6:	ea0e 0909 	and.w	r9, lr, r9
 800b5ca:	ea4f 03b1 	mov.w	r3, r1, ror #2
 800b5ce:	ea89 090a 	eor.w	r9, r9, sl
 800b5d2:	ea83 3371 	eor.w	r3, r3, r1, ror #13
 800b5d6:	4420      	add	r0, r4
 800b5d8:	4448      	add	r0, r9
 800b5da:	ea83 59b1 	eor.w	r9, r3, r1, ror #22
 800b5de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b5e0:	9403      	str	r4, [sp, #12]
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
 800b5e2:	ea4f 1cf5 	mov.w	ip, r5, ror #7
 800b5e6:	462c      	mov	r4, r5
 800b5e8:	ea8c 4cb5 	eor.w	ip, ip, r5, ror #18
    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b5ec:	464d      	mov	r5, r9
 800b5ee:	4699      	mov	r9, r3
 800b5f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
 800b5f2:	ea8c 0cd4 	eor.w	ip, ip, r4, lsr #3
 800b5f6:	9c07      	ldr	r4, [sp, #28]
 800b5f8:	4499      	add	r9, r3
    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b5fa:	ea01 0302 	and.w	r3, r1, r2
 800b5fe:	ea48 0303 	orr.w	r3, r8, r3
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
 800b602:	ea4f 4874 	mov.w	r8, r4, ror #17
 800b606:	ea88 48f4 	eor.w	r8, r8, r4, ror #19

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b60a:	9c04      	ldr	r4, [sp, #16]
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b60c:	442b      	add	r3, r5
 800b60e:	ea4f 17be 	mov.w	r7, lr, ror #6

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b612:	4625      	mov	r5, r4
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b614:	ea87 27fe 	eor.w	r7, r7, lr, ror #11

    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 800b618:	9c07      	ldr	r4, [sp, #28]
 800b61a:	64ac      	str	r4, [r5, #72]	; 0x48
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b61c:	ea87 677e 	eor.w	r7, r7, lr, ror #25
 800b620:	9d01      	ldr	r5, [sp, #4]
 800b622:	4407      	add	r7, r0
 800b624:	443d      	add	r5, r7
 800b626:	f8db 0050 	ldr.w	r0, [fp, #80]	; 0x50
 800b62a:	9501      	str	r5, [sp, #4]
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
 800b62c:	ea88 2894 	eor.w	r8, r8, r4, lsr #10
 800b630:	44cc      	add	ip, r9
 800b632:	4482      	add	sl, r0
 800b634:	9801      	ldr	r0, [sp, #4]
    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b636:	19dc      	adds	r4, r3, r7
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
 800b638:	44c4      	add	ip, r8
 800b63a:	ea8e 0706 	eor.w	r7, lr, r6
 800b63e:	4665      	mov	r5, ip
 800b640:	4007      	ands	r7, r0
 800b642:	4623      	mov	r3, r4
 800b644:	44aa      	add	sl, r5
 800b646:	4077      	eors	r7, r6
 800b648:	4457      	add	r7, sl
 800b64a:	9509      	str	r5, [sp, #36]	; 0x24
 800b64c:	ea4f 0ab3 	mov.w	sl, r3, ror #2
 800b650:	9d01      	ldr	r5, [sp, #4]
 800b652:	9308      	str	r3, [sp, #32]
 800b654:	ea8a 3a73 	eor.w	sl, sl, r3, ror #13
 800b658:	ea4f 19b0 	mov.w	r9, r0, ror #6
 800b65c:	ea89 29f5 	eor.w	r9, r9, r5, ror #11
 800b660:	ea8a 55b3 	eor.w	r5, sl, r3, ror #22
 800b664:	9801      	ldr	r0, [sp, #4]
 800b666:	9502      	str	r5, [sp, #8]
 800b668:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800b66a:	ea44 0c01 	orr.w	ip, r4, r1
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b66e:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800b670:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
 800b672:	ea89 6070 	eor.w	r0, r9, r0, ror #25
 800b676:	46a9      	mov	r9, r5
 800b678:	4499      	add	r9, r3
 800b67a:	9b08      	ldr	r3, [sp, #32]
 800b67c:	9d02      	ldr	r5, [sp, #8]
 800b67e:	ea03 0a01 	and.w	sl, r3, r1
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b682:	9b03      	ldr	r3, [sp, #12]
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
 800b684:	ea0c 0c02 	and.w	ip, ip, r2
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b688:	ea4f 18f4 	mov.w	r8, r4, ror #7
 800b68c:	ea88 48b4 	eor.w	r8, r8, r4, ror #18
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
 800b690:	ea4c 0a0a 	orr.w	sl, ip, sl
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b694:	ea4f 4c73 	mov.w	ip, r3, ror #17
 800b698:	ea88 08d4 	eor.w	r8, r8, r4, lsr #3
 800b69c:	ea8c 4cf3 	eor.w	ip, ip, r3, ror #19
    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b6a0:	9c03      	ldr	r4, [sp, #12]
 800b6a2:	9b04      	ldr	r3, [sp, #16]
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b6a4:	ea8c 2c94 	eor.w	ip, ip, r4, lsr #10
    for( i = 16; i < 64; i += 8 )
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800b6a8:	64dc      	str	r4, [r3, #76]	; 0x4c
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
 800b6aa:	9c06      	ldr	r4, [sp, #24]
 800b6ac:	4438      	add	r0, r7
 800b6ae:	4404      	add	r4, r0
 800b6b0:	44aa      	add	sl, r5
 800b6b2:	4625      	mov	r5, r4
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b6b4:	9c01      	ldr	r4, [sp, #4]
 800b6b6:	f8db 7054 	ldr.w	r7, [fp, #84]	; 0x54
 800b6ba:	9506      	str	r5, [sp, #24]
 800b6bc:	44c8      	add	r8, r9
 800b6be:	ea84 040e 	eor.w	r4, r4, lr
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
 800b6c2:	4482      	add	sl, r0
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b6c4:	44c4      	add	ip, r8
 800b6c6:	9808      	ldr	r0, [sp, #32]
 800b6c8:	443e      	add	r6, r7
 800b6ca:	402c      	ands	r4, r5
 800b6cc:	462f      	mov	r7, r5
 800b6ce:	ea4f 18b5 	mov.w	r8, r5, ror #6
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b6d2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b6d4:	ea4a 0900 	orr.w	r9, sl, r0
 800b6d8:	4466      	add	r6, ip
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b6da:	ea4f 10f5 	mov.w	r0, r5, ror #7
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b6de:	ea84 040e 	eor.w	r4, r4, lr
 800b6e2:	ea88 28f7 	eor.w	r8, r8, r7, ror #11
 800b6e6:	4434      	add	r4, r6
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b6e8:	ea80 40b5 	eor.w	r0, r0, r5, ror #18
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b6ec:	ea88 6777 	eor.w	r7, r8, r7, ror #25
 800b6f0:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800b6f2:	4427      	add	r7, r4
 800b6f4:	9c08      	ldr	r4, [sp, #32]
 800b6f6:	46a8      	mov	r8, r5
 800b6f8:	ea4f 06ba 	mov.w	r6, sl, ror #2
 800b6fc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b6fe:	ea09 0901 	and.w	r9, r9, r1
 800b702:	ea86 367a 	eor.w	r6, r6, sl, ror #13
 800b706:	ea0a 0404 	and.w	r4, sl, r4
 800b70a:	ea49 0404 	orr.w	r4, r9, r4
 800b70e:	44a8      	add	r8, r5
 800b710:	ea86 56ba 	eor.w	r6, r6, sl, ror #22
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b714:	9d0d      	ldr	r5, [sp, #52]	; 0x34
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b716:	4426      	add	r6, r4
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b718:	ea80 00d5 	eor.w	r0, r0, r5, lsr #3
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b71c:	443e      	add	r6, r7
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b71e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
 800b720:	651d      	str	r5, [r3, #80]	; 0x50
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b722:	4633      	mov	r3, r6
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b724:	9e06      	ldr	r6, [sp, #24]
 800b726:	9305      	str	r3, [sp, #20]
 800b728:	ea4f 4975 	mov.w	r9, r5, ror #17
 800b72c:	ea89 49f5 	eor.w	r9, r9, r5, ror #19
 800b730:	4480      	add	r8, r0
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b732:	18b8      	adds	r0, r7, r2
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b734:	4632      	mov	r2, r6
 800b736:	9e01      	ldr	r6, [sp, #4]
 800b738:	f8db 4058 	ldr.w	r4, [fp, #88]	; 0x58
 800b73c:	ea89 2995 	eor.w	r9, r9, r5, lsr #10
 800b740:	44c8      	add	r8, r9
 800b742:	9d01      	ldr	r5, [sp, #4]
 800b744:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800b748:	4056      	eors	r6, r2
 800b74a:	ea43 070a 	orr.w	r7, r3, sl
 800b74e:	ea4f 09b3 	mov.w	r9, r3, ror #2
 800b752:	9b08      	ldr	r3, [sp, #32]
 800b754:	4006      	ands	r6, r0
 800b756:	406e      	eors	r6, r5
 800b758:	401f      	ands	r7, r3
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
 800b75a:	9d11      	ldr	r5, [sp, #68]	; 0x44
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b75c:	9b05      	ldr	r3, [sp, #20]
 800b75e:	4474      	add	r4, lr
 800b760:	ea4f 12b0 	mov.w	r2, r0, ror #6
 800b764:	4444      	add	r4, r8
 800b766:	ea89 3973 	eor.w	r9, r9, r3, ror #13
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
 800b76a:	ea4f 18f5 	mov.w	r8, r5, ror #7
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b76e:	ea03 0e0a 	and.w	lr, r3, sl
 800b772:	ea82 22f0 	eor.w	r2, r2, r0, ror #11
 800b776:	ea89 59b3 	eor.w	r9, r9, r3, ror #22
 800b77a:	4434      	add	r4, r6
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
 800b77c:	ea88 48b5 	eor.w	r8, r8, r5, ror #18
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b780:	ea82 6270 	eor.w	r2, r2, r0, ror #25
 800b784:	ea47 0e0e 	orr.w	lr, r7, lr
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b788:	9b04      	ldr	r3, [sp, #16]
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b78a:	4414      	add	r4, r2
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
 800b78c:	ea88 08d5 	eor.w	r8, r8, r5, lsr #3
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b790:	44ce      	add	lr, r9
 800b792:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800b794:	f8db 205c 	ldr.w	r2, [fp, #92]	; 0x5c
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 800b798:	f8c3 c054 	str.w	ip, [r3, #84]	; 0x54
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b79c:	1867      	adds	r7, r4, r1
 800b79e:	44a6      	add	lr, r4
 800b7a0:	44a8      	add	r8, r5
 800b7a2:	9702      	str	r7, [sp, #8]
 800b7a4:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 800b7a8:	9d01      	ldr	r5, [sp, #4]
 800b7aa:	9919      	ldr	r1, [sp, #100]	; 0x64
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
 800b7ac:	9c06      	ldr	r4, [sp, #24]
 800b7ae:	ea4f 467c 	mov.w	r6, ip, ror #17
 800b7b2:	4415      	add	r5, r2
 800b7b4:	ea86 46fc 	eor.w	r6, r6, ip, ror #19
 800b7b8:	9a02      	ldr	r2, [sp, #8]
 800b7ba:	ea86 269c 	eor.w	r6, r6, ip, lsr #10
 800b7be:	4488      	add	r8, r1
 800b7c0:	4044      	eors	r4, r0
 800b7c2:	44b0      	add	r8, r6
 800b7c4:	4014      	ands	r4, r2
 800b7c6:	ea4f 16b2 	mov.w	r6, r2, ror #6
 800b7ca:	9a06      	ldr	r2, [sp, #24]
 800b7cc:	9905      	ldr	r1, [sp, #20]
 800b7ce:	4054      	eors	r4, r2
 800b7d0:	4445      	add	r5, r8
 800b7d2:	442c      	add	r4, r5
 800b7d4:	9d05      	ldr	r5, [sp, #20]
 800b7d6:	9a02      	ldr	r2, [sp, #8]
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b7d8:	4677      	mov	r7, lr
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
 800b7da:	ea07 0905 	and.w	r9, r7, r5
 800b7de:	9d02      	ldr	r5, [sp, #8]
 800b7e0:	ea86 26f2 	eor.w	r6, r6, r2, ror #11
 800b7e4:	ea47 0e01 	orr.w	lr, r7, r1
 800b7e8:	ea86 6675 	eor.w	r6, r6, r5, ror #25
 800b7ec:	ea4f 01b7 	mov.w	r1, r7, ror #2
 800b7f0:	4434      	add	r4, r6
 800b7f2:	ea81 3177 	eor.w	r1, r1, r7, ror #13
 800b7f6:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800b7f8:	9610      	str	r6, [sp, #64]	; 0x40
 800b7fa:	ea0e 0e0a 	and.w	lr, lr, sl
 800b7fe:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800b800:	960f      	str	r6, [sp, #60]	; 0x3c
 800b802:	ea4e 0e09 	orr.w	lr, lr, r9
 800b806:	ea81 55b7 	eor.w	r5, r1, r7, ror #22
 800b80a:	46b9      	mov	r9, r7
 800b80c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800b80e:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800b810:	9712      	str	r7, [sp, #72]	; 0x48
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b812:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800b814:	659f      	str	r7, [r3, #88]	; 0x58
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
 800b816:	4475      	add	r5, lr
 800b818:	960e      	str	r6, [sp, #56]	; 0x38
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 800b81a:	469e      	mov	lr, r3
 800b81c:	461e      	mov	r6, r3
 800b81e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b820:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b822:	9317      	str	r3, [sp, #92]	; 0x5c
 800b824:	9b07      	ldr	r3, [sp, #28]
 800b826:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b828:	9318      	str	r3, [sp, #96]	; 0x60
 800b82a:	9b03      	ldr	r3, [sp, #12]
 800b82c:	9316      	str	r3, [sp, #88]	; 0x58
 800b82e:	970c      	str	r7, [sp, #48]	; 0x30
 800b830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b832:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800b834:	9315      	str	r3, [sp, #84]	; 0x54
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
 800b836:	f8c6 805c 	str.w	r8, [r6, #92]	; 0x5c
 800b83a:	f8cd c050 	str.w	ip, [sp, #80]	; 0x50
 800b83e:	970d      	str	r7, [sp, #52]	; 0x34
 800b840:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b842:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800b844:	9311      	str	r3, [sp, #68]	; 0x44
 800b846:	4673      	mov	r3, lr
 800b848:	3320      	adds	r3, #32
 800b84a:	9304      	str	r3, [sp, #16]
 800b84c:	9b08      	ldr	r3, [sp, #32]
 800b84e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800b852:	4423      	add	r3, r4
 800b854:	9303      	str	r3, [sp, #12]
 800b856:	192b      	adds	r3, r5, r4
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], W[i+5], K[i+5] );
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], W[i+6], K[i+6] );
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
 800b858:	4c1a      	ldr	r4, [pc, #104]	; (800b8c4 <mbedtls_internal_sha256_process+0x81c>)
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
 800b85a:	9301      	str	r3, [sp, #4]
 800b85c:	f10b 0b20 	add.w	fp, fp, #32
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], W[i+5], K[i+5] );
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], W[i+6], K[i+6] );
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    }

    for( i = 16; i < 64; i += 8 )
 800b860:	45a3      	cmp	fp, r4
 800b862:	f47f adc5 	bne.w	800b3f0 <mbedtls_internal_sha256_process+0x348>
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
    }
#endif /* MBEDTLS_SHA256_SMALLER */

    for( i = 0; i < 8; i++ )
        ctx->state[i] += A[i];
 800b866:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800b868:	f8dd c008 	ldr.w	ip, [sp, #8]
 800b86c:	68b5      	ldr	r5, [r6, #8]
 800b86e:	68f1      	ldr	r1, [r6, #12]
 800b870:	6932      	ldr	r2, [r6, #16]
 800b872:	f8dd b018 	ldr.w	fp, [sp, #24]
 800b876:	4634      	mov	r4, r6
 800b878:	6976      	ldr	r6, [r6, #20]
 800b87a:	9601      	str	r6, [sp, #4]
 800b87c:	4626      	mov	r6, r4
 800b87e:	69a4      	ldr	r4, [r4, #24]
 800b880:	9402      	str	r4, [sp, #8]
 800b882:	6a34      	ldr	r4, [r6, #32]
 800b884:	69f7      	ldr	r7, [r6, #28]
 800b886:	469e      	mov	lr, r3
 800b888:	9b03      	ldr	r3, [sp, #12]
 800b88a:	9403      	str	r4, [sp, #12]
 800b88c:	9c05      	ldr	r4, [sp, #20]
 800b88e:	4475      	add	r5, lr
 800b890:	4422      	add	r2, r4
 800b892:	60b5      	str	r5, [r6, #8]
 800b894:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b896:	9e02      	ldr	r6, [sp, #8]
 800b898:	9d01      	ldr	r5, [sp, #4]
 800b89a:	4433      	add	r3, r6
 800b89c:	9e03      	ldr	r6, [sp, #12]
 800b89e:	4430      	add	r0, r6
 800b8a0:	46b6      	mov	lr, r6
 800b8a2:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800b8a4:	4449      	add	r1, r9
 800b8a6:	4455      	add	r5, sl
 800b8a8:	4467      	add	r7, ip
 800b8aa:	445c      	add	r4, fp
 800b8ac:	6230      	str	r0, [r6, #32]

    return( 0 );
}
 800b8ae:	2000      	movs	r0, #0
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
    }
#endif /* MBEDTLS_SHA256_SMALLER */

    for( i = 0; i < 8; i++ )
        ctx->state[i] += A[i];
 800b8b0:	60f1      	str	r1, [r6, #12]
 800b8b2:	6132      	str	r2, [r6, #16]
 800b8b4:	6175      	str	r5, [r6, #20]
 800b8b6:	61b3      	str	r3, [r6, #24]
 800b8b8:	61f7      	str	r7, [r6, #28]
 800b8ba:	6274      	str	r4, [r6, #36]	; 0x24

    return( 0 );
}
 800b8bc:	b065      	add	sp, #404	; 0x194
 800b8be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8c2:	bf00      	nop
 800b8c4:	0800cd78 	.word	0x0800cd78

0800b8c8 <mbedtls_sha256_update_ret>:
 * SHA-256 process buffer
 */
int mbedtls_sha256_update_ret( mbedtls_sha256_context *ctx,
                               const unsigned char *input,
                               size_t ilen )
{
 800b8c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint32_t left;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( ilen == 0 || input != NULL );

    if( ilen == 0 )
 800b8cc:	4614      	mov	r4, r2
 800b8ce:	b332      	cbz	r2, 800b91e <mbedtls_sha256_update_ret+0x56>
 800b8d0:	4606      	mov	r6, r0
        return( 0 );

    left = ctx->total[0] & 0x3F;
 800b8d2:	6800      	ldr	r0, [r0, #0]
    fill = 64 - left;

    ctx->total[0] += (uint32_t) ilen;
 800b8d4:	1813      	adds	r3, r2, r0
    ctx->total[0] &= 0xFFFFFFFF;

    if( ctx->total[0] < (uint32_t) ilen )
 800b8d6:	429a      	cmp	r2, r3
 800b8d8:	460d      	mov	r5, r1
        return( 0 );

    left = ctx->total[0] & 0x3F;
    fill = 64 - left;

    ctx->total[0] += (uint32_t) ilen;
 800b8da:	6033      	str	r3, [r6, #0]
    SHA256_VALIDATE_RET( ilen == 0 || input != NULL );

    if( ilen == 0 )
        return( 0 );

    left = ctx->total[0] & 0x3F;
 800b8dc:	f000 073f 	and.w	r7, r0, #63	; 0x3f
    fill = 64 - left;

    ctx->total[0] += (uint32_t) ilen;
    ctx->total[0] &= 0xFFFFFFFF;

    if( ctx->total[0] < (uint32_t) ilen )
 800b8e0:	d902      	bls.n	800b8e8 <mbedtls_sha256_update_ret+0x20>
        ctx->total[1]++;
 800b8e2:	6873      	ldr	r3, [r6, #4]
 800b8e4:	3301      	adds	r3, #1
 800b8e6:	6073      	str	r3, [r6, #4]

    if( left && ilen >= fill )
 800b8e8:	b977      	cbnz	r7, 800b908 <mbedtls_sha256_update_ret+0x40>
        input += fill;
        ilen  -= fill;
        left = 0;
    }

    while( ilen >= 64 )
 800b8ea:	2c3f      	cmp	r4, #63	; 0x3f
 800b8ec:	d802      	bhi.n	800b8f4 <mbedtls_sha256_update_ret+0x2c>
 800b8ee:	e00f      	b.n	800b910 <mbedtls_sha256_update_ret+0x48>
 800b8f0:	2c3f      	cmp	r4, #63	; 0x3f
 800b8f2:	d917      	bls.n	800b924 <mbedtls_sha256_update_ret+0x5c>
    {
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
 800b8f4:	4629      	mov	r1, r5
 800b8f6:	4630      	mov	r0, r6
 800b8f8:	f7ff fbd6 	bl	800b0a8 <mbedtls_internal_sha256_process>
            return( ret );

        input += 64;
        ilen  -= 64;
 800b8fc:	3c40      	subs	r4, #64	; 0x40
    while( ilen >= 64 )
    {
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
            return( ret );

        input += 64;
 800b8fe:	3540      	adds	r5, #64	; 0x40
        left = 0;
    }

    while( ilen >= 64 )
    {
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
 800b900:	2800      	cmp	r0, #0
 800b902:	d0f5      	beq.n	800b8f0 <mbedtls_sha256_update_ret+0x28>

    if( ilen > 0 )
        memcpy( (void *) (ctx->buffer + left), input, ilen );

    return( 0 );
}
 800b904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

    if( ilen == 0 )
        return( 0 );

    left = ctx->total[0] & 0x3F;
    fill = 64 - left;
 800b908:	f1c7 0840 	rsb	r8, r7, #64	; 0x40
    ctx->total[0] &= 0xFFFFFFFF;

    if( ctx->total[0] < (uint32_t) ilen )
        ctx->total[1]++;

    if( left && ilen >= fill )
 800b90c:	4544      	cmp	r4, r8
 800b90e:	d20e      	bcs.n	800b92e <mbedtls_sha256_update_ret+0x66>
        input += 64;
        ilen  -= 64;
    }

    if( ilen > 0 )
        memcpy( (void *) (ctx->buffer + left), input, ilen );
 800b910:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800b914:	4430      	add	r0, r6
 800b916:	4629      	mov	r1, r5
 800b918:	4622      	mov	r2, r4
 800b91a:	f000 fe43 	bl	800c5a4 <memcpy>

    return( 0 );
 800b91e:	2000      	movs	r0, #0
 800b920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

        input += 64;
        ilen  -= 64;
    }

    if( ilen > 0 )
 800b924:	2c00      	cmp	r4, #0
 800b926:	d1f3      	bne.n	800b910 <mbedtls_sha256_update_ret+0x48>
        memcpy( (void *) (ctx->buffer + left), input, ilen );

    return( 0 );
 800b928:	2000      	movs	r0, #0
 800b92a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if( ctx->total[0] < (uint32_t) ilen )
        ctx->total[1]++;

    if( left && ilen >= fill )
    {
        memcpy( (void *) (ctx->buffer + left), input, fill );
 800b92e:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800b932:	4629      	mov	r1, r5
 800b934:	4430      	add	r0, r6
 800b936:	4642      	mov	r2, r8
 800b938:	f000 fe34 	bl	800c5a4 <memcpy>

        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
 800b93c:	4630      	mov	r0, r6
 800b93e:	f106 0128 	add.w	r1, r6, #40	; 0x28
 800b942:	f7ff fbb1 	bl	800b0a8 <mbedtls_internal_sha256_process>
 800b946:	2800      	cmp	r0, #0
 800b948:	d1dc      	bne.n	800b904 <mbedtls_sha256_update_ret+0x3c>
            return( ret );

        input += fill;
        ilen  -= fill;
 800b94a:	ebc8 0404 	rsb	r4, r8, r4
        memcpy( (void *) (ctx->buffer + left), input, fill );

        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
            return( ret );

        input += fill;
 800b94e:	4445      	add	r5, r8
        ilen  -= fill;
        left = 0;
 800b950:	4607      	mov	r7, r0
 800b952:	e7cd      	b.n	800b8f0 <mbedtls_sha256_update_ret+0x28>

0800b954 <mbedtls_sha256_finish_ret>:
    SHA256_VALIDATE_RET( (unsigned char *)output != NULL );

    /*
     * Add padding: 0x80 then 0x00 until 8 bytes remain for the length
     */
    used = ctx->total[0] & 0x3F;
 800b954:	6802      	ldr	r2, [r0, #0]
 800b956:	f002 023f 	and.w	r2, r2, #63	; 0x3f
/*
 * SHA-256 final digest
 */
int mbedtls_sha256_finish_ret( mbedtls_sha256_context *ctx,
                               unsigned char output[32] )
{
 800b95a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b95e:	4604      	mov	r4, r0
    /*
     * Add padding: 0x80 then 0x00 until 8 bytes remain for the length
     */
    used = ctx->total[0] & 0x3F;

    ctx->buffer[used++] = 0x80;
 800b960:	4410      	add	r0, r2
 800b962:	2680      	movs	r6, #128	; 0x80
 800b964:	1c53      	adds	r3, r2, #1
 800b966:	f880 6028 	strb.w	r6, [r0, #40]	; 0x28

    if( used <= 56 )
 800b96a:	2b38      	cmp	r3, #56	; 0x38
    {
        /* Enough room for padding + length in current block */
        memset( ctx->buffer + used, 0, 56 - used );
 800b96c:	f102 0029 	add.w	r0, r2, #41	; 0x29
/*
 * SHA-256 final digest
 */
int mbedtls_sha256_finish_ret( mbedtls_sha256_context *ctx,
                               unsigned char output[32] )
{
 800b970:	460d      	mov	r5, r1
    ctx->buffer[used++] = 0x80;

    if( used <= 56 )
    {
        /* Enough room for padding + length in current block */
        memset( ctx->buffer + used, 0, 56 - used );
 800b972:	4420      	add	r0, r4
     */
    used = ctx->total[0] & 0x3F;

    ctx->buffer[used++] = 0x80;

    if( used <= 56 )
 800b974:	d87b      	bhi.n	800ba6e <mbedtls_sha256_finish_ret+0x11a>
    {
        /* Enough room for padding + length in current block */
        memset( ctx->buffer + used, 0, 56 - used );
 800b976:	f1c2 0237 	rsb	r2, r2, #55	; 0x37
 800b97a:	2100      	movs	r1, #0
 800b97c:	f000 fe1d 	bl	800c5ba <memset>
 800b980:	f104 0628 	add.w	r6, r4, #40	; 0x28
    }

    /*
     * Add message length
     */
    high = ( ctx->total[0] >> 29 )
 800b984:	6823      	ldr	r3, [r4, #0]
         | ( ctx->total[1] <<  3 );
 800b986:	6861      	ldr	r1, [r4, #4]
    }

    /*
     * Add message length
     */
    high = ( ctx->total[0] >> 29 )
 800b988:	0f5a      	lsrs	r2, r3, #29
 800b98a:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
         | ( ctx->total[1] <<  3 );
    low  = ( ctx->total[0] <<  3 );
 800b98e:	00db      	lsls	r3, r3, #3

    PUT_UINT32_BE( high, ctx->buffer, 56 );
    PUT_UINT32_BE( low,  ctx->buffer, 60 );
 800b990:	0a18      	lsrs	r0, r3, #8
 800b992:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 800b996:	0c1f      	lsrs	r7, r3, #16
     */
    high = ( ctx->total[0] >> 29 )
         | ( ctx->total[1] <<  3 );
    low  = ( ctx->total[0] <<  3 );

    PUT_UINT32_BE( high, ctx->buffer, 56 );
 800b998:	ea4f 6912 	mov.w	r9, r2, lsr #24
 800b99c:	ea4f 4812 	mov.w	r8, r2, lsr #16
 800b9a0:	ea4f 2c12 	mov.w	ip, r2, lsr #8
    PUT_UINT32_BE( low,  ctx->buffer, 60 );
 800b9a4:	f884 3067 	strb.w	r3, [r4, #103]	; 0x67
 800b9a8:	f884 0066 	strb.w	r0, [r4, #102]	; 0x66

    if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
 800b9ac:	4631      	mov	r1, r6
     */
    high = ( ctx->total[0] >> 29 )
         | ( ctx->total[1] <<  3 );
    low  = ( ctx->total[0] <<  3 );

    PUT_UINT32_BE( high, ctx->buffer, 56 );
 800b9ae:	f884 2063 	strb.w	r2, [r4, #99]	; 0x63
 800b9b2:	f884 9060 	strb.w	r9, [r4, #96]	; 0x60
 800b9b6:	f884 8061 	strb.w	r8, [r4, #97]	; 0x61
 800b9ba:	f884 c062 	strb.w	ip, [r4, #98]	; 0x62
    PUT_UINT32_BE( low,  ctx->buffer, 60 );
 800b9be:	f884 e064 	strb.w	lr, [r4, #100]	; 0x64
 800b9c2:	f884 7065 	strb.w	r7, [r4, #101]	; 0x65

    if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
 800b9c6:	4620      	mov	r0, r4
 800b9c8:	f7ff fb6e 	bl	800b0a8 <mbedtls_internal_sha256_process>
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	2800      	cmp	r0, #0
 800b9d0:	d15b      	bne.n	800ba8a <mbedtls_sha256_finish_ret+0x136>
        return( ret );

    /*
     * Output final state
     */
    PUT_UINT32_BE( ctx->state[0], output,  0 );
 800b9d2:	7ae2      	ldrb	r2, [r4, #11]
 800b9d4:	702a      	strb	r2, [r5, #0]
 800b9d6:	8962      	ldrh	r2, [r4, #10]
 800b9d8:	706a      	strb	r2, [r5, #1]
 800b9da:	68a2      	ldr	r2, [r4, #8]
 800b9dc:	0a12      	lsrs	r2, r2, #8
 800b9de:	70aa      	strb	r2, [r5, #2]
 800b9e0:	68a2      	ldr	r2, [r4, #8]
 800b9e2:	70ea      	strb	r2, [r5, #3]
    PUT_UINT32_BE( ctx->state[1], output,  4 );
 800b9e4:	7be2      	ldrb	r2, [r4, #15]
 800b9e6:	712a      	strb	r2, [r5, #4]
 800b9e8:	89e2      	ldrh	r2, [r4, #14]
 800b9ea:	716a      	strb	r2, [r5, #5]
 800b9ec:	68e2      	ldr	r2, [r4, #12]
 800b9ee:	0a12      	lsrs	r2, r2, #8
 800b9f0:	71aa      	strb	r2, [r5, #6]
 800b9f2:	68e2      	ldr	r2, [r4, #12]
 800b9f4:	71ea      	strb	r2, [r5, #7]
    PUT_UINT32_BE( ctx->state[2], output,  8 );
 800b9f6:	7ce2      	ldrb	r2, [r4, #19]
 800b9f8:	722a      	strb	r2, [r5, #8]
 800b9fa:	8a62      	ldrh	r2, [r4, #18]
 800b9fc:	726a      	strb	r2, [r5, #9]
 800b9fe:	6922      	ldr	r2, [r4, #16]
 800ba00:	0a12      	lsrs	r2, r2, #8
 800ba02:	72aa      	strb	r2, [r5, #10]
 800ba04:	6922      	ldr	r2, [r4, #16]
 800ba06:	72ea      	strb	r2, [r5, #11]
    PUT_UINT32_BE( ctx->state[3], output, 12 );
 800ba08:	7de2      	ldrb	r2, [r4, #23]
 800ba0a:	732a      	strb	r2, [r5, #12]
 800ba0c:	8ae2      	ldrh	r2, [r4, #22]
 800ba0e:	736a      	strb	r2, [r5, #13]
 800ba10:	6962      	ldr	r2, [r4, #20]
 800ba12:	0a12      	lsrs	r2, r2, #8
 800ba14:	73aa      	strb	r2, [r5, #14]
 800ba16:	6962      	ldr	r2, [r4, #20]
 800ba18:	73ea      	strb	r2, [r5, #15]
    PUT_UINT32_BE( ctx->state[4], output, 16 );
 800ba1a:	7ee2      	ldrb	r2, [r4, #27]
 800ba1c:	742a      	strb	r2, [r5, #16]
 800ba1e:	8b62      	ldrh	r2, [r4, #26]
 800ba20:	746a      	strb	r2, [r5, #17]
 800ba22:	69a2      	ldr	r2, [r4, #24]
 800ba24:	0a12      	lsrs	r2, r2, #8
 800ba26:	74aa      	strb	r2, [r5, #18]
 800ba28:	69a2      	ldr	r2, [r4, #24]
 800ba2a:	74ea      	strb	r2, [r5, #19]
    PUT_UINT32_BE( ctx->state[5], output, 20 );
 800ba2c:	7fe2      	ldrb	r2, [r4, #31]
 800ba2e:	752a      	strb	r2, [r5, #20]
 800ba30:	8be2      	ldrh	r2, [r4, #30]
 800ba32:	756a      	strb	r2, [r5, #21]
 800ba34:	69e2      	ldr	r2, [r4, #28]
 800ba36:	0a12      	lsrs	r2, r2, #8
 800ba38:	75aa      	strb	r2, [r5, #22]
 800ba3a:	69e2      	ldr	r2, [r4, #28]
 800ba3c:	75ea      	strb	r2, [r5, #23]
    PUT_UINT32_BE( ctx->state[6], output, 24 );
 800ba3e:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 800ba42:	762a      	strb	r2, [r5, #24]
 800ba44:	8c62      	ldrh	r2, [r4, #34]	; 0x22
 800ba46:	766a      	strb	r2, [r5, #25]
 800ba48:	6a22      	ldr	r2, [r4, #32]
 800ba4a:	0a12      	lsrs	r2, r2, #8
 800ba4c:	76aa      	strb	r2, [r5, #26]
 800ba4e:	6a22      	ldr	r2, [r4, #32]
 800ba50:	76ea      	strb	r2, [r5, #27]

    if( ctx->is224 == 0 )
 800ba52:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800ba54:	b9c8      	cbnz	r0, 800ba8a <mbedtls_sha256_finish_ret+0x136>
        PUT_UINT32_BE( ctx->state[7], output, 28 );
 800ba56:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
 800ba5a:	772b      	strb	r3, [r5, #28]
 800ba5c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800ba5e:	776b      	strb	r3, [r5, #29]
 800ba60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba62:	0a1b      	lsrs	r3, r3, #8
 800ba64:	77ab      	strb	r3, [r5, #30]
 800ba66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba68:	77eb      	strb	r3, [r5, #31]
 800ba6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        memset( ctx->buffer + used, 0, 56 - used );
    }
    else
    {
        /* We'll need an extra block */
        memset( ctx->buffer + used, 0, 64 - used );
 800ba6e:	2100      	movs	r1, #0
 800ba70:	f1c2 023f 	rsb	r2, r2, #63	; 0x3f

        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
 800ba74:	f104 0628 	add.w	r6, r4, #40	; 0x28
        memset( ctx->buffer + used, 0, 56 - used );
    }
    else
    {
        /* We'll need an extra block */
        memset( ctx->buffer + used, 0, 64 - used );
 800ba78:	f000 fd9f 	bl	800c5ba <memset>

        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
 800ba7c:	4631      	mov	r1, r6
 800ba7e:	4620      	mov	r0, r4
 800ba80:	f7ff fb12 	bl	800b0a8 <mbedtls_internal_sha256_process>
 800ba84:	b120      	cbz	r0, 800ba90 <mbedtls_sha256_finish_ret+0x13c>

    if( ctx->is224 == 0 )
        PUT_UINT32_BE( ctx->state[7], output, 28 );

    return( 0 );
}
 800ba86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    PUT_UINT32_BE( ctx->state[6], output, 24 );

    if( ctx->is224 == 0 )
        PUT_UINT32_BE( ctx->state[7], output, 28 );

    return( 0 );
 800ba8a:	4618      	mov	r0, r3
}
 800ba8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        memset( ctx->buffer + used, 0, 64 - used );

        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
            return( ret );

        memset( ctx->buffer, 0, 56 );
 800ba90:	4601      	mov	r1, r0
 800ba92:	2238      	movs	r2, #56	; 0x38
 800ba94:	4630      	mov	r0, r6
 800ba96:	f000 fd90 	bl	800c5ba <memset>
 800ba9a:	e773      	b.n	800b984 <mbedtls_sha256_finish_ret+0x30>

0800ba9c <mbedtls_sha256_ret>:
 */
int mbedtls_sha256_ret( const unsigned char *input,
                        size_t ilen,
                        unsigned char output[32],
                        int is224 )
{
 800ba9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800baa0:	b09d      	sub	sp, #116	; 0x74
 800baa2:	4605      	mov	r5, r0
 800baa4:	460c      	mov	r4, r1
 800baa6:	4617      	mov	r7, r2
 800baa8:	461e      	mov	r6, r3

void mbedtls_sha256_init( mbedtls_sha256_context *ctx )
{
    SHA256_VALIDATE( ctx != NULL );

    memset( ctx, 0, sizeof( mbedtls_sha256_context ) );
 800baaa:	a801      	add	r0, sp, #4
 800baac:	2100      	movs	r1, #0
 800baae:	226c      	movs	r2, #108	; 0x6c
 800bab0:	f000 fd83 	bl	800c5ba <memset>
    SHA256_VALIDATE_RET( is224 == 0 || is224 == 1 );

    ctx->total[0] = 0;
    ctx->total[1] = 0;

    if( is224 == 0 )
 800bab4:	bb36      	cbnz	r6, 800bb04 <mbedtls_sha256_ret+0x68>
    {
        /* SHA-256 */
        ctx->state[0] = 0x6A09E667;
 800bab6:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 800bb6c <mbedtls_sha256_ret+0xd0>
        ctx->state[1] = 0xBB67AE85;
 800baba:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 800bb70 <mbedtls_sha256_ret+0xd4>
        ctx->state[2] = 0x3C6EF372;
 800babe:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800bb74 <mbedtls_sha256_ret+0xd8>
        ctx->state[3] = 0xA54FF53A;
 800bac2:	f8df e0b4 	ldr.w	lr, [pc, #180]	; 800bb78 <mbedtls_sha256_ret+0xdc>
        ctx->state[4] = 0x510E527F;
 800bac6:	4821      	ldr	r0, [pc, #132]	; (800bb4c <mbedtls_sha256_ret+0xb0>)
        ctx->state[5] = 0x9B05688C;
 800bac8:	4921      	ldr	r1, [pc, #132]	; (800bb50 <mbedtls_sha256_ret+0xb4>)
        ctx->state[6] = 0x1F83D9AB;
 800baca:	4a22      	ldr	r2, [pc, #136]	; (800bb54 <mbedtls_sha256_ret+0xb8>)
        ctx->state[7] = 0x5BE0CD19;
 800bacc:	4b22      	ldr	r3, [pc, #136]	; (800bb58 <mbedtls_sha256_ret+0xbc>)
    }
    else
    {
        /* SHA-224 */
        ctx->state[0] = 0xC1059ED8;
 800bace:	f8cd 900c 	str.w	r9, [sp, #12]
        ctx->state[1] = 0x367CD507;
 800bad2:	f8cd 8010 	str.w	r8, [sp, #16]
        ctx->state[2] = 0x3070DD17;
 800bad6:	f8cd c014 	str.w	ip, [sp, #20]
        ctx->state[3] = 0xF70E5939;
 800bada:	f8cd e018 	str.w	lr, [sp, #24]
        ctx->state[4] = 0xFFC00B31;
 800bade:	9007      	str	r0, [sp, #28]
        ctx->state[5] = 0x68581511;
 800bae0:	9108      	str	r1, [sp, #32]
        ctx->state[6] = 0x64F98FA7;
 800bae2:	9209      	str	r2, [sp, #36]	; 0x24
        ctx->state[7] = 0xBEFA4FA4;
 800bae4:	930a      	str	r3, [sp, #40]	; 0x28
    }

    ctx->is224 = is224;
 800bae6:	961b      	str	r6, [sp, #108]	; 0x6c
    uint32_t left;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( ilen == 0 || input != NULL );

    if( ilen == 0 )
 800bae8:	b9cc      	cbnz	r4, 800bb1e <mbedtls_sha256_ret+0x82>
        goto exit;

    if( ( ret = mbedtls_sha256_update_ret( &ctx, input, ilen ) ) != 0 )
        goto exit;

    if( ( ret = mbedtls_sha256_finish_ret( &ctx, output ) ) != 0 )
 800baea:	4639      	mov	r1, r7
 800baec:	a801      	add	r0, sp, #4
 800baee:	f7ff ff31 	bl	800b954 <mbedtls_sha256_finish_ret>
 800baf2:	4606      	mov	r6, r0
void mbedtls_sha256_free( mbedtls_sha256_context *ctx )
{
    if( ctx == NULL )
        return;

    mbedtls_platform_zeroize( ctx, sizeof( mbedtls_sha256_context ) );
 800baf4:	a801      	add	r0, sp, #4
 800baf6:	216c      	movs	r1, #108	; 0x6c
 800baf8:	f7ff fa76 	bl	800afe8 <mbedtls_platform_zeroize>

exit:
    mbedtls_sha256_free( &ctx );

    return( ret );
}
 800bafc:	4630      	mov	r0, r6
 800bafe:	b01d      	add	sp, #116	; 0x74
 800bb00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ctx->state[7] = 0x5BE0CD19;
    }
    else
    {
        /* SHA-224 */
        ctx->state[0] = 0xC1059ED8;
 800bb04:	f8df 9074 	ldr.w	r9, [pc, #116]	; 800bb7c <mbedtls_sha256_ret+0xe0>
        ctx->state[1] = 0x367CD507;
 800bb08:	f8df 8074 	ldr.w	r8, [pc, #116]	; 800bb80 <mbedtls_sha256_ret+0xe4>
        ctx->state[2] = 0x3070DD17;
 800bb0c:	f8df c074 	ldr.w	ip, [pc, #116]	; 800bb84 <mbedtls_sha256_ret+0xe8>
        ctx->state[3] = 0xF70E5939;
 800bb10:	f8df e074 	ldr.w	lr, [pc, #116]	; 800bb88 <mbedtls_sha256_ret+0xec>
        ctx->state[4] = 0xFFC00B31;
 800bb14:	4811      	ldr	r0, [pc, #68]	; (800bb5c <mbedtls_sha256_ret+0xc0>)
        ctx->state[5] = 0x68581511;
 800bb16:	4912      	ldr	r1, [pc, #72]	; (800bb60 <mbedtls_sha256_ret+0xc4>)
        ctx->state[6] = 0x64F98FA7;
 800bb18:	4a12      	ldr	r2, [pc, #72]	; (800bb64 <mbedtls_sha256_ret+0xc8>)
        ctx->state[7] = 0xBEFA4FA4;
 800bb1a:	4b13      	ldr	r3, [pc, #76]	; (800bb68 <mbedtls_sha256_ret+0xcc>)
 800bb1c:	e7d7      	b.n	800bace <mbedtls_sha256_ret+0x32>
        input += fill;
        ilen  -= fill;
        left = 0;
    }

    while( ilen >= 64 )
 800bb1e:	2c3f      	cmp	r4, #63	; 0x3f
        return( 0 );

    left = ctx->total[0] & 0x3F;
    fill = 64 - left;

    ctx->total[0] += (uint32_t) ilen;
 800bb20:	9401      	str	r4, [sp, #4]
        input += fill;
        ilen  -= fill;
        left = 0;
    }

    while( ilen >= 64 )
 800bb22:	d90c      	bls.n	800bb3e <mbedtls_sha256_ret+0xa2>
    {
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
 800bb24:	4629      	mov	r1, r5
 800bb26:	a801      	add	r0, sp, #4
 800bb28:	f7ff fabe 	bl	800b0a8 <mbedtls_internal_sha256_process>
            return( ret );

        input += 64;
        ilen  -= 64;
 800bb2c:	3c40      	subs	r4, #64	; 0x40
        left = 0;
    }

    while( ilen >= 64 )
    {
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
 800bb2e:	4606      	mov	r6, r0
            return( ret );

        input += 64;
 800bb30:	3540      	adds	r5, #64	; 0x40
        left = 0;
    }

    while( ilen >= 64 )
    {
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
 800bb32:	2800      	cmp	r0, #0
 800bb34:	d1de      	bne.n	800baf4 <mbedtls_sha256_ret+0x58>
        input += fill;
        ilen  -= fill;
        left = 0;
    }

    while( ilen >= 64 )
 800bb36:	2c3f      	cmp	r4, #63	; 0x3f
 800bb38:	d8f4      	bhi.n	800bb24 <mbedtls_sha256_ret+0x88>

        input += 64;
        ilen  -= 64;
    }

    if( ilen > 0 )
 800bb3a:	2c00      	cmp	r4, #0
 800bb3c:	d0d5      	beq.n	800baea <mbedtls_sha256_ret+0x4e>
        memcpy( (void *) (ctx->buffer + left), input, ilen );
 800bb3e:	4629      	mov	r1, r5
 800bb40:	4622      	mov	r2, r4
 800bb42:	a80b      	add	r0, sp, #44	; 0x2c
 800bb44:	f000 fd2e 	bl	800c5a4 <memcpy>
 800bb48:	e7cf      	b.n	800baea <mbedtls_sha256_ret+0x4e>
 800bb4a:	bf00      	nop
 800bb4c:	510e527f 	.word	0x510e527f
 800bb50:	9b05688c 	.word	0x9b05688c
 800bb54:	1f83d9ab 	.word	0x1f83d9ab
 800bb58:	5be0cd19 	.word	0x5be0cd19
 800bb5c:	ffc00b31 	.word	0xffc00b31
 800bb60:	68581511 	.word	0x68581511
 800bb64:	64f98fa7 	.word	0x64f98fa7
 800bb68:	befa4fa4 	.word	0xbefa4fa4
 800bb6c:	6a09e667 	.word	0x6a09e667
 800bb70:	bb67ae85 	.word	0xbb67ae85
 800bb74:	3c6ef372 	.word	0x3c6ef372
 800bb78:	a54ff53a 	.word	0xa54ff53a
 800bb7c:	c1059ed8 	.word	0xc1059ed8
 800bb80:	367cd507 	.word	0x367cd507
 800bb84:	3070dd17 	.word	0x3070dd17
 800bb88:	f70e5939 	.word	0xf70e5939

0800bb8c <optiga_lib_callback>:
 */
static volatile optiga_lib_status_t optiga_lib_status;
//lint --e{818} suppress "argument "context" is not used in the sample provided"
static void optiga_lib_callback(void * context, optiga_lib_status_t return_status)
{
    optiga_lib_status = return_status;
 800bb8c:	4b01      	ldr	r3, [pc, #4]	; (800bb94 <optiga_lib_callback+0x8>)
 800bb8e:	8019      	strh	r1, [r3, #0]
 800bb90:	4770      	bx	lr
 800bb92:	bf00      	nop
 800bb94:	1fff10d6 	.word	0x1fff10d6

0800bb98 <example_optiga_init_true>:
{

}

void example_optiga_init_true(void)
{
 800bb98:	b510      	push	{r4, lr}
#endif
    OPTIGA_EXAMPLE_LOG_MESSAGE(__FUNCTION__);

    do
    {
        if (NULL == me_util_instance)
 800bb9a:	4c13      	ldr	r4, [pc, #76]	; (800bbe8 <example_optiga_init_true+0x50>)
 800bb9c:	6820      	ldr	r0, [r4, #0]
 800bb9e:	b1d8      	cbz	r0, 800bbd8 <example_optiga_init_true+0x40>

        /**
         * Open the application on OPTIGA which is a precondition to perform any other operations
         * using optiga_util_open_application
         */
        optiga_lib_status = OPTIGA_LIB_BUSY;
 800bba0:	4c12      	ldr	r4, [pc, #72]	; (800bbec <example_optiga_init_true+0x54>)
 800bba2:	2301      	movs	r3, #1
        return_status = optiga_util_open_application(me_util_instance, 0);
 800bba4:	2100      	movs	r1, #0

        /**
         * Open the application on OPTIGA which is a precondition to perform any other operations
         * using optiga_util_open_application
         */
        optiga_lib_status = OPTIGA_LIB_BUSY;
 800bba6:	8023      	strh	r3, [r4, #0]
        return_status = optiga_util_open_application(me_util_instance, 0);
 800bba8:	f7f9 f9f2 	bl	8004f90 <optiga_util_open_application>

        WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
 800bbac:	b950      	cbnz	r0, 800bbc4 <example_optiga_init_true+0x2c>
 800bbae:	8823      	ldrh	r3, [r4, #0]
 800bbb0:	4a0e      	ldr	r2, [pc, #56]	; (800bbec <example_optiga_init_true+0x54>)
 800bbb2:	b29b      	uxth	r3, r3
 800bbb4:	2b01      	cmp	r3, #1
 800bbb6:	d0fa      	beq.n	800bbae <example_optiga_init_true+0x16>
 800bbb8:	8813      	ldrh	r3, [r2, #0]
 800bbba:	b29b      	uxth	r3, r3
 800bbbc:	b91b      	cbnz	r3, 800bbc6 <example_optiga_init_true+0x2e>

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        if(FALSE == host_optiga_pairing_completed)
 800bbbe:	4c0c      	ldr	r4, [pc, #48]	; (800bbf0 <example_optiga_init_true+0x58>)
 800bbc0:	7823      	ldrb	r3, [r4, #0]
 800bbc2:	b113      	cbz	r3, 800bbca <example_optiga_init_true+0x32>
 800bbc4:	bd10      	pop	{r4, pc}
         * using optiga_util_open_application
         */
        optiga_lib_status = OPTIGA_LIB_BUSY;
        return_status = optiga_util_open_application(me_util_instance, 0);

        WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
 800bbc6:	8813      	ldrh	r3, [r2, #0]
 800bbc8:	bd10      	pop	{r4, pc}
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        if(FALSE == host_optiga_pairing_completed)
        {
            OPTIGA_EXAMPLE_LOG_MESSAGE("pair_host_and_optiga_using_pre_shared_secret");
            // Generate the pre-shared secret on host and write it to OPTIGA
            return_status = pair_host_and_optiga_using_pre_shared_secret();
 800bbca:	f000 f81d 	bl	800bc08 <pair_host_and_optiga_using_pre_shared_secret>
            if (OPTIGA_LIB_SUCCESS != return_status)
 800bbce:	2800      	cmp	r0, #0
 800bbd0:	d1f8      	bne.n	800bbc4 <example_optiga_init_true+0x2c>
            {
                //pairing of host and optiga failed
                break;
            }
            host_optiga_pairing_completed = TRUE;
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	7023      	strb	r3, [r4, #0]
 800bbd6:	e7f5      	b.n	800bbc4 <example_optiga_init_true+0x2c>
    do
    {
        if (NULL == me_util_instance)
        {
            //Create an instance of optiga_util to open the application on OPTIGA.
            me_util_instance = optiga_util_create(0, optiga_lib_callback, NULL);
 800bbd8:	4602      	mov	r2, r0
 800bbda:	4906      	ldr	r1, [pc, #24]	; (800bbf4 <example_optiga_init_true+0x5c>)
 800bbdc:	f7f9 f998 	bl	8004f10 <optiga_util_create>
 800bbe0:	6020      	str	r0, [r4, #0]
            if (NULL == me_util_instance)
 800bbe2:	2800      	cmp	r0, #0
 800bbe4:	d1dc      	bne.n	800bba0 <example_optiga_init_true+0x8>
 800bbe6:	e7ed      	b.n	800bbc4 <example_optiga_init_true+0x2c>
 800bbe8:	1fff10d0 	.word	0x1fff10d0
 800bbec:	1fff10d6 	.word	0x1fff10d6
 800bbf0:	1fff10d4 	.word	0x1fff10d4
 800bbf4:	0800bb8d 	.word	0x0800bb8d

0800bbf8 <example_optiga_deinit>:
    }while(FALSE);
    OPTIGA_EXAMPLE_LOG_STATUS(return_status);
}

void example_optiga_deinit(void)
{
 800bbf8:	4770      	bx	lr
 800bbfa:	bf00      	nop

0800bbfc <optiga_lib_callback>:
 */
static volatile optiga_lib_status_t optiga_lib_status;
//lint --e{818} suppress "argument "context" is not used in the sample provided"
static void optiga_lib_callback(void * context, optiga_lib_status_t return_status)
{
    optiga_lib_status = return_status;
 800bbfc:	4b01      	ldr	r3, [pc, #4]	; (800bc04 <optiga_lib_callback+0x8>)
 800bbfe:	8019      	strh	r1, [r3, #0]
 800bc00:	4770      	bx	lr
 800bc02:	bf00      	nop
 800bc04:	1fff10dc 	.word	0x1fff10dc

0800bc08 <pair_host_and_optiga_using_pre_shared_secret>:
        // callback to upper layer here
    }
}

optiga_lib_status_t pair_host_and_optiga_using_pre_shared_secret(void)
{
 800bc08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    do
    {
        /**
         * 1. Create OPTIGA Util and Crypt Instances
         */
        me_util = optiga_util_create(0, optiga_lib_callback, NULL);
 800bc0c:	2000      	movs	r0, #0
        // callback to upper layer here
    }
}

optiga_lib_status_t pair_host_and_optiga_using_pre_shared_secret(void)
{
 800bc0e:	b09e      	sub	sp, #120	; 0x78
    do
    {
        /**
         * 1. Create OPTIGA Util and Crypt Instances
         */
        me_util = optiga_util_create(0, optiga_lib_callback, NULL);
 800bc10:	4602      	mov	r2, r0
 800bc12:	4957      	ldr	r1, [pc, #348]	; (800bd70 <pair_host_and_optiga_using_pre_shared_secret+0x168>)
 800bc14:	f7f9 f97c 	bl	8004f10 <optiga_util_create>
        if (NULL == me_util)
 800bc18:	4604      	mov	r4, r0
 800bc1a:	2800      	cmp	r0, #0
 800bc1c:	d046      	beq.n	800bcac <pair_host_and_optiga_using_pre_shared_secret+0xa4>
        {
            break;
        }

        me_crypt = optiga_crypt_create(0, optiga_lib_callback, NULL);
 800bc1e:	2000      	movs	r0, #0
 800bc20:	4602      	mov	r2, r0
 800bc22:	4953      	ldr	r1, [pc, #332]	; (800bd70 <pair_host_and_optiga_using_pre_shared_secret+0x168>)
 800bc24:	f7f9 faea 	bl	80051fc <optiga_crypt_create>
        if (NULL == me_crypt)
 800bc28:	4607      	mov	r7, r0
    OPTIGA_EXAMPLE_LOG_STATUS(return_status);
    
    if(me_util)
    {
        //Destroy the instance after the completion of usecase if not required.
        return_status = optiga_util_destroy(me_util);
 800bc2a:	4620      	mov	r0, r4
        {
            break;
        }

        me_crypt = optiga_crypt_create(0, optiga_lib_callback, NULL);
        if (NULL == me_crypt)
 800bc2c:	2f00      	cmp	r7, #0
 800bc2e:	d038      	beq.n	800bca2 <pair_host_and_optiga_using_pre_shared_secret+0x9a>
        }

        /**
         * 2. Initialize the protection level and protocol version for the instances
         */
        OPTIGA_UTIL_SET_COMMS_PROTECTION_LEVEL(me_util,OPTIGA_COMMS_NO_PROTECTION);
 800bc30:	2101      	movs	r1, #1
 800bc32:	2200      	movs	r2, #0
 800bc34:	f7f9 f960 	bl	8004ef8 <optiga_util_set_comms_params>
        OPTIGA_UTIL_SET_COMMS_PROTOCOL_VERSION(me_util,OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET);
 800bc38:	4620      	mov	r0, r4
 800bc3a:	2102      	movs	r1, #2
 800bc3c:	2201      	movs	r2, #1
 800bc3e:	f7f9 f95b 	bl	8004ef8 <optiga_util_set_comms_params>

        OPTIGA_CRYPT_SET_COMMS_PROTECTION_LEVEL(me_crypt,OPTIGA_COMMS_NO_PROTECTION);
 800bc42:	4638      	mov	r0, r7
 800bc44:	2101      	movs	r1, #1
 800bc46:	2200      	movs	r2, #0
 800bc48:	f7f9 facc 	bl	80051e4 <optiga_crypt_set_comms_params>
        OPTIGA_CRYPT_SET_COMMS_PROTOCOL_VERSION(me_crypt,OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET);
 800bc4c:	4638      	mov	r0, r7
 800bc4e:	2102      	movs	r1, #2
 800bc50:	2201      	movs	r2, #1
 800bc52:	f7f9 fac7 	bl	80051e4 <optiga_crypt_set_comms_params>
        /**
         * 3. Read Platform Binding Shared secret (0xE140) data object metadata from OPTIGA
         *    using optiga_util_read_metadata.
         */
        bytes_to_read = sizeof(platform_binding_secret_metadata);
        optiga_lib_status = OPTIGA_LIB_BUSY;
 800bc56:	4d47      	ldr	r5, [pc, #284]	; (800bd74 <pair_host_and_optiga_using_pre_shared_secret+0x16c>)
        
        START_PERFORMANCE_MEASUREMENT(time_taken_for_pairing);
 800bc58:	4847      	ldr	r0, [pc, #284]	; (800bd78 <pair_host_and_optiga_using_pre_shared_secret+0x170>)
        /**
         * 3. Read Platform Binding Shared secret (0xE140) data object metadata from OPTIGA
         *    using optiga_util_read_metadata.
         */
        bytes_to_read = sizeof(platform_binding_secret_metadata);
        optiga_lib_status = OPTIGA_LIB_BUSY;
 800bc5a:	2301      	movs	r3, #1
        
        START_PERFORMANCE_MEASUREMENT(time_taken_for_pairing);
 800bc5c:	4619      	mov	r1, r3

        /**
         * 3. Read Platform Binding Shared secret (0xE140) data object metadata from OPTIGA
         *    using optiga_util_read_metadata.
         */
        bytes_to_read = sizeof(platform_binding_secret_metadata);
 800bc5e:	222c      	movs	r2, #44	; 0x2c
        optiga_lib_status = OPTIGA_LIB_BUSY;
 800bc60:	802b      	strh	r3, [r5, #0]

        /**
         * 3. Read Platform Binding Shared secret (0xE140) data object metadata from OPTIGA
         *    using optiga_util_read_metadata.
         */
        bytes_to_read = sizeof(platform_binding_secret_metadata);
 800bc62:	f8ad 200a 	strh.w	r2, [sp, #10]
        optiga_lib_status = OPTIGA_LIB_BUSY;
        
        START_PERFORMANCE_MEASUREMENT(time_taken_for_pairing);
 800bc66:	f000 f88b 	bl	800bd80 <example_performance_measurement>
        
        return_status = optiga_util_read_metadata(me_util,
 800bc6a:	4620      	mov	r0, r4
 800bc6c:	f24e 1140 	movw	r1, #57664	; 0xe140
 800bc70:	aa03      	add	r2, sp, #12
 800bc72:	f10d 030a 	add.w	r3, sp, #10
 800bc76:	f7f9 f9c5 	bl	8005004 <optiga_util_read_metadata>
                                                  0xE140,
                                                  platform_binding_secret_metadata,
                                                  &bytes_to_read);

        WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
 800bc7a:	b140      	cbz	r0, 800bc8e <pair_host_and_optiga_using_pre_shared_secret+0x86>
    OPTIGA_EXAMPLE_LOG_STATUS(return_status);
    
    if(me_util)
    {
        //Destroy the instance after the completion of usecase if not required.
        return_status = optiga_util_destroy(me_util);
 800bc7c:	4620      	mov	r0, r4
 800bc7e:	f7f9 f96f 	bl	8004f60 <optiga_util_destroy>
        }
    }
    if(me_crypt)
    {
        //Destroy the instance after the completion of usecase if not required.
        return_status = optiga_crypt_destroy(me_crypt);
 800bc82:	4638      	mov	r0, r7
 800bc84:	f7f9 fae2 	bl	800524c <optiga_crypt_destroy>
            //lint --e{774} suppress This is a generic macro
            OPTIGA_EXAMPLE_LOG_STATUS(return_status);
        }
    }
    return return_status;
}
 800bc88:	b01e      	add	sp, #120	; 0x78
 800bc8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return_status = optiga_util_read_metadata(me_util,
                                                  0xE140,
                                                  platform_binding_secret_metadata,
                                                  &bytes_to_read);

        WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
 800bc8e:	882b      	ldrh	r3, [r5, #0]
 800bc90:	4e38      	ldr	r6, [pc, #224]	; (800bd74 <pair_host_and_optiga_using_pre_shared_secret+0x16c>)
 800bc92:	b29b      	uxth	r3, r3
 800bc94:	2b01      	cmp	r3, #1
 800bc96:	d0fa      	beq.n	800bc8e <pair_host_and_optiga_using_pre_shared_secret+0x86>
 800bc98:	8831      	ldrh	r1, [r6, #0]
 800bc9a:	b289      	uxth	r1, r1
 800bc9c:	b151      	cbz	r1, 800bcb4 <pair_host_and_optiga_using_pre_shared_secret+0xac>
                                               0xE140,
                                               OPTIGA_UTIL_ERASE_AND_WRITE,
                                               0,
                                               platform_binding_secret,
                                               sizeof(platform_binding_secret));
        WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
 800bc9e:	8833      	ldrh	r3, [r6, #0]
 800bca0:	e7ec      	b.n	800bc7c <pair_host_and_optiga_using_pre_shared_secret+0x74>
    OPTIGA_EXAMPLE_LOG_STATUS(return_status);
    
    if(me_util)
    {
        //Destroy the instance after the completion of usecase if not required.
        return_status = optiga_util_destroy(me_util);
 800bca2:	f7f9 f95d 	bl	8004f60 <optiga_util_destroy>
            //lint --e{774} suppress This is a generic macro
            OPTIGA_EXAMPLE_LOG_STATUS(return_status);
        }
    }
    return return_status;
}
 800bca6:	b01e      	add	sp, #120	; 0x78
 800bca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
optiga_lib_status_t pair_host_and_optiga_using_pre_shared_secret(void)
{
    uint16_t bytes_to_read;
    uint8_t platform_binding_secret[64];
    uint8_t platform_binding_secret_metadata[44];
    optiga_lib_status_t return_status = !OPTIGA_LIB_SUCCESS;
 800bcac:	2001      	movs	r0, #1
            //lint --e{774} suppress This is a generic macro
            OPTIGA_EXAMPLE_LOG_STATUS(return_status);
        }
    }
    return return_status;
}
 800bcae:	b01e      	add	sp, #120	; 0x78
 800bcb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

        /**
         * 4. Validate LcsO in the metadata.
         *    Skip the rest of the procedure if LcsO is greater than or equal to operational state(0x07)
         */
        if (platform_binding_secret_metadata[4] >= LCSO_STATE_OPERATIONAL)
 800bcb4:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800bcb8:	2b06      	cmp	r3, #6
 800bcba:	d8df      	bhi.n	800bc7c <pair_host_and_optiga_using_pre_shared_secret+0x74>
         *    b. If the host platform doesn't support random generation,
         *       use OPTIGA to generate the maximum size chosen.
         *       else choose the appropriate length of random to be generated by OPTIGA
         *
         */
        optiga_lib_status = OPTIGA_LIB_BUSY;
 800bcbc:	f04f 0e01 	mov.w	lr, #1
        return_status = optiga_crypt_random(me_crypt,
 800bcc0:	aa0e      	add	r2, sp, #56	; 0x38
 800bcc2:	4638      	mov	r0, r7
 800bcc4:	2340      	movs	r3, #64	; 0x40
         *    b. If the host platform doesn't support random generation,
         *       use OPTIGA to generate the maximum size chosen.
         *       else choose the appropriate length of random to be generated by OPTIGA
         *
         */
        optiga_lib_status = OPTIGA_LIB_BUSY;
 800bcc6:	f8a6 e000 	strh.w	lr, [r6]
        return_status = optiga_crypt_random(me_crypt,
 800bcca:	f7f9 fad7 	bl	800527c <optiga_crypt_random>
                                            OPTIGA_RNG_TYPE_TRNG,
                                            platform_binding_secret,
                                            sizeof(platform_binding_secret));
        WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
 800bcce:	2800      	cmp	r0, #0
 800bcd0:	d1d4      	bne.n	800bc7c <pair_host_and_optiga_using_pre_shared_secret+0x74>
 800bcd2:	882b      	ldrh	r3, [r5, #0]
 800bcd4:	4e27      	ldr	r6, [pc, #156]	; (800bd74 <pair_host_and_optiga_using_pre_shared_secret+0x16c>)
 800bcd6:	b29b      	uxth	r3, r3
 800bcd8:	2b01      	cmp	r3, #1
 800bcda:	d0fa      	beq.n	800bcd2 <pair_host_and_optiga_using_pre_shared_secret+0xca>
 800bcdc:	f8b6 8000 	ldrh.w	r8, [r6]
 800bce0:	fa1f f888 	uxth.w	r8, r8
 800bce4:	f1b8 0f00 	cmp.w	r8, #0
 800bce8:	d1d9      	bne.n	800bc9e <pair_host_and_optiga_using_pre_shared_secret+0x96>


        /**
         * 7. Write random(secret) to OPTIGA platform Binding shared secret data object (0xE140)
         */
        optiga_lib_status = OPTIGA_LIB_BUSY;
 800bcea:	2301      	movs	r3, #1
        OPTIGA_UTIL_SET_COMMS_PROTECTION_LEVEL(me_util,OPTIGA_COMMS_NO_PROTECTION);
 800bcec:	4619      	mov	r1, r3
 800bcee:	4620      	mov	r0, r4
 800bcf0:	4642      	mov	r2, r8


        /**
         * 7. Write random(secret) to OPTIGA platform Binding shared secret data object (0xE140)
         */
        optiga_lib_status = OPTIGA_LIB_BUSY;
 800bcf2:	8033      	strh	r3, [r6, #0]
        OPTIGA_UTIL_SET_COMMS_PROTECTION_LEVEL(me_util,OPTIGA_COMMS_NO_PROTECTION);
 800bcf4:	f7f9 f900 	bl	8004ef8 <optiga_util_set_comms_params>
        return_status = optiga_util_write_data(me_util,
 800bcf8:	ab0e      	add	r3, sp, #56	; 0x38
 800bcfa:	2240      	movs	r2, #64	; 0x40
 800bcfc:	9300      	str	r3, [sp, #0]
 800bcfe:	9201      	str	r2, [sp, #4]
 800bd00:	4643      	mov	r3, r8
 800bd02:	4620      	mov	r0, r4
 800bd04:	f24e 1140 	movw	r1, #57664	; 0xe140
 800bd08:	f7f9 f9c8 	bl	800509c <optiga_util_write_data>
                                               0xE140,
                                               OPTIGA_UTIL_ERASE_AND_WRITE,
                                               0,
                                               platform_binding_secret,
                                               sizeof(platform_binding_secret));
        WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
 800bd0c:	2800      	cmp	r0, #0
 800bd0e:	d1b5      	bne.n	800bc7c <pair_host_and_optiga_using_pre_shared_secret+0x74>
 800bd10:	882b      	ldrh	r3, [r5, #0]
 800bd12:	4e18      	ldr	r6, [pc, #96]	; (800bd74 <pair_host_and_optiga_using_pre_shared_secret+0x16c>)
 800bd14:	b29b      	uxth	r3, r3
 800bd16:	2b01      	cmp	r3, #1
 800bd18:	d0fa      	beq.n	800bd10 <pair_host_and_optiga_using_pre_shared_secret+0x108>
 800bd1a:	8833      	ldrh	r3, [r6, #0]
 800bd1c:	b29b      	uxth	r3, r3
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d1bd      	bne.n	800bc9e <pair_host_and_optiga_using_pre_shared_secret+0x96>

        /**
         * 8. Write/store the random(secret) on the Host platform
         *
         */
        pal_return_status = pal_os_datastore_write(OPTIGA_PLATFORM_BINDING_SHARED_SECRET_ID,
 800bd22:	2240      	movs	r2, #64	; 0x40
 800bd24:	a90e      	add	r1, sp, #56	; 0x38
 800bd26:	2011      	movs	r0, #17
 800bd28:	f7f8 fff8 	bl	8004d1c <pal_os_datastore_write>
                                                   platform_binding_secret,
                                                   sizeof(platform_binding_secret));

        if (PAL_STATUS_SUCCESS != pal_return_status)
 800bd2c:	4602      	mov	r2, r0
 800bd2e:	b108      	cbz	r0, 800bd34 <pair_host_and_optiga_using_pre_shared_secret+0x12c>
        {
            //Storing of Pre-shared secret on Host failed.
            optiga_lib_status = pal_return_status;
 800bd30:	8030      	strh	r0, [r6, #0]
            break;
 800bd32:	e7a3      	b.n	800bc7c <pair_host_and_optiga_using_pre_shared_secret+0x74>


        /**
         * 9. Update metadata of OPTIGA Platform Binding shared secret data object (0xE140)
         */
        optiga_lib_status = OPTIGA_LIB_BUSY;
 800bd34:	2301      	movs	r3, #1
        OPTIGA_UTIL_SET_COMMS_PROTECTION_LEVEL(me_util,OPTIGA_COMMS_NO_PROTECTION);
 800bd36:	4619      	mov	r1, r3
 800bd38:	4620      	mov	r0, r4


        /**
         * 9. Update metadata of OPTIGA Platform Binding shared secret data object (0xE140)
         */
        optiga_lib_status = OPTIGA_LIB_BUSY;
 800bd3a:	8033      	strh	r3, [r6, #0]
        OPTIGA_UTIL_SET_COMMS_PROTECTION_LEVEL(me_util,OPTIGA_COMMS_NO_PROTECTION);
 800bd3c:	f7f9 f8dc 	bl	8004ef8 <optiga_util_set_comms_params>
        return_status = optiga_util_write_metadata(me_util,
 800bd40:	4620      	mov	r0, r4
 800bd42:	f24e 1140 	movw	r1, #57664	; 0xe140
 800bd46:	4a0d      	ldr	r2, [pc, #52]	; (800bd7c <pair_host_and_optiga_using_pre_shared_secret+0x174>)
 800bd48:	2319      	movs	r3, #25
 800bd4a:	f7f9 f9fd 	bl	8005148 <optiga_util_write_metadata>
                                                   0xE140,
                                                   platform_binding_shared_secret_metadata_final,
                                                   sizeof(platform_binding_shared_secret_metadata_final));

        WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
 800bd4e:	2800      	cmp	r0, #0
 800bd50:	d194      	bne.n	800bc7c <pair_host_and_optiga_using_pre_shared_secret+0x74>
 800bd52:	882b      	ldrh	r3, [r5, #0]
 800bd54:	4a07      	ldr	r2, [pc, #28]	; (800bd74 <pair_host_and_optiga_using_pre_shared_secret+0x16c>)
 800bd56:	b29b      	uxth	r3, r3
 800bd58:	2b01      	cmp	r3, #1
 800bd5a:	d0fa      	beq.n	800bd52 <pair_host_and_optiga_using_pre_shared_secret+0x14a>
 800bd5c:	8811      	ldrh	r1, [r2, #0]
 800bd5e:	b289      	uxth	r1, r1
 800bd60:	b109      	cbz	r1, 800bd66 <pair_host_and_optiga_using_pre_shared_secret+0x15e>
 800bd62:	8813      	ldrh	r3, [r2, #0]
 800bd64:	e78a      	b.n	800bc7c <pair_host_and_optiga_using_pre_shared_secret+0x74>
        
        READ_PERFORMANCE_MEASUREMENT(time_taken_for_pairing);
 800bd66:	4804      	ldr	r0, [pc, #16]	; (800bd78 <pair_host_and_optiga_using_pre_shared_secret+0x170>)
 800bd68:	f000 f80a 	bl	800bd80 <example_performance_measurement>
 800bd6c:	e786      	b.n	800bc7c <pair_host_and_optiga_using_pre_shared_secret+0x74>
 800bd6e:	bf00      	nop
 800bd70:	0800bbfd 	.word	0x0800bbfd
 800bd74:	1fff10dc 	.word	0x1fff10dc
 800bd78:	1fff10d8 	.word	0x1fff10d8
 800bd7c:	0800cdb8 	.word	0x0800cdb8

0800bd80 <example_performance_measurement>:
    return (return_status);
}

void example_performance_measurement(uint32_t* time_value, uint8_t time_reset_flag)
{
    if(TRUE == time_reset_flag)
 800bd80:	2901      	cmp	r1, #1
    } while (FALSE);
    return (return_status);
}

void example_performance_measurement(uint32_t* time_value, uint8_t time_reset_flag)
{
 800bd82:	b510      	push	{r4, lr}
 800bd84:	4604      	mov	r4, r0
    if(TRUE == time_reset_flag)
 800bd86:	d006      	beq.n	800bd96 <example_performance_measurement+0x16>
    {
        *time_value = pal_os_timer_get_time_in_milliseconds();
    }
    else if(FALSE == time_reset_flag)
 800bd88:	b921      	cbnz	r1, 800bd94 <example_performance_measurement+0x14>
    {
        *time_value = pal_os_timer_get_time_in_milliseconds() - *time_value;
 800bd8a:	f7f9 f89f 	bl	8004ecc <pal_os_timer_get_time_in_milliseconds>
 800bd8e:	6823      	ldr	r3, [r4, #0]
 800bd90:	1ac0      	subs	r0, r0, r3
 800bd92:	6020      	str	r0, [r4, #0]
 800bd94:	bd10      	pop	{r4, pc}

void example_performance_measurement(uint32_t* time_value, uint8_t time_reset_flag)
{
    if(TRUE == time_reset_flag)
    {
        *time_value = pal_os_timer_get_time_in_milliseconds();
 800bd96:	f7f9 f899 	bl	8004ecc <pal_os_timer_get_time_in_milliseconds>
 800bd9a:	6020      	str	r0, [r4, #0]
 800bd9c:	bd10      	pop	{r4, pc}
 800bd9e:	bf00      	nop

0800bda0 <optiga_crypt_callback>:
volatile optiga_lib_status_t optiga_lib_status;


static void optiga_crypt_callback(void * const context, optiga_lib_status_t return_status)
{
    optiga_lib_status = return_status;
 800bda0:	4b01      	ldr	r3, [pc, #4]	; (800bda8 <optiga_crypt_callback+0x8>)
 800bda2:	8019      	strh	r1, [r3, #0]
 800bda4:	4770      	bx	lr
 800bda6:	bf00      	nop
 800bda8:	1fff177c 	.word	0x1fff177c

0800bdac <optiga_crypt_create_wrapper>:


optiga_crypt_t * optiga_crypt_create_wrapper(void)
{
	optiga_crypt_t * me;
	me = optiga_crypt_create(0, optiga_crypt_callback, NULL);
 800bdac:	2000      	movs	r0, #0
}



optiga_crypt_t * optiga_crypt_create_wrapper(void)
{
 800bdae:	b510      	push	{r4, lr}
	optiga_crypt_t * me;
	me = optiga_crypt_create(0, optiga_crypt_callback, NULL);
 800bdb0:	4602      	mov	r2, r0
 800bdb2:	4905      	ldr	r1, [pc, #20]	; (800bdc8 <optiga_crypt_create_wrapper+0x1c>)
 800bdb4:	f7f9 fa22 	bl	80051fc <optiga_crypt_create>
#if LIFECYCLE==PRODUCTION
	OPTIGA_CRYPT_SET_COMMS_PROTECTION_LEVEL(me, OPTIGA_COMMS_FULL_PROTECTION);
#else
	OPTIGA_CRYPT_SET_COMMS_PROTECTION_LEVEL(me, OPTIGA_COMMS_NO_PROTECTION);
 800bdb8:	2101      	movs	r1, #1


optiga_crypt_t * optiga_crypt_create_wrapper(void)
{
	optiga_crypt_t * me;
	me = optiga_crypt_create(0, optiga_crypt_callback, NULL);
 800bdba:	4604      	mov	r4, r0
#if LIFECYCLE==PRODUCTION
	OPTIGA_CRYPT_SET_COMMS_PROTECTION_LEVEL(me, OPTIGA_COMMS_FULL_PROTECTION);
#else
	OPTIGA_CRYPT_SET_COMMS_PROTECTION_LEVEL(me, OPTIGA_COMMS_NO_PROTECTION);
 800bdbc:	2200      	movs	r2, #0
 800bdbe:	f7f9 fa11 	bl	80051e4 <optiga_crypt_set_comms_params>
#endif

	return me;
}
 800bdc2:	4620      	mov	r0, r4
 800bdc4:	bd10      	pop	{r4, pc}
 800bdc6:	bf00      	nop
 800bdc8:	0800bda1 	.word	0x0800bda1

0800bdcc <example_optiga_crypt_ecc_generate_keypair_wrapper>:
};


volatile int res;
void example_optiga_crypt_ecc_generate_keypair_wrapper(void)
{
 800bdcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bdce:	b0b5      	sub	sp, #212	; 0xd4
    volatile optiga_lib_status_t return_status = !OPTIGA_LIB_SUCCESS;
 800bdd0:	2501      	movs	r5, #1
    optiga_key_id_t optiga_key_id = OPTIGA_KEY_ID_E0F1;
 800bdd2:	f24e 01f1 	movw	r1, #57585	; 0xe0f1
    uint8_t public_key [100];
    uint16_t public_key_length = sizeof(public_key);
 800bdd6:	2264      	movs	r2, #100	; 0x64
    uint8_t signature [80];
    uint16_t signature_length = sizeof(signature);
 800bdd8:	2350      	movs	r3, #80	; 0x50


volatile int res;
void example_optiga_crypt_ecc_generate_keypair_wrapper(void)
{
    volatile optiga_lib_status_t return_status = !OPTIGA_LIB_SUCCESS;
 800bdda:	f8ad 5014 	strh.w	r5, [sp, #20]
    optiga_key_id_t optiga_key_id = OPTIGA_KEY_ID_E0F1;
 800bdde:	f8ad 1016 	strh.w	r1, [sp, #22]
    uint8_t public_key [100];
    uint16_t public_key_length = sizeof(public_key);
 800bde2:	f8ad 2018 	strh.w	r2, [sp, #24]
    uint8_t signature [80];
    uint16_t signature_length = sizeof(signature);
 800bde6:	f8ad 301a 	strh.w	r3, [sp, #26]

    optiga_crypt_t * crypt_me = NULL;

    do
    {
        crypt_me = optiga_crypt_create_wrapper();
 800bdea:	f7ff ffdf 	bl	800bdac <optiga_crypt_create_wrapper>
        if (NULL == crypt_me)
 800bdee:	b360      	cbz	r0, 800be4a <example_optiga_crypt_ecc_generate_keypair_wrapper+0x7e>
            break;
        }


        optiga_lib_status = OPTIGA_LIB_BUSY;
        return_status = optiga_crypt_ecc_generate_keypair(crypt_me,
 800bdf0:	f10d 0216 	add.w	r2, sp, #22
 800bdf4:	ab06      	add	r3, sp, #24
 800bdf6:	9200      	str	r2, [sp, #0]
        {
            break;
        }


        optiga_lib_status = OPTIGA_LIB_BUSY;
 800bdf8:	4c38      	ldr	r4, [pc, #224]	; (800bedc <example_optiga_crypt_ecc_generate_keypair_wrapper+0x110>)
        return_status = optiga_crypt_ecc_generate_keypair(crypt_me,
 800bdfa:	9302      	str	r3, [sp, #8]
 800bdfc:	aa1b      	add	r2, sp, #108	; 0x6c
 800bdfe:	9201      	str	r2, [sp, #4]
 800be00:	2300      	movs	r3, #0
 800be02:	2103      	movs	r1, #3
 800be04:	2210      	movs	r2, #16
 800be06:	4606      	mov	r6, r0
        {
            break;
        }


        optiga_lib_status = OPTIGA_LIB_BUSY;
 800be08:	8025      	strh	r5, [r4, #0]
        return_status = optiga_crypt_ecc_generate_keypair(crypt_me,
 800be0a:	f7f9 fa79 	bl	8005300 <optiga_crypt_ecc_generate_keypair>
 800be0e:	f8ad 0014 	strh.w	r0, [sp, #20]
                                                          (uint8_t)OPTIGA_KEY_USAGE_SIGN,
                                                          FALSE,
                                                          &optiga_key_id,
                                                          public_key,
                                                          &public_key_length);
        WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
 800be12:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 800be16:	b29b      	uxth	r3, r3
 800be18:	b153      	cbz	r3, 800be30 <example_optiga_crypt_ecc_generate_keypair_wrapper+0x64>


    } while (FALSE);


    example_optiga_deinit();
 800be1a:	f7ff feed 	bl	800bbf8 <example_optiga_deinit>


    if (NULL != crypt_me)
    {
       optiga_crypt_destroy(crypt_me);
 800be1e:	4630      	mov	r0, r6
 800be20:	f7f9 fa14 	bl	800524c <optiga_crypt_destroy>
    }
    res = public_key[0];
 800be24:	4b2e      	ldr	r3, [pc, #184]	; (800bee0 <example_optiga_crypt_ecc_generate_keypair_wrapper+0x114>)
 800be26:	f89d 206c 	ldrb.w	r2, [sp, #108]	; 0x6c
 800be2a:	601a      	str	r2, [r3, #0]
}
 800be2c:	b035      	add	sp, #212	; 0xd4
 800be2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                                          (uint8_t)OPTIGA_KEY_USAGE_SIGN,
                                                          FALSE,
                                                          &optiga_key_id,
                                                          public_key,
                                                          &public_key_length);
        WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
 800be30:	8823      	ldrh	r3, [r4, #0]
 800be32:	4d2a      	ldr	r5, [pc, #168]	; (800bedc <example_optiga_crypt_ecc_generate_keypair_wrapper+0x110>)
 800be34:	b29b      	uxth	r3, r3
 800be36:	2b01      	cmp	r3, #1
 800be38:	d0fa      	beq.n	800be30 <example_optiga_crypt_ecc_generate_keypair_wrapper+0x64>
 800be3a:	882b      	ldrh	r3, [r5, #0]
 800be3c:	b29b      	uxth	r3, r3
 800be3e:	b13b      	cbz	r3, 800be50 <example_optiga_crypt_ecc_generate_keypair_wrapper+0x84>
 800be40:	882b      	ldrh	r3, [r5, #0]
 800be42:	b29b      	uxth	r3, r3
 800be44:	f8ad 3014 	strh.w	r3, [sp, #20]
 800be48:	e7e7      	b.n	800be1a <example_optiga_crypt_ecc_generate_keypair_wrapper+0x4e>


    } while (FALSE);


    example_optiga_deinit();
 800be4a:	f7ff fed5 	bl	800bbf8 <example_optiga_deinit>
 800be4e:	e7e9      	b.n	800be24 <example_optiga_crypt_ecc_generate_keypair_wrapper+0x58>
                                                          &public_key_length);
        WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
        return_status = OPTIGA_LIB_SUCCESS;

        optiga_lib_status = OPTIGA_LIB_BUSY;
		return_status = optiga_crypt_ecdsa_sign(crypt_me,
 800be50:	f10d 021a 	add.w	r2, sp, #26
                                                          public_key,
                                                          &public_key_length);
        WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
        return_status = OPTIGA_LIB_SUCCESS;

        optiga_lib_status = OPTIGA_LIB_BUSY;
 800be54:	f04f 0e01 	mov.w	lr, #1
		return_status = optiga_crypt_ecdsa_sign(crypt_me,
 800be58:	af07      	add	r7, sp, #28
 800be5a:	9201      	str	r2, [sp, #4]
                                                          FALSE,
                                                          &optiga_key_id,
                                                          public_key,
                                                          &public_key_length);
        WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
        return_status = OPTIGA_LIB_SUCCESS;
 800be5c:	f8ad 3014 	strh.w	r3, [sp, #20]

        optiga_lib_status = OPTIGA_LIB_BUSY;
		return_status = optiga_crypt_ecdsa_sign(crypt_me,
 800be60:	9700      	str	r7, [sp, #0]
 800be62:	f24e 03f0 	movw	r3, #57584	; 0xe0f0
 800be66:	4630      	mov	r0, r6
 800be68:	491e      	ldr	r1, [pc, #120]	; (800bee4 <example_optiga_crypt_ecc_generate_keypair_wrapper+0x118>)
                                                          public_key,
                                                          &public_key_length);
        WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
        return_status = OPTIGA_LIB_SUCCESS;

        optiga_lib_status = OPTIGA_LIB_BUSY;
 800be6a:	f8a5 e000 	strh.w	lr, [r5]
		return_status = optiga_crypt_ecdsa_sign(crypt_me,
 800be6e:	2220      	movs	r2, #32
 800be70:	f7f9 fa92 	bl	8005398 <optiga_crypt_ecdsa_sign>
 800be74:	f8ad 0014 	strh.w	r0, [sp, #20]
												  sizeof(digest),
												  OPTIGA_KEY_ID_E0F0,
												  signature,
												  &signature_length);

		  WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
 800be78:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 800be7c:	b29b      	uxth	r3, r3
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d1cb      	bne.n	800be1a <example_optiga_crypt_ecc_generate_keypair_wrapper+0x4e>
 800be82:	8823      	ldrh	r3, [r4, #0]
 800be84:	4a15      	ldr	r2, [pc, #84]	; (800bedc <example_optiga_crypt_ecc_generate_keypair_wrapper+0x110>)
 800be86:	b29b      	uxth	r3, r3
 800be88:	2b01      	cmp	r3, #1
 800be8a:	d0fa      	beq.n	800be82 <example_optiga_crypt_ecc_generate_keypair_wrapper+0xb6>
 800be8c:	8813      	ldrh	r3, [r2, #0]
 800be8e:	b29b      	uxth	r3, r3
 800be90:	b123      	cbz	r3, 800be9c <example_optiga_crypt_ecc_generate_keypair_wrapper+0xd0>
														signature,
														signature_length,
														OPTIGA_CRYPT_HOST_DATA,
														&public_key);

			 WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
 800be92:	8813      	ldrh	r3, [r2, #0]
 800be94:	b29b      	uxth	r3, r3
 800be96:	f8ad 3014 	strh.w	r3, [sp, #20]
 800be9a:	e7be      	b.n	800be1a <example_optiga_crypt_ecc_generate_keypair_wrapper+0x4e>
												  &signature_length);

		  WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);

		  optiga_lib_status = OPTIGA_LIB_BUSY;
			 return_status = optiga_crypt_ecdsa_verify (crypt_me,
 800be9c:	f8bd 101a 	ldrh.w	r1, [sp, #26]
												  signature,
												  &signature_length);

		  WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);

		  optiga_lib_status = OPTIGA_LIB_BUSY;
 800bea0:	2501      	movs	r5, #1
			 return_status = optiga_crypt_ecdsa_verify (crypt_me,
 800bea2:	ab1b      	add	r3, sp, #108	; 0x6c
 800bea4:	9302      	str	r3, [sp, #8]
 800bea6:	e88d 0022 	stmia.w	sp, {r1, r5}
 800beaa:	463b      	mov	r3, r7
												  signature,
												  &signature_length);

		  WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);

		  optiga_lib_status = OPTIGA_LIB_BUSY;
 800beac:	8015      	strh	r5, [r2, #0]
			 return_status = optiga_crypt_ecdsa_verify (crypt_me,
 800beae:	4630      	mov	r0, r6
 800beb0:	490c      	ldr	r1, [pc, #48]	; (800bee4 <example_optiga_crypt_ecc_generate_keypair_wrapper+0x118>)
 800beb2:	2220      	movs	r2, #32
 800beb4:	f7f9 fab6 	bl	8005424 <optiga_crypt_ecdsa_verify>
 800beb8:	f8ad 0014 	strh.w	r0, [sp, #20]
														signature,
														signature_length,
														OPTIGA_CRYPT_HOST_DATA,
														&public_key);

			 WAIT_AND_CHECK_STATUS(return_status, optiga_lib_status);
 800bebc:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 800bec0:	b29b      	uxth	r3, r3
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d1a9      	bne.n	800be1a <example_optiga_crypt_ecc_generate_keypair_wrapper+0x4e>
 800bec6:	8823      	ldrh	r3, [r4, #0]
 800bec8:	4a04      	ldr	r2, [pc, #16]	; (800bedc <example_optiga_crypt_ecc_generate_keypair_wrapper+0x110>)
 800beca:	b29b      	uxth	r3, r3
 800becc:	2b01      	cmp	r3, #1
 800bece:	d0fa      	beq.n	800bec6 <example_optiga_crypt_ecc_generate_keypair_wrapper+0xfa>
 800bed0:	8813      	ldrh	r3, [r2, #0]
 800bed2:	b29b      	uxth	r3, r3
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d0a0      	beq.n	800be1a <example_optiga_crypt_ecc_generate_keypair_wrapper+0x4e>
 800bed8:	e7db      	b.n	800be92 <example_optiga_crypt_ecc_generate_keypair_wrapper+0xc6>
 800beda:	bf00      	nop
 800bedc:	1fff177c 	.word	0x1fff177c
 800bee0:	1fff1778 	.word	0x1fff1778
 800bee4:	0800cdd4 	.word	0x0800cdd4

0800bee8 <init_SEMS>:
#include "../SEMS_Headers/Timer.h"
#include "../SEMS_Headers/SecNvM.h"


void init_SEMS(void)
{
 800bee8:	b508      	push	{r3, lr}
	example_optiga_init_true();
 800beea:	f7ff fe55 	bl	800bb98 <example_optiga_init_true>
	start_cooldown_timer();

//	read_sec_config();

}
 800beee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}


void init_SEMS(void)
{
	example_optiga_init_true();
	start_cooldown_timer();
 800bef2:	f000 b807 	b.w	800bf04 <start_cooldown_timer>
 800bef6:	bf00      	nop

0800bef8 <my_optiga_shell_begin>:
volatile uint8_t failed_req = 0;
volatile uint8_t cooldowned = false;


void my_optiga_shell_begin(void)
{
 800bef8:	b508      	push	{r3, lr}

	uint8_t sec_unlocked = false;
	uint8_t sec_comm = false;
	uint8_t command[32];  // Toate comenzile au 32 de bytes

	init_SEMS();
 800befa:	f7ff fff5 	bl	800bee8 <init_SEMS>
#if LIFECYCLE==LOADING
	while (true)
	{
//	write_sec_config();
//	read_sec_config();
		example_optiga_crypt_ecc_generate_keypair_wrapper();
 800befe:	f7ff ff65 	bl	800bdcc <example_optiga_crypt_ecc_generate_keypair_wrapper>
	}
 800bf02:	e7fc      	b.n	800befe <my_optiga_shell_begin+0x6>

0800bf04 <start_cooldown_timer>:
extern volatile uint8_t failed_req;
extern volatile uint8_t cooldowned;


void start_cooldown_timer(void)
{
 800bf04:	b510      	push	{r4, lr}
	uint32_t timeout = TIMEOUT_IN_SECONDS * 100u * 1000u * 1000u ; // us
	TIMER_SetTimeInterval(&TIMER_Cooldwon, timeout);
 800bf06:	4c05      	ldr	r4, [pc, #20]	; (800bf1c <start_cooldown_timer+0x18>)
 800bf08:	4905      	ldr	r1, [pc, #20]	; (800bf20 <start_cooldown_timer+0x1c>)
 800bf0a:	4620      	mov	r0, r4
 800bf0c:	f7f7 fbe8 	bl	80036e0 <TIMER_SetTimeInterval>
	TIMER_Start(&TIMER_Cooldwon);
 800bf10:	4620      	mov	r0, r4
}
 800bf12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void start_cooldown_timer(void)
{
	uint32_t timeout = TIMEOUT_IN_SECONDS * 100u * 1000u * 1000u ; // us
	TIMER_SetTimeInterval(&TIMER_Cooldwon, timeout);
	TIMER_Start(&TIMER_Cooldwon);
 800bf16:	f7f7 bbab 	b.w	8003670 <TIMER_Start>
 800bf1a:	bf00      	nop
 800bf1c:	1ffed0d0 	.word	0x1ffed0d0
 800bf20:	05f5e100 	.word	0x05f5e100

0800bf24 <CCU80_3_IRQHandler>:
}


void TimerInterval_ISR(void)
{
	if(failed_req > 0u)
 800bf24:	4b06      	ldr	r3, [pc, #24]	; (800bf40 <CCU80_3_IRQHandler+0x1c>)
 800bf26:	781a      	ldrb	r2, [r3, #0]
 800bf28:	b11a      	cbz	r2, 800bf32 <CCU80_3_IRQHandler+0xe>
	{
		failed_req--;
 800bf2a:	781a      	ldrb	r2, [r3, #0]
 800bf2c:	3a01      	subs	r2, #1
 800bf2e:	b2d2      	uxtb	r2, r2
 800bf30:	701a      	strb	r2, [r3, #0]
	}

	if(failed_req == 0u)
 800bf32:	781b      	ldrb	r3, [r3, #0]
 800bf34:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800bf38:	b90b      	cbnz	r3, 800bf3e <CCU80_3_IRQHandler+0x1a>
	{
		cooldowned = false;
 800bf3a:	4b02      	ldr	r3, [pc, #8]	; (800bf44 <CCU80_3_IRQHandler+0x20>)
 800bf3c:	701a      	strb	r2, [r3, #0]
 800bf3e:	4770      	bx	lr
 800bf40:	1fff10de 	.word	0x1fff10de
 800bf44:	1fff10df 	.word	0x1fff10df

0800bf48 <main>:

extern pal_logger_t logger_console;


int main(void)
{
 800bf48:	b508      	push	{r3, lr}
    DAVE_STATUS_t status;
    uint8_t return_value = 0;

    // Initialization of DAVE Apps
    status = DAVE_Init(); /* Initialization of DAVE APPs  */
 800bf4a:	f7f8 fc0d 	bl	8004768 <DAVE_Init>
    if (status == DAVE_STATUS_FAILURE)
 800bf4e:	2801      	cmp	r0, #1
 800bf50:	d005      	beq.n	800bf5e <main+0x16>
    }


    do
    {
        if(PAL_STATUS_SUCCESS != pal_logger_init(&logger_console))
 800bf52:	4806      	ldr	r0, [pc, #24]	; (800bf6c <main+0x24>)
 800bf54:	f7f8 fed2 	bl	8004cfc <pal_logger_init>
 800bf58:	b110      	cbz	r0, 800bf60 <main+0x18>
        my_optiga_shell_begin();

    }while (FALSE);

    return return_value;
}
 800bf5a:	2000      	movs	r0, #0
 800bf5c:	bd08      	pop	{r3, pc}
        XMC_DEBUG("DAVE APPs initialization failed\n");

        while (1U)
        {

        }
 800bf5e:	e7fe      	b.n	800bf5e <main+0x16>
        if(PAL_STATUS_SUCCESS != pal_logger_init(&logger_console))
        {
            break;
        }

        pal_os_timer_delay_in_milliseconds(100);
 800bf60:	2064      	movs	r0, #100	; 0x64
 800bf62:	f7f8 ffb9 	bl	8004ed8 <pal_os_timer_delay_in_milliseconds>
        my_optiga_shell_begin();
 800bf66:	f7ff ffc7 	bl	800bef8 <my_optiga_shell_begin>
 800bf6a:	e7f6      	b.n	800bf5a <main+0x12>
 800bf6c:	1ffed1c4 	.word	0x1ffed1c4

0800bf70 <__aeabi_uldivmod>:
 800bf70:	b94b      	cbnz	r3, 800bf86 <__aeabi_uldivmod+0x16>
 800bf72:	b942      	cbnz	r2, 800bf86 <__aeabi_uldivmod+0x16>
 800bf74:	2900      	cmp	r1, #0
 800bf76:	bf08      	it	eq
 800bf78:	2800      	cmpeq	r0, #0
 800bf7a:	d002      	beq.n	800bf82 <__aeabi_uldivmod+0x12>
 800bf7c:	f04f 31ff 	mov.w	r1, #4294967295
 800bf80:	4608      	mov	r0, r1
 800bf82:	f000 b83b 	b.w	800bffc <__aeabi_idiv0>
 800bf86:	b082      	sub	sp, #8
 800bf88:	46ec      	mov	ip, sp
 800bf8a:	e92d 5000 	stmdb	sp!, {ip, lr}
 800bf8e:	f000 f81d 	bl	800bfcc <__gnu_uldivmod_helper>
 800bf92:	f8dd e004 	ldr.w	lr, [sp, #4]
 800bf96:	b002      	add	sp, #8
 800bf98:	bc0c      	pop	{r2, r3}
 800bf9a:	4770      	bx	lr

0800bf9c <__gnu_ldivmod_helper>:
 800bf9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfa0:	9c06      	ldr	r4, [sp, #24]
 800bfa2:	4615      	mov	r5, r2
 800bfa4:	4606      	mov	r6, r0
 800bfa6:	460f      	mov	r7, r1
 800bfa8:	4698      	mov	r8, r3
 800bfaa:	f000 f829 	bl	800c000 <__divdi3>
 800bfae:	fb05 f301 	mul.w	r3, r5, r1
 800bfb2:	fb00 3808 	mla	r8, r0, r8, r3
 800bfb6:	fba5 2300 	umull	r2, r3, r5, r0
 800bfba:	1ab2      	subs	r2, r6, r2
 800bfbc:	4443      	add	r3, r8
 800bfbe:	eb67 0303 	sbc.w	r3, r7, r3
 800bfc2:	e9c4 2300 	strd	r2, r3, [r4]
 800bfc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfca:	bf00      	nop

0800bfcc <__gnu_uldivmod_helper>:
 800bfcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfd0:	9c06      	ldr	r4, [sp, #24]
 800bfd2:	4690      	mov	r8, r2
 800bfd4:	4606      	mov	r6, r0
 800bfd6:	460f      	mov	r7, r1
 800bfd8:	461d      	mov	r5, r3
 800bfda:	f000 f95f 	bl	800c29c <__udivdi3>
 800bfde:	fb00 f505 	mul.w	r5, r0, r5
 800bfe2:	fba0 2308 	umull	r2, r3, r0, r8
 800bfe6:	fb08 5501 	mla	r5, r8, r1, r5
 800bfea:	1ab2      	subs	r2, r6, r2
 800bfec:	442b      	add	r3, r5
 800bfee:	eb67 0303 	sbc.w	r3, r7, r3
 800bff2:	e9c4 2300 	strd	r2, r3, [r4]
 800bff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bffa:	bf00      	nop

0800bffc <__aeabi_idiv0>:
 800bffc:	4770      	bx	lr
 800bffe:	bf00      	nop

0800c000 <__divdi3>:
 800c000:	2900      	cmp	r1, #0
 800c002:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c006:	f2c0 80a6 	blt.w	800c156 <__divdi3+0x156>
 800c00a:	2600      	movs	r6, #0
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	f2c0 809c 	blt.w	800c14a <__divdi3+0x14a>
 800c012:	4688      	mov	r8, r1
 800c014:	4694      	mov	ip, r2
 800c016:	469e      	mov	lr, r3
 800c018:	4615      	mov	r5, r2
 800c01a:	4604      	mov	r4, r0
 800c01c:	460f      	mov	r7, r1
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d13d      	bne.n	800c09e <__divdi3+0x9e>
 800c022:	428a      	cmp	r2, r1
 800c024:	d959      	bls.n	800c0da <__divdi3+0xda>
 800c026:	fab2 f382 	clz	r3, r2
 800c02a:	b13b      	cbz	r3, 800c03c <__divdi3+0x3c>
 800c02c:	f1c3 0220 	rsb	r2, r3, #32
 800c030:	409f      	lsls	r7, r3
 800c032:	fa20 f202 	lsr.w	r2, r0, r2
 800c036:	409d      	lsls	r5, r3
 800c038:	4317      	orrs	r7, r2
 800c03a:	409c      	lsls	r4, r3
 800c03c:	0c29      	lsrs	r1, r5, #16
 800c03e:	0c22      	lsrs	r2, r4, #16
 800c040:	fbb7 fef1 	udiv	lr, r7, r1
 800c044:	b2a8      	uxth	r0, r5
 800c046:	fb01 771e 	mls	r7, r1, lr, r7
 800c04a:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800c04e:	fb00 f30e 	mul.w	r3, r0, lr
 800c052:	42bb      	cmp	r3, r7
 800c054:	d90a      	bls.n	800c06c <__divdi3+0x6c>
 800c056:	197f      	adds	r7, r7, r5
 800c058:	f10e 32ff 	add.w	r2, lr, #4294967295
 800c05c:	f080 8105 	bcs.w	800c26a <__divdi3+0x26a>
 800c060:	42bb      	cmp	r3, r7
 800c062:	f240 8102 	bls.w	800c26a <__divdi3+0x26a>
 800c066:	f1ae 0e02 	sub.w	lr, lr, #2
 800c06a:	442f      	add	r7, r5
 800c06c:	1aff      	subs	r7, r7, r3
 800c06e:	b2a4      	uxth	r4, r4
 800c070:	fbb7 f3f1 	udiv	r3, r7, r1
 800c074:	fb01 7713 	mls	r7, r1, r3, r7
 800c078:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800c07c:	fb00 f003 	mul.w	r0, r0, r3
 800c080:	42b8      	cmp	r0, r7
 800c082:	d908      	bls.n	800c096 <__divdi3+0x96>
 800c084:	197f      	adds	r7, r7, r5
 800c086:	f103 32ff 	add.w	r2, r3, #4294967295
 800c08a:	f080 80f0 	bcs.w	800c26e <__divdi3+0x26e>
 800c08e:	42b8      	cmp	r0, r7
 800c090:	f240 80ed 	bls.w	800c26e <__divdi3+0x26e>
 800c094:	3b02      	subs	r3, #2
 800c096:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800c09a:	2200      	movs	r2, #0
 800c09c:	e003      	b.n	800c0a6 <__divdi3+0xa6>
 800c09e:	428b      	cmp	r3, r1
 800c0a0:	d90f      	bls.n	800c0c2 <__divdi3+0xc2>
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	4613      	mov	r3, r2
 800c0a6:	1c34      	adds	r4, r6, #0
 800c0a8:	bf18      	it	ne
 800c0aa:	2401      	movne	r4, #1
 800c0ac:	4260      	negs	r0, r4
 800c0ae:	f04f 0500 	mov.w	r5, #0
 800c0b2:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
 800c0b6:	4058      	eors	r0, r3
 800c0b8:	4051      	eors	r1, r2
 800c0ba:	1900      	adds	r0, r0, r4
 800c0bc:	4169      	adcs	r1, r5
 800c0be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c0c2:	fab3 f283 	clz	r2, r3
 800c0c6:	2a00      	cmp	r2, #0
 800c0c8:	f040 8086 	bne.w	800c1d8 <__divdi3+0x1d8>
 800c0cc:	428b      	cmp	r3, r1
 800c0ce:	d302      	bcc.n	800c0d6 <__divdi3+0xd6>
 800c0d0:	4584      	cmp	ip, r0
 800c0d2:	f200 80db 	bhi.w	800c28c <__divdi3+0x28c>
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	e7e5      	b.n	800c0a6 <__divdi3+0xa6>
 800c0da:	b912      	cbnz	r2, 800c0e2 <__divdi3+0xe2>
 800c0dc:	2301      	movs	r3, #1
 800c0de:	fbb3 f5f2 	udiv	r5, r3, r2
 800c0e2:	fab5 f085 	clz	r0, r5
 800c0e6:	2800      	cmp	r0, #0
 800c0e8:	d13b      	bne.n	800c162 <__divdi3+0x162>
 800c0ea:	1b78      	subs	r0, r7, r5
 800c0ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800c0f0:	fa1f fc85 	uxth.w	ip, r5
 800c0f4:	2201      	movs	r2, #1
 800c0f6:	fbb0 f8fe 	udiv	r8, r0, lr
 800c0fa:	0c21      	lsrs	r1, r4, #16
 800c0fc:	fb0e 0718 	mls	r7, lr, r8, r0
 800c100:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 800c104:	fb0c f308 	mul.w	r3, ip, r8
 800c108:	42bb      	cmp	r3, r7
 800c10a:	d907      	bls.n	800c11c <__divdi3+0x11c>
 800c10c:	197f      	adds	r7, r7, r5
 800c10e:	f108 31ff 	add.w	r1, r8, #4294967295
 800c112:	d202      	bcs.n	800c11a <__divdi3+0x11a>
 800c114:	42bb      	cmp	r3, r7
 800c116:	f200 80bd 	bhi.w	800c294 <__divdi3+0x294>
 800c11a:	4688      	mov	r8, r1
 800c11c:	1aff      	subs	r7, r7, r3
 800c11e:	b2a4      	uxth	r4, r4
 800c120:	fbb7 f3fe 	udiv	r3, r7, lr
 800c124:	fb0e 7713 	mls	r7, lr, r3, r7
 800c128:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800c12c:	fb0c fc03 	mul.w	ip, ip, r3
 800c130:	45bc      	cmp	ip, r7
 800c132:	d907      	bls.n	800c144 <__divdi3+0x144>
 800c134:	197f      	adds	r7, r7, r5
 800c136:	f103 31ff 	add.w	r1, r3, #4294967295
 800c13a:	d202      	bcs.n	800c142 <__divdi3+0x142>
 800c13c:	45bc      	cmp	ip, r7
 800c13e:	f200 80a7 	bhi.w	800c290 <__divdi3+0x290>
 800c142:	460b      	mov	r3, r1
 800c144:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800c148:	e7ad      	b.n	800c0a6 <__divdi3+0xa6>
 800c14a:	4252      	negs	r2, r2
 800c14c:	ea6f 0606 	mvn.w	r6, r6
 800c150:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c154:	e75d      	b.n	800c012 <__divdi3+0x12>
 800c156:	4240      	negs	r0, r0
 800c158:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c15c:	f04f 36ff 	mov.w	r6, #4294967295
 800c160:	e754      	b.n	800c00c <__divdi3+0xc>
 800c162:	f1c0 0220 	rsb	r2, r0, #32
 800c166:	fa24 f102 	lsr.w	r1, r4, r2
 800c16a:	fa07 f300 	lsl.w	r3, r7, r0
 800c16e:	4085      	lsls	r5, r0
 800c170:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800c174:	40d7      	lsrs	r7, r2
 800c176:	4319      	orrs	r1, r3
 800c178:	fbb7 f2fe 	udiv	r2, r7, lr
 800c17c:	0c0b      	lsrs	r3, r1, #16
 800c17e:	fb0e 7712 	mls	r7, lr, r2, r7
 800c182:	fa1f fc85 	uxth.w	ip, r5
 800c186:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c18a:	fb0c f702 	mul.w	r7, ip, r2
 800c18e:	429f      	cmp	r7, r3
 800c190:	fa04 f400 	lsl.w	r4, r4, r0
 800c194:	d907      	bls.n	800c1a6 <__divdi3+0x1a6>
 800c196:	195b      	adds	r3, r3, r5
 800c198:	f102 30ff 	add.w	r0, r2, #4294967295
 800c19c:	d274      	bcs.n	800c288 <__divdi3+0x288>
 800c19e:	429f      	cmp	r7, r3
 800c1a0:	d972      	bls.n	800c288 <__divdi3+0x288>
 800c1a2:	3a02      	subs	r2, #2
 800c1a4:	442b      	add	r3, r5
 800c1a6:	1bdf      	subs	r7, r3, r7
 800c1a8:	b289      	uxth	r1, r1
 800c1aa:	fbb7 f8fe 	udiv	r8, r7, lr
 800c1ae:	fb0e 7318 	mls	r3, lr, r8, r7
 800c1b2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c1b6:	fb0c f708 	mul.w	r7, ip, r8
 800c1ba:	429f      	cmp	r7, r3
 800c1bc:	d908      	bls.n	800c1d0 <__divdi3+0x1d0>
 800c1be:	195b      	adds	r3, r3, r5
 800c1c0:	f108 31ff 	add.w	r1, r8, #4294967295
 800c1c4:	d25c      	bcs.n	800c280 <__divdi3+0x280>
 800c1c6:	429f      	cmp	r7, r3
 800c1c8:	d95a      	bls.n	800c280 <__divdi3+0x280>
 800c1ca:	f1a8 0802 	sub.w	r8, r8, #2
 800c1ce:	442b      	add	r3, r5
 800c1d0:	1bd8      	subs	r0, r3, r7
 800c1d2:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 800c1d6:	e78e      	b.n	800c0f6 <__divdi3+0xf6>
 800c1d8:	f1c2 0320 	rsb	r3, r2, #32
 800c1dc:	fa2c f103 	lsr.w	r1, ip, r3
 800c1e0:	fa0e fe02 	lsl.w	lr, lr, r2
 800c1e4:	fa20 f703 	lsr.w	r7, r0, r3
 800c1e8:	ea41 0e0e 	orr.w	lr, r1, lr
 800c1ec:	fa08 f002 	lsl.w	r0, r8, r2
 800c1f0:	fa28 f103 	lsr.w	r1, r8, r3
 800c1f4:	ea4f 451e 	mov.w	r5, lr, lsr #16
 800c1f8:	4338      	orrs	r0, r7
 800c1fa:	fbb1 f8f5 	udiv	r8, r1, r5
 800c1fe:	0c03      	lsrs	r3, r0, #16
 800c200:	fb05 1118 	mls	r1, r5, r8, r1
 800c204:	fa1f f78e 	uxth.w	r7, lr
 800c208:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800c20c:	fb07 f308 	mul.w	r3, r7, r8
 800c210:	428b      	cmp	r3, r1
 800c212:	fa0c fc02 	lsl.w	ip, ip, r2
 800c216:	d909      	bls.n	800c22c <__divdi3+0x22c>
 800c218:	eb11 010e 	adds.w	r1, r1, lr
 800c21c:	f108 39ff 	add.w	r9, r8, #4294967295
 800c220:	d230      	bcs.n	800c284 <__divdi3+0x284>
 800c222:	428b      	cmp	r3, r1
 800c224:	d92e      	bls.n	800c284 <__divdi3+0x284>
 800c226:	f1a8 0802 	sub.w	r8, r8, #2
 800c22a:	4471      	add	r1, lr
 800c22c:	1ac9      	subs	r1, r1, r3
 800c22e:	b280      	uxth	r0, r0
 800c230:	fbb1 f3f5 	udiv	r3, r1, r5
 800c234:	fb05 1113 	mls	r1, r5, r3, r1
 800c238:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800c23c:	fb07 f703 	mul.w	r7, r7, r3
 800c240:	428f      	cmp	r7, r1
 800c242:	d908      	bls.n	800c256 <__divdi3+0x256>
 800c244:	eb11 010e 	adds.w	r1, r1, lr
 800c248:	f103 30ff 	add.w	r0, r3, #4294967295
 800c24c:	d216      	bcs.n	800c27c <__divdi3+0x27c>
 800c24e:	428f      	cmp	r7, r1
 800c250:	d914      	bls.n	800c27c <__divdi3+0x27c>
 800c252:	3b02      	subs	r3, #2
 800c254:	4471      	add	r1, lr
 800c256:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800c25a:	1bc9      	subs	r1, r1, r7
 800c25c:	fba3 890c 	umull	r8, r9, r3, ip
 800c260:	4549      	cmp	r1, r9
 800c262:	d309      	bcc.n	800c278 <__divdi3+0x278>
 800c264:	d005      	beq.n	800c272 <__divdi3+0x272>
 800c266:	2200      	movs	r2, #0
 800c268:	e71d      	b.n	800c0a6 <__divdi3+0xa6>
 800c26a:	4696      	mov	lr, r2
 800c26c:	e6fe      	b.n	800c06c <__divdi3+0x6c>
 800c26e:	4613      	mov	r3, r2
 800c270:	e711      	b.n	800c096 <__divdi3+0x96>
 800c272:	4094      	lsls	r4, r2
 800c274:	4544      	cmp	r4, r8
 800c276:	d2f6      	bcs.n	800c266 <__divdi3+0x266>
 800c278:	3b01      	subs	r3, #1
 800c27a:	e7f4      	b.n	800c266 <__divdi3+0x266>
 800c27c:	4603      	mov	r3, r0
 800c27e:	e7ea      	b.n	800c256 <__divdi3+0x256>
 800c280:	4688      	mov	r8, r1
 800c282:	e7a5      	b.n	800c1d0 <__divdi3+0x1d0>
 800c284:	46c8      	mov	r8, r9
 800c286:	e7d1      	b.n	800c22c <__divdi3+0x22c>
 800c288:	4602      	mov	r2, r0
 800c28a:	e78c      	b.n	800c1a6 <__divdi3+0x1a6>
 800c28c:	4613      	mov	r3, r2
 800c28e:	e70a      	b.n	800c0a6 <__divdi3+0xa6>
 800c290:	3b02      	subs	r3, #2
 800c292:	e757      	b.n	800c144 <__divdi3+0x144>
 800c294:	f1a8 0802 	sub.w	r8, r8, #2
 800c298:	442f      	add	r7, r5
 800c29a:	e73f      	b.n	800c11c <__divdi3+0x11c>

0800c29c <__udivdi3>:
 800c29c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d144      	bne.n	800c32e <__udivdi3+0x92>
 800c2a4:	428a      	cmp	r2, r1
 800c2a6:	4615      	mov	r5, r2
 800c2a8:	4604      	mov	r4, r0
 800c2aa:	d94f      	bls.n	800c34c <__udivdi3+0xb0>
 800c2ac:	fab2 f782 	clz	r7, r2
 800c2b0:	460e      	mov	r6, r1
 800c2b2:	b14f      	cbz	r7, 800c2c8 <__udivdi3+0x2c>
 800c2b4:	f1c7 0320 	rsb	r3, r7, #32
 800c2b8:	40b9      	lsls	r1, r7
 800c2ba:	fa20 f603 	lsr.w	r6, r0, r3
 800c2be:	fa02 f507 	lsl.w	r5, r2, r7
 800c2c2:	430e      	orrs	r6, r1
 800c2c4:	fa00 f407 	lsl.w	r4, r0, r7
 800c2c8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800c2cc:	0c23      	lsrs	r3, r4, #16
 800c2ce:	fbb6 f0fe 	udiv	r0, r6, lr
 800c2d2:	b2af      	uxth	r7, r5
 800c2d4:	fb0e 6110 	mls	r1, lr, r0, r6
 800c2d8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800c2dc:	fb07 f100 	mul.w	r1, r7, r0
 800c2e0:	4299      	cmp	r1, r3
 800c2e2:	d909      	bls.n	800c2f8 <__udivdi3+0x5c>
 800c2e4:	195b      	adds	r3, r3, r5
 800c2e6:	f100 32ff 	add.w	r2, r0, #4294967295
 800c2ea:	f080 80ec 	bcs.w	800c4c6 <__udivdi3+0x22a>
 800c2ee:	4299      	cmp	r1, r3
 800c2f0:	f240 80e9 	bls.w	800c4c6 <__udivdi3+0x22a>
 800c2f4:	3802      	subs	r0, #2
 800c2f6:	442b      	add	r3, r5
 800c2f8:	1a5a      	subs	r2, r3, r1
 800c2fa:	b2a4      	uxth	r4, r4
 800c2fc:	fbb2 f3fe 	udiv	r3, r2, lr
 800c300:	fb0e 2213 	mls	r2, lr, r3, r2
 800c304:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 800c308:	fb07 f703 	mul.w	r7, r7, r3
 800c30c:	4297      	cmp	r7, r2
 800c30e:	d908      	bls.n	800c322 <__udivdi3+0x86>
 800c310:	1952      	adds	r2, r2, r5
 800c312:	f103 31ff 	add.w	r1, r3, #4294967295
 800c316:	f080 80d8 	bcs.w	800c4ca <__udivdi3+0x22e>
 800c31a:	4297      	cmp	r7, r2
 800c31c:	f240 80d5 	bls.w	800c4ca <__udivdi3+0x22e>
 800c320:	3b02      	subs	r3, #2
 800c322:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800c326:	2600      	movs	r6, #0
 800c328:	4631      	mov	r1, r6
 800c32a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c32e:	428b      	cmp	r3, r1
 800c330:	d847      	bhi.n	800c3c2 <__udivdi3+0x126>
 800c332:	fab3 f683 	clz	r6, r3
 800c336:	2e00      	cmp	r6, #0
 800c338:	d148      	bne.n	800c3cc <__udivdi3+0x130>
 800c33a:	428b      	cmp	r3, r1
 800c33c:	d302      	bcc.n	800c344 <__udivdi3+0xa8>
 800c33e:	4282      	cmp	r2, r0
 800c340:	f200 80cd 	bhi.w	800c4de <__udivdi3+0x242>
 800c344:	2001      	movs	r0, #1
 800c346:	4631      	mov	r1, r6
 800c348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c34c:	b912      	cbnz	r2, 800c354 <__udivdi3+0xb8>
 800c34e:	2501      	movs	r5, #1
 800c350:	fbb5 f5f2 	udiv	r5, r5, r2
 800c354:	fab5 f885 	clz	r8, r5
 800c358:	f1b8 0f00 	cmp.w	r8, #0
 800c35c:	d177      	bne.n	800c44e <__udivdi3+0x1b2>
 800c35e:	1b4a      	subs	r2, r1, r5
 800c360:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800c364:	b2af      	uxth	r7, r5
 800c366:	2601      	movs	r6, #1
 800c368:	fbb2 f0fe 	udiv	r0, r2, lr
 800c36c:	0c23      	lsrs	r3, r4, #16
 800c36e:	fb0e 2110 	mls	r1, lr, r0, r2
 800c372:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800c376:	fb07 f300 	mul.w	r3, r7, r0
 800c37a:	428b      	cmp	r3, r1
 800c37c:	d907      	bls.n	800c38e <__udivdi3+0xf2>
 800c37e:	1949      	adds	r1, r1, r5
 800c380:	f100 32ff 	add.w	r2, r0, #4294967295
 800c384:	d202      	bcs.n	800c38c <__udivdi3+0xf0>
 800c386:	428b      	cmp	r3, r1
 800c388:	f200 80ba 	bhi.w	800c500 <__udivdi3+0x264>
 800c38c:	4610      	mov	r0, r2
 800c38e:	1ac9      	subs	r1, r1, r3
 800c390:	b2a4      	uxth	r4, r4
 800c392:	fbb1 f3fe 	udiv	r3, r1, lr
 800c396:	fb0e 1113 	mls	r1, lr, r3, r1
 800c39a:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800c39e:	fb07 f703 	mul.w	r7, r7, r3
 800c3a2:	42a7      	cmp	r7, r4
 800c3a4:	d908      	bls.n	800c3b8 <__udivdi3+0x11c>
 800c3a6:	1964      	adds	r4, r4, r5
 800c3a8:	f103 32ff 	add.w	r2, r3, #4294967295
 800c3ac:	f080 808f 	bcs.w	800c4ce <__udivdi3+0x232>
 800c3b0:	42a7      	cmp	r7, r4
 800c3b2:	f240 808c 	bls.w	800c4ce <__udivdi3+0x232>
 800c3b6:	3b02      	subs	r3, #2
 800c3b8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800c3bc:	4631      	mov	r1, r6
 800c3be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3c2:	2600      	movs	r6, #0
 800c3c4:	4630      	mov	r0, r6
 800c3c6:	4631      	mov	r1, r6
 800c3c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3cc:	f1c6 0420 	rsb	r4, r6, #32
 800c3d0:	fa22 f504 	lsr.w	r5, r2, r4
 800c3d4:	40b3      	lsls	r3, r6
 800c3d6:	432b      	orrs	r3, r5
 800c3d8:	fa20 fc04 	lsr.w	ip, r0, r4
 800c3dc:	fa01 f706 	lsl.w	r7, r1, r6
 800c3e0:	fa21 f504 	lsr.w	r5, r1, r4
 800c3e4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c3e8:	ea4c 0707 	orr.w	r7, ip, r7
 800c3ec:	fbb5 f8fe 	udiv	r8, r5, lr
 800c3f0:	0c39      	lsrs	r1, r7, #16
 800c3f2:	fb0e 5518 	mls	r5, lr, r8, r5
 800c3f6:	fa1f fc83 	uxth.w	ip, r3
 800c3fa:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 800c3fe:	fb0c f108 	mul.w	r1, ip, r8
 800c402:	42a9      	cmp	r1, r5
 800c404:	fa02 f206 	lsl.w	r2, r2, r6
 800c408:	d904      	bls.n	800c414 <__udivdi3+0x178>
 800c40a:	18ed      	adds	r5, r5, r3
 800c40c:	f108 34ff 	add.w	r4, r8, #4294967295
 800c410:	d367      	bcc.n	800c4e2 <__udivdi3+0x246>
 800c412:	46a0      	mov	r8, r4
 800c414:	1a6d      	subs	r5, r5, r1
 800c416:	b2bf      	uxth	r7, r7
 800c418:	fbb5 f4fe 	udiv	r4, r5, lr
 800c41c:	fb0e 5514 	mls	r5, lr, r4, r5
 800c420:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
 800c424:	fb0c fc04 	mul.w	ip, ip, r4
 800c428:	458c      	cmp	ip, r1
 800c42a:	d904      	bls.n	800c436 <__udivdi3+0x19a>
 800c42c:	18c9      	adds	r1, r1, r3
 800c42e:	f104 35ff 	add.w	r5, r4, #4294967295
 800c432:	d35c      	bcc.n	800c4ee <__udivdi3+0x252>
 800c434:	462c      	mov	r4, r5
 800c436:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800c43a:	ebcc 0101 	rsb	r1, ip, r1
 800c43e:	fba4 2302 	umull	r2, r3, r4, r2
 800c442:	4299      	cmp	r1, r3
 800c444:	d348      	bcc.n	800c4d8 <__udivdi3+0x23c>
 800c446:	d044      	beq.n	800c4d2 <__udivdi3+0x236>
 800c448:	4620      	mov	r0, r4
 800c44a:	2600      	movs	r6, #0
 800c44c:	e76c      	b.n	800c328 <__udivdi3+0x8c>
 800c44e:	f1c8 0420 	rsb	r4, r8, #32
 800c452:	fa01 f308 	lsl.w	r3, r1, r8
 800c456:	fa05 f508 	lsl.w	r5, r5, r8
 800c45a:	fa20 f704 	lsr.w	r7, r0, r4
 800c45e:	40e1      	lsrs	r1, r4
 800c460:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800c464:	431f      	orrs	r7, r3
 800c466:	fbb1 f6fe 	udiv	r6, r1, lr
 800c46a:	0c3a      	lsrs	r2, r7, #16
 800c46c:	fb0e 1116 	mls	r1, lr, r6, r1
 800c470:	fa1f fc85 	uxth.w	ip, r5
 800c474:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
 800c478:	fb0c f206 	mul.w	r2, ip, r6
 800c47c:	429a      	cmp	r2, r3
 800c47e:	fa00 f408 	lsl.w	r4, r0, r8
 800c482:	d907      	bls.n	800c494 <__udivdi3+0x1f8>
 800c484:	195b      	adds	r3, r3, r5
 800c486:	f106 31ff 	add.w	r1, r6, #4294967295
 800c48a:	d237      	bcs.n	800c4fc <__udivdi3+0x260>
 800c48c:	429a      	cmp	r2, r3
 800c48e:	d935      	bls.n	800c4fc <__udivdi3+0x260>
 800c490:	3e02      	subs	r6, #2
 800c492:	442b      	add	r3, r5
 800c494:	1a9b      	subs	r3, r3, r2
 800c496:	b2bf      	uxth	r7, r7
 800c498:	fbb3 f0fe 	udiv	r0, r3, lr
 800c49c:	fb0e 3310 	mls	r3, lr, r0, r3
 800c4a0:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800c4a4:	fb0c f100 	mul.w	r1, ip, r0
 800c4a8:	4299      	cmp	r1, r3
 800c4aa:	d907      	bls.n	800c4bc <__udivdi3+0x220>
 800c4ac:	195b      	adds	r3, r3, r5
 800c4ae:	f100 32ff 	add.w	r2, r0, #4294967295
 800c4b2:	d221      	bcs.n	800c4f8 <__udivdi3+0x25c>
 800c4b4:	4299      	cmp	r1, r3
 800c4b6:	d91f      	bls.n	800c4f8 <__udivdi3+0x25c>
 800c4b8:	3802      	subs	r0, #2
 800c4ba:	442b      	add	r3, r5
 800c4bc:	1a5a      	subs	r2, r3, r1
 800c4be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800c4c2:	4667      	mov	r7, ip
 800c4c4:	e750      	b.n	800c368 <__udivdi3+0xcc>
 800c4c6:	4610      	mov	r0, r2
 800c4c8:	e716      	b.n	800c2f8 <__udivdi3+0x5c>
 800c4ca:	460b      	mov	r3, r1
 800c4cc:	e729      	b.n	800c322 <__udivdi3+0x86>
 800c4ce:	4613      	mov	r3, r2
 800c4d0:	e772      	b.n	800c3b8 <__udivdi3+0x11c>
 800c4d2:	40b0      	lsls	r0, r6
 800c4d4:	4290      	cmp	r0, r2
 800c4d6:	d2b7      	bcs.n	800c448 <__udivdi3+0x1ac>
 800c4d8:	1e60      	subs	r0, r4, #1
 800c4da:	2600      	movs	r6, #0
 800c4dc:	e724      	b.n	800c328 <__udivdi3+0x8c>
 800c4de:	4630      	mov	r0, r6
 800c4e0:	e722      	b.n	800c328 <__udivdi3+0x8c>
 800c4e2:	42a9      	cmp	r1, r5
 800c4e4:	d995      	bls.n	800c412 <__udivdi3+0x176>
 800c4e6:	f1a8 0802 	sub.w	r8, r8, #2
 800c4ea:	441d      	add	r5, r3
 800c4ec:	e792      	b.n	800c414 <__udivdi3+0x178>
 800c4ee:	458c      	cmp	ip, r1
 800c4f0:	d9a0      	bls.n	800c434 <__udivdi3+0x198>
 800c4f2:	3c02      	subs	r4, #2
 800c4f4:	4419      	add	r1, r3
 800c4f6:	e79e      	b.n	800c436 <__udivdi3+0x19a>
 800c4f8:	4610      	mov	r0, r2
 800c4fa:	e7df      	b.n	800c4bc <__udivdi3+0x220>
 800c4fc:	460e      	mov	r6, r1
 800c4fe:	e7c9      	b.n	800c494 <__udivdi3+0x1f8>
 800c500:	3802      	subs	r0, #2
 800c502:	4429      	add	r1, r5
 800c504:	e743      	b.n	800c38e <__udivdi3+0xf2>
 800c506:	bf00      	nop

0800c508 <calloc>:
 800c508:	460a      	mov	r2, r1
 800c50a:	4903      	ldr	r1, [pc, #12]	; (800c518 <calloc+0x10>)
 800c50c:	4603      	mov	r3, r0
 800c50e:	6808      	ldr	r0, [r1, #0]
 800c510:	4619      	mov	r1, r3
 800c512:	f000 b85a 	b.w	800c5ca <_calloc_r>
 800c516:	bf00      	nop
 800c518:	1ffed768 	.word	0x1ffed768

0800c51c <__errno>:
 800c51c:	4b01      	ldr	r3, [pc, #4]	; (800c524 <__errno+0x8>)
 800c51e:	6818      	ldr	r0, [r3, #0]
 800c520:	4770      	bx	lr
 800c522:	bf00      	nop
 800c524:	1ffed768 	.word	0x1ffed768

0800c528 <__libc_init_array>:
 800c528:	b570      	push	{r4, r5, r6, lr}
 800c52a:	4b0e      	ldr	r3, [pc, #56]	; (800c564 <__libc_init_array+0x3c>)
 800c52c:	4c0e      	ldr	r4, [pc, #56]	; (800c568 <__libc_init_array+0x40>)
 800c52e:	1ae4      	subs	r4, r4, r3
 800c530:	10a4      	asrs	r4, r4, #2
 800c532:	2500      	movs	r5, #0
 800c534:	461e      	mov	r6, r3
 800c536:	42a5      	cmp	r5, r4
 800c538:	d004      	beq.n	800c544 <__libc_init_array+0x1c>
 800c53a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c53e:	4798      	blx	r3
 800c540:	3501      	adds	r5, #1
 800c542:	e7f8      	b.n	800c536 <__libc_init_array+0xe>
 800c544:	f7f5 ff3e 	bl	80023c4 <_init>
 800c548:	4c08      	ldr	r4, [pc, #32]	; (800c56c <__libc_init_array+0x44>)
 800c54a:	4b09      	ldr	r3, [pc, #36]	; (800c570 <__libc_init_array+0x48>)
 800c54c:	1ae4      	subs	r4, r4, r3
 800c54e:	10a4      	asrs	r4, r4, #2
 800c550:	2500      	movs	r5, #0
 800c552:	461e      	mov	r6, r3
 800c554:	42a5      	cmp	r5, r4
 800c556:	d004      	beq.n	800c562 <__libc_init_array+0x3a>
 800c558:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c55c:	4798      	blx	r3
 800c55e:	3501      	adds	r5, #1
 800c560:	e7f8      	b.n	800c554 <__libc_init_array+0x2c>
 800c562:	bd70      	pop	{r4, r5, r6, pc}
 800c564:	1ffed76c 	.word	0x1ffed76c
 800c568:	1ffed76c 	.word	0x1ffed76c
 800c56c:	1ffed76c 	.word	0x1ffed76c
 800c570:	1ffed76c 	.word	0x1ffed76c

0800c574 <free>:
 800c574:	4b02      	ldr	r3, [pc, #8]	; (800c580 <free+0xc>)
 800c576:	4601      	mov	r1, r0
 800c578:	6818      	ldr	r0, [r3, #0]
 800c57a:	f000 b835 	b.w	800c5e8 <_free_r>
 800c57e:	bf00      	nop
 800c580:	1ffed768 	.word	0x1ffed768

0800c584 <memcmp>:
 800c584:	b510      	push	{r4, lr}
 800c586:	440a      	add	r2, r1
 800c588:	1e44      	subs	r4, r0, #1
 800c58a:	4291      	cmp	r1, r2
 800c58c:	d008      	beq.n	800c5a0 <memcmp+0x1c>
 800c58e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800c592:	7808      	ldrb	r0, [r1, #0]
 800c594:	4283      	cmp	r3, r0
 800c596:	d001      	beq.n	800c59c <memcmp+0x18>
 800c598:	1a18      	subs	r0, r3, r0
 800c59a:	bd10      	pop	{r4, pc}
 800c59c:	3101      	adds	r1, #1
 800c59e:	e7f4      	b.n	800c58a <memcmp+0x6>
 800c5a0:	2000      	movs	r0, #0
 800c5a2:	bd10      	pop	{r4, pc}

0800c5a4 <memcpy>:
 800c5a4:	b510      	push	{r4, lr}
 800c5a6:	1e43      	subs	r3, r0, #1
 800c5a8:	440a      	add	r2, r1
 800c5aa:	4291      	cmp	r1, r2
 800c5ac:	d004      	beq.n	800c5b8 <memcpy+0x14>
 800c5ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c5b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c5b6:	e7f8      	b.n	800c5aa <memcpy+0x6>
 800c5b8:	bd10      	pop	{r4, pc}

0800c5ba <memset>:
 800c5ba:	4402      	add	r2, r0
 800c5bc:	4603      	mov	r3, r0
 800c5be:	4293      	cmp	r3, r2
 800c5c0:	d002      	beq.n	800c5c8 <memset+0xe>
 800c5c2:	f803 1b01 	strb.w	r1, [r3], #1
 800c5c6:	e7fa      	b.n	800c5be <memset+0x4>
 800c5c8:	4770      	bx	lr

0800c5ca <_calloc_r>:
 800c5ca:	b538      	push	{r3, r4, r5, lr}
 800c5cc:	fb02 f401 	mul.w	r4, r2, r1
 800c5d0:	4621      	mov	r1, r4
 800c5d2:	f000 f84d 	bl	800c670 <_malloc_r>
 800c5d6:	4605      	mov	r5, r0
 800c5d8:	b118      	cbz	r0, 800c5e2 <_calloc_r+0x18>
 800c5da:	2100      	movs	r1, #0
 800c5dc:	4622      	mov	r2, r4
 800c5de:	f7ff ffec 	bl	800c5ba <memset>
 800c5e2:	4628      	mov	r0, r5
 800c5e4:	bd38      	pop	{r3, r4, r5, pc}
	...

0800c5e8 <_free_r>:
 800c5e8:	b530      	push	{r4, r5, lr}
 800c5ea:	2900      	cmp	r1, #0
 800c5ec:	d03d      	beq.n	800c66a <_free_r+0x82>
 800c5ee:	f851 2c04 	ldr.w	r2, [r1, #-4]
 800c5f2:	1f0b      	subs	r3, r1, #4
 800c5f4:	491d      	ldr	r1, [pc, #116]	; (800c66c <_free_r+0x84>)
 800c5f6:	2a00      	cmp	r2, #0
 800c5f8:	bfb8      	it	lt
 800c5fa:	189b      	addlt	r3, r3, r2
 800c5fc:	680a      	ldr	r2, [r1, #0]
 800c5fe:	460c      	mov	r4, r1
 800c600:	b912      	cbnz	r2, 800c608 <_free_r+0x20>
 800c602:	605a      	str	r2, [r3, #4]
 800c604:	600b      	str	r3, [r1, #0]
 800c606:	bd30      	pop	{r4, r5, pc}
 800c608:	4293      	cmp	r3, r2
 800c60a:	d20d      	bcs.n	800c628 <_free_r+0x40>
 800c60c:	6819      	ldr	r1, [r3, #0]
 800c60e:	1858      	adds	r0, r3, r1
 800c610:	4290      	cmp	r0, r2
 800c612:	bf01      	itttt	eq
 800c614:	585a      	ldreq	r2, [r3, r1]
 800c616:	1852      	addeq	r2, r2, r1
 800c618:	601a      	streq	r2, [r3, #0]
 800c61a:	6842      	ldreq	r2, [r0, #4]
 800c61c:	605a      	str	r2, [r3, #4]
 800c61e:	6023      	str	r3, [r4, #0]
 800c620:	bd30      	pop	{r4, r5, pc}
 800c622:	4299      	cmp	r1, r3
 800c624:	d803      	bhi.n	800c62e <_free_r+0x46>
 800c626:	460a      	mov	r2, r1
 800c628:	6851      	ldr	r1, [r2, #4]
 800c62a:	2900      	cmp	r1, #0
 800c62c:	d1f9      	bne.n	800c622 <_free_r+0x3a>
 800c62e:	6814      	ldr	r4, [r2, #0]
 800c630:	1915      	adds	r5, r2, r4
 800c632:	429d      	cmp	r5, r3
 800c634:	d10a      	bne.n	800c64c <_free_r+0x64>
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	4423      	add	r3, r4
 800c63a:	18d0      	adds	r0, r2, r3
 800c63c:	4288      	cmp	r0, r1
 800c63e:	6013      	str	r3, [r2, #0]
 800c640:	d113      	bne.n	800c66a <_free_r+0x82>
 800c642:	6808      	ldr	r0, [r1, #0]
 800c644:	4403      	add	r3, r0
 800c646:	6013      	str	r3, [r2, #0]
 800c648:	684b      	ldr	r3, [r1, #4]
 800c64a:	e00d      	b.n	800c668 <_free_r+0x80>
 800c64c:	d902      	bls.n	800c654 <_free_r+0x6c>
 800c64e:	230c      	movs	r3, #12
 800c650:	6003      	str	r3, [r0, #0]
 800c652:	bd30      	pop	{r4, r5, pc}
 800c654:	681c      	ldr	r4, [r3, #0]
 800c656:	1918      	adds	r0, r3, r4
 800c658:	4288      	cmp	r0, r1
 800c65a:	bf04      	itt	eq
 800c65c:	6808      	ldreq	r0, [r1, #0]
 800c65e:	6849      	ldreq	r1, [r1, #4]
 800c660:	6059      	str	r1, [r3, #4]
 800c662:	bf04      	itt	eq
 800c664:	1900      	addeq	r0, r0, r4
 800c666:	6018      	streq	r0, [r3, #0]
 800c668:	6053      	str	r3, [r2, #4]
 800c66a:	bd30      	pop	{r4, r5, pc}
 800c66c:	1fff10e4 	.word	0x1fff10e4

0800c670 <_malloc_r>:
 800c670:	b570      	push	{r4, r5, r6, lr}
 800c672:	1ccc      	adds	r4, r1, #3
 800c674:	f024 0403 	bic.w	r4, r4, #3
 800c678:	3408      	adds	r4, #8
 800c67a:	2c0c      	cmp	r4, #12
 800c67c:	bf38      	it	cc
 800c67e:	240c      	movcc	r4, #12
 800c680:	2c00      	cmp	r4, #0
 800c682:	4606      	mov	r6, r0
 800c684:	da03      	bge.n	800c68e <_malloc_r+0x1e>
 800c686:	230c      	movs	r3, #12
 800c688:	6033      	str	r3, [r6, #0]
 800c68a:	2000      	movs	r0, #0
 800c68c:	bd70      	pop	{r4, r5, r6, pc}
 800c68e:	428c      	cmp	r4, r1
 800c690:	d3f9      	bcc.n	800c686 <_malloc_r+0x16>
 800c692:	4a20      	ldr	r2, [pc, #128]	; (800c714 <_malloc_r+0xa4>)
 800c694:	6813      	ldr	r3, [r2, #0]
 800c696:	4610      	mov	r0, r2
 800c698:	4619      	mov	r1, r3
 800c69a:	b1a1      	cbz	r1, 800c6c6 <_malloc_r+0x56>
 800c69c:	680a      	ldr	r2, [r1, #0]
 800c69e:	1b12      	subs	r2, r2, r4
 800c6a0:	d40e      	bmi.n	800c6c0 <_malloc_r+0x50>
 800c6a2:	2a0b      	cmp	r2, #11
 800c6a4:	d903      	bls.n	800c6ae <_malloc_r+0x3e>
 800c6a6:	600a      	str	r2, [r1, #0]
 800c6a8:	188b      	adds	r3, r1, r2
 800c6aa:	508c      	str	r4, [r1, r2]
 800c6ac:	e01f      	b.n	800c6ee <_malloc_r+0x7e>
 800c6ae:	428b      	cmp	r3, r1
 800c6b0:	bf0d      	iteet	eq
 800c6b2:	685a      	ldreq	r2, [r3, #4]
 800c6b4:	684a      	ldrne	r2, [r1, #4]
 800c6b6:	605a      	strne	r2, [r3, #4]
 800c6b8:	6002      	streq	r2, [r0, #0]
 800c6ba:	bf18      	it	ne
 800c6bc:	460b      	movne	r3, r1
 800c6be:	e016      	b.n	800c6ee <_malloc_r+0x7e>
 800c6c0:	460b      	mov	r3, r1
 800c6c2:	6849      	ldr	r1, [r1, #4]
 800c6c4:	e7e9      	b.n	800c69a <_malloc_r+0x2a>
 800c6c6:	4d14      	ldr	r5, [pc, #80]	; (800c718 <_malloc_r+0xa8>)
 800c6c8:	682b      	ldr	r3, [r5, #0]
 800c6ca:	b91b      	cbnz	r3, 800c6d4 <_malloc_r+0x64>
 800c6cc:	4630      	mov	r0, r6
 800c6ce:	f000 f825 	bl	800c71c <_sbrk_r>
 800c6d2:	6028      	str	r0, [r5, #0]
 800c6d4:	4630      	mov	r0, r6
 800c6d6:	4621      	mov	r1, r4
 800c6d8:	f000 f820 	bl	800c71c <_sbrk_r>
 800c6dc:	1c42      	adds	r2, r0, #1
 800c6de:	4603      	mov	r3, r0
 800c6e0:	d0d1      	beq.n	800c686 <_malloc_r+0x16>
 800c6e2:	1cc5      	adds	r5, r0, #3
 800c6e4:	f025 0503 	bic.w	r5, r5, #3
 800c6e8:	4285      	cmp	r5, r0
 800c6ea:	d10a      	bne.n	800c702 <_malloc_r+0x92>
 800c6ec:	601c      	str	r4, [r3, #0]
 800c6ee:	f103 000b 	add.w	r0, r3, #11
 800c6f2:	1d1a      	adds	r2, r3, #4
 800c6f4:	f020 0007 	bic.w	r0, r0, #7
 800c6f8:	1a82      	subs	r2, r0, r2
 800c6fa:	d00a      	beq.n	800c712 <_malloc_r+0xa2>
 800c6fc:	4251      	negs	r1, r2
 800c6fe:	5099      	str	r1, [r3, r2]
 800c700:	bd70      	pop	{r4, r5, r6, pc}
 800c702:	4630      	mov	r0, r6
 800c704:	1ae9      	subs	r1, r5, r3
 800c706:	f000 f809 	bl	800c71c <_sbrk_r>
 800c70a:	3001      	adds	r0, #1
 800c70c:	d0bb      	beq.n	800c686 <_malloc_r+0x16>
 800c70e:	462b      	mov	r3, r5
 800c710:	e7ec      	b.n	800c6ec <_malloc_r+0x7c>
 800c712:	bd70      	pop	{r4, r5, r6, pc}
 800c714:	1fff10e4 	.word	0x1fff10e4
 800c718:	1fff10e0 	.word	0x1fff10e0

0800c71c <_sbrk_r>:
 800c71c:	b538      	push	{r3, r4, r5, lr}
 800c71e:	4c06      	ldr	r4, [pc, #24]	; (800c738 <_sbrk_r+0x1c>)
 800c720:	2300      	movs	r3, #0
 800c722:	4605      	mov	r5, r0
 800c724:	4608      	mov	r0, r1
 800c726:	6023      	str	r3, [r4, #0]
 800c728:	f7f5 fe2c 	bl	8002384 <_sbrk>
 800c72c:	1c43      	adds	r3, r0, #1
 800c72e:	d102      	bne.n	800c736 <_sbrk_r+0x1a>
 800c730:	6823      	ldr	r3, [r4, #0]
 800c732:	b103      	cbz	r3, 800c736 <_sbrk_r+0x1a>
 800c734:	602b      	str	r3, [r5, #0]
 800c736:	bd38      	pop	{r3, r4, r5, pc}
 800c738:	1fff1780 	.word	0x1fff1780

0800c73c <CSWTCH.37>:
	...
 800c744:	00000002 00000002 0000000c 0000000c     ................
 800c754:	0000000c 0000000c 00000008 0000000a     ................

0800c764 <CSWTCH.38>:
 800c764:	00000003 00000003 0000000c 0000000c     ................
 800c774:	00003000 00003000 00003000 00003000     .0...0...0...0..
 800c784:	00000300 00000c00                       ........

0800c78c <CSWTCH.43>:
 800c78c:	00000003 00000003 0000000c 0000000c     ................
 800c79c:	00000030 00000030 00003000 00003000     0...0....0...0..
 800c7ac:	00000300 00000c00                       ........

0800c7b4 <CSWTCH.44>:
	...
 800c7bc:	00000002 00000002 00000004 00000004     ................
 800c7cc:	0000000c 0000000c 00000008 0000000a     ................

0800c7dc <Driver_USBD0>:
 800c7dc:	08000e15 08001475 08001191 08000e31     ....u.......1...
 800c7ec:	08000e49 08000e61 08000f79 080011b5     I...a...y.......
 800c7fc:	08001061 08000f91 08001641 08001435     a.......A...5...
 800c80c:	08001721 0800101d 08001161 08001175     !.......a...u...

0800c81c <product_string>:
 800c81c:	00490310 00580046 00430020 00430044     ..I.F.X. .C.D.C.
	...

0800c884 <device_descriptor>:
 800c884:	01100112 40000002 0058058b 02010001     .......@..X.....
 800c894:	00000100                                ....

0800c898 <language_string>:
 800c898:	04090304 00000000 00000000 00000000     ................
	...

0800c900 <manufacturer_string>:
 800c900:	00490312 0066006e 006e0069 006f0065     ..I.n.f.i.n.e.o.
 800c910:	0000006e 00000000 00000000 00000000     n...............
	...

0800c968 <CSWTCH.1>:
 800c968:	0800c898 0800c900 0800c81c              ............

0800c974 <CSWTCH.2>:
 800c974:	00120004 00000010                       ........

0800c97c <configuration_descriptor>:
 800c97c:	003e0209 80000102 00040932 02020100     ..>.....2.......
 800c98c:	24050001 04011000 05060224 01000624     ...$....$...$...
 800c99c:	03810507 09ff0008 02000104 0000000a     ................
 800c9ac:	02030507 07010040 40028205 00000100     ....@......@....

0800c9bc <cunit_logger_config>:
 800c9bc:	0800c9ec 08003455 08004ce5 08004cf1     ....U4...L...L..
	...
 800c9e0:	0800c9f8 04000000 00000404              ............

0800c9ec <cunit_logger_channel_config>:
 800c9ec:	00002580 10010808 00000000              .%..........

0800c9f8 <cunit_logger_tx_pin>:
 800c9f8:	48028200 00000005 0800ca04              ...H........

0800ca04 <cunit_logger_tx_pin_config>:
 800ca04:	00000090 00000001 00000002              ............

0800ca10 <cunit_logger_rx_pin_config>:
 800ca10:	00000000 00000001 00000002              ............

0800ca1c <scheduler_timer_intr>:
 800ca1c:	01003d39                                9=..

0800ca20 <tick_timer_intr>:
 800ca20:	01003f31                                1?..

0800ca24 <INTERRUPT_0>:
 800ca24:	01003f3f                                ??..

0800ca28 <i2c_master_0_sda_pin_config>:
 800ca28:	000000d0 00000001 00000000              ............

0800ca34 <i2c_master_0_scl_pin_config>:
 800ca34:	000000d0 00000001 00000000              ............

0800ca40 <i2c_master_0_config>:
 800ca40:	0800ca6c 080042b9 08004295 08004271     l....B...B..qB..
 800ca50:	08004a85 08004aa5 08004b19 08004b6d     .J...J...K..mK..
 800ca60:	08004ac5 00000000 00005755              .J......UW..

0800ca6c <i2c_master_0_channel_config>:
 800ca6c:	00061a80 00000000                       ........

0800ca74 <e_eeprom_xmc4_fce>:
 800ca74:	50020020 00000700 00000000               ..P........

0800ca80 <reset_pin>:
 800ca80:	48028000 00000080 00000001 00000000     ...H............
 800ca90:	00000006                                ....

0800ca94 <vdd_pin>:
 800ca94:	48028200 00000080 00000001 00000000     ...H............
 800caa4:	00000007 01010230 00010000 00000000     ....0...........
 800cab4:	00010000 01010102 74616c50 6d726f66     ........Platform
 800cac4:	6e694220 676e6964 00000000               Binding....

0800cad0 <g_pctr_states_table>:
 800cad0:	04000400 ffff0201 ffff0201 0707ffff     ................

0800cae0 <g_optiga_unique_application_identifier>:
 800cae0:	000076d2 6e654704 68747541 6c707041     .v...GenAuthAppl

0800caf0 <aes_info>:
 800caf0:	00000002 0800abfd 0800abf9 0800abf5     ................
 800cb00:	0800abdd 0800abc9                       ........

0800cb08 <aes_192_ccm_info>:
 800cb08:	0000082c 000000c0 0800cb9c 0000000c     ,...............
 800cb18:	00000001 00000010 0800cb5c              ........\...

0800cb24 <mbedtls_cipher_definitions>:
 800cb24:	00000002 0800cc2c 00000003 0800cbf4     ....,...........
 800cb34:	00000004 0800cc10 0000002b 0800cb74     ........+...t...
 800cb44:	0000002c 0800cb08 0000002d 0800cbd8     ,.......-.......
	...

0800cb5c <ccm_aes_info>:
 800cb5c:	00000002 00000000 0800abbd 0800abbd     ................
 800cb6c:	0800aba5 0800ab91                       ........

0800cb74 <aes_128_ccm_info>:
 800cb74:	0000082b 00000080 0800cba8 0000000c     +...............
 800cb84:	00000001 00000010 0800cb5c 2d534541     ........\...AES-
 800cb94:	2d363532 004d4343 2d534541 2d323931     256-CCM.AES-192-
 800cba4:	004d4343 2d534541 2d383231 004d4343     CCM.AES-128-CCM.
 800cbb4:	2d534541 2d363532 00424345 2d534541     AES-256-ECB.AES-
 800cbc4:	2d323931 00424345 2d534541 2d383231     192-ECB.AES-128-
 800cbd4:	00424345                                ECB.

0800cbd8 <aes_256_ccm_info>:
 800cbd8:	0000082d 00000100 0800cb90 0000000c     -...............
 800cbe8:	00000001 00000010 0800cb5c              ........\...

0800cbf4 <aes_192_ecb_info>:
 800cbf4:	00000103 000000c0 0800cbc0 00000000     ................
 800cc04:	00000000 00000010 0800caf0              ............

0800cc10 <aes_256_ecb_info>:
 800cc10:	00000104 00000100 0800cbb4 00000000     ................
 800cc20:	00000000 00000010 0800caf0              ............

0800cc2c <aes_128_ecb_info>:
 800cc2c:	00000102 00000080 0800cbcc 00000000     ................
 800cc3c:	00000000 00000010 0800caf0              ............

0800cc48 <mbedtls_sha224_info>:
 800cc48:	00000005 0800cc80 0000001c 00000040     ............@...
 800cc58:	0800afd9 0800afd5 0800afd1 0800afc1     ................
 800cc68:	0800afa9 0800af95 0800af91 0800af8d     ................
 800cc78:	32414853 00003635 32414853 00003432     SHA256..SHA224..

0800cc88 <mbedtls_sha256_info>:
 800cc88:	00000006 0800cc78 00000020 00000040     ....x... ...@...
 800cc98:	0800afe1 0800afd5 0800afd1 0800afc9     ................
 800cca8:	0800afa9 0800af95 0800af91 0800af8d     ................

0800ccb8 <K>:
 800ccb8:	428a2f98 71374491 b5c0fbcf e9b5dba5     ./.B.D7q........
 800ccc8:	3956c25b 59f111f1 923f82a4 ab1c5ed5     [.V9...Y..?..^..
 800ccd8:	d807aa98 12835b01 243185be 550c7dc3     .....[....1$.}.U
 800cce8:	72be5d74 80deb1fe 9bdc06a7 c19bf174     t].r........t...
 800ccf8:	e49b69c1 efbe4786 0fc19dc6 240ca1cc     .i...G.........$
 800cd08:	2de92c6f 4a7484aa 5cb0a9dc 76f988da     o,.-..tJ...\...v
 800cd18:	983e5152 a831c66d b00327c8 bf597fc7     RQ>.m.1..'....Y.
 800cd28:	c6e00bf3 d5a79147 06ca6351 14292967     ....G...Qc..g)).
 800cd38:	27b70a85 2e1b2138 4d2c6dfc 53380d13     ...'8!...m,M..8S
 800cd48:	650a7354 766a0abb 81c2c92e 92722c85     Ts.e..jv.....,r.
 800cd58:	a2bfe8a1 a81a664b c24b8b70 c76c51a3     ....Kf..p.K..Ql.
 800cd68:	d192e819 d6990624 f40e3585 106aa070     ....$....5..p.j.
 800cd78:	19a4c116 1e376c08 2748774c 34b0bcb5     .....l7.LwH'...4
 800cd88:	391c0cb3 4ed8aa4a 5b9cca4f 682e6ff3     ...9J..NO..[.o.h
 800cd98:	748f82ee 78a5636f 84c87814 8cc70208     ...toc.x.x......
 800cda8:	90befffa a4506ceb bef9a3f7 c67178f2     .....lP......xq.

0800cdb8 <platform_binding_shared_secret_metadata_final>:
 800cdb8:	01c01720 e107d001 20fe07fc 03d140e1      .......... .@..
 800cdc8:	d307fce1 01e80001 00000022              ........"...

0800cdd4 <digest>:
 800cdd4:	f9dec761 7acdd50f 41367a8b 820de004     a......z.z6A....
 800cde4:	b7bf4638 8fbfee70 0a2e2540 9caf4221     8F..p...@%..!B..
 800cdf4:	00000043                                C...
