#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_DEC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DSM */
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1

/* ADC_Ext_CP_Clk */
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 1u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* RX_1 */
#define RX_1__0__INTTYPE CYREG_PICU12_INTTYPE4
#define RX_1__0__MASK 0x10u
#define RX_1__0__PC CYREG_PRT12_PC4
#define RX_1__0__PORT 12u
#define RX_1__0__SHIFT 4
#define RX_1__AG CYREG_PRT12_AG
#define RX_1__BIE CYREG_PRT12_BIE
#define RX_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define RX_1__BYP CYREG_PRT12_BYP
#define RX_1__DM0 CYREG_PRT12_DM0
#define RX_1__DM1 CYREG_PRT12_DM1
#define RX_1__DM2 CYREG_PRT12_DM2
#define RX_1__DR CYREG_PRT12_DR
#define RX_1__INP_DIS CYREG_PRT12_INP_DIS
#define RX_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RX_1__MASK 0x10u
#define RX_1__PORT 12u
#define RX_1__PRT CYREG_PRT12_PRT
#define RX_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RX_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RX_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RX_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RX_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RX_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RX_1__PS CYREG_PRT12_PS
#define RX_1__SHIFT 4
#define RX_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define RX_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RX_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RX_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RX_1__SLW CYREG_PRT12_SLW

/* TX_1 */
#define TX_1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define TX_1__0__MASK 0x20u
#define TX_1__0__PC CYREG_PRT12_PC5
#define TX_1__0__PORT 12u
#define TX_1__0__SHIFT 5
#define TX_1__AG CYREG_PRT12_AG
#define TX_1__BIE CYREG_PRT12_BIE
#define TX_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define TX_1__BYP CYREG_PRT12_BYP
#define TX_1__DM0 CYREG_PRT12_DM0
#define TX_1__DM1 CYREG_PRT12_DM1
#define TX_1__DM2 CYREG_PRT12_DM2
#define TX_1__DR CYREG_PRT12_DR
#define TX_1__INP_DIS CYREG_PRT12_INP_DIS
#define TX_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define TX_1__MASK 0x20u
#define TX_1__PORT 12u
#define TX_1__PRT CYREG_PRT12_PRT
#define TX_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TX_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TX_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TX_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TX_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TX_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TX_1__PS CYREG_PRT12_PS
#define TX_1__SHIFT 5
#define TX_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define TX_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TX_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TX_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TX_1__SLW CYREG_PRT12_SLW

/* UART_arb_int */
#define UART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_arb_int__INTC_MASK 0x400000u
#define UART_arb_int__INTC_NUMBER 22u
#define UART_arb_int__INTC_PRIOR_NUM 7u
#define UART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define UART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_bus_reset */
#define UART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_bus_reset__INTC_MASK 0x800000u
#define UART_bus_reset__INTC_NUMBER 23u
#define UART_bus_reset__INTC_PRIOR_NUM 7u
#define UART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define UART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_Dm */
#define UART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define UART_Dm__0__MASK 0x80u
#define UART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define UART_Dm__0__PORT 15u
#define UART_Dm__0__SHIFT 7
#define UART_Dm__AG CYREG_PRT15_AG
#define UART_Dm__AMUX CYREG_PRT15_AMUX
#define UART_Dm__BIE CYREG_PRT15_BIE
#define UART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define UART_Dm__BYP CYREG_PRT15_BYP
#define UART_Dm__CTL CYREG_PRT15_CTL
#define UART_Dm__DM0 CYREG_PRT15_DM0
#define UART_Dm__DM1 CYREG_PRT15_DM1
#define UART_Dm__DM2 CYREG_PRT15_DM2
#define UART_Dm__DR CYREG_PRT15_DR
#define UART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define UART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define UART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define UART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define UART_Dm__MASK 0x80u
#define UART_Dm__PORT 15u
#define UART_Dm__PRT CYREG_PRT15_PRT
#define UART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define UART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define UART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define UART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define UART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define UART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define UART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define UART_Dm__PS CYREG_PRT15_PS
#define UART_Dm__SHIFT 7
#define UART_Dm__SLW CYREG_PRT15_SLW

/* UART_Dp */
#define UART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define UART_Dp__0__MASK 0x40u
#define UART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define UART_Dp__0__PORT 15u
#define UART_Dp__0__SHIFT 6
#define UART_Dp__AG CYREG_PRT15_AG
#define UART_Dp__AMUX CYREG_PRT15_AMUX
#define UART_Dp__BIE CYREG_PRT15_BIE
#define UART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define UART_Dp__BYP CYREG_PRT15_BYP
#define UART_Dp__CTL CYREG_PRT15_CTL
#define UART_Dp__DM0 CYREG_PRT15_DM0
#define UART_Dp__DM1 CYREG_PRT15_DM1
#define UART_Dp__DM2 CYREG_PRT15_DM2
#define UART_Dp__DR CYREG_PRT15_DR
#define UART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define UART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define UART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define UART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define UART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define UART_Dp__MASK 0x40u
#define UART_Dp__PORT 15u
#define UART_Dp__PRT CYREG_PRT15_PRT
#define UART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define UART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define UART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define UART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define UART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define UART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define UART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define UART_Dp__PS CYREG_PRT15_PS
#define UART_Dp__SHIFT 6
#define UART_Dp__SLW CYREG_PRT15_SLW
#define UART_Dp__SNAP CYREG_PICU_15_SNAP_15

/* UART_dp_int */
#define UART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_dp_int__INTC_MASK 0x1000u
#define UART_dp_int__INTC_NUMBER 12u
#define UART_dp_int__INTC_PRIOR_NUM 7u
#define UART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define UART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_ep_0 */
#define UART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_ep_0__INTC_MASK 0x1000000u
#define UART_ep_0__INTC_NUMBER 24u
#define UART_ep_0__INTC_PRIOR_NUM 7u
#define UART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define UART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_ep_1 */
#define UART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_ep_1__INTC_MASK 0x01u
#define UART_ep_1__INTC_NUMBER 0u
#define UART_ep_1__INTC_PRIOR_NUM 7u
#define UART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define UART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_ep_2 */
#define UART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_ep_2__INTC_MASK 0x02u
#define UART_ep_2__INTC_NUMBER 1u
#define UART_ep_2__INTC_PRIOR_NUM 7u
#define UART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define UART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_ep_3 */
#define UART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_ep_3__INTC_MASK 0x04u
#define UART_ep_3__INTC_NUMBER 2u
#define UART_ep_3__INTC_PRIOR_NUM 7u
#define UART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_sof_int */
#define UART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_sof_int__INTC_MASK 0x200000u
#define UART_sof_int__INTC_NUMBER 21u
#define UART_sof_int__INTC_PRIOR_NUM 7u
#define UART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define UART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_USB */
#define UART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define UART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define UART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define UART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define UART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define UART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define UART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define UART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define UART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define UART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define UART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define UART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define UART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define UART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define UART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define UART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define UART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define UART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define UART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define UART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define UART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define UART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define UART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define UART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define UART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define UART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define UART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define UART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define UART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define UART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define UART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define UART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define UART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define UART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define UART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define UART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define UART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define UART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define UART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define UART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define UART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define UART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define UART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define UART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define UART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define UART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define UART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define UART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define UART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define UART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define UART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define UART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define UART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define UART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define UART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define UART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define UART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define UART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define UART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define UART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define UART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define UART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define UART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define UART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define UART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define UART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define UART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define UART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define UART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define UART_USB__CR0 CYREG_USB_CR0
#define UART_USB__CR1 CYREG_USB_CR1
#define UART_USB__CWA CYREG_USB_CWA
#define UART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define UART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define UART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define UART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define UART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define UART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define UART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define UART_USB__EP0_CR CYREG_USB_EP0_CR
#define UART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define UART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define UART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define UART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define UART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define UART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define UART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define UART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define UART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define UART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define UART_USB__PM_ACT_MSK 0x01u
#define UART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define UART_USB__PM_STBY_MSK 0x01u
#define UART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define UART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define UART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define UART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define UART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define UART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define UART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define UART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define UART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define UART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define UART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define UART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define UART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define UART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define UART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define UART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define UART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define UART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define UART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define UART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define UART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define UART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define UART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define UART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define UART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define UART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define UART_USB__SOF0 CYREG_USB_SOF0
#define UART_USB__SOF1 CYREG_USB_SOF1
#define UART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define UART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define UART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* CAN_1_CanIP */
#define CAN_1_CanIP__CSR_BUF_SR CYREG_CAN0_CSR_BUF_SR
#define CAN_1_CanIP__CSR_CFG CYREG_CAN0_CSR_CFG
#define CAN_1_CanIP__CSR_CMD CYREG_CAN0_CSR_CMD
#define CAN_1_CanIP__CSR_ERR_SR CYREG_CAN0_CSR_ERR_SR
#define CAN_1_CanIP__CSR_INT_EN CYREG_CAN0_CSR_INT_EN
#define CAN_1_CanIP__CSR_INT_SR CYREG_CAN0_CSR_INT_SR
#define CAN_1_CanIP__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define CAN_1_CanIP__PM_ACT_MSK 0x01u
#define CAN_1_CanIP__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define CAN_1_CanIP__PM_STBY_MSK 0x01u
#define CAN_1_CanIP__RX0_ACR CYREG_CAN0_RX0_ACR
#define CAN_1_CanIP__RX0_ACRD CYREG_CAN0_RX0_ACRD
#define CAN_1_CanIP__RX0_AMR CYREG_CAN0_RX0_AMR
#define CAN_1_CanIP__RX0_AMRD CYREG_CAN0_RX0_AMRD
#define CAN_1_CanIP__RX0_CMD CYREG_CAN0_RX0_CMD
#define CAN_1_CanIP__RX0_DH CYREG_CAN0_RX0_DH
#define CAN_1_CanIP__RX0_DL CYREG_CAN0_RX0_DL
#define CAN_1_CanIP__RX0_ID CYREG_CAN0_RX0_ID
#define CAN_1_CanIP__RX1_ACR CYREG_CAN0_RX1_ACR
#define CAN_1_CanIP__RX1_ACRD CYREG_CAN0_RX1_ACRD
#define CAN_1_CanIP__RX1_AMR CYREG_CAN0_RX1_AMR
#define CAN_1_CanIP__RX1_AMRD CYREG_CAN0_RX1_AMRD
#define CAN_1_CanIP__RX1_CMD CYREG_CAN0_RX1_CMD
#define CAN_1_CanIP__RX1_DH CYREG_CAN0_RX1_DH
#define CAN_1_CanIP__RX1_DL CYREG_CAN0_RX1_DL
#define CAN_1_CanIP__RX1_ID CYREG_CAN0_RX1_ID
#define CAN_1_CanIP__RX10_ACR CYREG_CAN0_RX10_ACR
#define CAN_1_CanIP__RX10_ACRD CYREG_CAN0_RX10_ACRD
#define CAN_1_CanIP__RX10_AMR CYREG_CAN0_RX10_AMR
#define CAN_1_CanIP__RX10_AMRD CYREG_CAN0_RX10_AMRD
#define CAN_1_CanIP__RX10_CMD CYREG_CAN0_RX10_CMD
#define CAN_1_CanIP__RX10_DH CYREG_CAN0_RX10_DH
#define CAN_1_CanIP__RX10_DL CYREG_CAN0_RX10_DL
#define CAN_1_CanIP__RX10_ID CYREG_CAN0_RX10_ID
#define CAN_1_CanIP__RX11_ACR CYREG_CAN0_RX11_ACR
#define CAN_1_CanIP__RX11_ACRD CYREG_CAN0_RX11_ACRD
#define CAN_1_CanIP__RX11_AMR CYREG_CAN0_RX11_AMR
#define CAN_1_CanIP__RX11_AMRD CYREG_CAN0_RX11_AMRD
#define CAN_1_CanIP__RX11_CMD CYREG_CAN0_RX11_CMD
#define CAN_1_CanIP__RX11_DH CYREG_CAN0_RX11_DH
#define CAN_1_CanIP__RX11_DL CYREG_CAN0_RX11_DL
#define CAN_1_CanIP__RX11_ID CYREG_CAN0_RX11_ID
#define CAN_1_CanIP__RX12_ACR CYREG_CAN0_RX12_ACR
#define CAN_1_CanIP__RX12_ACRD CYREG_CAN0_RX12_ACRD
#define CAN_1_CanIP__RX12_AMR CYREG_CAN0_RX12_AMR
#define CAN_1_CanIP__RX12_AMRD CYREG_CAN0_RX12_AMRD
#define CAN_1_CanIP__RX12_CMD CYREG_CAN0_RX12_CMD
#define CAN_1_CanIP__RX12_DH CYREG_CAN0_RX12_DH
#define CAN_1_CanIP__RX12_DL CYREG_CAN0_RX12_DL
#define CAN_1_CanIP__RX12_ID CYREG_CAN0_RX12_ID
#define CAN_1_CanIP__RX13_ACR CYREG_CAN0_RX13_ACR
#define CAN_1_CanIP__RX13_ACRD CYREG_CAN0_RX13_ACRD
#define CAN_1_CanIP__RX13_AMR CYREG_CAN0_RX13_AMR
#define CAN_1_CanIP__RX13_AMRD CYREG_CAN0_RX13_AMRD
#define CAN_1_CanIP__RX13_CMD CYREG_CAN0_RX13_CMD
#define CAN_1_CanIP__RX13_DH CYREG_CAN0_RX13_DH
#define CAN_1_CanIP__RX13_DL CYREG_CAN0_RX13_DL
#define CAN_1_CanIP__RX13_ID CYREG_CAN0_RX13_ID
#define CAN_1_CanIP__RX14_ACR CYREG_CAN0_RX14_ACR
#define CAN_1_CanIP__RX14_ACRD CYREG_CAN0_RX14_ACRD
#define CAN_1_CanIP__RX14_AMR CYREG_CAN0_RX14_AMR
#define CAN_1_CanIP__RX14_AMRD CYREG_CAN0_RX14_AMRD
#define CAN_1_CanIP__RX14_CMD CYREG_CAN0_RX14_CMD
#define CAN_1_CanIP__RX14_DH CYREG_CAN0_RX14_DH
#define CAN_1_CanIP__RX14_DL CYREG_CAN0_RX14_DL
#define CAN_1_CanIP__RX14_ID CYREG_CAN0_RX14_ID
#define CAN_1_CanIP__RX15_ACR CYREG_CAN0_RX15_ACR
#define CAN_1_CanIP__RX15_ACRD CYREG_CAN0_RX15_ACRD
#define CAN_1_CanIP__RX15_AMR CYREG_CAN0_RX15_AMR
#define CAN_1_CanIP__RX15_AMRD CYREG_CAN0_RX15_AMRD
#define CAN_1_CanIP__RX15_CMD CYREG_CAN0_RX15_CMD
#define CAN_1_CanIP__RX15_DH CYREG_CAN0_RX15_DH
#define CAN_1_CanIP__RX15_DL CYREG_CAN0_RX15_DL
#define CAN_1_CanIP__RX15_ID CYREG_CAN0_RX15_ID
#define CAN_1_CanIP__RX2_ACR CYREG_CAN0_RX2_ACR
#define CAN_1_CanIP__RX2_ACRD CYREG_CAN0_RX2_ACRD
#define CAN_1_CanIP__RX2_AMR CYREG_CAN0_RX2_AMR
#define CAN_1_CanIP__RX2_AMRD CYREG_CAN0_RX2_AMRD
#define CAN_1_CanIP__RX2_CMD CYREG_CAN0_RX2_CMD
#define CAN_1_CanIP__RX2_DH CYREG_CAN0_RX2_DH
#define CAN_1_CanIP__RX2_DL CYREG_CAN0_RX2_DL
#define CAN_1_CanIP__RX2_ID CYREG_CAN0_RX2_ID
#define CAN_1_CanIP__RX3_ACR CYREG_CAN0_RX3_ACR
#define CAN_1_CanIP__RX3_ACRD CYREG_CAN0_RX3_ACRD
#define CAN_1_CanIP__RX3_AMR CYREG_CAN0_RX3_AMR
#define CAN_1_CanIP__RX3_AMRD CYREG_CAN0_RX3_AMRD
#define CAN_1_CanIP__RX3_CMD CYREG_CAN0_RX3_CMD
#define CAN_1_CanIP__RX3_DH CYREG_CAN0_RX3_DH
#define CAN_1_CanIP__RX3_DL CYREG_CAN0_RX3_DL
#define CAN_1_CanIP__RX3_ID CYREG_CAN0_RX3_ID
#define CAN_1_CanIP__RX4_ACR CYREG_CAN0_RX4_ACR
#define CAN_1_CanIP__RX4_ACRD CYREG_CAN0_RX4_ACRD
#define CAN_1_CanIP__RX4_AMR CYREG_CAN0_RX4_AMR
#define CAN_1_CanIP__RX4_AMRD CYREG_CAN0_RX4_AMRD
#define CAN_1_CanIP__RX4_CMD CYREG_CAN0_RX4_CMD
#define CAN_1_CanIP__RX4_DH CYREG_CAN0_RX4_DH
#define CAN_1_CanIP__RX4_DL CYREG_CAN0_RX4_DL
#define CAN_1_CanIP__RX4_ID CYREG_CAN0_RX4_ID
#define CAN_1_CanIP__RX5_ACR CYREG_CAN0_RX5_ACR
#define CAN_1_CanIP__RX5_ACRD CYREG_CAN0_RX5_ACRD
#define CAN_1_CanIP__RX5_AMR CYREG_CAN0_RX5_AMR
#define CAN_1_CanIP__RX5_AMRD CYREG_CAN0_RX5_AMRD
#define CAN_1_CanIP__RX5_CMD CYREG_CAN0_RX5_CMD
#define CAN_1_CanIP__RX5_DH CYREG_CAN0_RX5_DH
#define CAN_1_CanIP__RX5_DL CYREG_CAN0_RX5_DL
#define CAN_1_CanIP__RX5_ID CYREG_CAN0_RX5_ID
#define CAN_1_CanIP__RX6_ACR CYREG_CAN0_RX6_ACR
#define CAN_1_CanIP__RX6_ACRD CYREG_CAN0_RX6_ACRD
#define CAN_1_CanIP__RX6_AMR CYREG_CAN0_RX6_AMR
#define CAN_1_CanIP__RX6_AMRD CYREG_CAN0_RX6_AMRD
#define CAN_1_CanIP__RX6_CMD CYREG_CAN0_RX6_CMD
#define CAN_1_CanIP__RX6_DH CYREG_CAN0_RX6_DH
#define CAN_1_CanIP__RX6_DL CYREG_CAN0_RX6_DL
#define CAN_1_CanIP__RX6_ID CYREG_CAN0_RX6_ID
#define CAN_1_CanIP__RX7_ACR CYREG_CAN0_RX7_ACR
#define CAN_1_CanIP__RX7_ACRD CYREG_CAN0_RX7_ACRD
#define CAN_1_CanIP__RX7_AMR CYREG_CAN0_RX7_AMR
#define CAN_1_CanIP__RX7_AMRD CYREG_CAN0_RX7_AMRD
#define CAN_1_CanIP__RX7_CMD CYREG_CAN0_RX7_CMD
#define CAN_1_CanIP__RX7_DH CYREG_CAN0_RX7_DH
#define CAN_1_CanIP__RX7_DL CYREG_CAN0_RX7_DL
#define CAN_1_CanIP__RX7_ID CYREG_CAN0_RX7_ID
#define CAN_1_CanIP__RX8_ACR CYREG_CAN0_RX8_ACR
#define CAN_1_CanIP__RX8_ACRD CYREG_CAN0_RX8_ACRD
#define CAN_1_CanIP__RX8_AMR CYREG_CAN0_RX8_AMR
#define CAN_1_CanIP__RX8_AMRD CYREG_CAN0_RX8_AMRD
#define CAN_1_CanIP__RX8_CMD CYREG_CAN0_RX8_CMD
#define CAN_1_CanIP__RX8_DH CYREG_CAN0_RX8_DH
#define CAN_1_CanIP__RX8_DL CYREG_CAN0_RX8_DL
#define CAN_1_CanIP__RX8_ID CYREG_CAN0_RX8_ID
#define CAN_1_CanIP__RX9_ACR CYREG_CAN0_RX9_ACR
#define CAN_1_CanIP__RX9_ACRD CYREG_CAN0_RX9_ACRD
#define CAN_1_CanIP__RX9_AMR CYREG_CAN0_RX9_AMR
#define CAN_1_CanIP__RX9_AMRD CYREG_CAN0_RX9_AMRD
#define CAN_1_CanIP__RX9_CMD CYREG_CAN0_RX9_CMD
#define CAN_1_CanIP__RX9_DH CYREG_CAN0_RX9_DH
#define CAN_1_CanIP__RX9_DL CYREG_CAN0_RX9_DL
#define CAN_1_CanIP__RX9_ID CYREG_CAN0_RX9_ID
#define CAN_1_CanIP__TX0_CMD CYREG_CAN0_TX0_CMD
#define CAN_1_CanIP__TX0_DH CYREG_CAN0_TX0_DH
#define CAN_1_CanIP__TX0_DL CYREG_CAN0_TX0_DL
#define CAN_1_CanIP__TX0_ID CYREG_CAN0_TX0_ID
#define CAN_1_CanIP__TX1_CMD CYREG_CAN0_TX1_CMD
#define CAN_1_CanIP__TX1_DH CYREG_CAN0_TX1_DH
#define CAN_1_CanIP__TX1_DL CYREG_CAN0_TX1_DL
#define CAN_1_CanIP__TX1_ID CYREG_CAN0_TX1_ID
#define CAN_1_CanIP__TX2_CMD CYREG_CAN0_TX2_CMD
#define CAN_1_CanIP__TX2_DH CYREG_CAN0_TX2_DH
#define CAN_1_CanIP__TX2_DL CYREG_CAN0_TX2_DL
#define CAN_1_CanIP__TX2_ID CYREG_CAN0_TX2_ID
#define CAN_1_CanIP__TX3_CMD CYREG_CAN0_TX3_CMD
#define CAN_1_CanIP__TX3_DH CYREG_CAN0_TX3_DH
#define CAN_1_CanIP__TX3_DL CYREG_CAN0_TX3_DL
#define CAN_1_CanIP__TX3_ID CYREG_CAN0_TX3_ID
#define CAN_1_CanIP__TX4_CMD CYREG_CAN0_TX4_CMD
#define CAN_1_CanIP__TX4_DH CYREG_CAN0_TX4_DH
#define CAN_1_CanIP__TX4_DL CYREG_CAN0_TX4_DL
#define CAN_1_CanIP__TX4_ID CYREG_CAN0_TX4_ID
#define CAN_1_CanIP__TX5_CMD CYREG_CAN0_TX5_CMD
#define CAN_1_CanIP__TX5_DH CYREG_CAN0_TX5_DH
#define CAN_1_CanIP__TX5_DL CYREG_CAN0_TX5_DL
#define CAN_1_CanIP__TX5_ID CYREG_CAN0_TX5_ID
#define CAN_1_CanIP__TX6_CMD CYREG_CAN0_TX6_CMD
#define CAN_1_CanIP__TX6_DH CYREG_CAN0_TX6_DH
#define CAN_1_CanIP__TX6_DL CYREG_CAN0_TX6_DL
#define CAN_1_CanIP__TX6_ID CYREG_CAN0_TX6_ID
#define CAN_1_CanIP__TX7_CMD CYREG_CAN0_TX7_CMD
#define CAN_1_CanIP__TX7_DH CYREG_CAN0_TX7_DH
#define CAN_1_CanIP__TX7_DL CYREG_CAN0_TX7_DL
#define CAN_1_CanIP__TX7_ID CYREG_CAN0_TX7_ID

/* CAN_1_isr */
#define CAN_1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CAN_1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CAN_1_isr__INTC_MASK 0x10000u
#define CAN_1_isr__INTC_NUMBER 16u
#define CAN_1_isr__INTC_PRIOR_NUM 2u
#define CAN_1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define CAN_1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CAN_1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* VTherm */
#define VTherm__0__INTTYPE CYREG_PICU3_INTTYPE5
#define VTherm__0__MASK 0x20u
#define VTherm__0__PC CYREG_PRT3_PC5
#define VTherm__0__PORT 3u
#define VTherm__0__SHIFT 5
#define VTherm__AG CYREG_PRT3_AG
#define VTherm__AMUX CYREG_PRT3_AMUX
#define VTherm__BIE CYREG_PRT3_BIE
#define VTherm__BIT_MASK CYREG_PRT3_BIT_MASK
#define VTherm__BYP CYREG_PRT3_BYP
#define VTherm__CTL CYREG_PRT3_CTL
#define VTherm__DM0 CYREG_PRT3_DM0
#define VTherm__DM1 CYREG_PRT3_DM1
#define VTherm__DM2 CYREG_PRT3_DM2
#define VTherm__DR CYREG_PRT3_DR
#define VTherm__INP_DIS CYREG_PRT3_INP_DIS
#define VTherm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define VTherm__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define VTherm__LCD_EN CYREG_PRT3_LCD_EN
#define VTherm__MASK 0x20u
#define VTherm__PORT 3u
#define VTherm__PRT CYREG_PRT3_PRT
#define VTherm__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define VTherm__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define VTherm__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define VTherm__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define VTherm__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define VTherm__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define VTherm__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define VTherm__PS CYREG_PRT3_PS
#define VTherm__SHIFT 5
#define VTherm__SLW CYREG_PRT3_SLW

/* isr_pid */
#define isr_pid__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_pid__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_pid__INTC_MASK 0x20u
#define isr_pid__INTC_NUMBER 5u
#define isr_pid__INTC_PRIOR_NUM 1u
#define isr_pid__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_pid__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_pid__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* TimerPID_TimerUDB */
#define TimerPID_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define TimerPID_TimerUDB_rstSts_stsreg__0__POS 0
#define TimerPID_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define TimerPID_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define TimerPID_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define TimerPID_TimerUDB_rstSts_stsreg__2__POS 2
#define TimerPID_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define TimerPID_TimerUDB_rstSts_stsreg__3__POS 3
#define TimerPID_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define TimerPID_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define TimerPID_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define TimerPID_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define TimerPID_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define TimerPID_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define TimerPID_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define TimerPID_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define TimerPID_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define TimerPID_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define TimerPID_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define TimerPID_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define TimerPID_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define TimerPID_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define TimerPID_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define TimerPID_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define TimerPID_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define TimerPID_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define TimerPID_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define TimerPID_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define TimerPID_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define TimerPID_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define TimerPID_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define TimerPID_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define TimerPID_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define TimerPID_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define TimerPID_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define TimerPID_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define TimerPID_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define TimerPID_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define TimerPID_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define TimerPID_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define TimerPID_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define TimerPID_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define TimerPID_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define TimerPID_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define TimerPID_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define TimerPID_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define TimerPID_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define TimerPID_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define TimerPID_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define TimerPID_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL

/* pwmFan_1_PWMUDB */
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define pwmFan_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define pwmFan_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define pwmFan_1_PWMUDB_genblk8_stsreg__0__POS 0
#define pwmFan_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define pwmFan_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define pwmFan_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define pwmFan_1_PWMUDB_genblk8_stsreg__2__POS 2
#define pwmFan_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define pwmFan_1_PWMUDB_genblk8_stsreg__3__POS 3
#define pwmFan_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define pwmFan_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define pwmFan_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define pwmFan_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define pwmFan_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define pwmFan_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define pwmFan_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define pwmFan_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB00_ST
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB00_A0
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB00_A1
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB00_D0
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB00_D1
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB00_F0
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB00_F1
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define pwmFan_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL

/* pwmFan_2_PWMUDB */
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define pwmFan_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define pwmFan_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define pwmFan_2_PWMUDB_genblk8_stsreg__0__POS 0
#define pwmFan_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define pwmFan_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define pwmFan_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define pwmFan_2_PWMUDB_genblk8_stsreg__2__POS 2
#define pwmFan_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define pwmFan_2_PWMUDB_genblk8_stsreg__3__POS 3
#define pwmFan_2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define pwmFan_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define pwmFan_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define pwmFan_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define pwmFan_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define pwmFan_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define pwmFan_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define pwmFan_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB01_ST
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB01_A0
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB01_A1
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB01_D0
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB01_D1
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB01_F0
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB01_F1
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define pwmFan_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL

/* Can_Enable */
#define Can_Enable__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Can_Enable__0__MASK 0x04u
#define Can_Enable__0__PC CYREG_PRT1_PC2
#define Can_Enable__0__PORT 1u
#define Can_Enable__0__SHIFT 2
#define Can_Enable__AG CYREG_PRT1_AG
#define Can_Enable__AMUX CYREG_PRT1_AMUX
#define Can_Enable__BIE CYREG_PRT1_BIE
#define Can_Enable__BIT_MASK CYREG_PRT1_BIT_MASK
#define Can_Enable__BYP CYREG_PRT1_BYP
#define Can_Enable__CTL CYREG_PRT1_CTL
#define Can_Enable__DM0 CYREG_PRT1_DM0
#define Can_Enable__DM1 CYREG_PRT1_DM1
#define Can_Enable__DM2 CYREG_PRT1_DM2
#define Can_Enable__DR CYREG_PRT1_DR
#define Can_Enable__INP_DIS CYREG_PRT1_INP_DIS
#define Can_Enable__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Can_Enable__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Can_Enable__LCD_EN CYREG_PRT1_LCD_EN
#define Can_Enable__MASK 0x04u
#define Can_Enable__PORT 1u
#define Can_Enable__PRT CYREG_PRT1_PRT
#define Can_Enable__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Can_Enable__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Can_Enable__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Can_Enable__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Can_Enable__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Can_Enable__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Can_Enable__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Can_Enable__PS CYREG_PRT1_PS
#define Can_Enable__SHIFT 2
#define Can_Enable__SLW CYREG_PRT1_SLW

/* CAN_Standby */
#define CAN_Standby__0__INTTYPE CYREG_PICU6_INTTYPE4
#define CAN_Standby__0__MASK 0x10u
#define CAN_Standby__0__PC CYREG_PRT6_PC4
#define CAN_Standby__0__PORT 6u
#define CAN_Standby__0__SHIFT 4
#define CAN_Standby__AG CYREG_PRT6_AG
#define CAN_Standby__AMUX CYREG_PRT6_AMUX
#define CAN_Standby__BIE CYREG_PRT6_BIE
#define CAN_Standby__BIT_MASK CYREG_PRT6_BIT_MASK
#define CAN_Standby__BYP CYREG_PRT6_BYP
#define CAN_Standby__CTL CYREG_PRT6_CTL
#define CAN_Standby__DM0 CYREG_PRT6_DM0
#define CAN_Standby__DM1 CYREG_PRT6_DM1
#define CAN_Standby__DM2 CYREG_PRT6_DM2
#define CAN_Standby__DR CYREG_PRT6_DR
#define CAN_Standby__INP_DIS CYREG_PRT6_INP_DIS
#define CAN_Standby__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define CAN_Standby__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CAN_Standby__LCD_EN CYREG_PRT6_LCD_EN
#define CAN_Standby__MASK 0x10u
#define CAN_Standby__PORT 6u
#define CAN_Standby__PRT CYREG_PRT6_PRT
#define CAN_Standby__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CAN_Standby__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CAN_Standby__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CAN_Standby__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CAN_Standby__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CAN_Standby__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CAN_Standby__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CAN_Standby__PS CYREG_PRT6_PS
#define CAN_Standby__SHIFT 4
#define CAN_Standby__SLW CYREG_PRT6_SLW

/* fanPeltier1 */
#define fanPeltier1__0__INTTYPE CYREG_PICU6_INTTYPE1
#define fanPeltier1__0__MASK 0x02u
#define fanPeltier1__0__PC CYREG_PRT6_PC1
#define fanPeltier1__0__PORT 6u
#define fanPeltier1__0__SHIFT 1
#define fanPeltier1__AG CYREG_PRT6_AG
#define fanPeltier1__AMUX CYREG_PRT6_AMUX
#define fanPeltier1__BIE CYREG_PRT6_BIE
#define fanPeltier1__BIT_MASK CYREG_PRT6_BIT_MASK
#define fanPeltier1__BYP CYREG_PRT6_BYP
#define fanPeltier1__CTL CYREG_PRT6_CTL
#define fanPeltier1__DM0 CYREG_PRT6_DM0
#define fanPeltier1__DM1 CYREG_PRT6_DM1
#define fanPeltier1__DM2 CYREG_PRT6_DM2
#define fanPeltier1__DR CYREG_PRT6_DR
#define fanPeltier1__INP_DIS CYREG_PRT6_INP_DIS
#define fanPeltier1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define fanPeltier1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define fanPeltier1__LCD_EN CYREG_PRT6_LCD_EN
#define fanPeltier1__MASK 0x02u
#define fanPeltier1__PORT 6u
#define fanPeltier1__PRT CYREG_PRT6_PRT
#define fanPeltier1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define fanPeltier1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define fanPeltier1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define fanPeltier1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define fanPeltier1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define fanPeltier1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define fanPeltier1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define fanPeltier1__PS CYREG_PRT6_PS
#define fanPeltier1__SHIFT 1
#define fanPeltier1__SLW CYREG_PRT6_SLW

/* fanPeltier1_Enable */
#define fanPeltier1_Enable__0__INTTYPE CYREG_PICU6_INTTYPE0
#define fanPeltier1_Enable__0__MASK 0x01u
#define fanPeltier1_Enable__0__PC CYREG_PRT6_PC0
#define fanPeltier1_Enable__0__PORT 6u
#define fanPeltier1_Enable__0__SHIFT 0
#define fanPeltier1_Enable__AG CYREG_PRT6_AG
#define fanPeltier1_Enable__AMUX CYREG_PRT6_AMUX
#define fanPeltier1_Enable__BIE CYREG_PRT6_BIE
#define fanPeltier1_Enable__BIT_MASK CYREG_PRT6_BIT_MASK
#define fanPeltier1_Enable__BYP CYREG_PRT6_BYP
#define fanPeltier1_Enable__CTL CYREG_PRT6_CTL
#define fanPeltier1_Enable__DM0 CYREG_PRT6_DM0
#define fanPeltier1_Enable__DM1 CYREG_PRT6_DM1
#define fanPeltier1_Enable__DM2 CYREG_PRT6_DM2
#define fanPeltier1_Enable__DR CYREG_PRT6_DR
#define fanPeltier1_Enable__INP_DIS CYREG_PRT6_INP_DIS
#define fanPeltier1_Enable__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define fanPeltier1_Enable__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define fanPeltier1_Enable__LCD_EN CYREG_PRT6_LCD_EN
#define fanPeltier1_Enable__MASK 0x01u
#define fanPeltier1_Enable__PORT 6u
#define fanPeltier1_Enable__PRT CYREG_PRT6_PRT
#define fanPeltier1_Enable__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define fanPeltier1_Enable__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define fanPeltier1_Enable__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define fanPeltier1_Enable__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define fanPeltier1_Enable__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define fanPeltier1_Enable__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define fanPeltier1_Enable__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define fanPeltier1_Enable__PS CYREG_PRT6_PS
#define fanPeltier1_Enable__SHIFT 0
#define fanPeltier1_Enable__SLW CYREG_PRT6_SLW

/* fanPeltier2 */
#define fanPeltier2__0__INTTYPE CYREG_PICU4_INTTYPE6
#define fanPeltier2__0__MASK 0x40u
#define fanPeltier2__0__PC CYREG_PRT4_PC6
#define fanPeltier2__0__PORT 4u
#define fanPeltier2__0__SHIFT 6
#define fanPeltier2__AG CYREG_PRT4_AG
#define fanPeltier2__AMUX CYREG_PRT4_AMUX
#define fanPeltier2__BIE CYREG_PRT4_BIE
#define fanPeltier2__BIT_MASK CYREG_PRT4_BIT_MASK
#define fanPeltier2__BYP CYREG_PRT4_BYP
#define fanPeltier2__CTL CYREG_PRT4_CTL
#define fanPeltier2__DM0 CYREG_PRT4_DM0
#define fanPeltier2__DM1 CYREG_PRT4_DM1
#define fanPeltier2__DM2 CYREG_PRT4_DM2
#define fanPeltier2__DR CYREG_PRT4_DR
#define fanPeltier2__INP_DIS CYREG_PRT4_INP_DIS
#define fanPeltier2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define fanPeltier2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define fanPeltier2__LCD_EN CYREG_PRT4_LCD_EN
#define fanPeltier2__MASK 0x40u
#define fanPeltier2__PORT 4u
#define fanPeltier2__PRT CYREG_PRT4_PRT
#define fanPeltier2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define fanPeltier2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define fanPeltier2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define fanPeltier2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define fanPeltier2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define fanPeltier2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define fanPeltier2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define fanPeltier2__PS CYREG_PRT4_PS
#define fanPeltier2__SHIFT 6
#define fanPeltier2__SLW CYREG_PRT4_SLW

/* fanPeltier2_Enable */
#define fanPeltier2_Enable__0__INTTYPE CYREG_PICU4_INTTYPE7
#define fanPeltier2_Enable__0__MASK 0x80u
#define fanPeltier2_Enable__0__PC CYREG_PRT4_PC7
#define fanPeltier2_Enable__0__PORT 4u
#define fanPeltier2_Enable__0__SHIFT 7
#define fanPeltier2_Enable__AG CYREG_PRT4_AG
#define fanPeltier2_Enable__AMUX CYREG_PRT4_AMUX
#define fanPeltier2_Enable__BIE CYREG_PRT4_BIE
#define fanPeltier2_Enable__BIT_MASK CYREG_PRT4_BIT_MASK
#define fanPeltier2_Enable__BYP CYREG_PRT4_BYP
#define fanPeltier2_Enable__CTL CYREG_PRT4_CTL
#define fanPeltier2_Enable__DM0 CYREG_PRT4_DM0
#define fanPeltier2_Enable__DM1 CYREG_PRT4_DM1
#define fanPeltier2_Enable__DM2 CYREG_PRT4_DM2
#define fanPeltier2_Enable__DR CYREG_PRT4_DR
#define fanPeltier2_Enable__INP_DIS CYREG_PRT4_INP_DIS
#define fanPeltier2_Enable__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define fanPeltier2_Enable__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define fanPeltier2_Enable__LCD_EN CYREG_PRT4_LCD_EN
#define fanPeltier2_Enable__MASK 0x80u
#define fanPeltier2_Enable__PORT 4u
#define fanPeltier2_Enable__PRT CYREG_PRT4_PRT
#define fanPeltier2_Enable__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define fanPeltier2_Enable__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define fanPeltier2_Enable__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define fanPeltier2_Enable__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define fanPeltier2_Enable__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define fanPeltier2_Enable__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define fanPeltier2_Enable__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define fanPeltier2_Enable__PS CYREG_PRT4_PS
#define fanPeltier2_Enable__SHIFT 7
#define fanPeltier2_Enable__SLW CYREG_PRT4_SLW

/* Stepper1_Dir */
#define Stepper1_Dir__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Stepper1_Dir__0__MASK 0x01u
#define Stepper1_Dir__0__PC CYREG_PRT0_PC0
#define Stepper1_Dir__0__PORT 0u
#define Stepper1_Dir__0__SHIFT 0
#define Stepper1_Dir__AG CYREG_PRT0_AG
#define Stepper1_Dir__AMUX CYREG_PRT0_AMUX
#define Stepper1_Dir__BIE CYREG_PRT0_BIE
#define Stepper1_Dir__BIT_MASK CYREG_PRT0_BIT_MASK
#define Stepper1_Dir__BYP CYREG_PRT0_BYP
#define Stepper1_Dir__CTL CYREG_PRT0_CTL
#define Stepper1_Dir__DM0 CYREG_PRT0_DM0
#define Stepper1_Dir__DM1 CYREG_PRT0_DM1
#define Stepper1_Dir__DM2 CYREG_PRT0_DM2
#define Stepper1_Dir__DR CYREG_PRT0_DR
#define Stepper1_Dir__INP_DIS CYREG_PRT0_INP_DIS
#define Stepper1_Dir__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Stepper1_Dir__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Stepper1_Dir__LCD_EN CYREG_PRT0_LCD_EN
#define Stepper1_Dir__MASK 0x01u
#define Stepper1_Dir__PORT 0u
#define Stepper1_Dir__PRT CYREG_PRT0_PRT
#define Stepper1_Dir__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Stepper1_Dir__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Stepper1_Dir__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Stepper1_Dir__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Stepper1_Dir__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Stepper1_Dir__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Stepper1_Dir__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Stepper1_Dir__PS CYREG_PRT0_PS
#define Stepper1_Dir__SHIFT 0
#define Stepper1_Dir__SLW CYREG_PRT0_SLW

/* Stepper2_Dir */
#define Stepper2_Dir__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Stepper2_Dir__0__MASK 0x04u
#define Stepper2_Dir__0__PC CYREG_IO_PC_PRT15_PC2
#define Stepper2_Dir__0__PORT 15u
#define Stepper2_Dir__0__SHIFT 2
#define Stepper2_Dir__AG CYREG_PRT15_AG
#define Stepper2_Dir__AMUX CYREG_PRT15_AMUX
#define Stepper2_Dir__BIE CYREG_PRT15_BIE
#define Stepper2_Dir__BIT_MASK CYREG_PRT15_BIT_MASK
#define Stepper2_Dir__BYP CYREG_PRT15_BYP
#define Stepper2_Dir__CTL CYREG_PRT15_CTL
#define Stepper2_Dir__DM0 CYREG_PRT15_DM0
#define Stepper2_Dir__DM1 CYREG_PRT15_DM1
#define Stepper2_Dir__DM2 CYREG_PRT15_DM2
#define Stepper2_Dir__DR CYREG_PRT15_DR
#define Stepper2_Dir__INP_DIS CYREG_PRT15_INP_DIS
#define Stepper2_Dir__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Stepper2_Dir__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Stepper2_Dir__LCD_EN CYREG_PRT15_LCD_EN
#define Stepper2_Dir__MASK 0x04u
#define Stepper2_Dir__PORT 15u
#define Stepper2_Dir__PRT CYREG_PRT15_PRT
#define Stepper2_Dir__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Stepper2_Dir__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Stepper2_Dir__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Stepper2_Dir__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Stepper2_Dir__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Stepper2_Dir__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Stepper2_Dir__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Stepper2_Dir__PS CYREG_PRT15_PS
#define Stepper2_Dir__SHIFT 2
#define Stepper2_Dir__SLW CYREG_PRT15_SLW

/* isr_Stepper1 */
#define isr_Stepper1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Stepper1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Stepper1__INTC_MASK 0x08u
#define isr_Stepper1__INTC_NUMBER 3u
#define isr_Stepper1__INTC_PRIOR_NUM 7u
#define isr_Stepper1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_Stepper1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Stepper1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Stepper2 */
#define isr_Stepper2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Stepper2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Stepper2__INTC_MASK 0x10u
#define isr_Stepper2__INTC_NUMBER 4u
#define isr_Stepper2__INTC_PRIOR_NUM 7u
#define isr_Stepper2__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_Stepper2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Stepper2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* pwmStepper_1_PWMUDB */
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define pwmStepper_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define pwmStepper_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define pwmStepper_1_PWMUDB_genblk8_stsreg__0__POS 0
#define pwmStepper_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define pwmStepper_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define pwmStepper_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define pwmStepper_1_PWMUDB_genblk8_stsreg__2__POS 2
#define pwmStepper_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define pwmStepper_1_PWMUDB_genblk8_stsreg__3__POS 3
#define pwmStepper_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define pwmStepper_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define pwmStepper_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define pwmStepper_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define pwmStepper_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define pwmStepper_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define pwmStepper_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define pwmStepper_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB07_A0
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB07_A1
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB07_D0
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB07_D1
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB07_F0
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB07_F1
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define pwmStepper_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* pwmStepper_2_PWMUDB */
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define pwmStepper_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define pwmStepper_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define pwmStepper_2_PWMUDB_genblk8_stsreg__0__POS 0
#define pwmStepper_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define pwmStepper_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define pwmStepper_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define pwmStepper_2_PWMUDB_genblk8_stsreg__2__POS 2
#define pwmStepper_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define pwmStepper_2_PWMUDB_genblk8_stsreg__3__POS 3
#define pwmStepper_2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define pwmStepper_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define pwmStepper_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define pwmStepper_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define pwmStepper_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define pwmStepper_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define pwmStepper_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define pwmStepper_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define pwmStepper_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* PELTIER1_Cool */
#define PELTIER1_Cool__0__INTTYPE CYREG_PICU0_INTTYPE5
#define PELTIER1_Cool__0__MASK 0x20u
#define PELTIER1_Cool__0__PC CYREG_PRT0_PC5
#define PELTIER1_Cool__0__PORT 0u
#define PELTIER1_Cool__0__SHIFT 5
#define PELTIER1_Cool__AG CYREG_PRT0_AG
#define PELTIER1_Cool__AMUX CYREG_PRT0_AMUX
#define PELTIER1_Cool__BIE CYREG_PRT0_BIE
#define PELTIER1_Cool__BIT_MASK CYREG_PRT0_BIT_MASK
#define PELTIER1_Cool__BYP CYREG_PRT0_BYP
#define PELTIER1_Cool__CTL CYREG_PRT0_CTL
#define PELTIER1_Cool__DM0 CYREG_PRT0_DM0
#define PELTIER1_Cool__DM1 CYREG_PRT0_DM1
#define PELTIER1_Cool__DM2 CYREG_PRT0_DM2
#define PELTIER1_Cool__DR CYREG_PRT0_DR
#define PELTIER1_Cool__INP_DIS CYREG_PRT0_INP_DIS
#define PELTIER1_Cool__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PELTIER1_Cool__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PELTIER1_Cool__LCD_EN CYREG_PRT0_LCD_EN
#define PELTIER1_Cool__MASK 0x20u
#define PELTIER1_Cool__PORT 0u
#define PELTIER1_Cool__PRT CYREG_PRT0_PRT
#define PELTIER1_Cool__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PELTIER1_Cool__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PELTIER1_Cool__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PELTIER1_Cool__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PELTIER1_Cool__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PELTIER1_Cool__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PELTIER1_Cool__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PELTIER1_Cool__PS CYREG_PRT0_PS
#define PELTIER1_Cool__SHIFT 5
#define PELTIER1_Cool__SLW CYREG_PRT0_SLW

/* PELTIER1_Heat */
#define PELTIER1_Heat__0__INTTYPE CYREG_PICU0_INTTYPE7
#define PELTIER1_Heat__0__MASK 0x80u
#define PELTIER1_Heat__0__PC CYREG_PRT0_PC7
#define PELTIER1_Heat__0__PORT 0u
#define PELTIER1_Heat__0__SHIFT 7
#define PELTIER1_Heat__AG CYREG_PRT0_AG
#define PELTIER1_Heat__AMUX CYREG_PRT0_AMUX
#define PELTIER1_Heat__BIE CYREG_PRT0_BIE
#define PELTIER1_Heat__BIT_MASK CYREG_PRT0_BIT_MASK
#define PELTIER1_Heat__BYP CYREG_PRT0_BYP
#define PELTIER1_Heat__CTL CYREG_PRT0_CTL
#define PELTIER1_Heat__DM0 CYREG_PRT0_DM0
#define PELTIER1_Heat__DM1 CYREG_PRT0_DM1
#define PELTIER1_Heat__DM2 CYREG_PRT0_DM2
#define PELTIER1_Heat__DR CYREG_PRT0_DR
#define PELTIER1_Heat__INP_DIS CYREG_PRT0_INP_DIS
#define PELTIER1_Heat__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PELTIER1_Heat__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PELTIER1_Heat__LCD_EN CYREG_PRT0_LCD_EN
#define PELTIER1_Heat__MASK 0x80u
#define PELTIER1_Heat__PORT 0u
#define PELTIER1_Heat__PRT CYREG_PRT0_PRT
#define PELTIER1_Heat__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PELTIER1_Heat__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PELTIER1_Heat__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PELTIER1_Heat__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PELTIER1_Heat__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PELTIER1_Heat__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PELTIER1_Heat__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PELTIER1_Heat__PS CYREG_PRT0_PS
#define PELTIER1_Heat__SHIFT 7
#define PELTIER1_Heat__SLW CYREG_PRT0_SLW

/* PELTIER2_Cool */
#define PELTIER2_Cool__0__INTTYPE CYREG_PICU4_INTTYPE3
#define PELTIER2_Cool__0__MASK 0x08u
#define PELTIER2_Cool__0__PC CYREG_PRT4_PC3
#define PELTIER2_Cool__0__PORT 4u
#define PELTIER2_Cool__0__SHIFT 3
#define PELTIER2_Cool__AG CYREG_PRT4_AG
#define PELTIER2_Cool__AMUX CYREG_PRT4_AMUX
#define PELTIER2_Cool__BIE CYREG_PRT4_BIE
#define PELTIER2_Cool__BIT_MASK CYREG_PRT4_BIT_MASK
#define PELTIER2_Cool__BYP CYREG_PRT4_BYP
#define PELTIER2_Cool__CTL CYREG_PRT4_CTL
#define PELTIER2_Cool__DM0 CYREG_PRT4_DM0
#define PELTIER2_Cool__DM1 CYREG_PRT4_DM1
#define PELTIER2_Cool__DM2 CYREG_PRT4_DM2
#define PELTIER2_Cool__DR CYREG_PRT4_DR
#define PELTIER2_Cool__INP_DIS CYREG_PRT4_INP_DIS
#define PELTIER2_Cool__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PELTIER2_Cool__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PELTIER2_Cool__LCD_EN CYREG_PRT4_LCD_EN
#define PELTIER2_Cool__MASK 0x08u
#define PELTIER2_Cool__PORT 4u
#define PELTIER2_Cool__PRT CYREG_PRT4_PRT
#define PELTIER2_Cool__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PELTIER2_Cool__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PELTIER2_Cool__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PELTIER2_Cool__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PELTIER2_Cool__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PELTIER2_Cool__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PELTIER2_Cool__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PELTIER2_Cool__PS CYREG_PRT4_PS
#define PELTIER2_Cool__SHIFT 3
#define PELTIER2_Cool__SLW CYREG_PRT4_SLW

/* PELTIER2_Heat */
#define PELTIER2_Heat__0__INTTYPE CYREG_PICU4_INTTYPE5
#define PELTIER2_Heat__0__MASK 0x20u
#define PELTIER2_Heat__0__PC CYREG_PRT4_PC5
#define PELTIER2_Heat__0__PORT 4u
#define PELTIER2_Heat__0__SHIFT 5
#define PELTIER2_Heat__AG CYREG_PRT4_AG
#define PELTIER2_Heat__AMUX CYREG_PRT4_AMUX
#define PELTIER2_Heat__BIE CYREG_PRT4_BIE
#define PELTIER2_Heat__BIT_MASK CYREG_PRT4_BIT_MASK
#define PELTIER2_Heat__BYP CYREG_PRT4_BYP
#define PELTIER2_Heat__CTL CYREG_PRT4_CTL
#define PELTIER2_Heat__DM0 CYREG_PRT4_DM0
#define PELTIER2_Heat__DM1 CYREG_PRT4_DM1
#define PELTIER2_Heat__DM2 CYREG_PRT4_DM2
#define PELTIER2_Heat__DR CYREG_PRT4_DR
#define PELTIER2_Heat__INP_DIS CYREG_PRT4_INP_DIS
#define PELTIER2_Heat__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PELTIER2_Heat__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PELTIER2_Heat__LCD_EN CYREG_PRT4_LCD_EN
#define PELTIER2_Heat__MASK 0x20u
#define PELTIER2_Heat__PORT 4u
#define PELTIER2_Heat__PRT CYREG_PRT4_PRT
#define PELTIER2_Heat__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PELTIER2_Heat__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PELTIER2_Heat__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PELTIER2_Heat__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PELTIER2_Heat__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PELTIER2_Heat__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PELTIER2_Heat__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PELTIER2_Heat__PS CYREG_PRT4_PS
#define PELTIER2_Heat__SHIFT 5
#define PELTIER2_Heat__SLW CYREG_PRT4_SLW

/* Peltier1_Ctrl */
#define Peltier1_Ctrl_Sync_ctrl_reg__0__MASK 0x01u
#define Peltier1_Ctrl_Sync_ctrl_reg__0__POS 0
#define Peltier1_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Peltier1_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Peltier1_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Peltier1_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Peltier1_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Peltier1_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Peltier1_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Peltier1_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Peltier1_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Peltier1_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Peltier1_Ctrl_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Peltier1_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Peltier1_Ctrl_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define Peltier1_Ctrl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Peltier1_Ctrl_Sync_ctrl_reg__MASK 0x01u
#define Peltier1_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Peltier1_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Peltier1_Ctrl_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* Peltier2_Ctrl */
#define Peltier2_Ctrl_Sync_ctrl_reg__0__MASK 0x01u
#define Peltier2_Ctrl_Sync_ctrl_reg__0__POS 0
#define Peltier2_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Peltier2_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Peltier2_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Peltier2_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Peltier2_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Peltier2_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define Peltier2_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Peltier2_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define Peltier2_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Peltier2_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Peltier2_Ctrl_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define Peltier2_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define Peltier2_Ctrl_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define Peltier2_Ctrl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define Peltier2_Ctrl_Sync_ctrl_reg__MASK 0x01u
#define Peltier2_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Peltier2_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Peltier2_Ctrl_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* timer_clock_1 */
#define timer_clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define timer_clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define timer_clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define timer_clock_1__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_1__INDEX 0x01u
#define timer_clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_1__PM_ACT_MSK 0x02u
#define timer_clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_1__PM_STBY_MSK 0x02u

/* Peltier_Enable */
#define Peltier_Enable_Sync_ctrl_reg__0__MASK 0x01u
#define Peltier_Enable_Sync_ctrl_reg__0__POS 0
#define Peltier_Enable_Sync_ctrl_reg__1__MASK 0x02u
#define Peltier_Enable_Sync_ctrl_reg__1__POS 1
#define Peltier_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Peltier_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Peltier_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Peltier_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Peltier_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Peltier_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Peltier_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Peltier_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Peltier_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Peltier_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Peltier_Enable_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Peltier_Enable_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Peltier_Enable_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define Peltier_Enable_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Peltier_Enable_Sync_ctrl_reg__MASK 0x03u
#define Peltier_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Peltier_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Peltier_Enable_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* Stepper1_Enable */
#define Stepper1_Enable__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Stepper1_Enable__0__MASK 0x08u
#define Stepper1_Enable__0__PC CYREG_PRT0_PC3
#define Stepper1_Enable__0__PORT 0u
#define Stepper1_Enable__0__SHIFT 3
#define Stepper1_Enable__AG CYREG_PRT0_AG
#define Stepper1_Enable__AMUX CYREG_PRT0_AMUX
#define Stepper1_Enable__BIE CYREG_PRT0_BIE
#define Stepper1_Enable__BIT_MASK CYREG_PRT0_BIT_MASK
#define Stepper1_Enable__BYP CYREG_PRT0_BYP
#define Stepper1_Enable__CTL CYREG_PRT0_CTL
#define Stepper1_Enable__DM0 CYREG_PRT0_DM0
#define Stepper1_Enable__DM1 CYREG_PRT0_DM1
#define Stepper1_Enable__DM2 CYREG_PRT0_DM2
#define Stepper1_Enable__DR CYREG_PRT0_DR
#define Stepper1_Enable__INP_DIS CYREG_PRT0_INP_DIS
#define Stepper1_Enable__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Stepper1_Enable__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Stepper1_Enable__LCD_EN CYREG_PRT0_LCD_EN
#define Stepper1_Enable__MASK 0x08u
#define Stepper1_Enable__PORT 0u
#define Stepper1_Enable__PRT CYREG_PRT0_PRT
#define Stepper1_Enable__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Stepper1_Enable__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Stepper1_Enable__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Stepper1_Enable__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Stepper1_Enable__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Stepper1_Enable__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Stepper1_Enable__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Stepper1_Enable__PS CYREG_PRT0_PS
#define Stepper1_Enable__SHIFT 3
#define Stepper1_Enable__SLW CYREG_PRT0_SLW

/* Stepper1_Output */
#define Stepper1_Output__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Stepper1_Output__0__MASK 0x04u
#define Stepper1_Output__0__PC CYREG_PRT0_PC2
#define Stepper1_Output__0__PORT 0u
#define Stepper1_Output__0__SHIFT 2
#define Stepper1_Output__AG CYREG_PRT0_AG
#define Stepper1_Output__AMUX CYREG_PRT0_AMUX
#define Stepper1_Output__BIE CYREG_PRT0_BIE
#define Stepper1_Output__BIT_MASK CYREG_PRT0_BIT_MASK
#define Stepper1_Output__BYP CYREG_PRT0_BYP
#define Stepper1_Output__CTL CYREG_PRT0_CTL
#define Stepper1_Output__DM0 CYREG_PRT0_DM0
#define Stepper1_Output__DM1 CYREG_PRT0_DM1
#define Stepper1_Output__DM2 CYREG_PRT0_DM2
#define Stepper1_Output__DR CYREG_PRT0_DR
#define Stepper1_Output__INP_DIS CYREG_PRT0_INP_DIS
#define Stepper1_Output__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Stepper1_Output__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Stepper1_Output__LCD_EN CYREG_PRT0_LCD_EN
#define Stepper1_Output__MASK 0x04u
#define Stepper1_Output__PORT 0u
#define Stepper1_Output__PRT CYREG_PRT0_PRT
#define Stepper1_Output__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Stepper1_Output__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Stepper1_Output__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Stepper1_Output__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Stepper1_Output__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Stepper1_Output__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Stepper1_Output__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Stepper1_Output__PS CYREG_PRT0_PS
#define Stepper1_Output__SHIFT 2
#define Stepper1_Output__SLW CYREG_PRT0_SLW

/* Stepper2_Enable */
#define Stepper2_Enable__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Stepper2_Enable__0__MASK 0x08u
#define Stepper2_Enable__0__PC CYREG_PRT12_PC3
#define Stepper2_Enable__0__PORT 12u
#define Stepper2_Enable__0__SHIFT 3
#define Stepper2_Enable__AG CYREG_PRT12_AG
#define Stepper2_Enable__BIE CYREG_PRT12_BIE
#define Stepper2_Enable__BIT_MASK CYREG_PRT12_BIT_MASK
#define Stepper2_Enable__BYP CYREG_PRT12_BYP
#define Stepper2_Enable__DM0 CYREG_PRT12_DM0
#define Stepper2_Enable__DM1 CYREG_PRT12_DM1
#define Stepper2_Enable__DM2 CYREG_PRT12_DM2
#define Stepper2_Enable__DR CYREG_PRT12_DR
#define Stepper2_Enable__INP_DIS CYREG_PRT12_INP_DIS
#define Stepper2_Enable__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Stepper2_Enable__MASK 0x08u
#define Stepper2_Enable__PORT 12u
#define Stepper2_Enable__PRT CYREG_PRT12_PRT
#define Stepper2_Enable__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Stepper2_Enable__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Stepper2_Enable__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Stepper2_Enable__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Stepper2_Enable__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Stepper2_Enable__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Stepper2_Enable__PS CYREG_PRT12_PS
#define Stepper2_Enable__SHIFT 3
#define Stepper2_Enable__SIO_CFG CYREG_PRT12_SIO_CFG
#define Stepper2_Enable__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Stepper2_Enable__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Stepper2_Enable__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Stepper2_Enable__SLW CYREG_PRT12_SLW

/* Stepper2_Output */
#define Stepper2_Output__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Stepper2_Output__0__MASK 0x04u
#define Stepper2_Output__0__PC CYREG_PRT12_PC2
#define Stepper2_Output__0__PORT 12u
#define Stepper2_Output__0__SHIFT 2
#define Stepper2_Output__AG CYREG_PRT12_AG
#define Stepper2_Output__BIE CYREG_PRT12_BIE
#define Stepper2_Output__BIT_MASK CYREG_PRT12_BIT_MASK
#define Stepper2_Output__BYP CYREG_PRT12_BYP
#define Stepper2_Output__DM0 CYREG_PRT12_DM0
#define Stepper2_Output__DM1 CYREG_PRT12_DM1
#define Stepper2_Output__DM2 CYREG_PRT12_DM2
#define Stepper2_Output__DR CYREG_PRT12_DR
#define Stepper2_Output__INP_DIS CYREG_PRT12_INP_DIS
#define Stepper2_Output__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Stepper2_Output__MASK 0x04u
#define Stepper2_Output__PORT 12u
#define Stepper2_Output__PRT CYREG_PRT12_PRT
#define Stepper2_Output__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Stepper2_Output__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Stepper2_Output__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Stepper2_Output__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Stepper2_Output__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Stepper2_Output__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Stepper2_Output__PS CYREG_PRT12_PS
#define Stepper2_Output__SHIFT 2
#define Stepper2_Output__SIO_CFG CYREG_PRT12_SIO_CFG
#define Stepper2_Output__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Stepper2_Output__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Stepper2_Output__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Stepper2_Output__SLW CYREG_PRT12_SLW

/* Peltier1_Enable_1 */
#define Peltier1_Enable_1__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Peltier1_Enable_1__0__MASK 0x10u
#define Peltier1_Enable_1__0__PC CYREG_PRT0_PC4
#define Peltier1_Enable_1__0__PORT 0u
#define Peltier1_Enable_1__0__SHIFT 4
#define Peltier1_Enable_1__AG CYREG_PRT0_AG
#define Peltier1_Enable_1__AMUX CYREG_PRT0_AMUX
#define Peltier1_Enable_1__BIE CYREG_PRT0_BIE
#define Peltier1_Enable_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Peltier1_Enable_1__BYP CYREG_PRT0_BYP
#define Peltier1_Enable_1__CTL CYREG_PRT0_CTL
#define Peltier1_Enable_1__DM0 CYREG_PRT0_DM0
#define Peltier1_Enable_1__DM1 CYREG_PRT0_DM1
#define Peltier1_Enable_1__DM2 CYREG_PRT0_DM2
#define Peltier1_Enable_1__DR CYREG_PRT0_DR
#define Peltier1_Enable_1__INP_DIS CYREG_PRT0_INP_DIS
#define Peltier1_Enable_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Peltier1_Enable_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Peltier1_Enable_1__LCD_EN CYREG_PRT0_LCD_EN
#define Peltier1_Enable_1__MASK 0x10u
#define Peltier1_Enable_1__PORT 0u
#define Peltier1_Enable_1__PRT CYREG_PRT0_PRT
#define Peltier1_Enable_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Peltier1_Enable_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Peltier1_Enable_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Peltier1_Enable_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Peltier1_Enable_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Peltier1_Enable_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Peltier1_Enable_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Peltier1_Enable_1__PS CYREG_PRT0_PS
#define Peltier1_Enable_1__SHIFT 4
#define Peltier1_Enable_1__SLW CYREG_PRT0_SLW

/* Peltier1_Enable_2 */
#define Peltier1_Enable_2__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Peltier1_Enable_2__0__MASK 0x40u
#define Peltier1_Enable_2__0__PC CYREG_PRT0_PC6
#define Peltier1_Enable_2__0__PORT 0u
#define Peltier1_Enable_2__0__SHIFT 6
#define Peltier1_Enable_2__AG CYREG_PRT0_AG
#define Peltier1_Enable_2__AMUX CYREG_PRT0_AMUX
#define Peltier1_Enable_2__BIE CYREG_PRT0_BIE
#define Peltier1_Enable_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Peltier1_Enable_2__BYP CYREG_PRT0_BYP
#define Peltier1_Enable_2__CTL CYREG_PRT0_CTL
#define Peltier1_Enable_2__DM0 CYREG_PRT0_DM0
#define Peltier1_Enable_2__DM1 CYREG_PRT0_DM1
#define Peltier1_Enable_2__DM2 CYREG_PRT0_DM2
#define Peltier1_Enable_2__DR CYREG_PRT0_DR
#define Peltier1_Enable_2__INP_DIS CYREG_PRT0_INP_DIS
#define Peltier1_Enable_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Peltier1_Enable_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Peltier1_Enable_2__LCD_EN CYREG_PRT0_LCD_EN
#define Peltier1_Enable_2__MASK 0x40u
#define Peltier1_Enable_2__PORT 0u
#define Peltier1_Enable_2__PRT CYREG_PRT0_PRT
#define Peltier1_Enable_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Peltier1_Enable_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Peltier1_Enable_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Peltier1_Enable_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Peltier1_Enable_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Peltier1_Enable_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Peltier1_Enable_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Peltier1_Enable_2__PS CYREG_PRT0_PS
#define Peltier1_Enable_2__SHIFT 6
#define Peltier1_Enable_2__SLW CYREG_PRT0_SLW

/* Peltier1_PWM_Ctrl_PWMUDB */
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__0__POS 0
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__2__POS 2
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__3__POS 3
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* Peltier2_Enable_1 */
#define Peltier2_Enable_1__0__INTTYPE CYREG_PICU4_INTTYPE2
#define Peltier2_Enable_1__0__MASK 0x04u
#define Peltier2_Enable_1__0__PC CYREG_PRT4_PC2
#define Peltier2_Enable_1__0__PORT 4u
#define Peltier2_Enable_1__0__SHIFT 2
#define Peltier2_Enable_1__AG CYREG_PRT4_AG
#define Peltier2_Enable_1__AMUX CYREG_PRT4_AMUX
#define Peltier2_Enable_1__BIE CYREG_PRT4_BIE
#define Peltier2_Enable_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Peltier2_Enable_1__BYP CYREG_PRT4_BYP
#define Peltier2_Enable_1__CTL CYREG_PRT4_CTL
#define Peltier2_Enable_1__DM0 CYREG_PRT4_DM0
#define Peltier2_Enable_1__DM1 CYREG_PRT4_DM1
#define Peltier2_Enable_1__DM2 CYREG_PRT4_DM2
#define Peltier2_Enable_1__DR CYREG_PRT4_DR
#define Peltier2_Enable_1__INP_DIS CYREG_PRT4_INP_DIS
#define Peltier2_Enable_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Peltier2_Enable_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Peltier2_Enable_1__LCD_EN CYREG_PRT4_LCD_EN
#define Peltier2_Enable_1__MASK 0x04u
#define Peltier2_Enable_1__PORT 4u
#define Peltier2_Enable_1__PRT CYREG_PRT4_PRT
#define Peltier2_Enable_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Peltier2_Enable_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Peltier2_Enable_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Peltier2_Enable_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Peltier2_Enable_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Peltier2_Enable_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Peltier2_Enable_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Peltier2_Enable_1__PS CYREG_PRT4_PS
#define Peltier2_Enable_1__SHIFT 2
#define Peltier2_Enable_1__SLW CYREG_PRT4_SLW

/* Peltier2_Enable_2 */
#define Peltier2_Enable_2__0__INTTYPE CYREG_PICU4_INTTYPE4
#define Peltier2_Enable_2__0__MASK 0x10u
#define Peltier2_Enable_2__0__PC CYREG_PRT4_PC4
#define Peltier2_Enable_2__0__PORT 4u
#define Peltier2_Enable_2__0__SHIFT 4
#define Peltier2_Enable_2__AG CYREG_PRT4_AG
#define Peltier2_Enable_2__AMUX CYREG_PRT4_AMUX
#define Peltier2_Enable_2__BIE CYREG_PRT4_BIE
#define Peltier2_Enable_2__BIT_MASK CYREG_PRT4_BIT_MASK
#define Peltier2_Enable_2__BYP CYREG_PRT4_BYP
#define Peltier2_Enable_2__CTL CYREG_PRT4_CTL
#define Peltier2_Enable_2__DM0 CYREG_PRT4_DM0
#define Peltier2_Enable_2__DM1 CYREG_PRT4_DM1
#define Peltier2_Enable_2__DM2 CYREG_PRT4_DM2
#define Peltier2_Enable_2__DR CYREG_PRT4_DR
#define Peltier2_Enable_2__INP_DIS CYREG_PRT4_INP_DIS
#define Peltier2_Enable_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Peltier2_Enable_2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Peltier2_Enable_2__LCD_EN CYREG_PRT4_LCD_EN
#define Peltier2_Enable_2__MASK 0x10u
#define Peltier2_Enable_2__PORT 4u
#define Peltier2_Enable_2__PRT CYREG_PRT4_PRT
#define Peltier2_Enable_2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Peltier2_Enable_2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Peltier2_Enable_2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Peltier2_Enable_2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Peltier2_Enable_2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Peltier2_Enable_2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Peltier2_Enable_2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Peltier2_Enable_2__PS CYREG_PRT4_PS
#define Peltier2_Enable_2__SHIFT 4
#define Peltier2_Enable_2__SLW CYREG_PRT4_SLW

/* Peltier2_PWM_Ctrl_PWMUDB */
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__0__POS 0
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__2__POS 2
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__3__POS 3
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* Stepper1_Step_SizeA1 */
#define Stepper1_Step_SizeA1__0__INTTYPE CYREG_PICU4_INTTYPE1
#define Stepper1_Step_SizeA1__0__MASK 0x02u
#define Stepper1_Step_SizeA1__0__PC CYREG_PRT4_PC1
#define Stepper1_Step_SizeA1__0__PORT 4u
#define Stepper1_Step_SizeA1__0__SHIFT 1
#define Stepper1_Step_SizeA1__AG CYREG_PRT4_AG
#define Stepper1_Step_SizeA1__AMUX CYREG_PRT4_AMUX
#define Stepper1_Step_SizeA1__BIE CYREG_PRT4_BIE
#define Stepper1_Step_SizeA1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Stepper1_Step_SizeA1__BYP CYREG_PRT4_BYP
#define Stepper1_Step_SizeA1__CTL CYREG_PRT4_CTL
#define Stepper1_Step_SizeA1__DM0 CYREG_PRT4_DM0
#define Stepper1_Step_SizeA1__DM1 CYREG_PRT4_DM1
#define Stepper1_Step_SizeA1__DM2 CYREG_PRT4_DM2
#define Stepper1_Step_SizeA1__DR CYREG_PRT4_DR
#define Stepper1_Step_SizeA1__INP_DIS CYREG_PRT4_INP_DIS
#define Stepper1_Step_SizeA1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Stepper1_Step_SizeA1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Stepper1_Step_SizeA1__LCD_EN CYREG_PRT4_LCD_EN
#define Stepper1_Step_SizeA1__MASK 0x02u
#define Stepper1_Step_SizeA1__PORT 4u
#define Stepper1_Step_SizeA1__PRT CYREG_PRT4_PRT
#define Stepper1_Step_SizeA1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Stepper1_Step_SizeA1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Stepper1_Step_SizeA1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Stepper1_Step_SizeA1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Stepper1_Step_SizeA1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Stepper1_Step_SizeA1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Stepper1_Step_SizeA1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Stepper1_Step_SizeA1__PS CYREG_PRT4_PS
#define Stepper1_Step_SizeA1__SHIFT 1
#define Stepper1_Step_SizeA1__SLW CYREG_PRT4_SLW

/* Stepper1_Step_SizeB1 */
#define Stepper1_Step_SizeB1__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Stepper1_Step_SizeB1__0__MASK 0x01u
#define Stepper1_Step_SizeB1__0__PC CYREG_PRT4_PC0
#define Stepper1_Step_SizeB1__0__PORT 4u
#define Stepper1_Step_SizeB1__0__SHIFT 0
#define Stepper1_Step_SizeB1__AG CYREG_PRT4_AG
#define Stepper1_Step_SizeB1__AMUX CYREG_PRT4_AMUX
#define Stepper1_Step_SizeB1__BIE CYREG_PRT4_BIE
#define Stepper1_Step_SizeB1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Stepper1_Step_SizeB1__BYP CYREG_PRT4_BYP
#define Stepper1_Step_SizeB1__CTL CYREG_PRT4_CTL
#define Stepper1_Step_SizeB1__DM0 CYREG_PRT4_DM0
#define Stepper1_Step_SizeB1__DM1 CYREG_PRT4_DM1
#define Stepper1_Step_SizeB1__DM2 CYREG_PRT4_DM2
#define Stepper1_Step_SizeB1__DR CYREG_PRT4_DR
#define Stepper1_Step_SizeB1__INP_DIS CYREG_PRT4_INP_DIS
#define Stepper1_Step_SizeB1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Stepper1_Step_SizeB1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Stepper1_Step_SizeB1__LCD_EN CYREG_PRT4_LCD_EN
#define Stepper1_Step_SizeB1__MASK 0x01u
#define Stepper1_Step_SizeB1__PORT 4u
#define Stepper1_Step_SizeB1__PRT CYREG_PRT4_PRT
#define Stepper1_Step_SizeB1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Stepper1_Step_SizeB1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Stepper1_Step_SizeB1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Stepper1_Step_SizeB1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Stepper1_Step_SizeB1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Stepper1_Step_SizeB1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Stepper1_Step_SizeB1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Stepper1_Step_SizeB1__PS CYREG_PRT4_PS
#define Stepper1_Step_SizeB1__SHIFT 0
#define Stepper1_Step_SizeB1__SLW CYREG_PRT4_SLW

/* Stepper2_Step_SizeA2 */
#define Stepper2_Step_SizeA2__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Stepper2_Step_SizeA2__0__MASK 0x02u
#define Stepper2_Step_SizeA2__0__PC CYREG_PRT12_PC1
#define Stepper2_Step_SizeA2__0__PORT 12u
#define Stepper2_Step_SizeA2__0__SHIFT 1
#define Stepper2_Step_SizeA2__AG CYREG_PRT12_AG
#define Stepper2_Step_SizeA2__BIE CYREG_PRT12_BIE
#define Stepper2_Step_SizeA2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Stepper2_Step_SizeA2__BYP CYREG_PRT12_BYP
#define Stepper2_Step_SizeA2__DM0 CYREG_PRT12_DM0
#define Stepper2_Step_SizeA2__DM1 CYREG_PRT12_DM1
#define Stepper2_Step_SizeA2__DM2 CYREG_PRT12_DM2
#define Stepper2_Step_SizeA2__DR CYREG_PRT12_DR
#define Stepper2_Step_SizeA2__INP_DIS CYREG_PRT12_INP_DIS
#define Stepper2_Step_SizeA2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Stepper2_Step_SizeA2__MASK 0x02u
#define Stepper2_Step_SizeA2__PORT 12u
#define Stepper2_Step_SizeA2__PRT CYREG_PRT12_PRT
#define Stepper2_Step_SizeA2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Stepper2_Step_SizeA2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Stepper2_Step_SizeA2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Stepper2_Step_SizeA2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Stepper2_Step_SizeA2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Stepper2_Step_SizeA2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Stepper2_Step_SizeA2__PS CYREG_PRT12_PS
#define Stepper2_Step_SizeA2__SHIFT 1
#define Stepper2_Step_SizeA2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Stepper2_Step_SizeA2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Stepper2_Step_SizeA2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Stepper2_Step_SizeA2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Stepper2_Step_SizeA2__SLW CYREG_PRT12_SLW

/* Stepper2_Step_SizeB2 */
#define Stepper2_Step_SizeB2__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Stepper2_Step_SizeB2__0__MASK 0x01u
#define Stepper2_Step_SizeB2__0__PC CYREG_PRT12_PC0
#define Stepper2_Step_SizeB2__0__PORT 12u
#define Stepper2_Step_SizeB2__0__SHIFT 0
#define Stepper2_Step_SizeB2__AG CYREG_PRT12_AG
#define Stepper2_Step_SizeB2__BIE CYREG_PRT12_BIE
#define Stepper2_Step_SizeB2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Stepper2_Step_SizeB2__BYP CYREG_PRT12_BYP
#define Stepper2_Step_SizeB2__DM0 CYREG_PRT12_DM0
#define Stepper2_Step_SizeB2__DM1 CYREG_PRT12_DM1
#define Stepper2_Step_SizeB2__DM2 CYREG_PRT12_DM2
#define Stepper2_Step_SizeB2__DR CYREG_PRT12_DR
#define Stepper2_Step_SizeB2__INP_DIS CYREG_PRT12_INP_DIS
#define Stepper2_Step_SizeB2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Stepper2_Step_SizeB2__MASK 0x01u
#define Stepper2_Step_SizeB2__PORT 12u
#define Stepper2_Step_SizeB2__PRT CYREG_PRT12_PRT
#define Stepper2_Step_SizeB2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Stepper2_Step_SizeB2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Stepper2_Step_SizeB2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Stepper2_Step_SizeB2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Stepper2_Step_SizeB2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Stepper2_Step_SizeB2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Stepper2_Step_SizeB2__PS CYREG_PRT12_PS
#define Stepper2_Step_SizeB2__SHIFT 0
#define Stepper2_Step_SizeB2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Stepper2_Step_SizeB2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Stepper2_Step_SizeB2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Stepper2_Step_SizeB2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Stepper2_Step_SizeB2__SLW CYREG_PRT12_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "MC1_5_PSOC5"
#define CY_VERSION "PSoC Creator  3.3 CP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000038u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
