// Seed: 2202174615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input wor id_5,
    output tri0 id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wand id_10
    , id_35,
    input tri1 id_11,
    output uwire id_12,
    input tri0 id_13
    , id_36,
    input supply1 id_14,
    input supply1 id_15,
    input tri0 id_16,
    output wand id_17,
    input supply0 id_18,
    input tri1 id_19,
    output wor id_20,
    output tri1 id_21,
    input wire id_22,
    output supply0 id_23,
    input uwire id_24,
    output supply0 id_25,
    input uwire id_26,
    input uwire id_27,
    input wor id_28,
    output uwire id_29,
    input supply0 id_30,
    output uwire id_31,
    input supply0 id_32,
    output wand id_33
);
  assign id_6 = 1 == id_11 ? id_26 : -1;
  module_0 modCall_1 (
      id_35,
      id_36,
      id_36,
      id_36,
      id_36,
      id_35,
      id_36
  );
endmodule
