#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Sun May 12 21:22:38 2019
# Process ID: 14144
# Current directory: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16220 C:\Users\cmrnn\Desktop\SoftcoreSoCFPGA\Block Memory\Vivado Project\Block Memory.xpr
# Log file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/vivado.log
# Journal file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 832.563 ; gain = 105.066
update_compile_order -fileset sources_1
set_property top sw2hex [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:12]
[Sun May 12 21:25:48 2019] Launched synth_1...
Run output will be captured here: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:12]
[Sun May 12 21:27:15 2019] Launched synth_1...
Run output will be captured here: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun May 12 21:28:23 2019] Launched impl_1...
Run output will be captured here: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.runs/impl_1/runme.log
set_property file_type SystemVerilog [get_files  {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/hdl/BRAM_wrapper.v}}]
open_bd_design {C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/bd/BRAM/BRAM.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <BRAM> from BD file <C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/bd/BRAM/BRAM.bd>
export_ip_user_files -of_objects  [get_files {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chap07_ram/ch07_10_sync_rw_port_ram.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chap07_ram/ch07_10_sync_rw_port_ram.sv}}
add_files -norecurse -scan_for_includes {{C:/Users/cmrnn/Desktop/FPGA/Source and Constraint Files/chapter_listing/chap07_ram/ch07_01_reg_file4x8.sv}}
import_files -norecurse {{C:/Users/cmrnn/Desktop/FPGA/Source and Constraint Files/chapter_listing/chap07_ram/ch07_01_reg_file4x8.sv}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chap07_ram/ch07_01_reg_file4x8.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chap07_ram/ch07_01_reg_file4x8.sv}}
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 12 22:56:44 2019...
