<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › mfd › s5m-irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>s5m-irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * s5m-irq.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011 Samsung Electronics Co., Ltd</span>
<span class="cm"> *              http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/s5m87xx/s5m-core.h&gt;</span>

<span class="k">struct</span> <span class="n">s5m_irq_data</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s5m_irq_data</span> <span class="n">s5m8767_irqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_PWRR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_PWRR_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_PWRF</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_PWRF_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_PWR1S</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_PWR1S_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_JIGR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_JIGR_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_JIGF</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_JIGF_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_LOWBAT2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_LOWBAT2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_LOWBAT1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_LOWBAT1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_MRB</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_MRB_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_DVSOK2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_DVSOK2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_DVSOK3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_DVSOK3_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_DVSOK4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_DVSOK4_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_RTC60S</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_RTC60S_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_RTCA1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_RTCA1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_RTCA2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_RTCA2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_SMPL</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_SMPL_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_RTC1S</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_RTC1S_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8767_IRQ_WTSR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8767_IRQ_WTSR_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s5m_irq_data</span> <span class="n">s5m8763_irqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_DCINF</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_DCINF_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_DCINR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_DCINR_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_JIGF</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_JIGF_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_JIGR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_JIGR_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_PWRONF</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_PWRONF_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_PWRONR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_PWRONR_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_WTSREVNT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_WTSREVNT_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_SMPLEVNT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_SMPLEVNT_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_ALARM1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_ALARM1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_ALARM0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_ALARM0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_ONKEY1S</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_ONKEY1S_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_TOPOFFR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_TOPOFFR_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_DCINOVPR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_DCINOVPR_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_CHGRSTF</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_CHGRSTF_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_DONER</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_DONER_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_CHGFAULT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_CHGFAULT_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_LOBAT1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_LOBAT1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">S5M8763_IRQ_LOBAT2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">S5M8763_IRQ_LOBAT2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">s5m_irq_data</span> <span class="o">*</span>
<span class="nf">irq_to_s5m8767_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">s5m8767_irqs</span><span class="p">[</span><span class="n">irq</span> <span class="o">-</span> <span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s5m8767_irq_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irqlock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s5m8767_irq_sync_unlock</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">!=</span> <span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cache</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cache</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
			<span class="n">s5m_reg_write</span><span class="p">(</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="n">S5M8767_REG_INT1M</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span>
					<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irqlock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s5m8767_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">s5m_irq_data</span> <span class="o">*</span><span class="n">irq_data</span> <span class="o">=</span> <span class="n">irq_to_s5m8767_irq</span><span class="p">(</span><span class="n">s5m87xx</span><span class="p">,</span>
							       <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s5m8767_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">s5m_irq_data</span> <span class="o">*</span><span class="n">irq_data</span> <span class="o">=</span> <span class="n">irq_to_s5m8767_irq</span><span class="p">(</span><span class="n">s5m87xx</span><span class="p">,</span>
							       <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">s5m8767_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;s5m8767&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_bus_lock</span> <span class="o">=</span> <span class="n">s5m8767_irq_lock</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_bus_sync_unlock</span> <span class="o">=</span> <span class="n">s5m8767_irq_sync_unlock</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">s5m8767_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">s5m8767_irq_unmask</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">s5m_irq_data</span> <span class="o">*</span>
<span class="nf">irq_to_s5m8763_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">s5m8763_irqs</span><span class="p">[</span><span class="n">irq</span> <span class="o">-</span> <span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s5m8763_irq_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irqlock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s5m8763_irq_sync_unlock</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">!=</span> <span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cache</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cache</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
			<span class="n">s5m_reg_write</span><span class="p">(</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="n">S5M8763_REG_IRQM1</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span>
					<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irqlock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s5m8763_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">s5m_irq_data</span> <span class="o">*</span><span class="n">irq_data</span> <span class="o">=</span> <span class="n">irq_to_s5m8763_irq</span><span class="p">(</span><span class="n">s5m87xx</span><span class="p">,</span>
							       <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s5m8763_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">s5m_irq_data</span> <span class="o">*</span><span class="n">irq_data</span> <span class="o">=</span> <span class="n">irq_to_s5m8763_irq</span><span class="p">(</span><span class="n">s5m87xx</span><span class="p">,</span>
							       <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">s5m8763_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;s5m8763&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_bus_lock</span> <span class="o">=</span> <span class="n">s5m8763_irq_lock</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_bus_sync_unlock</span> <span class="o">=</span> <span class="n">s5m8763_irq_sync_unlock</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">s5m8763_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">s5m8763_irq_unmask</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">s5m8767_irq_thread</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">irq_reg</span><span class="p">[</span><span class="n">NUM_IRQ_REGS</span><span class="o">-</span><span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>


	<span class="n">ret</span> <span class="o">=</span> <span class="n">s5m_bulk_read</span><span class="p">(</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="n">S5M8767_REG_INT1</span><span class="p">,</span>
				<span class="n">NUM_IRQ_REGS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span> <span class="n">irq_reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to read interrupt register: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_IRQ_REGS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">S5M8767_IRQ_NR</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq_reg</span><span class="p">[</span><span class="n">s5m8767_irqs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">s5m8767_irqs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mask</span><span class="p">)</span>
			<span class="n">handle_nested_irq</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">s5m8763_irq_thread</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">irq_reg</span><span class="p">[</span><span class="n">NUM_IRQ_REGS</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">s5m_bulk_read</span><span class="p">(</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="n">S5M8763_REG_IRQ1</span><span class="p">,</span>
				<span class="n">NUM_IRQ_REGS</span><span class="p">,</span> <span class="n">irq_reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to read interrupt register: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_IRQ_REGS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">S5M8763_IRQ_NR</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq_reg</span><span class="p">[</span><span class="n">s5m8763_irqs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">s5m8763_irqs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mask</span><span class="p">)</span>
			<span class="n">handle_nested_irq</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">s5m_irq_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;&amp;</span> <span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">){</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">device_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">S5M8763X</span>:
			<span class="n">s5m8763_irq_thread</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">,</span> <span class="n">s5m87xx</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">S5M8767X</span>:
			<span class="n">s5m8767_irq_thread</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">,</span> <span class="n">s5m87xx</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;Unknown device type %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">device_type</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">s5m_irq_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cur_irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">type</span> <span class="o">=</span> <span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">device_type</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			 <span class="s">&quot;No interrupt specified, no interrupts</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;No interrupt base specified, no interrupts</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irqlock</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">S5M8763X</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_IRQ_REGS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
			<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cache</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
			<span class="n">s5m_reg_write</span><span class="p">(</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="n">S5M8763_REG_IRQM1</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span>
						<span class="mh">0xff</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">s5m_reg_write</span><span class="p">(</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="n">S5M8763_REG_STATUSM1</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
		<span class="n">s5m_reg_write</span><span class="p">(</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="n">S5M8763_REG_STATUSM2</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">S5M8763_IRQ_NR</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cur_irq</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>
			<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">,</span> <span class="n">s5m87xx</span><span class="p">);</span>
			<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">s5m8763_irq_chip</span><span class="p">,</span>
						 <span class="n">handle_edge_irq</span><span class="p">);</span>
			<span class="n">irq_set_nested_thread</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_ARM</span>
			<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
<span class="cp">#else</span>
			<span class="n">irq_set_noprobe</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="p">}</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">request_threaded_irq</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
					<span class="n">s5m8763_irq_thread</span><span class="p">,</span>
					<span class="n">IRQF_TRIGGER_FALLING</span> <span class="o">|</span> <span class="n">IRQF_ONESHOT</span><span class="p">,</span>
					<span class="s">&quot;s5m87xx-irq&quot;</span><span class="p">,</span> <span class="n">s5m87xx</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to request IRQ %d: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">S5M8767X</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_IRQ_REGS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
			<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_masks_cache</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
			<span class="n">s5m_reg_write</span><span class="p">(</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="n">S5M8767_REG_INT1M</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span>
						<span class="mh">0xff</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">S5M8767_IRQ_NR</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cur_irq</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>
			<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">,</span> <span class="n">s5m87xx</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
					<span class="s">&quot;Failed to irq_set_chip_data %d: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">s5m8767_irq_chip</span><span class="p">,</span>
						 <span class="n">handle_edge_irq</span><span class="p">);</span>
			<span class="n">irq_set_nested_thread</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_ARM</span>
			<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
<span class="cp">#else</span>
			<span class="n">irq_set_noprobe</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="p">}</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">request_threaded_irq</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
					   <span class="n">s5m8767_irq_thread</span><span class="p">,</span>
					   <span class="n">IRQF_TRIGGER_FALLING</span> <span class="o">|</span> <span class="n">IRQF_ONESHOT</span><span class="p">,</span>
					   <span class="s">&quot;s5m87xx-irq&quot;</span><span class="p">,</span> <span class="n">s5m87xx</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to request IRQ %d: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;Unknown device type %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">device_type</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">ono</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">S5M8763X</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">request_threaded_irq</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">ono</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
						<span class="n">s5m8763_irq_thread</span><span class="p">,</span>
						<span class="n">IRQF_TRIGGER_FALLING</span> <span class="o">|</span>
						<span class="n">IRQF_TRIGGER_RISING</span> <span class="o">|</span>
						<span class="n">IRQF_ONESHOT</span><span class="p">,</span> <span class="s">&quot;s5m87xx-ono&quot;</span><span class="p">,</span>
						<span class="n">s5m87xx</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">S5M8767X</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">request_threaded_irq</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">ono</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
					<span class="n">s5m8767_irq_thread</span><span class="p">,</span>
					<span class="n">IRQF_TRIGGER_FALLING</span> <span class="o">|</span>
					<span class="n">IRQF_TRIGGER_RISING</span> <span class="o">|</span>
					<span class="n">IRQF_ONESHOT</span><span class="p">,</span> <span class="s">&quot;s5m87xx-ono&quot;</span><span class="p">,</span> <span class="n">s5m87xx</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to request IRQ %d: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">ono</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">s5m_irq_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">ono</span><span class="p">)</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">ono</span><span class="p">,</span> <span class="n">s5m87xx</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">s5m87xx</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">s5m87xx</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
