// ESE 507 Project 3 Handout Code
// You may not redistribute this code

// Getting started:
// The main() function contains the code to read the parameters. 
// For Parts 1 and 2, your code should be in the genFCLayer() function. Please
// also look at this function to see an example for how to create the ROMs.
//
// For Part 3, your code should be in the genNetwork() function.



#include <iostream>
#include <fstream>
#include <string>
#include <vector>
#include <cstdlib>
#include <cstring>
#include <assert.h>
#include <math.h>
using namespace std;

// Function prototypes
void printUsage();
void genFCLayer(int M, int N, int T, int R, int P, vector<int>& constvector, string modName, ofstream &os);
void genNetwork(int N, int M1, int M2, int M3, int T, int R, int B, vector<int>& constVector, string modName, ofstream &os);
void readConstants(ifstream &constStream, vector<int>& constvector);
void genROM(vector<int>& constVector, int bits, string modName, ofstream &os);

int main(int argc, char* argv[]) {

   // If the user runs the program without enough parameters, print a helpful message
   // and quit.
   if (argc < 7) {
      printUsage();
      return 1;
   }

   int mode = atoi(argv[1]);

   ifstream const_file;
   ofstream os;
   vector<int> constVector;

   //----------------------------------------------------------------------
   // Look here for Part 1 and 2
   if (((mode == 1) && (argc == 7)) || ((mode == 2) && (argc == 8))) {

      // Mode 1/2: Generate one layer with given dimensions and one testbench

      // --------------- read parameters, etc. ---------------
      int M = atoi(argv[2]);
      int N = atoi(argv[3]);
      int T = atoi(argv[4]);
      int R = atoi(argv[5]);

      int P;

      // If mode == 1, then set P to 1. If mode==2, set P to the value
      // given at the command line.
      if (mode == 1) {
         P=1;
         const_file.open(argv[6]);         
      }
      else {
         P = atoi(argv[6]);
         const_file.open(argv[7]);
      }

      if (const_file.is_open() != true) {
         cout << "ERROR reading constant file " << argv[6] << endl;
         return 1;
      }

      // Read the constants out of the provided file and place them in the constVector vector
      readConstants(const_file, constVector);

      string out_file = "fc_" + to_string(M) + "_" + to_string(N) + "_" + to_string(T) + "_" + to_string(R) + "_" + to_string(P) + ".sv";

      os.open(out_file);
      if (os.is_open() != true) {
         cout << "ERROR opening " << out_file << " for write." << endl;
         return 1;
      }
      // -------------------------------------------------------------

      // call the genFCLayer function you will write to generate this layer
      string modName = "fc_" + to_string(M) + "_" + to_string(N) + "_" + to_string(T) + "_" + to_string(R) + "_" + to_string(P);
      genFCLayer(M, N, T, R, P, constVector, modName, os); 

   }
   //--------------------------------------------------------------------


   // ----------------------------------------------------------------
   // Look here for Part 3
   else if ((mode == 3) && (argc == 10)) {
      // Mode 3: Generate three layers interconnected

      // --------------- read parameters, etc. ---------------
      int N  = atoi(argv[2]);
      int M1 = atoi(argv[3]);
      int M2 = atoi(argv[4]);
      int M3 = atoi(argv[5]);
      int T  = atoi(argv[6]);
      int R  = atoi(argv[7]);
      int B  = atoi(argv[8]);

      const_file.open(argv[9]);
      if (const_file.is_open() != true) {
         cout << "ERROR reading constant file " << argv[8] << endl;
         return 1;
      }
      readConstants(const_file, constVector);

      string out_file = "net_" + to_string(N) + "_" + to_string(M1) + "_" + to_string(M2) + "_" + to_string(M3) + "_" + to_string(T) + "_" + to_string(R) + "_" + to_string(B)+ ".sv";


      os.open(out_file);
      if (os.is_open() != true) {
         cout << "ERROR opening " << out_file << " for write." << endl;
         return 1;
      }
      // -------------------------------------------------------------

      string mod_name = "net_" + to_string(N) + "_" + to_string(M1) + "_" + to_string(M2) + "_" + to_string(M3) + "_" + to_string(T) + "_" + to_string(R) + "_" + to_string(B);

      // generate the design
      genNetwork(N, M1, M2, M3, T, R, B, constVector, mod_name, os);

   }
   //-------------------------------------------------------

   else {
      printUsage();
      return 1;
   }

   // close the output stream
   os.close();

}

// Read values from the constant file into the vector
void readConstants(ifstream &constStream, vector<int>& constvector) {
   string constLineString;
   while(getline(constStream, constLineString)) {
      int val = atoi(constLineString.c_str());
      constvector.push_back(val);
   }
}

// Generate a ROM based on values constVector.
// Values should each be "bits" number of bits.
void genROM(vector<int>& constVector, int bits, string modName, ofstream &os) {

      int numWords = constVector.size();
      int addrBits = ceil(log2(numWords));

      os << "module " << modName << "(clk, addr, z);" << endl;
      os << "   input clk;" << endl;
      os << "   input [" << addrBits-1 << ":0] addr;" << endl;
      os << "   output logic signed [" << bits-1 << ":0] z;" << endl;
      os << "   always_ff @(posedge clk) begin" << endl;
      os << "      case(addr)" << endl;
      int i=0;
      for (vector<int>::iterator it = constVector.begin(); it < constVector.end(); it++, i++) {
         if (*it < 0)
            os << "        " << i << ": z <= -" << bits << "'d" << abs(*it) << ";" << endl;
         else
            os << "        " << i << ": z <= "  << bits << "'d" << *it      << ";" << endl;
      }
      os << "      endcase" << endl << "   end" << endl << "endmodule" << endl << endl << endl << endl;
}

// Parts 1 and 2
// Here is where you add your code to produce a neural network layer.
void genFCLayer(int M, int N, int T, int R, int P, vector<int>& constVector, string modName, ofstream &os) {

   int numWords = constVector.size();
   int addrW = ceil(log2(numWords));
   int addrX = ceil(log2(numWords/M));

   os << "`include \"part3.sv\"" << endl;
   os << "module " << modName << "(clk, reset, input_valid, input_ready, input_data, output_valid, output_ready, output_data);" << endl;
   os << "   // your stuff here!" << endl;
   os << "  parameter M=" << M << ", N=" << N << ", T=" << T << ", R=" << R << ", P=" << P << ", addrW=" << addrW << ", addrX=" << addrX <<";" << endl;
   os << "  input clk, reset, input_valid, output_ready;" << endl;
   os << "  input signed [T-1:0] input_data;" << endl;
   os << "  output signed [T-1:0] output_data;" << endl;
   os << "  output output_valid, input_ready;" << endl;
   os << "  logic [" << addrW-1 << ":0] addr_w;" << endl;
   os << "  logic [" << addrX-1 << ":0] addr_x;" << endl;
   os << "  logic wr_en_x, clear_acc, en_acc, en_mult, done;" << endl;
   os << "  logic signed [P-1:0][T-1:0] a;" << endl;
   os << "  logic signed [T-1:0] b;" << endl;
   os << "  logic signed [31:0] inc;" << endl;
   
   for (int i = 0; i < P; i++) {
      os << "  " << modName << "_W_rom mem_w" << i << "(clk, (addr_w+" << addrW << "'d" << (i*N) << "), a[" << i << "]);" << endl;
   }

   os << "  memory #(T, N) mem_x(clk, input_data, b, addr_x, wr_en_x);" << endl;
   os << "  control3 #(M,N,P,addrW,addrX) ctr(clk, reset, input_valid, input_ready, output_ready, output_valid, addr_x, wr_en_x, addr_w, clear_acc, en_acc, en_mult, inc, done);" << endl;
   os << "  datapath_" << M << "_" << N << " #(M,N,T,R,P,addrW,addrX) dp(clk, reset, output_data, addr_x, wr_en_x, addr_w, a, b, clear_acc, en_acc, input_ready, output_ready, output_valid, en_mult, inc, done);" << endl;
   os << "endmodule" << endl << endl << endl << endl;

   os << "module datapath_" << M << "_" << N << "(clk, reset, output_data, addr_x, wr_en_x, addr_w, a, b, clear_acc, en_acc, input_ready, output_ready, output_valid, en_mult, inc, done);" << endl;
   os << "  parameter M=" << M << ", N=" << N << ", T=" << T << ", R=" << R << ", P=" << P << ", addrW=" << addrW << ", addrX=" << addrX <<";" << endl;
   os << "  input clk, reset, wr_en_x, clear_acc, en_acc, output_ready, output_valid, input_ready, en_mult;" << endl;
   os << "  input [addrW-1:0] addr_w;" << endl;
   os << "  input [addrX-1:0] addr_x;" << endl;
   os << "  input logic signed [P-1:0][T-1:0] a;" << endl;
   os << "  input logic signed [T-1:0] b;" << endl;
   os << "  input logic signed [31:0] inc;" << endl;
   os << "  output logic signed [T-1:0] output_data;" << endl;
   os << "  output logic done;" << endl;
   os << "  logic signed [31:0] i;" << endl;

   for (int i = 0; i < P; i++) {
      os << "  logic signed [T-1:0] a" << i << ", f" << i << ", C" << i << ", F" << i << ";" << endl;
      os << "  logic signed [2*T-1:0] c" << i << ";" << endl;
      os << "  assign a" << i << " = a[" << i << "];" << endl;
   }

   os << "  logic en_f;" << endl << endl;
   os << "  always_comb begin" << endl;

   for (int i = 0; i < P; i++) {
      os << "     c" << i << " = 0;" << endl;
      os << "     F" << i << " = 0;" << endl;
   }

   os << "     done = 0;" << endl;
   os << "     output_data = 0;" << endl << endl;
   os << "     if (reset) begin" << endl;

   for (int i = 0; i < P; i++) {
      os << "        c" << i << " = 0;" << endl;
      os << "        F" << i << " = 0;" << endl;
   }

   os << "     end" << endl << endl;
   os << "     if (en_mult && (inc < (addr_w+2))) begin" << endl;

   for (int i = 0; i < P; i++) {
      os << "        c" << i << " = a" << i << "*b;" << endl;
   }

   os << "     end" << endl;
   os << "     else if (inc > (addr_w+1)) begin" << endl;

   for (int i = 0; i < P; i++) {
      os << "        c" << i << " = 0;" << endl;
   }

   os << "     end" << endl << endl;
   os << "     if (en_acc) begin" << endl;
   os << "        if (clear_acc) begin" << endl;
   
   for (int i = 0; i < P; i++) {
      os << "           F" << i << " = C" << i << ";" << endl;
   }
   
   os << "        end" << endl;
   os << "        else begin" << endl;
   
   for (int i = 0; i < P; i++) {
      os << "           F" << i << " = C" << i << "+f" << i << ";" << endl;
   }

   os << "        end" << endl;
   os << "     end" << endl << endl;
   os << "     if (output_valid && output_ready) begin" << endl;

   for (int i = 0; i < P; i++) {
      os << "        if (i == " << i << "-1) begin;" << endl;
      os << "           if (!R) begin" << endl;
      os << "              output_data = f" << i << ";" << endl;
      os << "           end" << endl;
      os << "           else if (R) begin" << endl;
      os << "              if (f" << i << " < 0) begin" << endl;
      os << "                 output_data = 0;" << endl;
      os << "              end" << endl;
      os << "              else begin" << endl;
      os << "                 output_data = f" << i << ";" << endl;
      os << "              end" << endl;
      os << "           end" << endl;
      os << "        end" << endl << endl;
   }

   os << "        end" << endl << endl;
   os << "        if (i == P-1) begin" << endl;
   os << "           done = 1;" << endl;
   os << "        end" << endl << endl;
   os << "     if (input_ready) begin" << endl;

   for (int i = 0; i < P; i++) {
      os << "        c" << i << " = 0;" << endl;
      os << "        F" << i << " = 0;" << endl;
   }
   
   os << "     end" << endl;
   os << "  end" << endl << endl;
   os << "  always_ff @(posedge clk) begin" << endl;
   os << "     if (reset) begin" << endl;
   os << "        i <= -1;" << endl;
   os << "        en_f <= 0;" << endl;

   for (int i = 0; i < P; i++) {
      os << "        C" << i << " <= 0;" << endl;
      os << "        f" << i << " <= 0;" << endl;
   }

   os << "     end" << endl << endl;
   os << "     en_f <= en_acc;" << endl << endl;
   os << "     if (en_acc) begin" << endl;

   for (int i = 0; i < P; i++) {
      os << "        if (c" << i << ">(2**(T-1)-1)) begin" << endl;
      os << "           C" << i << " <= 2**(T-1)-1;" << endl;
      os << "        end" << endl;
      os << "        else if (c" << i << "<(-(2**(T-1)))) begin" << endl;
      os << "           C" << i << " <= -2**(T-1);" << endl;
      os << "        end" << endl;
      os << "        else begin" << endl;
      os << "           C" << i << " <= c" << i << ";" << endl;
      os << "        end" << endl << endl;
   }

   os << "     end" << endl << endl;
   os << "     if (en_f) begin" << endl;
   os << "        if (i == P-1) begin" << endl;
   os << "           i <= -1;" << endl;
   os << "        end" << endl << endl;
   os << "        if ((i < P-1) && (output_valid) && (output_ready)) begin" << endl;
   os << "           i <= i+1;" << endl;
   os << "        end" << endl << endl;

   for (int i = 0; i < P; i++) {
      os << "        if (((F" << i << "<0)||(F" << i << "==0))&&((f" << i << ">0)&&(C" << i << ">0))) begin" << endl;
      os << "           f" << i << " <= 2**(T-1)-1;" <<  endl;
      os << "        end" << endl;
      os << "        else if (((F" << i << ">0)||(F" << i << "==0))&&((f" << i << "<0)&&(C" << i << "<0))) begin" << endl;
      os << "           f" << i << " <= -2**(T-1);" << endl;
      os << "        end" << endl;
      os << "        else begin" << endl;
      os << "           f" << i << " <= F" << i << ";" << endl;
      os << "        end" << endl << endl;
   }

   os << "     end" << endl << endl;
   os << "  end" << endl;
   os << "endmodule" << endl << endl << endl << endl;

   // You will need to generate ROM(s) with values from the pre-stored constant values.
   // Here is code that demonstrates how to do this for the simple case where you want to put all of
   // the matrix values W in one ROM. This is probably what you will need for P=1, but you will want 
   // to change this for P>1. Please also see some examples of splitting these vectors in the Part 3
   // code.


   // Check there are enough values in the constant file.
   if (M*N != constVector.size()) {
      cout << "ERROR: constVector does not contain correct amount of data for the requested design" << endl;
      cout << "The design parameters requested require " << M*N+M << " numbers, but the provided data only have " << constVector.size() << " constants" << endl;
      assert(false);
   }

   // Generate a ROM (for W) with constants 0 through M*N-1, with T bits
   string romModName = modName + "_W_rom";
   genROM(constVector, T, romModName, os);

}

// Part 3: Generate a hardware system with three layers interconnected.
// Layer 1: Input length: N, output length: M1
// Layer 2: Input length: M1, output length: M2
// Layer 3: Input length: M2, output length: M3
// B is the number of multipliers your overall design may use.
// Your goal is to build the fastest design that uses B or fewer multipliers
// constVector holds all the constants for your system (all three layers, in order)
void genNetwork(int N, int M1, int M2, int M3, int T, int R, int B, vector<int>& constVector, string modName, ofstream &os) {

   // Here you will write code to figure out the best values to use for P1, P2, and P3, given
   // B. 
   int P1; // replace this with your optimized value
   int P2; // replace this with your optimized value
   int P3; // replace this with your optimized value

   int mux,i,j,k;
   mux = N*M1+M1*M2+M2*M3;
   
   for (i = 1; i <= M1; i++) {
      for (j = 1; j <= M2; j++) {
         for (k = 1; k <= M3; k++) {
            if ((i+j+k) <= B) {
               if (((M1%i)==0)&&((M2%j)==0)&&((M3%k)==0)) {
                  if ((N*M1/i+M1*M2/j+M2*M3/k) <= mux) {
                     mux = N*M1/i+M1*M2/j+M2*M3/k;
                     P1 = i;
                     P2 = j;
                     P3 = k;
                  }
               }
            }
         }
      }
   }


   // output top-level module
   os << "`include \"part3.sv\"" << endl;
   os << "module " << modName << "(clk, reset, input_valid, input_ready, input_data, output_valid, output_ready, output_data);" << endl;
   os << "   // this module should instantiate three layers and wire them together" << endl;
   os << "  parameter M1=" << M1 << ", M2=" << M2 << ", M3=" << M3 << ", N=" << N << ", T=" << T << ", R=" << R << ", B=" << B << ";" << endl;
   os << "  input clk, reset, input_valid, output_ready;" << endl;
   os << "  input signed [T-1:0] input_data;" << endl;
   os << "  output signed [T-1:0] output_data;" << endl;
   os << "  output output_valid, input_ready;" << endl;
   os << "  logic signed [T-1:0] output_data1, output_data2;" << endl;
   os << "  logic output_valid1, output_valid2, input_ready3, input_ready2;" << endl;

   os << "  " << "l1_fc_" << M1 << "_" << N << "_" << T << "_" << R << "_" << P1 << " layer1(clk, reset, input_valid, input_ready, input_data, output_valid1, input_ready2, output_data1);" << endl;
   os << "  " << "l2_fc_" << M2 << "_" << M1 << "_" << T << "_" << R << "_" << P2 << " layer2(clk, reset, output_valid1, input_ready2, output_data1, output_valid2, input_ready3, output_data2);" << endl;
   os << "  " << "l3_fc_" << M3 << "_" << M2 << "_" << T << "_" << R << "_" << P3 << " layer3(clk, reset, output_valid2, input_ready3, output_data2, output_valid, output_ready, output_data);" << endl;

   os << "endmodule" << endl << endl << endl << endl;
   
   // -------------------------------------------------------------------------
   // Split up constVector for the three layers
   // layer 1's W matrix is M1 x N
   int start = 0;
   int stop = M1*N;
   vector<int> constVector1(&constVector[start], &constVector[stop]);

   // layer 2's W matrix is M2 x M1
   start = stop;
   stop = start+M2*M1;
   vector<int> constVector2(&constVector[start], &constVector[stop]);

   // layer 3's W matrix is M3 x M2
   start = stop;
   stop = start+M3*M2;
   vector<int> constVector3(&constVector[start], &constVector[stop]);

   if (stop > constVector.size()) {
      os << "ERROR: constVector does not contain enough data for the requested design" << endl;
      os << "The design parameters requested require " << stop << " numbers, but the provided data only have " << constVector.size() << " constants" << endl;
      assert(false);
   }
   // --------------------------------------------------------------------------


   // generate the three layer modules
   string subModName1 = "l1_fc_" + to_string(M1) + "_" + to_string(N) + "_" + to_string(T) + "_" + to_string(R) + "_" + to_string(P1);
   genFCLayer(M1, N, T, R, P1, constVector1, subModName1, os);

   string subModName2 = "l2_fc_" + to_string(M2) + "_" + to_string(M1) + "_" + to_string(T) + "_" + to_string(R) + "_" + to_string(P2);
   genFCLayer(M2, M1, T, R, P2, constVector2, subModName2, os);

   string subModName3 = "l3_fc_" + to_string(M3) + "_" + to_string(M2) + "_" + to_string(T) + "_" + to_string(R) + "_" + to_string(P3);
   genFCLayer(M3, M2, T, R, P3, constVector3, subModName3, os);

}


void printUsage() {
  cout << "Usage: ./gen MODE ARGS" << endl << endl;

  cout << "   Mode 1 (Part 1): Produce one neural network layer (unparallelized)" << endl;
  cout << "      ./gen 1 M N T R const_file" << endl << endl;

  cout << "   Mode 2 (Part 2): Produce one neural network layer (parallelized)" << endl;
  cout << "      ./gen 2 M N T R P const_file" << endl << endl;

  cout << "   Mode 3 (Part 3): Produce a system with three interconnected layers" << endl;
  cout << "      ./gen 3 N M1 M2 M3 T R B const_file" << endl;
}
