// Seed: 4245897108
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_4, id_5, id_6 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always_comb @(id_3) begin
    id_2[1] <= 1;
  end
  wire id_6 = 1'b0;
  module_0(
      id_5, id_6, id_6
  );
  wire id_7;
endmodule
