INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/duggie/CPE133/Lab3/Lab3.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/duggie/CPE133/Lab3/Lab3.srcs/sources_1/imports/lab3/add_sub_display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/duggie/CPE133/Lab3/Lab3.srcs/sources_1/imports/lab3/adder_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/duggie/CPE133/Lab3/Lab3.srcs/sources_1/imports/lab3/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/duggie/CPE133/Lab3/Lab3.srcs/sources_1/imports/lab3/limit_val.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module limit_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/duggie/CPE133/Lab3/Lab3.srcs/sources_1/imports/lab3/seg7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/duggie/CPE133/Lab3/Lab3.srcs/sim_1/new/add_sub_display_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_display_sim
