##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for Clock_Echo
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_1_IntClock
		4.5::Critical Path Report for UART_TOESP_IntClock
		4.6::Critical Path Report for debouncerClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_TOESP_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (UART_TOESP_IntClock:R vs. UART_TOESP_IntClock:R)
		5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.7::Critical Path Report for (Clock_Echo:R vs. Clock_Echo:R)
		5.8::Critical Path Report for (debouncerClock:R vs. debouncerClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: Clock_1                            | N/A                   | Target: 0.25 MHz    | 
Clock: Clock_1(routed)                    | N/A                   | Target: 0.25 MHz    | 
Clock: Clock_2                            | Frequency: 28.11 MHz  | Target: 1.60 MHz    | 
Clock: Clock_Echo                         | Frequency: 60.70 MHz  | Target: 0.10 MHz    | 
Clock: Clock_Mode                         | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_Mode(fixed-function)         | N/A                   | Target: 0.00 MHz    | 
Clock: CyBUS_CLK                          | Frequency: 57.70 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                              | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                              | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                       | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                          | N/A                   | Target: 24.00 MHz   | 
Clock: UART_1_IntClock                    | Frequency: 49.44 MHz  | Target: 0.92 MHz    | 
Clock: UART_TOESP_IntClock                | Frequency: 38.15 MHz  | Target: 0.92 MHz    | 
Clock: \analogADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: analogADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: analogADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: analogADC_theACLK                  | N/A                   | Target: 0.13 MHz    | 
Clock: analogADC_theACLK(fixed-function)  | N/A                   | Target: 0.13 MHz    | 
Clock: debouncerClock                     | Frequency: 86.38 MHz  | Target: 0.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2              Clock_2              625000           589430       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Echo           Clock_Echo           1e+007           9983526      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_2              41666.7          30473        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            UART_1_IntClock      41666.7          24335        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            UART_TOESP_IntClock  41666.7          25307        N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock      UART_1_IntClock      1.08333e+006     1063106      N/A              N/A         N/A              N/A         N/A              N/A         
UART_TOESP_IntClock  UART_TOESP_IntClock  1.08333e+006     1057119      N/A              N/A         N/A              N/A         N/A              N/A         
debouncerClock       debouncerClock       1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name              Setup to Clk  Clock Name:Phase  
---------------------  ------------  ----------------  
Pin_EchoReturn(0)_PAD  23899         Clock_Echo:R      
analogBut(0)_PAD       15115         debouncerClock:R  
but1(0)_PAD            18104         debouncerClock:R  
but2(0)_PAD            19297         debouncerClock:R  
but3(0)_PAD            15635         debouncerClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase       
----------------  ------------  ---------------------  
SCL_1(0)_PAD:out  23880         Clock_2:R              
SDA_1(0)_PAD:out  23809         Clock_2:R              
Tx_1(0)_PAD       39819         UART_1_IntClock:R      
Tx_2(0)_PAD       28474         UART_TOESP_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 28.11 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2COLED:bI2C_UDB:Shifter:u0\/clock
Path slack     : 589430p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29560
-------------------------------------   ----- 
End-of-path arrival time (ps)           29560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q               macrocell60     1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/main_1          macrocell13    11201  12451  589430  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/q               macrocell13     3350  15801  589430  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell17     4117  19918  589430  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_0\/q       macrocell17     3350  23268  589430  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell6   6292  29560  589430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_Echo
****************************************
Clock: Clock_Echo
Frequency: 60.70 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9983526p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Echo:R#1 vs. Clock_Echo:R#2)   10000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12244
-------------------------------------   ----- 
End-of-path arrival time (ps)           12244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3614   7114  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  12244  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  12244  9983526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.70 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24335p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13862
-------------------------------------   ----- 
End-of-path arrival time (ps)           13862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell5         2009   2009  24335  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      6213   8222  24335  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  11572  24335  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13862  24335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 49.44 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 1063106p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19727
-------------------------------------   ----- 
End-of-path arrival time (ps)           19727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1063106  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      6629  10209  1063106  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350  13559  1063106  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    6168  19727  1063106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_TOESP_IntClock
*************************************************
Clock: UART_TOESP_IntClock
Frequency: 38.15 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_2\/q
Path End       : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1057119p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20025
-------------------------------------   ----- 
End-of-path arrival time (ps)           20025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_2\/q                      macrocell85     1250   1250  1057119  RISE       1
\UART_TOESP:BUART:counter_load_not\/main_3           macrocell19     8611   9861  1057119  RISE       1
\UART_TOESP:BUART:counter_load_not\/q                macrocell19     3350  13211  1057119  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   6814  20025  1057119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for debouncerClock
********************************************
Clock: debouncerClock
Frequency: 86.38 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_240/main_0
Capture Clock  : Net_240/clock_0
Path slack     : 9999988423p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/q  macrocell52   1250   1250  9999988423  RISE       1
Net_240/main_0                         macrocell46   6817   8067  9999988423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell46         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2COLED:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 30473p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell16            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                           iocell16      2030   2030  30473  RISE       1
\I2COLED:bI2C_UDB:sda_in_reg\/main_0  macrocell58   5654   7684  30473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_reg\/clock_0                      macrocell58         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_TOESP_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TOESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25307p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12890
-------------------------------------   ----- 
End-of-path arrival time (ps)           12890
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                    iocell18         2155   2155  25307  RISE       1
\UART_TOESP:BUART:rx_postpoll\/main_0         macrocell23      5083   7238  25307  RISE       1
\UART_TOESP:BUART:rx_postpoll\/q              macrocell23      3350  10588  25307  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2302  12890  25307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24335p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13862
-------------------------------------   ----- 
End-of-path arrival time (ps)           13862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell5         2009   2009  24335  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      6213   8222  24335  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  11572  24335  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13862  24335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2COLED:bI2C_UDB:Shifter:u0\/clock
Path slack     : 589430p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29560
-------------------------------------   ----- 
End-of-path arrival time (ps)           29560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q               macrocell60     1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/main_1          macrocell13    11201  12451  589430  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/q               macrocell13     3350  15801  589430  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell17     4117  19918  589430  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_0\/q       macrocell17     3350  23268  589430  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell6   6292  29560  589430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (UART_TOESP_IntClock:R vs. UART_TOESP_IntClock:R)
*******************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_2\/q
Path End       : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1057119p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20025
-------------------------------------   ----- 
End-of-path arrival time (ps)           20025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_2\/q                      macrocell85     1250   1250  1057119  RISE       1
\UART_TOESP:BUART:counter_load_not\/main_3           macrocell19     8611   9861  1057119  RISE       1
\UART_TOESP:BUART:counter_load_not\/q                macrocell19     3350  13211  1057119  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   6814  20025  1057119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1


5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 1063106p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19727
-------------------------------------   ----- 
End-of-path arrival time (ps)           19727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1063106  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      6629  10209  1063106  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350  13559  1063106  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    6168  19727  1063106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1


5.7::Critical Path Report for (Clock_Echo:R vs. Clock_Echo:R)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9983526p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Echo:R#1 vs. Clock_Echo:R#2)   10000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12244
-------------------------------------   ----- 
End-of-path arrival time (ps)           12244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3614   7114  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  12244  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  12244  9983526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1


5.8::Critical Path Report for (debouncerClock:R vs. debouncerClock:R)
*********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_240/main_0
Capture Clock  : Net_240/clock_0
Path slack     : 9999988423p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/q  macrocell52   1250   1250  9999988423  RISE       1
Net_240/main_0                         macrocell46   6817   8067  9999988423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell46         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24335p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13862
-------------------------------------   ----- 
End-of-path arrival time (ps)           13862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell5         2009   2009  24335  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      6213   8222  24335  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  11572  24335  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13862  24335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TOESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25307p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12890
-------------------------------------   ----- 
End-of-path arrival time (ps)           12890
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                    iocell18         2155   2155  25307  RISE       1
\UART_TOESP:BUART:rx_postpoll\/main_0         macrocell23      5083   7238  25307  RISE       1
\UART_TOESP:BUART:rx_postpoll\/q              macrocell23      3350  10588  25307  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2302  12890  25307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:pollcount_0\/main_0
Capture Clock  : \UART_TOESP:BUART:pollcount_0\/clock_0
Path slack     : 27421p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10735
-------------------------------------   ----- 
End-of-path arrival time (ps)           10735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                             iocell18      2155   2155  25307  RISE       1
\UART_TOESP:BUART:pollcount_0\/main_0  macrocell95   8580  10735  27421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:rx_state_0\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 28307p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9849
-------------------------------------   ---- 
End-of-path arrival time (ps)           9849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                            iocell18      2155   2155  25307  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_0  macrocell88   7694   9849  28307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:rx_status_3\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 28307p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9849
-------------------------------------   ---- 
End-of-path arrival time (ps)           9849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                             iocell18      2155   2155  25307  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_0  macrocell97   7694   9849  28307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 29034p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9123
-------------------------------------   ---- 
End-of-path arrival time (ps)           9123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell5       2009   2009  24335  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell42   7114   9123  29034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:pollcount_1\/main_0
Capture Clock  : \UART_TOESP:BUART:pollcount_1\/clock_0
Path slack     : 29229p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8928
-------------------------------------   ---- 
End-of-path arrival time (ps)           8928
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                             iocell18      2155   2155  25307  RISE       1
\UART_TOESP:BUART:pollcount_1\/main_0  macrocell94   6773   8928  29229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29934p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell5       2009   2009  24335  RISE       1
MODIN1_1/main_0  macrocell39   6213   8222  29934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29934p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell5       2009   2009  24335  RISE       1
MODIN1_0/main_0  macrocell40   6213   8222  29934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:rx_state_2\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 30151p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                            iocell18      2155   2155  25307  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_0  macrocell91   5851   8006  30151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2COLED:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 30473p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell16            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                           iocell16      2030   2030  30473  RISE       1
\I2COLED:bI2C_UDB:sda_in_reg\/main_0  macrocell58   5654   7684  30473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_reg\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 30655p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell5       2009   2009  24335  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell33   5493   7502  30655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 30681p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7475
-------------------------------------   ---- 
End-of-path arrival time (ps)           7475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell5       2009   2009  24335  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell36   5466   7475  30681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 30681p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7475
-------------------------------------   ---- 
End-of-path arrival time (ps)           7475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell5       2009   2009  24335  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell41   5466   7475  30681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:rx_last\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_last\/clock_0
Path slack     : 30919p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell18      2155   2155  25307  RISE       1
\UART_TOESP:BUART:rx_last\/main_0  macrocell98   5083   7238  30919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_last\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \I2COLED:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31259p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell17            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                           iocell17      2183   2183  31259  RISE       1
\I2COLED:bI2C_UDB:scl_in_reg\/main_0  macrocell68   4714   6897  31259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_reg\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \I2COLED:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 31259p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell17            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                           iocell17      2183   2183  31259  RISE       1
\I2COLED:bI2C_UDB:clk_eq_reg\/main_0  macrocell77   4714   6897  31259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clk_eq_reg\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2COLED:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 31399p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell16            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                         iocell16      2030   2030  30473  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_6  macrocell66   4727   6757  31399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2COLED:bI2C_UDB:Shifter:u0\/clock
Path slack     : 589430p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29560
-------------------------------------   ----- 
End-of-path arrival time (ps)           29560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q               macrocell60     1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/main_1          macrocell13    11201  12451  589430  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/q               macrocell13     3350  15801  589430  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell17     4117  19918  589430  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_0\/q       macrocell17     3350  23268  589430  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell6   6292  29560  589430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2COLED:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 589565p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31305
-------------------------------------   ----- 
End-of-path arrival time (ps)           31305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q                 macrocell60     1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/main_1            macrocell13    11201  12451  589430  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/q                 macrocell13     3350  15801  589430  RISE       1
\I2COLED:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell14     9859  25660  589565  RISE       1
\I2COLED:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell14     3350  29010  589565  RISE       1
\I2COLED:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell7   2294  31305  589565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Master:ClkGen:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2COLED:bI2C_UDB:Shifter:u0\/clock
Path slack     : 594274p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24716
-------------------------------------   ----- 
End-of-path arrival time (ps)           24716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q          macrocell73     1250   1250  594274  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell16    15520  16770  594274  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/q       macrocell16     3350  20120  594274  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell6   4597  24716  594274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:m_state_2\/clock_0
Path slack     : 595081p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26409
-------------------------------------   ----- 
End-of-path arrival time (ps)           26409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q             macrocell60   1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:m_state_2_split\/main_5  macrocell96  14271  15521  595081  RISE       1
\I2COLED:bI2C_UDB:m_state_2_split\/q       macrocell96   3350  18871  595081  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/main_5        macrocell61   7538  26409  595081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:Net_643_3\/main_8
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 595264p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26226
-------------------------------------   ----- 
End-of-path arrival time (ps)           26226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q       macrocell60   1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/main_1  macrocell13  11201  12451  589430  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/q       macrocell13   3350  15801  589430  RISE       1
\I2COLED:Net_643_3\/main_8           macrocell78  10425  26226  595264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:m_state_4\/clock_0
Path slack     : 596804p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24686
-------------------------------------   ----- 
End-of-path arrival time (ps)           24686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q             macrocell61   1250   1250  594770  RISE       1
\I2COLED:bI2C_UDB:m_state_4_split\/main_6  macrocell1   16414  17664  596804  RISE       1
\I2COLED:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  21014  596804  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/main_6        macrocell59   3672  24686  596804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2COLED:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 596981p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23889
-------------------------------------   ----- 
End-of-path arrival time (ps)           23889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q                 macrocell61     1250   1250  594770  RISE       1
\I2COLED:bI2C_UDB:cs_addr_clkgen_0\/main_3     macrocell15    16993  18243  596981  RISE       1
\I2COLED:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell15     3350  21593  596981  RISE       1
\I2COLED:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell7   2296  23889  596981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Master:ClkGen:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 597682p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23808
-------------------------------------   ----- 
End-of-path arrival time (ps)           23808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q          macrocell73   1250   1250  594274  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell16  15520  16770  594274  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/q       macrocell16   3350  20120  594274  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_1           macrocell64   3689  23808  597682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:status_0\/clock_0
Path slack     : 597682p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23808
-------------------------------------   ----- 
End-of-path arrival time (ps)           23808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q          macrocell73   1250   1250  594274  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell16  15520  16770  594274  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/q       macrocell16   3350  20120  594274  RISE       1
\I2COLED:bI2C_UDB:status_0\/main_1           macrocell67   3689  23808  597682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 597682p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23808
-------------------------------------   ----- 
End-of-path arrival time (ps)           23808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q          macrocell73   1250   1250  594274  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell16  15520  16770  594274  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/q       macrocell16   3350  20120  594274  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/main_0       macrocell74   3689  23808  597682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 598969p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22521
-------------------------------------   ----- 
End-of-path arrival time (ps)           22521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q             macrocell60   1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:m_state_0_split\/main_5  macrocell81  14272  15522  598969  RISE       1
\I2COLED:bI2C_UDB:m_state_0_split\/q       macrocell81   3350  18872  598969  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_8        macrocell63   3650  22521  598969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 600743p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20747
-------------------------------------   ----- 
End-of-path arrival time (ps)           20747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q            macrocell60   1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/main_1       macrocell13  11201  12451  589430  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/q            macrocell13   3350  15801  589430  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell73   4946  20747  600743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:Net_643_3\/main_3
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 603247p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18243
-------------------------------------   ----- 
End-of-path arrival time (ps)           18243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q  macrocell61   1250   1250  594770  RISE       1
\I2COLED:Net_643_3\/main_3      macrocell78  16993  18243  603247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 604720p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16770
-------------------------------------   ----- 
End-of-path arrival time (ps)           16770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q   macrocell73   1250   1250  594274  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_10  macrocell60  15520  16770  604720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 604812p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16678
-------------------------------------   ----- 
End-of-path arrival time (ps)           16678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q       macrocell61   1250   1250  594770  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_3  macrocell63  15428  16678  604812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 604812p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16678
-------------------------------------   ----- 
End-of-path arrival time (ps)           16678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q      macrocell61   1250   1250  594770  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_3  macrocell66  15428  16678  604812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:Net_643_3\/main_7
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 605154p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16336
-------------------------------------   ----- 
End-of-path arrival time (ps)           16336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q  macrocell73   1250   1250  594274  RISE       1
\I2COLED:Net_643_3\/main_7           macrocell78  15086  16336  605154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 605217p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16273
-------------------------------------   ----- 
End-of-path arrival time (ps)           16273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q       macrocell61   1250   1250  594770  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_6  macrocell60  15023  16273  605217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 605250p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16240
-------------------------------------   ----- 
End-of-path arrival time (ps)           16240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q  macrocell73   1250   1250  594274  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_7  macrocell63  14990  16240  605250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 605250p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16240
-------------------------------------   ----- 
End-of-path arrival time (ps)           16240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q  macrocell73   1250   1250  594274  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_8   macrocell66  14990  16240  605250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2COLED:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2COLED:bI2C_UDB:StsReg\/clock
Path slack     : 605597p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18903
-------------------------------------   ----- 
End-of-path arrival time (ps)           18903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_last_reg\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:sda_in_last_reg\/q  macrocell71    1250   1250  605597  RISE       1
\I2COLED:bI2C_UDB:status_5\/main_3    macrocell11    8147   9397  605597  RISE       1
\I2COLED:bI2C_UDB:status_5\/q         macrocell11    3350  12747  605597  RISE       1
\I2COLED:bI2C_UDB:StsReg\/status_5    statusicell4   6155  18903  605597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:StsReg\/clock                            statusicell4        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 605682p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15808
-------------------------------------   ----- 
End-of-path arrival time (ps)           15808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q      macrocell61   1250   1250  594770  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_4  macrocell64  14558  15808  605682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:status_0\/clock_0
Path slack     : 605682p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15808
-------------------------------------   ----- 
End-of-path arrival time (ps)           15808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q      macrocell61   1250   1250  594770  RISE       1
\I2COLED:bI2C_UDB:status_0\/main_4  macrocell67  14558  15808  605682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:m_state_4\/clock_0
Path slack     : 606678p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14812
-------------------------------------   ----- 
End-of-path arrival time (ps)           14812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q       macrocell61   1250   1250  594770  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/main_2  macrocell59  13562  14812  606678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:sda_x_wire\/main_5
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 606678p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14812
-------------------------------------   ----- 
End-of-path arrival time (ps)           14812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q  macrocell61   1250   1250  594770  RISE       1
\I2COLED:sda_x_wire\/main_5     macrocell79  13562  14812  606678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 608847p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12643
-------------------------------------   ----- 
End-of-path arrival time (ps)           12643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q      macrocell62   1250   1250  595564  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_5  macrocell64  11393  12643  608847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:status_0\/clock_0
Path slack     : 608847p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12643
-------------------------------------   ----- 
End-of-path arrival time (ps)           12643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q      macrocell62   1250   1250  595564  RISE       1
\I2COLED:bI2C_UDB:status_0\/main_5  macrocell67  11393  12643  608847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:m_state_4\/clock_0
Path slack     : 608857p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q       macrocell62   1250   1250  595564  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/main_3  macrocell59  11383  12633  608857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:sda_x_wire\/main_6
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 608857p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q  macrocell62   1250   1250  595564  RISE       1
\I2COLED:sda_x_wire\/main_6     macrocell79  11383  12633  608857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 609944p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q       macrocell62   1250   1250  595564  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_4  macrocell63  10296  11546  609944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 609944p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q      macrocell62   1250   1250  595564  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_4  macrocell66  10296  11546  609944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 610063p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11427
-------------------------------------   ----- 
End-of-path arrival time (ps)           11427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  601174  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_0             macrocell62     7847  11427  610063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 610164p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11326
-------------------------------------   ----- 
End-of-path arrival time (ps)           11326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q       macrocell73   1250   1250  594274  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell75  10076  11326  610164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc2_reg\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610948p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10542
-------------------------------------   ----- 
End-of-path arrival time (ps)           10542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q       macrocell59   1250   1250  591771  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_4  macrocell60   9292  10542  610948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:sda_x_wire\/main_4
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 610964p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10526
-------------------------------------   ----- 
End-of-path arrival time (ps)           10526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q  macrocell60   1250   1250  589430  RISE       1
\I2COLED:sda_x_wire\/main_4     macrocell79   9276  10526  610964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 611020p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10470
-------------------------------------   ----- 
End-of-path arrival time (ps)           10470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q              macrocell80   1250   1250  605666  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell73   9220  10470  611020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 611020p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10470
-------------------------------------   ----- 
End-of-path arrival time (ps)           10470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q            macrocell80   1250   1250  605666  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/main_5  macrocell76   9220  10470  611020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611021p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q         macrocell80   1250   1250  605666  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_6  macrocell62   9219  10469  611021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:m_state_2\/clock_0
Path slack     : 611028p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q         macrocell80   1250   1250  605666  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/main_3  macrocell61   9212  10462  611028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:status_2\/clock_0
Path slack     : 611028p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q        macrocell80   1250   1250  605666  RISE       1
\I2COLED:bI2C_UDB:status_2\/main_6  macrocell65   9212  10462  611028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:m_state_2\/clock_0
Path slack     : 611362p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q       macrocell59   1250   1250  591771  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/main_0  macrocell61   8878  10128  611362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:status_2\/clock_0
Path slack     : 611362p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q      macrocell59   1250   1250  591771  RISE       1
\I2COLED:bI2C_UDB:status_2\/main_1  macrocell65   8878  10128  611362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:Net_643_3\/main_1
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 611364p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10126
-------------------------------------   ----- 
End-of-path arrival time (ps)           10126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q  macrocell59   1250   1250  591771  RISE       1
\I2COLED:Net_643_3\/main_1      macrocell78   8876  10126  611364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611378p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10112
-------------------------------------   ----- 
End-of-path arrival time (ps)           10112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q       macrocell59   1250   1250  591771  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_1  macrocell62   8862  10112  611378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611432p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10058
-------------------------------------   ----- 
End-of-path arrival time (ps)           10058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q       macrocell62   1250   1250  595564  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_7  macrocell60   8808  10058  611432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611510p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9980
-------------------------------------   ---- 
End-of-path arrival time (ps)           9980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q       macrocell60   1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_2  macrocell62   8730   9980  611510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:m_state_2\/clock_0
Path slack     : 611565p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9925
-------------------------------------   ---- 
End-of-path arrival time (ps)           9925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q       macrocell60   1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/main_1  macrocell61   8675   9925  611565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:status_2\/clock_0
Path slack     : 611565p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9925
-------------------------------------   ---- 
End-of-path arrival time (ps)           9925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q      macrocell60   1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:status_2\/main_2  macrocell65   8675   9925  611565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611620p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9870
-------------------------------------   ---- 
End-of-path arrival time (ps)           9870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  601174  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_3             macrocell60     6290   9870  611620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:Net_643_3\/main_4
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 611838p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9652
-------------------------------------   ---- 
End-of-path arrival time (ps)           9652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q  macrocell62   1250   1250  595564  RISE       1
\I2COLED:Net_643_3\/main_4      macrocell78   8402   9652  611838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 611960p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q      macrocell60   1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_3  macrocell64   8280   9530  611960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:status_0\/clock_0
Path slack     : 611960p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q      macrocell60   1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:status_0\/main_3  macrocell67   8280   9530  611960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611991p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9499
-------------------------------------   ---- 
End-of-path arrival time (ps)           9499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q       macrocell59   1250   1250  591771  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_1  macrocell63   8249   9499  611991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 611991p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9499
-------------------------------------   ---- 
End-of-path arrival time (ps)           9499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q      macrocell59   1250   1250  591771  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_1  macrocell66   8249   9499  611991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 612048p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9442
-------------------------------------   ---- 
End-of-path arrival time (ps)           9442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Master:ClkGen:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell7   2290   2290  598246  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell73     7152   9442  612048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2COLED:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 612093p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9397
-------------------------------------   ---- 
End-of-path arrival time (ps)           9397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_last_reg\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:sda_in_last_reg\/q        macrocell71   1250   1250  605597  RISE       1
\I2COLED:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell72   8147   9397  612093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_last2_reg\/clock_0                macrocell72         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2COLED:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 612093p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9397
-------------------------------------   ---- 
End-of-path arrival time (ps)           9397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_last_reg\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:sda_in_last_reg\/q    macrocell71   1250   1250  605597  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/main_3  macrocell76   8147   9397  612093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612119p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9371
-------------------------------------   ---- 
End-of-path arrival time (ps)           9371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q         macrocell80   1250   1250  605666  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_9  macrocell60   8121   9371  612119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:scl_in_reg\/q
Path End       : \I2COLED:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 612170p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_reg\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:scl_in_reg\/q            macrocell68   1250   1250  592560  RISE       1
\I2COLED:bI2C_UDB:scl_in_last_reg\/main_0  macrocell69   8070   9320  612170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_last_reg\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 612252p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9238
-------------------------------------   ---- 
End-of-path arrival time (ps)           9238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q      macrocell63   1250   1250  591932  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_6  macrocell64   7988   9238  612252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612980p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  601174  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_0             macrocell63     4930   8510  612980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:Net_643_3\/main_6
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 613075p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8415
-------------------------------------   ---- 
End-of-path arrival time (ps)           8415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q  macrocell80   1250   1250  605666  RISE       1
\I2COLED:Net_643_3\/main_6    macrocell78   7165   8415  613075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613207p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8283
-------------------------------------   ---- 
End-of-path arrival time (ps)           8283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q       macrocell63   1250   1250  591932  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_5  macrocell62   7033   8283  613207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:status_2\/clock_0
Path slack     : 613211p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8279
-------------------------------------   ---- 
End-of-path arrival time (ps)           8279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q      macrocell63   1250   1250  591932  RISE       1
\I2COLED:bI2C_UDB:status_2\/main_5  macrocell65   7029   8279  613211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613605p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7885
-------------------------------------   ---- 
End-of-path arrival time (ps)           7885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q       macrocell60   1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_2  macrocell63   6635   7885  613605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 613605p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7885
-------------------------------------   ---- 
End-of-path arrival time (ps)           7885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q      macrocell60   1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_2  macrocell66   6635   7885  613605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:Net_643_3\/main_5
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 613606p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7884
-------------------------------------   ---- 
End-of-path arrival time (ps)           7884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q  macrocell63   1250   1250  591932  RISE       1
\I2COLED:Net_643_3\/main_5      macrocell78   6634   7884  613606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:scl_in_reg\/q
Path End       : \I2COLED:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 613650p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7840
-------------------------------------   ---- 
End-of-path arrival time (ps)           7840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_reg\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:scl_in_reg\/q         macrocell68   1250   1250  592560  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/main_0  macrocell76   6590   7840  613650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614288p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7202
-------------------------------------   ---- 
End-of-path arrival time (ps)           7202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q       macrocell63   1250   1250  591932  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_8  macrocell60   5952   7202  614288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:Net_643_3\/q
Path End       : \I2COLED:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 614377p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7113
-------------------------------------   ---- 
End-of-path arrival time (ps)           7113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:Net_643_3\/q                 macrocell78   1250   1250  591586  RISE       1
\I2COLED:bI2C_UDB:clk_eq_reg\/main_1  macrocell77   5863   7113  614377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clk_eq_reg\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:status_0\/q
Path End       : \I2COLED:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:status_0\/clock_0
Path slack     : 614584p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:status_0\/q       macrocell67   1250   1250  614584  RISE       1
\I2COLED:bI2C_UDB:status_0\/main_0  macrocell67   5656   6906  614584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2COLED:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 614646p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_last_reg\/clock_0                 macrocell69         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:scl_in_last_reg\/q        macrocell69   1250   1250  598027  RISE       1
\I2COLED:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell70   5594   6844  614646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_last2_reg\/clock_0                macrocell70         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614736p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q         macrocell80   1250   1250  605666  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_6  macrocell63   5504   6754  614736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 614736p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q        macrocell80   1250   1250  605666  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_7  macrocell66   5504   6754  614736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:sda_in_reg\/q
Path End       : \I2COLED:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 614931p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6559
-------------------------------------   ---- 
End-of-path arrival time (ps)           6559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_reg\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:sda_in_reg\/q            macrocell58   1250   1250  614931  RISE       1
\I2COLED:bI2C_UDB:sda_in_last_reg\/main_0  macrocell71   5309   6559  614931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_last_reg\/clock_0                 macrocell71         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:Net_643_3\/main_2
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 614945p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6545
-------------------------------------   ---- 
End-of-path arrival time (ps)           6545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q  macrocell60   1250   1250  589430  RISE       1
\I2COLED:Net_643_3\/main_2      macrocell78   5295   6545  614945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:m_state_4\/clock_0
Path slack     : 615067p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q       macrocell59   1250   1250  591771  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/main_1  macrocell59   5173   6423  615067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:sda_x_wire\/main_3
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 615067p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q  macrocell59   1250   1250  591771  RISE       1
\I2COLED:sda_x_wire\/main_3     macrocell79   5173   6423  615067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2COLED:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 615213p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_last_reg\/clock_0                 macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:scl_in_last_reg\/q    macrocell69   1250   1250  598027  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/main_1  macrocell76   5027   6277  615213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:status_2\/q
Path End       : \I2COLED:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:status_2\/clock_0
Path slack     : 615331p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           6159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:status_2\/q       macrocell65   1250   1250  615331  RISE       1
\I2COLED:bI2C_UDB:status_2\/main_0  macrocell65   4909   6159  615331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:status_1\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 615513p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:status_1\/q       macrocell66   1250   1250  615513  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_0  macrocell66   4727   5977  615513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:m_state_4\/clock_0
Path slack     : 615625p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5865
-------------------------------------   ---- 
End-of-path arrival time (ps)           5865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q       macrocell63   1250   1250  591932  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/main_4  macrocell59   4615   5865  615625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:sda_x_wire\/main_7
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 615625p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5865
-------------------------------------   ---- 
End-of-path arrival time (ps)           5865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q  macrocell63   1250   1250  591932  RISE       1
\I2COLED:sda_x_wire\/main_7     macrocell79   4615   5865  615625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615827p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5663
-------------------------------------   ---- 
End-of-path arrival time (ps)           5663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:lost_arb_reg\/q     macrocell74   1250   1250  605654  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_11  macrocell60   4413   5663  615827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:sda_in_reg\/q
Path End       : \I2COLED:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2COLED:bI2C_UDB:Shifter:u0\/clock
Path slack     : 615857p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 621500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_reg\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:sda_in_reg\/q         macrocell58     1250   1250  614931  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/route_si  datapathcell6   4393   5643  615857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615915p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  609453  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_2           macrocell60    4365   5575  615915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616065p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q       macrocell60   1250   1250  589430  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_5  macrocell60   4175   5425  616065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2COLED:sda_x_wire\/main_2
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 616075p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:Shifter:u0\/so_comb  datapathcell6   2520   2520  616075  RISE       1
\I2COLED:sda_x_wire\/main_2            macrocell79     2895   5415  616075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 616140p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q      macrocell59   1250   1250  591771  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_2  macrocell64   4100   5350  616140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:status_0\/clock_0
Path slack     : 616140p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q      macrocell59   1250   1250  591771  RISE       1
\I2COLED:bI2C_UDB:status_0\/main_2  macrocell67   4100   5350  616140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616278p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q         macrocell80   1250   1250  605666  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/main_5  macrocell59   3962   5212  616278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:sda_x_wire\/main_8
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 616278p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q  macrocell80   1250   1250  605666  RISE       1
\I2COLED:sda_x_wire\/main_8   macrocell79   3962   5212  616278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 616298p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q        macrocell80   1250   1250  605666  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_7  macrocell64   3942   5192  616298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:status_0\/clock_0
Path slack     : 616298p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q        macrocell80   1250   1250  605666  RISE       1
\I2COLED:bI2C_UDB:status_0\/main_6  macrocell67   3942   5192  616298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 616298p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q            macrocell80   1250   1250  605666  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/main_1  macrocell74   3942   5192  616298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616321p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   1210   1210  603912  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_0           macrocell60    3959   5169  616321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2COLED:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:m_reset\/clock_0
Path slack     : 616590p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  616590  RISE       1
\I2COLED:bI2C_UDB:m_reset\/main_0             macrocell80    3690   4900  616590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 616971p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q       macrocell63   1250   1250  591932  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_5  macrocell63   3269   4519  616971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 616971p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q      macrocell63   1250   1250  591932  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_5  macrocell66   3269   4519  616971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617220p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  605532  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_1           macrocell60    3060   4270  617220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2COLED:sda_x_wire\/main_10
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 617326p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc2_reg\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc2_reg\/q  macrocell75   1250   1250  617326  RISE       1
\I2COLED:sda_x_wire\/main_10         macrocell79   2914   4164  617326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2COLED:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:m_state_4\/clock_0
Path slack     : 617340p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  605346  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/main_0           macrocell59    2940   4150  617340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2COLED:sda_x_wire\/main_1
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 617340p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  605346  RISE       1
\I2COLED:sda_x_wire\/main_1                   macrocell79    2940   4150  617340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 617356p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q              macrocell80   1250   1250  605666  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell75   2884   4134  617356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc2_reg\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:status_2\/clock_0
Path slack     : 617630p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q      macrocell62   1250   1250  595564  RISE       1
\I2COLED:bI2C_UDB:status_2\/main_4  macrocell65   2610   3860  617630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617638p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q       macrocell62   1250   1250  595564  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_4  macrocell62   2602   3852  617638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:m_state_2\/clock_0
Path slack     : 617638p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q  macrocell73   1250   1250  594274  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/main_4  macrocell61   2602   3852  617638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617645p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q  macrocell73   1250   1250  594274  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_7  macrocell62   2595   3845  617645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2COLED:sda_x_wire\/main_9
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 617649p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:lost_arb_reg\/q  macrocell74   1250   1250  605654  RISE       1
\I2COLED:sda_x_wire\/main_9        macrocell79   2591   3841  617649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617650p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q       macrocell61   1250   1250  594770  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_3  macrocell62   2590   3840  617650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:m_state_2\/clock_0
Path slack     : 617650p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q       macrocell61   1250   1250  594770  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/main_2  macrocell61   2590   3840  617650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:status_2\/clock_0
Path slack     : 617650p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q      macrocell61   1250   1250  594770  RISE       1
\I2COLED:bI2C_UDB:status_2\/main_3  macrocell65   2590   3840  617650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2COLED:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 617652p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:lost_arb_reg\/q       macrocell74   1250   1250  605654  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/main_2  macrocell74   2588   3838  617652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2COLED:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617930p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:bus_busy_reg\/q       macrocell76   1250   1250  617930  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/main_6  macrocell76   2310   3560  617930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:sda_x_wire\/q
Path End       : \I2COLED:sda_x_wire\/main_0
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 617931p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:sda_x_wire\/q       macrocell79   1250   1250  617931  RISE       1
\I2COLED:sda_x_wire\/main_0  macrocell79   2309   3559  617931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2COLED:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617936p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_last2_reg\/clock_0                macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:sda_in_last2_reg\/q   macrocell72   1250   1250  611441  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/main_4  macrocell76   2304   3554  617936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:status_3\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 617940p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:status_3\/q       macrocell64   1250   1250  617940  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_0  macrocell64   2300   3550  617940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2COLED:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_last2_reg\/clock_0                macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:scl_in_last2_reg\/q   macrocell70   1250   1250  611446  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/main_2  macrocell76   2299   3549  617941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_2\/q
Path End       : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1057119p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20025
-------------------------------------   ----- 
End-of-path arrival time (ps)           20025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_2\/q                      macrocell85     1250   1250  1057119  RISE       1
\UART_TOESP:BUART:counter_load_not\/main_3           macrocell19     8611   9861  1057119  RISE       1
\UART_TOESP:BUART:counter_load_not\/q                macrocell19     3350  13211  1057119  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   6814  20025  1057119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 1063106p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19727
-------------------------------------   ----- 
End-of-path arrival time (ps)           19727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1063106  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      6629  10209  1063106  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350  13559  1063106  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    6168  19727  1063106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064268p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13705
-------------------------------------   ----- 
End-of-path arrival time (ps)           13705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell32   1250   1250  1064268  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    6852   8102  1064268  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350  11452  1064268  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2253  13705  1064268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TOESP:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066069p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11904
-------------------------------------   ----- 
End-of-path arrival time (ps)           11904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q            macrocell88   1250   1250  1066069  RISE       1
\UART_TOESP:BUART:rx_counter_load\/main_1  macrocell22   4975   6225  1066069  RISE       1
\UART_TOESP:BUART:rx_counter_load\/q       macrocell22   3350   9575  1066069  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/load   count7cell    2329  11904  1066069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066277p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10867
-------------------------------------   ----- 
End-of-path arrival time (ps)           10867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell30     1250   1250  1066277  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell3      3972   5222  1066277  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   8572  1066277  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  10867  1066277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TOESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066385p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10939
-------------------------------------   ----- 
End-of-path arrival time (ps)           10939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q                macrocell88      1250   1250  1066069  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   9689  10939  1066385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TOESP:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_TOESP:BUART:sTX:TxSts\/clock
Path slack     : 1066622p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16211
-------------------------------------   ----- 
End-of-path arrival time (ps)           16211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1066622  RISE       1
\UART_TOESP:BUART:tx_status_0\/main_3                 macrocell20     6970  10550  1066622  RISE       1
\UART_TOESP:BUART:tx_status_0\/q                      macrocell20     3350  13900  1066622  RISE       1
\UART_TOESP:BUART:sTX:TxSts\/status_0                 statusicell5    2311  16211  1066622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:TxSts\/clock                         statusicell5        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TOESP:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_TOESP:BUART:sRX:RxSts\/clock
Path slack     : 1067159p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15675
-------------------------------------   ----- 
End-of-path arrival time (ps)           15675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  1067159  RISE       1
\UART_TOESP:BUART:rx_status_4\/main_1                 macrocell24      5119   8699  1067159  RISE       1
\UART_TOESP:BUART:rx_status_4\/q                      macrocell24      3350  12049  1067159  RISE       1
\UART_TOESP:BUART:sRX:RxSts\/status_4                 statusicell6     3626  15675  1067159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxSts\/clock                         statusicell6        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_2\/q
Path End       : \UART_TOESP:BUART:tx_state_0\/main_4
Capture Clock  : \UART_TOESP:BUART:tx_state_0\/clock_0
Path slack     : 1068358p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11465
-------------------------------------   ----- 
End-of-path arrival time (ps)           11465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_2\/q       macrocell85   1250   1250  1057119  RISE       1
\UART_TOESP:BUART:tx_state_0\/main_4  macrocell84  10215  11465  1068358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_2\/q
Path End       : \UART_TOESP:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_TOESP:BUART:tx_bitclk\/clock_0
Path slack     : 1068358p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11465
-------------------------------------   ----- 
End-of-path arrival time (ps)           11465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_2\/q      macrocell85   1250   1250  1057119  RISE       1
\UART_TOESP:BUART:tx_bitclk\/main_3  macrocell86  10215  11465  1068358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_2\/q
Path End       : \UART_TOESP:BUART:txn\/main_4
Capture Clock  : \UART_TOESP:BUART:txn\/clock_0
Path slack     : 1068367p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11456
-------------------------------------   ----- 
End-of-path arrival time (ps)           11456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_2\/q  macrocell85   1250   1250  1057119  RISE       1
\UART_TOESP:BUART:txn\/main_4    macrocell82  10206  11456  1068367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell82         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1068516p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11307
-------------------------------------   ----- 
End-of-path arrival time (ps)           11307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell32   1250   1250  1064268  RISE       1
\UART_1:BUART:rx_state_2\/main_1    macrocell36  10057  11307  1068516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1068516p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11307
-------------------------------------   ----- 
End-of-path arrival time (ps)           11307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell32   1250   1250  1064268  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell38  10057  11307  1068516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1068516p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11307
-------------------------------------   ----- 
End-of-path arrival time (ps)           11307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell32   1250   1250  1064268  RISE       1
\UART_1:BUART:rx_status_3\/main_1   macrocell41  10057  11307  1068516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:rx_state_3\/main_1
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1068828p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q       macrocell88   1250   1250  1066069  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_1  macrocell90   9746  10996  1068828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:rx_state_2\/main_2
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1068828p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q       macrocell88   1250   1250  1066069  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_2  macrocell91   9746  10996  1068828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_TOESP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1068828p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q               macrocell88   1250   1250  1066069  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/main_1  macrocell93   9746  10996  1068828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/clock_0              macrocell93         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 1068954p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1068954  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      4638   8218  1068954  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      3350  11568  1068954  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    2312  13880  1068954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TOESP:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TOESP:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069107p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1058341  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   8026   8216  1069107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell33     1250   1250  1066695  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6492   7742  1069581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069928p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7396
-------------------------------------   ---- 
End-of-path arrival time (ps)           7396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell29     1250   1250  1066333  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   6146   7396  1069928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_2\/q
Path End       : \UART_TOESP:BUART:tx_state_1\/main_3
Capture Clock  : \UART_TOESP:BUART:tx_state_1\/clock_0
Path slack     : 1069963p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_2\/q       macrocell85   1250   1250  1057119  RISE       1
\UART_TOESP:BUART:tx_state_1\/main_3  macrocell83   8611   9861  1069963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_0\/q
Path End       : \UART_TOESP:BUART:tx_state_2\/main_1
Capture Clock  : \UART_TOESP:BUART:tx_state_2\/clock_0
Path slack     : 1069971p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9852
-------------------------------------   ---- 
End-of-path arrival time (ps)           9852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_0\/q       macrocell84   1250   1250  1061339  RISE       1
\UART_TOESP:BUART:tx_state_2\/main_1  macrocell85   8602   9852  1069971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_TOESP:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TOESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070474p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6849
-------------------------------------   ---- 
End-of-path arrival time (ps)           6849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_bitclk_enable\/q          macrocell92      1250   1250  1070474  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   5599   6849  1070474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_1\/q
Path End       : \UART_TOESP:BUART:tx_state_2\/main_0
Capture Clock  : \UART_TOESP:BUART:tx_state_2\/clock_0
Path slack     : 1070591p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9233
-------------------------------------   ---- 
End-of-path arrival time (ps)           9233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_1\/q       macrocell83   1250   1250  1062445  RISE       1
\UART_TOESP:BUART:tx_state_2\/main_0  macrocell85   7983   9233  1070591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TOESP:BUART:tx_state_0\/main_2
Capture Clock  : \UART_TOESP:BUART:tx_state_0\/clock_0
Path slack     : 1070645p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9178
-------------------------------------   ---- 
End-of-path arrival time (ps)           9178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1058341  RISE       1
\UART_TOESP:BUART:tx_state_0\/main_2               macrocell84     8988   9178  1070645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TOESP:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_TOESP:BUART:tx_bitclk\/clock_0
Path slack     : 1070645p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9178
-------------------------------------   ---- 
End-of-path arrival time (ps)           9178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1058341  RISE       1
\UART_TOESP:BUART:tx_bitclk\/main_2                macrocell86     8988   9178  1070645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TOESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070745p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6578
-------------------------------------   ---- 
End-of-path arrival time (ps)           6578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell87         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q         macrocell87      1250   1250  1066260  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   5328   6578  1070745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067155  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6245   6435  1070889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_0\/q
Path End       : \UART_TOESP:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TOESP:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070992p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_0\/q                macrocell84     1250   1250  1061339  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   5081   6331  1070992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_bitclk\/q
Path End       : \UART_TOESP:BUART:tx_state_2\/main_5
Capture Clock  : \UART_TOESP:BUART:tx_state_2\/clock_0
Path slack     : 1071014p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8810
-------------------------------------   ---- 
End-of-path arrival time (ps)           8810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_bitclk\/q        macrocell86   1250   1250  1071014  RISE       1
\UART_TOESP:BUART:tx_state_2\/main_5  macrocell85   7560   8810  1071014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TOESP:BUART:tx_state_1\/main_2
Capture Clock  : \UART_TOESP:BUART:tx_state_1\/clock_0
Path slack     : 1071185p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8638
-------------------------------------   ---- 
End-of-path arrival time (ps)           8638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1058341  RISE       1
\UART_TOESP:BUART:tx_state_1\/main_2               macrocell83     8448   8638  1071185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell28     1250   1250  1067323  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4743   5993  1071330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1071606p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8218
-------------------------------------   ---- 
End-of-path arrival time (ps)           8218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1068954  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell29     4638   8218  1071606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1071721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8102
-------------------------------------   ---- 
End-of-path arrival time (ps)           8102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell32   1250   1250  1064268  RISE       1
\UART_1:BUART:rx_state_0\/main_1    macrocell33   6852   8102  1071721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1071721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8102
-------------------------------------   ---- 
End-of-path arrival time (ps)           8102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell32   1250   1250  1064268  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell34   6852   8102  1071721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1071721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8102
-------------------------------------   ---- 
End-of-path arrival time (ps)           8102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell32   1250   1250  1064268  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell35   6852   8102  1071721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1071787p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1071787  RISE       1
\UART_1:BUART:txn\/main_3                macrocell27     3666   8036  1071787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1071846p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q         macrocell88   1250   1250  1066069  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_1  macrocell89   6727   7977  1071846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TOESP:BUART:tx_state_1\/main_4
Capture Clock  : \UART_TOESP:BUART:tx_state_1\/clock_0
Path slack     : 1072002p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7821
-------------------------------------   ---- 
End-of-path arrival time (ps)           7821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1072002  RISE       1
\UART_TOESP:BUART:tx_state_1\/main_4               macrocell83     7631   7821  1072002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TOESP:BUART:txn\/main_5
Capture Clock  : \UART_TOESP:BUART:txn\/clock_0
Path slack     : 1072004p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1072002  RISE       1
\UART_TOESP:BUART:txn\/main_5                      macrocell82     7629   7819  1072004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell82         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1072377p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                        macrocell40   1250   1250  1069780  RISE       1
\UART_1:BUART:rx_state_0\/main_7  macrocell33   6196   7446  1072377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_load_fifo\/q
Path End       : \UART_TOESP:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_TOESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072885p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7318
-------------------------------------   ---- 
End-of-path arrival time (ps)           7318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_load_fifo\/q            macrocell89      1250   1250  1070819  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   6068   7318  1072885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1072929p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                         macrocell40   1250   1250  1069780  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell41   5645   6895  1072929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_1\/q
Path End       : \UART_TOESP:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TOESP:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073034p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4289
-------------------------------------   ---- 
End-of-path arrival time (ps)           4289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_1\/q                macrocell83     1250   1250  1062445  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   3039   4289  1073034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1073133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6691
-------------------------------------   ---- 
End-of-path arrival time (ps)           6691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell30   1250   1250  1066277  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell30   5441   6691  1073133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1073133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6691
-------------------------------------   ---- 
End-of-path arrival time (ps)           6691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell30   1250   1250  1066277  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell31   5441   6691  1073133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073177p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell32     1250   1250  1064268  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2896   4146  1073177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1073187p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell29   1250   1250  1066333  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell30   5387   6637  1073187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1073187p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell29   1250   1250  1066333  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell31   5387   6637  1073187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_TOESP:BUART:txn\/main_3
Capture Clock  : \UART_TOESP:BUART:txn\/clock_0
Path slack     : 1073199p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  1073199  RISE       1
\UART_TOESP:BUART:txn\/main_3                macrocell82     2254   6624  1073199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell82         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1073236p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6587
-------------------------------------   ---- 
End-of-path arrival time (ps)           6587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q  macrocell87   1250   1250  1066260  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_0  macrocell89   5337   6587  1073236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1073245p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6578
-------------------------------------   ---- 
End-of-path arrival time (ps)           6578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell27   1250   1250  1073245  RISE       1
\UART_1:BUART:txn\/main_0  macrocell27   5328   6578  1073245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TOESP:BUART:rx_state_3\/main_5
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1073439p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073439  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_5         macrocell90   4445   6385  1073439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TOESP:BUART:rx_state_2\/main_6
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1073439p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073439  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_6         macrocell91   4445   6385  1073439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TOESP:BUART:rx_state_3\/main_6
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1073439p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073439  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_6         macrocell90   4444   6384  1073439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TOESP:BUART:rx_state_2\/main_7
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1073439p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073439  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_7         macrocell91   4444   6384  1073439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TOESP:BUART:rx_state_3\/main_7
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1073444p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6380
-------------------------------------   ---- 
End-of-path arrival time (ps)           6380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073444  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_7         macrocell90   4440   6380  1073444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TOESP:BUART:rx_state_2\/main_8
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1073444p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6380
-------------------------------------   ---- 
End-of-path arrival time (ps)           6380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073444  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_8         macrocell91   4440   6380  1073444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073457p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell37     1250   1250  1073457  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2616   3866  1073457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_0\/q
Path End       : \UART_TOESP:BUART:tx_state_0\/main_1
Capture Clock  : \UART_TOESP:BUART:tx_state_0\/clock_0
Path slack     : 1073519p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_0\/q       macrocell84   1250   1250  1061339  RISE       1
\UART_TOESP:BUART:tx_state_0\/main_1  macrocell84   5055   6305  1073519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_0\/q
Path End       : \UART_TOESP:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_TOESP:BUART:tx_bitclk\/clock_0
Path slack     : 1073519p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_0\/q      macrocell84   1250   1250  1061339  RISE       1
\UART_TOESP:BUART:tx_bitclk\/main_1  macrocell86   5055   6305  1073519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:rx_state_0\/main_2
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1073598p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q       macrocell88   1250   1250  1066069  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_2  macrocell88   4975   6225  1073598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:rx_status_3\/main_2
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 1073598p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q        macrocell88   1250   1250  1066069  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_2  macrocell97   4975   6225  1073598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TOESP:BUART:tx_state_0\/main_3
Capture Clock  : \UART_TOESP:BUART:tx_state_0\/clock_0
Path slack     : 1073685p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6138
-------------------------------------   ---- 
End-of-path arrival time (ps)           6138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1066622  RISE       1
\UART_TOESP:BUART:tx_state_0\/main_3                  macrocell84     2558   6138  1073685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1073732p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6091
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell31   1250   1250  1073732  RISE       1
\UART_1:BUART:txn\/main_6   macrocell27   4841   6091  1073732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1073732p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6091
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell31   1250   1250  1073732  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell28   4841   6091  1073732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:rx_state_0\/main_1
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1073789p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q  macrocell87   1250   1250  1066260  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_1    macrocell88   4784   6034  1073789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:rx_status_3\/main_1
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 1073789p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q  macrocell87   1250   1250  1066260  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_1   macrocell97   4784   6034  1073789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_TOESP:BUART:rx_state_3\/main_2
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1073895p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_bitclk_enable\/q  macrocell92   1250   1250  1070474  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_2   macrocell90   4678   5928  1073895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_TOESP:BUART:rx_state_2\/main_3
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1073895p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_bitclk_enable\/q  macrocell92   1250   1250  1070474  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_3   macrocell91   4678   5928  1073895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1073908p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                        macrocell39   1250   1250  1069806  RISE       1
\UART_1:BUART:rx_state_0\/main_6  macrocell33   4665   5915  1073908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1073920p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                         macrocell39   1250   1250  1069806  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell41   4654   5904  1073920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1074051p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell30   1250   1250  1066277  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell29   4522   5772  1074051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1074096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell29   1250   1250  1066333  RISE       1
\UART_1:BUART:txn\/main_2    macrocell27   4477   5727  1074096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1074096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell29   1250   1250  1066333  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell28   4477   5727  1074096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1074141p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067155  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell30     5493   5683  1074141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1074141p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067155  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell31     5493   5683  1074141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1074148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell33   1250   1250  1066695  RISE       1
\UART_1:BUART:rx_state_0\/main_2  macrocell33   4425   5675  1074148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1074148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell33   1250   1250  1066695  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell34   4425   5675  1074148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1074148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell33   1250   1250  1066695  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell35   4425   5675  1074148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_0\/q
Path End       : \UART_TOESP:BUART:tx_state_1\/main_1
Capture Clock  : \UART_TOESP:BUART:tx_state_1\/clock_0
Path slack     : 1074183p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_0\/q       macrocell84   1250   1250  1061339  RISE       1
\UART_TOESP:BUART:tx_state_1\/main_1  macrocell83   4390   5640  1074183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_2\/q
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1074238p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_2\/q         macrocell91   1250   1250  1066720  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_4  macrocell89   4336   5586  1074238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_2\/q
Path End       : \UART_TOESP:BUART:rx_state_0\/main_5
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1074249p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_2\/q       macrocell91   1250   1250  1066720  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_5  macrocell88   4325   5575  1074249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_2\/q
Path End       : \UART_TOESP:BUART:rx_status_3\/main_5
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 1074249p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_2\/q        macrocell91   1250   1250  1066720  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_5  macrocell97   4325   5575  1074249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1074289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell31   1250   1250  1073732  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell29   4284   5534  1074289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_3\/q
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1074421p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_3\/q         macrocell90   1250   1250  1066905  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_3  macrocell89   4153   5403  1074421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_bitclk\/q
Path End       : \UART_TOESP:BUART:txn\/main_6
Capture Clock  : \UART_TOESP:BUART:txn\/clock_0
Path slack     : 1074426p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_bitclk\/q  macrocell86   1250   1250  1071014  RISE       1
\UART_TOESP:BUART:txn\/main_6   macrocell82   4147   5397  1074426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell82         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_3\/q
Path End       : \UART_TOESP:BUART:rx_state_0\/main_4
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1074433p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5390
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_3\/q       macrocell90   1250   1250  1066905  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_4  macrocell88   4140   5390  1074433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_3\/q
Path End       : \UART_TOESP:BUART:rx_status_3\/main_4
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 1074433p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5390
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_3\/q        macrocell90   1250   1250  1066905  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_4  macrocell97   4140   5390  1074433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_bitclk\/q
Path End       : \UART_TOESP:BUART:tx_state_1\/main_5
Capture Clock  : \UART_TOESP:BUART:tx_state_1\/clock_0
Path slack     : 1074436p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_bitclk\/q        macrocell86   1250   1250  1071014  RISE       1
\UART_TOESP:BUART:tx_state_1\/main_5  macrocell83   4138   5388  1074436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:pollcount_0\/q
Path End       : \UART_TOESP:BUART:pollcount_1\/main_4
Capture Clock  : \UART_TOESP:BUART:pollcount_1\/clock_0
Path slack     : 1074508p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:pollcount_0\/q       macrocell95   1250   1250  1067235  RISE       1
\UART_TOESP:BUART:pollcount_1\/main_4  macrocell94   4065   5315  1074508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_2\/q
Path End       : \UART_TOESP:BUART:tx_state_2\/main_3
Capture Clock  : \UART_TOESP:BUART:tx_state_2\/clock_0
Path slack     : 1074532p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_2\/q       macrocell85   1250   1250  1057119  RISE       1
\UART_TOESP:BUART:tx_state_2\/main_3  macrocell85   4041   5291  1074532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1074573p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell28   1250   1250  1067323  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell30   4000   5250  1074573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1074573p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell28   1250   1250  1067323  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell31   4000   5250  1074573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:rx_state_3\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1074691p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q  macrocell87   1250   1250  1066260  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_0    macrocell90   3883   5133  1074691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:rx_state_2\/main_1
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1074691p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q  macrocell87   1250   1250  1066260  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_1    macrocell91   3883   5133  1074691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074691p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q        macrocell87   1250   1250  1066260  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/main_0  macrocell93   3883   5133  1074691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/clock_0              macrocell93         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TOESP:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_TOESP:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074813p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074813  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/main_1   macrocell92   3071   5011  1074813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell92         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TOESP:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074815p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074815  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/main_0   macrocell92   3069   5009  1074815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell92         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TOESP:BUART:pollcount_0\/main_1
Capture Clock  : \UART_TOESP:BUART:pollcount_0\/clock_0
Path slack     : 1074818p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074815  RISE       1
\UART_TOESP:BUART:pollcount_0\/main_1        macrocell95   3065   5005  1074818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TOESP:BUART:pollcount_0\/main_2
Capture Clock  : \UART_TOESP:BUART:pollcount_0\/clock_0
Path slack     : 1074821p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074813  RISE       1
\UART_TOESP:BUART:pollcount_0\/main_2        macrocell95   3062   5002  1074821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1074938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell33   1250   1250  1066695  RISE       1
\UART_1:BUART:rx_state_2\/main_2  macrocell36   3635   4885  1074938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell33   1250   1250  1066695  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell38   3635   4885  1074938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1074938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell33   1250   1250  1066695  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell41   3635   4885  1074938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1074951p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell42   1250   1250  1074951  RISE       1
\UART_1:BUART:rx_state_2\/main_6  macrocell36   3622   4872  1074951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TOESP:BUART:pollcount_1\/main_2
Capture Clock  : \UART_TOESP:BUART:pollcount_1\/clock_0
Path slack     : 1074978p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074813  RISE       1
\UART_TOESP:BUART:pollcount_1\/main_2        macrocell94   2906   4846  1074978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_TOESP:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_TOESP:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074984p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074984  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/main_2   macrocell92   2900   4840  1074984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell92         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TOESP:BUART:pollcount_1\/main_1
Capture Clock  : \UART_TOESP:BUART:pollcount_1\/clock_0
Path slack     : 1074986p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074815  RISE       1
\UART_TOESP:BUART:pollcount_1\/main_1        macrocell94   2897   4837  1074986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1074998p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell30   1250   1250  1066277  RISE       1
\UART_1:BUART:txn\/main_4    macrocell27   3575   4825  1074998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1074998p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell30   1250   1250  1066277  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell28   3575   4825  1074998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075026p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  1073457  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell33   3548   4798  1075026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075026p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell37   1250   1250  1073457  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell34   3548   4798  1075026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1075026p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  1073457  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell35   3548   4798  1075026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075028  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell37   2856   4796  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075028  RISE       1
MODIN1_1/main_1                          macrocell39   2856   4796  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075028  RISE       1
MODIN1_0/main_1                          macrocell40   2856   4796  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075028  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell37   2855   4795  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075028  RISE       1
MODIN1_1/main_2                          macrocell39   2855   4795  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075028  RISE       1
MODIN1_0/main_2                          macrocell40   2855   4795  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075032p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075032  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell37   2851   4791  1075032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075035p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  1073457  RISE       1
\UART_1:BUART:rx_state_2\/main_3   macrocell36   3538   4788  1075035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1075035p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  1073457  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell41   3538   4788  1075035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073439  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_6       macrocell89   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1075064p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073444  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_7       macrocell89   2819   4759  1075064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TOESP:BUART:rx_state_0\/main_7
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1075064p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073439  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_7         macrocell88   2819   4759  1075064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1075067p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell29   1250   1250  1066333  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell29   3507   4757  1075067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1075070p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073439  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_5       macrocell89   2813   4753  1075070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TOESP:BUART:rx_state_0\/main_8
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1075071p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073444  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_8         macrocell88   2812   4752  1075071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TOESP:BUART:rx_state_0\/main_6
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1075072p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073439  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_6         macrocell88   2811   4751  1075072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_bitclk\/q
Path End       : \UART_TOESP:BUART:tx_state_0\/main_5
Capture Clock  : \UART_TOESP:BUART:tx_state_0\/clock_0
Path slack     : 1075102p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_bitclk\/q        macrocell86   1250   1250  1071014  RISE       1
\UART_TOESP:BUART:tx_state_0\/main_5  macrocell84   3472   4722  1075102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075157  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell33   2726   4666  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075157  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell34   2726   4666  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075157  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell35   2726   4666  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075158  RISE       1
\UART_1:BUART:rx_state_0\/main_9         macrocell33   2725   4665  1075158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075158  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell34   2725   4665  1075158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1075158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075158  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell35   2725   4665  1075158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell34     1250   1250  1065711  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3774   5024  1075179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075191p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075158  RISE       1
\UART_1:BUART:rx_state_2\/main_8         macrocell36   2692   4632  1075191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075194p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075157  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell36   2689   4629  1075194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_0\/q
Path End       : \UART_TOESP:BUART:txn\/main_2
Capture Clock  : \UART_TOESP:BUART:txn\/clock_0
Path slack     : 1075236p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_0\/q  macrocell84   1250   1250  1061339  RISE       1
\UART_TOESP:BUART:txn\/main_2    macrocell82   3338   4588  1075236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell82         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_1\/q
Path End       : \UART_TOESP:BUART:tx_state_0\/main_0
Capture Clock  : \UART_TOESP:BUART:tx_state_0\/clock_0
Path slack     : 1075288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_1\/q       macrocell83   1250   1250  1062445  RISE       1
\UART_TOESP:BUART:tx_state_0\/main_0  macrocell84   3286   4536  1075288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_1\/q
Path End       : \UART_TOESP:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_TOESP:BUART:tx_bitclk\/clock_0
Path slack     : 1075288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_1\/q      macrocell83   1250   1250  1062445  RISE       1
\UART_TOESP:BUART:tx_bitclk\/main_0  macrocell86   3286   4536  1075288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_1\/q
Path End       : \UART_TOESP:BUART:tx_state_1\/main_0
Capture Clock  : \UART_TOESP:BUART:tx_state_1\/clock_0
Path slack     : 1075289p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_1\/q       macrocell83   1250   1250  1062445  RISE       1
\UART_TOESP:BUART:tx_state_1\/main_0  macrocell83   3285   4535  1075289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_1\/q
Path End       : \UART_TOESP:BUART:txn\/main_1
Capture Clock  : \UART_TOESP:BUART:txn\/clock_0
Path slack     : 1075290p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_1\/q  macrocell83   1250   1250  1062445  RISE       1
\UART_TOESP:BUART:txn\/main_1    macrocell82   3283   4533  1075290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell82         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075322  RISE       1
\UART_1:BUART:rx_state_0\/main_10        macrocell33   2562   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075322  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell34   2562   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075322  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell35   2562   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075329p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075322  RISE       1
\UART_1:BUART:rx_state_2\/main_9         macrocell36   2554   4494  1075329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:pollcount_1\/q
Path End       : \UART_TOESP:BUART:rx_state_0\/main_9
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1075371p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:pollcount_1\/q      macrocell94   1250   1250  1069001  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_9  macrocell88   3203   4453  1075371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:pollcount_1\/q
Path End       : \UART_TOESP:BUART:rx_status_3\/main_6
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 1075371p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:pollcount_1\/q       macrocell94   1250   1250  1069001  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_6  macrocell97   3203   4453  1075371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell40   1250   1250  1069780  RISE       1
MODIN1_1/main_4  macrocell39   3194   4444  1075379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell40   1250   1250  1069780  RISE       1
MODIN1_0/main_3  macrocell40   3194   4444  1075379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075406p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell39   1250   1250  1069806  RISE       1
MODIN1_1/main_3  macrocell39   3167   4417  1075406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:pollcount_0\/q
Path End       : \UART_TOESP:BUART:rx_state_0\/main_10
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1075423p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:pollcount_0\/q       macrocell95   1250   1250  1067235  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_10  macrocell88   3151   4401  1075423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:pollcount_0\/q
Path End       : \UART_TOESP:BUART:rx_status_3\/main_7
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 1075423p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:pollcount_0\/q       macrocell95   1250   1250  1067235  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_7  macrocell97   3151   4401  1075423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075499p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell28   1250   1250  1067323  RISE       1
\UART_1:BUART:txn\/main_1    macrocell27   3075   4325  1075499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1075499p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell28   1250   1250  1067323  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell28   3075   4325  1075499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1075499p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell28   1250   1250  1067323  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell29   3075   4325  1075499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_TOESP:BUART:rx_state_0\/main_3
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1075558p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_bitclk_enable\/q  macrocell92   1250   1250  1070474  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_3   macrocell88   3015   4265  1075558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_TOESP:BUART:rx_status_3\/main_3
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 1075558p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_bitclk_enable\/q  macrocell92   1250   1250  1070474  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_3  macrocell97   3015   4265  1075558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TOESP:BUART:tx_state_2\/main_2
Capture Clock  : \UART_TOESP:BUART:tx_state_2\/clock_0
Path slack     : 1075573p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1058341  RISE       1
\UART_TOESP:BUART:tx_state_2\/main_2               macrocell85     4061   4251  1075573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1075579p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_bitclk_enable\/q   macrocell92   1250   1250  1070474  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_2  macrocell89   2995   4245  1075579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_last\/q
Path End       : \UART_TOESP:BUART:rx_state_2\/main_9
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1075654p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_last\/clock_0                         macrocell98         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_last\/q          macrocell98   1250   1250  1075654  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_9  macrocell91   2920   4170  1075654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075888p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell36   1250   1250  1068438  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell36   2685   3935  1075888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075888p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell36   1250   1250  1068438  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell38   2685   3935  1075888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1075888p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell36   1250   1250  1068438  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell41   2685   3935  1075888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075891p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell36   1250   1250  1068438  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell33   2683   3933  1075891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075891p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell36   1250   1250  1068438  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell34   2683   3933  1075891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1075891p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell36   1250   1250  1068438  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell35   2683   3933  1075891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1075944p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell31   1250   1250  1073732  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell30   2630   3880  1075944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_2\/q
Path End       : \UART_TOESP:BUART:rx_state_3\/main_4
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1075949p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_2\/q       macrocell91   1250   1250  1066720  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_4  macrocell90   2625   3875  1075949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_2\/q
Path End       : \UART_TOESP:BUART:rx_state_2\/main_5
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1075949p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_2\/q       macrocell91   1250   1250  1066720  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_5  macrocell91   2625   3875  1075949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_2\/q
Path End       : \UART_TOESP:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_TOESP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075949p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_2\/q               macrocell91   1250   1250  1066720  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/main_3  macrocell93   2625   3875  1075949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/clock_0              macrocell93         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1076025p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067155  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell29     3609   3799  1076025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1076040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell35   1250   1250  1068589  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell36   2534   3784  1076040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell35   1250   1250  1068589  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell38   2534   3784  1076040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1076040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell35   1250   1250  1068589  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell41   2534   3784  1076040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1076042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell35   1250   1250  1068589  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell33   2531   3781  1076042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1076042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell35   1250   1250  1068589  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell34   2531   3781  1076042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1076042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell35   1250   1250  1068589  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell35   2531   3781  1076042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1076046p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067155  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell28     3587   3777  1076046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 1076117p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell41    1250   1250  1076117  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   5467   6717  1076117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TOESP:BUART:tx_state_2\/main_4
Capture Clock  : \UART_TOESP:BUART:tx_state_2\/clock_0
Path slack     : 1076216p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3607
-------------------------------------   ---- 
End-of-path arrival time (ps)           3607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1072002  RISE       1
\UART_TOESP:BUART:tx_state_2\/main_4               macrocell85     3417   3607  1076216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1076231p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3592
-------------------------------------   ---- 
End-of-path arrival time (ps)           3592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076231  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell30     3402   3592  1076231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_3\/q
Path End       : \UART_TOESP:BUART:rx_state_3\/main_3
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_3\/q       macrocell90   1250   1250  1066905  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_3  macrocell90   2309   3559  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_3\/q
Path End       : \UART_TOESP:BUART:rx_state_2\/main_4
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_3\/q       macrocell90   1250   1250  1066905  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_4  macrocell91   2309   3559  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_3\/q
Path End       : \UART_TOESP:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_TOESP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_3\/q               macrocell90   1250   1250  1066905  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/main_2  macrocell93   2309   3559  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/clock_0              macrocell93         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:pollcount_1\/q
Path End       : \UART_TOESP:BUART:pollcount_1\/main_3
Capture Clock  : \UART_TOESP:BUART:pollcount_1\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:pollcount_1\/q       macrocell94   1250   1250  1069001  RISE       1
\UART_TOESP:BUART:pollcount_1\/main_3  macrocell94   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:txn\/q
Path End       : \UART_TOESP:BUART:txn\/main_0
Capture Clock  : \UART_TOESP:BUART:txn\/clock_0
Path slack     : 1076338p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell82         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:txn\/q       macrocell82   1250   1250  1076338  RISE       1
\UART_TOESP:BUART:txn\/main_0  macrocell82   2235   3485  1076338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell82         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:pollcount_0\/q
Path End       : \UART_TOESP:BUART:pollcount_0\/main_3
Capture Clock  : \UART_TOESP:BUART:pollcount_0\/clock_0
Path slack     : 1076340p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:pollcount_0\/q       macrocell95   1250   1250  1067235  RISE       1
\UART_TOESP:BUART:pollcount_0\/main_3  macrocell95   2234   3484  1076340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1077023p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2801
-------------------------------------   ---- 
End-of-path arrival time (ps)           2801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076231  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell27     2611   2801  1077023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1077023p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2801
-------------------------------------   ---- 
End-of-path arrival time (ps)           2801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076231  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell28     2611   2801  1077023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_status_3\/q
Path End       : \UART_TOESP:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_TOESP:BUART:sRX:RxSts\/clock
Path slack     : 1078652p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_status_3\/q       macrocell97    1250   1250  1078652  RISE       1
\UART_TOESP:BUART:sRX:RxSts\/status_3  statusicell6   2932   4182  1078652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxSts\/clock                         statusicell6        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9983526p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Echo:R#1 vs. Clock_Echo:R#2)   10000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12244
-------------------------------------   ----- 
End-of-path arrival time (ps)           12244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3614   7114  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  12244  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  12244  9983526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Echo:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9983892p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Echo:R#1 vs. Clock_Echo:R#2)   10000000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15608
-------------------------------------   ----- 
End-of-path arrival time (ps)           15608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  9983526  RISE       1
\Timer_Echo:TimerUDB:status_tc\/main_1         macrocell10     5075   8575  9983892  RISE       1
\Timer_Echo:TimerUDB:status_tc\/q              macrocell10     3350  11925  9983892  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/status_0   statusicell3    3683  15608  9983892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9986278p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Echo:R#1 vs. Clock_Echo:R#2)   10000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   4162   7662  9986278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9986826p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Echo:R#1 vs. Clock_Echo:R#2)   10000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7114
-------------------------------------   ---- 
End-of-path arrival time (ps)           7114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  9983526  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3614   7114  9986826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_240/main_0
Capture Clock  : Net_240/clock_0
Path slack     : 9999988423p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/q  macrocell52   1250   1250  9999988423  RISE       1
Net_240/main_0                         macrocell46   6817   8067  9999988423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_239/main_0
Capture Clock  : Net_239/clock_0
Path slack     : 9999988423p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/q  macrocell52   1250   1250  9999988423  RISE       1
Net_239/main_0                         macrocell49   6817   8067  9999988423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell49         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999988423p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/q       macrocell52   1250   1250  9999988423  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/main_0  macrocell53   6817   8067  9999988423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell53         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_234/main_0
Capture Clock  : Net_234/clock_0
Path slack     : 9999992034p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell55   1250   1250  9999992034  RISE       1
Net_234/main_0                         macrocell54   3206   4456  9999992034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_234/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_232/main_0
Capture Clock  : Net_232/clock_0
Path slack     : 9999992034p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell55   1250   1250  9999992034  RISE       1
Net_232/main_0                         macrocell57   3206   4456  9999992034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_232/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_234/main_1
Capture Clock  : Net_234/clock_0
Path slack     : 9999992347p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell56   1250   1250  9999992347  RISE       1
Net_234/main_1                         macrocell54   2893   4143  9999992347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_234/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_232/main_1
Capture Clock  : Net_232/clock_0
Path slack     : 9999992347p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell56   1250   1250  9999992347  RISE       1
Net_232/main_1                         macrocell57   2893   4143  9999992347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_232/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_4:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_251/main_0
Capture Clock  : Net_251/clock_0
Path slack     : 9999992365p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_4:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_4:DEBOUNCER[0]:d_sync_0\/q  macrocell44   1250   1250  9999992365  RISE       1
Net_251/main_0                         macrocell43   2875   4125  9999992365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_4:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_4:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_4:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992365p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_4:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_4:DEBOUNCER[0]:d_sync_0\/q       macrocell44   1250   1250  9999992365  RISE       1
\Debouncer_4:DEBOUNCER[0]:d_sync_1\/main_0  macrocell45   2875   4125  9999992365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_4:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell45         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_3:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_244/main_1
Capture Clock  : Net_244/clock_0
Path slack     : 9999992932p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/q  macrocell51   1250   1250  9999992932  RISE       1
Net_244/main_1                         macrocell47   2308   3558  9999992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_244/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_3:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_245/main_1
Capture Clock  : Net_245/clock_0
Path slack     : 9999992932p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/q  macrocell51   1250   1250  9999992932  RISE       1
Net_245/main_1                         macrocell48   2308   3558  9999992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_245/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992935p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell55   1250   1250  9999992034  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell56   2305   3555  9999992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell56         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_3:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_244/main_0
Capture Clock  : Net_244/clock_0
Path slack     : 9999992951p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/q  macrocell50   1250   1250  9999992951  RISE       1
Net_244/main_0                         macrocell47   2289   3539  9999992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_244/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_3:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_245/main_0
Capture Clock  : Net_245/clock_0
Path slack     : 9999992951p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/q  macrocell50   1250   1250  9999992951  RISE       1
Net_245/main_0                         macrocell48   2289   3539  9999992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_245/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_3:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_3:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_3:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992951p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/q       macrocell50   1250   1250  9999992951  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/main_0  macrocell51   2289   3539  9999992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell51         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_4:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_251/main_1
Capture Clock  : Net_251/clock_0
Path slack     : 9999993005p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_4:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_4:DEBOUNCER[0]:d_sync_1\/q  macrocell45   1250   1250  9999993005  RISE       1
Net_251/main_1                         macrocell43   2235   3485  9999993005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_240/main_1
Capture Clock  : Net_240/clock_0
Path slack     : 9999993008p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/q  macrocell53   1250   1250  9999993008  RISE       1
Net_240/main_1                         macrocell46   2232   3482  9999993008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_239/main_1
Capture Clock  : Net_239/clock_0
Path slack     : 9999993008p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/q  macrocell53   1250   1250  9999993008  RISE       1
Net_239/main_1                         macrocell49   2232   3482  9999993008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell49         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

