// fh_compress_hwtcl_top.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module fh_compress_hwtcl_top (
		input  wire         tx_clk,                       //         tx_clk.clk
		input  wire         rx_clk,                       //         rx_clk.clk
		input  wire         csr_clk,                      //        csr_clk.clk
		input  wire         tx_rst_n,                     //       tx_rst_n.reset
		input  wire         rx_rst_n,                     //       rx_rst_n.reset
		input  wire         csr_rst_n,                    //      csr_rst_n.reset
		input  wire [15:0]  csr_address,                  //   avalon_slave.address
		input  wire         csr_write,                    //               .write
		input  wire [31:0]  csr_writedata,                //               .writedata
		output wire [31:0]  csr_readdata,                 //               .readdata
		input  wire         csr_read,                     //               .read
		output wire         csr_readdatavalid,            //               .readdatavalid
		output wire         csr_waitrequest,              //               .waitrequest
		output wire         irq,                          //    conduit_end.irq
		input  wire [127:0] tx_metadata_i,                //               .tx_metadata_i
		input  wire [7:0]   tx_udcomphdr_i,               //               .tx_udcomphdr_i
		input  wire [3:0]   comp_fs_offset,               //               .comp_fs_offset
		output wire [127:0] rx_metadata_o,                //               .rx_metadata_o
		output wire [7:0]   rx_udcomphdr_o,               //               .rx_udcomphdr_o
		output wire         rx_metadata_valid_o,          //               .rx_metadata_valid_o
		output wire [127:0] tx_metadata_o,                //               .tx_metadata_o
		output wire [7:0]   tx_udcomphdr_o,               //               .tx_udcomphdr_o
		input  wire [127:0] rx_metadata_i,                //               .rx_metadata_i
		input  wire [7:0]   rx_udcomphdr_i,               //               .rx_udcomphdr_i
		input  wire         rx_metadata_valid_i,          //               .rx_metadata_valid_i
		input  wire [3:0]   decomp_fs_offset,             //               .decomp_fs_offset
		input  wire         tx_avst_sink_valid,           //   tx_avst_sink.valid
		input  wire [127:0] tx_avst_sink_data,            //               .data
		input  wire         tx_avst_sink_startofpacket,   //               .startofpacket
		input  wire         tx_avst_sink_endofpacket,     //               .endofpacket
		output wire         tx_avst_sink_ready,           //               .ready
		output wire         rx_avst_source_valid,         // rx_avst_source.valid
		output wire [127:0] rx_avst_source_data,          //               .data
		output wire         rx_avst_source_startofpacket, //               .startofpacket
		output wire         rx_avst_source_endofpacket,   //               .endofpacket
		output wire         rx_avst_source_error,         //               .error
		output wire         tx_avst_source_valid,         // tx_avst_source.valid
		output wire [63:0]  tx_avst_source_data,          //               .data
		output wire         tx_avst_source_startofpacket, //               .startofpacket
		output wire         tx_avst_source_endofpacket,   //               .endofpacket
		input  wire         tx_avst_source_ready,         //               .ready
		output wire [2:0]   tx_avst_source_empty,         //               .empty
		input  wire         rx_avst_sink_valid,           //   rx_avst_sink.valid
		input  wire [63:0]  rx_avst_sink_data,            //               .data
		input  wire         rx_avst_sink_startofpacket,   //               .startofpacket
		input  wire         rx_avst_sink_endofpacket,     //               .endofpacket
		input  wire         rx_avst_sink_error            //               .error
	);

	fh_comp_top #(
		.DIRECTION      ("TX_RX"),
		.EN_BFP         (1),
		.EN_MULAW       (0),
		.METADATA_WIDTH (128),
		.ORAN_COMPLIANT (1),
		.EN_EXTIQWIDTH  (0)
	) fh_compress_hwtcl_top (
		.tx_clk                       (tx_clk),                       //   input,    width = 1,         tx_clk.clk
		.rx_clk                       (rx_clk),                       //   input,    width = 1,         rx_clk.clk
		.csr_clk                      (csr_clk),                      //   input,    width = 1,        csr_clk.clk
		.tx_rst_n                     (tx_rst_n),                     //   input,    width = 1,       tx_rst_n.reset
		.rx_rst_n                     (rx_rst_n),                     //   input,    width = 1,       rx_rst_n.reset
		.csr_rst_n                    (csr_rst_n),                    //   input,    width = 1,      csr_rst_n.reset
		.csr_address                  (csr_address),                  //   input,   width = 16,   avalon_slave.address
		.csr_write                    (csr_write),                    //   input,    width = 1,               .write
		.csr_writedata                (csr_writedata),                //   input,   width = 32,               .writedata
		.csr_readdata                 (csr_readdata),                 //  output,   width = 32,               .readdata
		.csr_read                     (csr_read),                     //   input,    width = 1,               .read
		.csr_readdatavalid            (csr_readdatavalid),            //  output,    width = 1,               .readdatavalid
		.csr_waitrequest              (csr_waitrequest),              //  output,    width = 1,               .waitrequest
		.irq                          (irq),                          //  output,    width = 1,    conduit_end.irq
		.tx_metadata_i                (tx_metadata_i),                //   input,  width = 128,               .tx_metadata_i
		.tx_udcomphdr_i               (tx_udcomphdr_i),               //   input,    width = 8,               .tx_udcomphdr_i
		.comp_fs_offset               (comp_fs_offset),               //   input,    width = 4,               .comp_fs_offset
		.rx_metadata_o                (rx_metadata_o),                //  output,  width = 128,               .rx_metadata_o
		.rx_udcomphdr_o               (rx_udcomphdr_o),               //  output,    width = 8,               .rx_udcomphdr_o
		.rx_metadata_valid_o          (rx_metadata_valid_o),          //  output,    width = 1,               .rx_metadata_valid_o
		.tx_metadata_o                (tx_metadata_o),                //  output,  width = 128,               .tx_metadata_o
		.tx_udcomphdr_o               (tx_udcomphdr_o),               //  output,    width = 8,               .tx_udcomphdr_o
		.rx_metadata_i                (rx_metadata_i),                //   input,  width = 128,               .rx_metadata_i
		.rx_udcomphdr_i               (rx_udcomphdr_i),               //   input,    width = 8,               .rx_udcomphdr_i
		.rx_metadata_valid_i          (rx_metadata_valid_i),          //   input,    width = 1,               .rx_metadata_valid_i
		.decomp_fs_offset             (decomp_fs_offset),             //   input,    width = 4,               .decomp_fs_offset
		.tx_avst_sink_valid           (tx_avst_sink_valid),           //   input,    width = 1,   tx_avst_sink.valid
		.tx_avst_sink_data            (tx_avst_sink_data),            //   input,  width = 128,               .data
		.tx_avst_sink_startofpacket   (tx_avst_sink_startofpacket),   //   input,    width = 1,               .startofpacket
		.tx_avst_sink_endofpacket     (tx_avst_sink_endofpacket),     //   input,    width = 1,               .endofpacket
		.tx_avst_sink_ready           (tx_avst_sink_ready),           //  output,    width = 1,               .ready
		.rx_avst_source_valid         (rx_avst_source_valid),         //  output,    width = 1, rx_avst_source.valid
		.rx_avst_source_data          (rx_avst_source_data),          //  output,  width = 128,               .data
		.rx_avst_source_startofpacket (rx_avst_source_startofpacket), //  output,    width = 1,               .startofpacket
		.rx_avst_source_endofpacket   (rx_avst_source_endofpacket),   //  output,    width = 1,               .endofpacket
		.rx_avst_source_error         (rx_avst_source_error),         //  output,    width = 1,               .error
		.tx_avst_source_valid         (tx_avst_source_valid),         //  output,    width = 1, tx_avst_source.valid
		.tx_avst_source_data          (tx_avst_source_data),          //  output,   width = 64,               .data
		.tx_avst_source_startofpacket (tx_avst_source_startofpacket), //  output,    width = 1,               .startofpacket
		.tx_avst_source_endofpacket   (tx_avst_source_endofpacket),   //  output,    width = 1,               .endofpacket
		.tx_avst_source_ready         (tx_avst_source_ready),         //   input,    width = 1,               .ready
		.tx_avst_source_empty         (tx_avst_source_empty),         //  output,    width = 3,               .empty
		.rx_avst_sink_valid           (rx_avst_sink_valid),           //   input,    width = 1,   rx_avst_sink.valid
		.rx_avst_sink_data            (rx_avst_sink_data),            //   input,   width = 64,               .data
		.rx_avst_sink_startofpacket   (rx_avst_sink_startofpacket),   //   input,    width = 1,               .startofpacket
		.rx_avst_sink_endofpacket     (rx_avst_sink_endofpacket),     //   input,    width = 1,               .endofpacket
		.rx_avst_sink_error           (rx_avst_sink_error)            //   input,    width = 1,               .error
	);

endmodule
