{"context": " More than 1 year has passed since last update.\u6b21\u306eVHDL\u30b3\u30fc\u30c9\u3092\u898b\u3066\uff0c\u767a\u751f\u3059\u308b\u30c8\u30e9\u30d6\u30eb\u306b\u3064\u3044\u3066\u8aac\u660e\u305b\u3088 [5\u70b9]...\u306a\u3093\u3061\u3083\u3063\u3066\nlibrary ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\n\nentity test is\n        port (\n                clk : in std_logic;\n                a : in std_logic;\n                q0, q1, q2 : out std_logic\n        );\nend test;\n\narchitecture RTL of test is\n        signal clk0, clk1 : std_logic;\n        signal b, c0, c1, c2 : std_logic := '0';\nbegin\n        clk0 <= clk;\n        clk1 <= transport clk;\n        q0 <= c0;\n        q1 <= c1;\n        q2 <= c2;\n\n        process(clk)\n        begin\n                if clk'event and clk = '1' then\n                        b <= a;\n                end if;\n        end process;\n\n        process(clk)\n        begin\n                if clk'event and clk = '1' then\n                        c0 <= b;\n                end if;\n        end process;\n\n        process(clk0)\n        begin\n                if clk0'event and clk0 = '1' then\n                        c1 <= b;\n                end if;\n        end process;\n\n        process(clk1)\n        begin\n                if clk1'event and clk1 = '1' then\n                        c2 <= b;\n                end if;\n        end process;\n\nend RTL;\n\n\u6b21\u306eVHDL\u30b3\u30fc\u30c9\u3092\u898b\u3066\uff0c\u767a\u751f\u3059\u308b\u30c8\u30e9\u30d6\u30eb\u306b\u3064\u3044\u3066\u8aac\u660e\u305b\u3088 [5\u70b9]...\u306a\u3093\u3061\u3083\u3063\u3066\n\n```\nlibrary ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\n\nentity test is\n        port (\n                clk : in std_logic;\n                a : in std_logic;\n                q0, q1, q2 : out std_logic\n        );\nend test;\n\narchitecture RTL of test is\n        signal clk0, clk1 : std_logic;\n        signal b, c0, c1, c2 : std_logic := '0';\nbegin\n        clk0 <= clk;\n        clk1 <= transport clk;\n        q0 <= c0;\n        q1 <= c1;\n        q2 <= c2;\n\n        process(clk)\n        begin\n                if clk'event and clk = '1' then\n                        b <= a;\n                end if;\n        end process;\n        \n        process(clk)\n        begin\n                if clk'event and clk = '1' then\n                        c0 <= b;\n                end if;\n        end process;\n\n        process(clk0)\n        begin\n                if clk0'event and clk0 = '1' then\n                        c1 <= b;\n                end if;\n        end process;\n\n        process(clk1)\n        begin\n                if clk1'event and clk1 = '1' then\n                        c2 <= b;\n                end if;\n        end process;\n\nend RTL;\n```\n\n", "tags": ["VHDL", "VerilogHDL"]}