[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[    0.000000] Initializing cgroup subsys cpu
[    0.000000] Initializing cgroup subsys cpuacct
[    0.000000] Linux version 3.10.14__isvp_swan_1.0__ (buildroot@buildroot) (buildroot-gcc-14.3.0) #1 PREEMPT Thu Aug 28 05:46:40 UTC 2025
[    0.000000] CPU0 RESET ERROR PC:801ADC80
[    0.000000] [<801adc80>] 0x801adc80
[    0.000000] CPU0 revision is: 00d00100 (Ingenic Xburst)
[    0.000000] FPU revision is: 00b70000
[    0.000000] cgu_get_rate, parent = 1392000000, rate = 0, m = 129, n = 255, reg val = 0x081000ff
[    0.000000] cgu_get_rate, parent = 1392000000, rate = 0, m = 129, n = 255, reg val = 0x081000ff
[    0.000000] CCLK:1392MHz L2CLK:696Mhz H0CLK:200MHz H2CLK:200Mhz PCLK:100Mhz
[    0.000000] Determined physical RAM map:
[    0.000000]  memory: 0046a000 @ 00010000 (usable)
[    0.000000]  memory: 00036000 @ 0047a000 (usable after init)
[    0.000000] User-defined physical RAM map:
[    0.000000]  memory: 06300000 @ 00000000 (usable)
[    0.000000] Zone ranges:
[    0.000000]   Normal   [mem 0x00000000-0x062fffff]
[    0.000000] Movable zone start for each node
[    0.000000] Early memory node ranges
[    0.000000]   node   0: [mem 0x00000000-0x062fffff]
[    0.000000] On node 0 totalpages: 25344
[    0.000000] free_area_init_node: node 0, pgdat 80472c40, node_mem_map 81000000
[    0.000000]   Normal zone: 198 pages used for memmap
[    0.000000]   Normal zone: 0 pages reserved
[    0.000000]   Normal zone: 25344 pages, LIFO batch:7
[    0.000000] Primary instruction cache 32kB, 8-way, VIPT, linesize 32 bytes.
[    0.000000] Primary data cache 32kB, 8-way, VIPT, no aliases, linesize 32 bytes
[    0.000000] pls check processor_id[0x00d00100],sc_jz not support!
[    0.000000] MIPS secondary cache 128kB, 8-way, linesize 32 bytes.
[    0.000000] pcpu-alloc: s0 r0 d32768 u32768 alloc=1*32768
[    0.000000] pcpu-alloc: [0] 0 
[    0.000000] Built 1 zonelists in Zone order, mobility grouping off.  Total pages: 25146
[    0.000000] Kernel command line: mem=99M@0x0 rmem=29M@0x6300000 console=ttyS1,115200n8 panic=10 root=/dev/mtdblock4 rootfstype=squashfs init=/init mtdparts=jz_sfc:256k(boot),32k(env),224k(config),1504k(kernel),6304k(rootfs),-(rootfs_data),15872k@0x80000(upgrade),16384k@0(all)
[    0.000000] PID hash table entries: 512 (order: -1, 2048 bytes)
[    0.000000] Dentry cache hash table entries: 16384 (order: 4, 65536 bytes)
[    0.000000] Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)
[    0.000000] Memory: 95008k/101376k available (3766k kernel code, 6368k reserved, 752k data, 216k init, 0k highmem)
[    0.000000] SLUB: HWalign=32, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
[    0.000000] Preemptible hierarchical RCU implementation.
[    0.000000] NR_IRQS:358
[    0.000000] clockevents_config_and_register success.
[    0.000012] Calibrating delay loop... 1391.00 BogoMIPS (lpj=6955008)
[    0.090038] pid_max: default: 32768 minimum: 301
[    0.090196] Mount-cache hash table entries: 512
[    0.090583] Initializing cgroup subsys debug
[    0.090600] Initializing cgroup subsys freezer
[    0.092104] devtmpfs: initialized
[    0.093568] regulator-dummy: no parameters
[    0.093830] NET: Registered protocol family 16
[    0.097228] set gpio strength: 32-2
[    0.097239] set gpio strength: 33-2
[    0.097245] set gpio strength: 34-2
[    0.097251] set gpio strength: 35-2
[    0.097256] set gpio strength: 36-2
[    0.097262] set gpio strength: 37-2
[    0.108130] bio: create slab <bio-0> at 0
[    0.113687] jz-dma jz-dma: JZ SoC DMA initialized
[    0.114830] usbcore: registered new interface driver usbfs
[    0.114992] usbcore: registered new interface driver hub
[    0.115195] usbcore: registered new device driver usb
[    0.115529]  (null): set:249  hold:250 dev=100000000 h=500 l=500
[    0.115858] media: Linux media interface: v0.10
[    0.116005] Linux video capture interface: v2.00
[    0.118024] cfg80211: Calling CRDA to update world regulatory domain
[    0.119106] Switching to clocksource jz_clocksource
[    0.121581] dwc2 otg probe start
[    0.121610] jz-dwc2 jz-dwc2: cgu clk gate get error
[    0.121632] DWC IN OTG MODE
[    0.122401] dwc2 dwc2: Keep PHY ON
[    0.122412] dwc2 dwc2: Using Buffer DMA mode
[    0.122422] dwc2 dwc2: Core Release: 3.00a
[    0.122462] dwc2 dwc2: DesignWare USB2.0 High-Speed Host Controller
[    0.122492] dwc2 dwc2: new USB bus registered, assigned bus number 1
[    0.123490] hub 1-0:1.0: USB hub found
[    0.123523] hub 1-0:1.0: 1 port detected
[    0.123627] dwc2 dwc2: DWC2 Host Initialized
[    0.123968] dwc2 dwc2: enter dwc2_gadget_plug_change:2588: plugin = 1 pullup_on = 0 suspend = 0
[    0.123985] dwc2 otg probe success
[    0.124238] NET: Registered protocol family 2
[    0.124586] TCP established hash table entries: 1024 (order: 1, 8192 bytes)
[    0.124616] TCP bind hash table entries: 1024 (order: 0, 4096 bytes)
[    0.124635] TCP: Hash tables configured (established 1024 bind 1024)
[    0.124681] TCP: reno registered
[    0.124692] UDP hash table entries: 256 (order: 0, 4096 bytes)
[    0.124710] UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)
[    0.124886] NET: Registered protocol family 1
[    0.125170] RPC: Registered named UNIX socket transport module.
[    0.125181] RPC: Registered udp transport module.
[    0.125186] RPC: Registered tcp transport module.
[    0.125191] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    0.125742] freq_udelay_jiffys[0].max_num = 10
[    0.125750] cpufreq 	udelay 	loops_per_jiffy	
[    0.125756] 12000	 59956	 59956	
[    0.125762] 24000	 119913	 119913	
[    0.125767] 60000	 299784	 299784	
[    0.125772] 120000	 599569	 599569	
[    0.125778] 200000	 999282	 999282	
[    0.125784] 300000	 1498924	 1498924	
[    0.125789] 600000	 2997848	 2997848	
[    0.125794] 792000	 3957159	 3957159	
[    0.125800] 1008000	 5036385	 5036385	
[    0.125806] 1200000	 5995696	 5995696	
[    0.136546] squashfs: version 4.0 (2009/01/31) Phillip Lougher
[    0.137745] jffs2: version 2.2. Â© 2001-2006 Red Hat, Inc.
[    0.138318] msgmni has been set to 185
[    0.139714] io scheduler noop registered
[    0.139748] io scheduler cfq registered (default)
[    0.146374] jz-uart.1: ttyS1 at MMIO 0x10031000 (irq = 58) is a uart1
[    0.224880] dwc2 dwc2: ID PIN CHANGED!
[    0.641778] console [ttyS1] enabled
[    0.646064] logger: created 256K log 'log_main'
[    0.652593] jz TCU driver register completed
[    0.657894] the id code = b4018, the flash name is XT25F128B
[    0.663815] JZ SFC Controller for SFC channel 0 driver register
[    0.669962] 8 cmdlinepart partitions found on MTD device jz_sfc
[    0.676067] Creating 8 MTD partitions on "jz_sfc":
[    0.681162] 0x000000000000-0x000000040000 : "boot"
[    0.687125] 0x000000040000-0x000000048000 : "env"
[    0.693071] 0x000000048000-0x000000080000 : "config"
[    0.699275] 0x000000080000-0x0000001f8000 : "kernel"
[    0.705438] 0x0000001f8000-0x000000820000 : "rootfs"
[    0.711755] 0x000000820000-0x000001000000 : "rootfs_data"
[    0.718333] 0x000000080000-0x000001000000 : "upgrade"
[    0.724686] 0x000000000000-0x000001000000 : "all"
[    0.730683] SPI NOR MTD LOAD OK
[    0.734261] usbcore: registered new interface driver asix
[    0.740119] usbcore: registered new interface driver cdc_ether
[    0.746341] usbcore: registered new interface driver cdc_ncm
[    0.752284] i2c /dev entries driver
[    0.756750] jz-wdt: watchdog initialized
[    0.761480] TCP: cubic registered
[    0.765896] NET: Registered protocol family 10
[    0.771283] NET: Registered protocol family 17
[    0.777060] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    0.787945] VFS: Mounted root (squashfs filesystem) readonly on device 31:4.
[    0.798313] devtmpfs: mounted
[    0.801778] Freeing unused kernel memory: 216K (8047a000 - 804b0000)
[    1.206448] jffs2: notice: (410) jffs2_build_xattr_subsystem: complete building xattr subsystem, 1 of xdatum (0 unchecked, 0 orphan) and 2 of xref (0 dead, 0 orphan) found.
[    2.107747] jffs2: notice: (422) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[    6.658913] jzmmc_v1.2 jzmmc_v1.2.0: vmmc regulator missing
[    6.661536] jzmmc_v1.2 jzmmc_v1.2.0: register success!
[    6.661595] jzmmc_v1.2 jzmmc_v1.2.1: vmmc regulator missing
[    6.664183] jzmmc_v1.2 jzmmc_v1.2.1: register success!
[    6.782341] exFAT: Version 1.2.9
[    6.823934] usbcore: registered new interface driver usbserial
[    6.843838] usbcore: registered new interface driver ch341
[    6.846247] usbserial: USB Serial support registered for ch341-uart
[    6.860970] usbcore: registered new interface driver cp210x
[    6.863382] usbserial: USB Serial support registered for cp210x
[    6.891264] request spk en gpio 63 ok!
[    6.891275] jz_codec_register: probe() successful!
[    6.891364] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.891374] cgu_enable,cgu_i2s_spk reg val = 0x21002a7b
[    6.891391] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.891398] cgu_enable,cgu_i2s_mic reg val = 0x21002a7b
[    7.299402] dma dma0chan24: Channel 24 have been requested.(phy id 7,type 0x06 desc a48c8000)
[    7.299690] dma dma0chan25: Channel 25 have been requested.(phy id 6,type 0x06 desc a48c7000)
[    7.300008] dma dma0chan26: Channel 26 have been requested.(phy id 5,type 0x04 desc a48c6000)
[    7.329816] @@@@ avpu driver ok(version H20220825a) @@@@@
[    7.366942] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    7.369371] Additional GPIO keys device registered with 1 buttons
[    7.379423] The version of PWM driver is H20210412a
[    7.390331] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    7.873267] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.991657] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    8.050061] mmc1: new SDIO card at address 0001
[    8.266084] RTW: module init start
[    8.266098] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    8.266104] RTW: build time: Aug 28 2025 05:46:40
[    8.266323] RTW: == SDIO Card Info ==
[    8.266332] RTW:   card: 84299c00
[    8.266338] RTW:   clock: 24000000 Hz
[    8.266344] RTW:   timing spec: legacy
[    8.266352] RTW:   sd3_bus_mode: FALSE
[    8.266357] RTW:   func num: 1
[    8.266363] RTW:   func1: 847bd300 (*)
[    8.266368] RTW: ================
[    8.298346] RTW: HW EFUSE
[    8.298359] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    8.298392] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    8.298424] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.298457] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.298490] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.298522] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.298555] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.298588] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.298620] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.298653] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.298686] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.298718] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    8.298751] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    8.298783] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    8.298816] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    8.298847] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    8.298879] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    8.298910] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    8.298942] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.298975] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.299008] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.299040] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.299073] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.299106] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.299167] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.299200] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.299233] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.299266] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.299298] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.299331] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.299364] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.299396] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.299438] RTW: hal_com_config_channel_plan chplan:0x20
[    8.383690] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.383705] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.383712] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.383719] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.383725] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.383732] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.383739] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.383745] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.383752] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.384996] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.405016] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.418269] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.433746] RTW: module init ret=0
[    9.061885] RTW: txpath=0x1, rxpath=0x1
[    9.061897] RTW: txpath_1ss:0x1, num:1
[    9.147726] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.833133] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   11.115932] RTW: start auth
[   11.120495] RTW: auth success, start assoc
[   11.125716] RTW: assoc success
[   11.125808] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   11.127296] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   11.127308] RTW: mac_id : 0
[   11.127314] RTW: wireless_mode : 0x0b
[   11.127319] RTW: mimo_type : 0
[   11.127324] RTW: static smps : N
[   11.127330] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   11.127336] RTW: rate_id : 3
[   11.127342] RTW: rssi : -1 (%), rssi_level : 0
[   11.127348] RTW: is_support_sgi : Y, is_vht_enable : N
[   11.127354] RTW: disable_ra : N, disable_pt : N
[   11.127360] RTW: is_noisy : N
[   11.127365] RTW: txrx_state : 0
[   11.127371] RTW: curr_tx_rate : CCK_1M (L)
[   11.127377] RTW: curr_tx_bw : 20MHz
[   11.127382] RTW: curr_retry_ratio : 0
[   11.127388] RTW: ra_mask : 0x00000000000fffff
[   11.127388] 
[   11.129935] RTW: recv eapol packet 1/4
[   11.131121] RTW: send eapol packet 2/4
[   11.136879] RTW: recv eapol packet 3/4
[   11.137241] RTW: send eapol packet 4/4
[   11.138425] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   11.138721] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   14.637144] codec_codec_ctl: set repaly channel...
[   14.637182] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   14.637189] codec_codec_ctl: set sample rate...
[   14.637275] codec_codec_ctl: set device...
[   14.869171] codec_set_device: set device: speaker...
[  253.264451] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  253.270792] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  253.270811] *** PROBE: ISP device allocated successfully: 81124000 ***
[  253.270826] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  253.270832] *** PROBE: ISP device mutex and spinlock initialized ***
[  253.270839] *** PROBE: Event callback structure initialized at 0x80552780 (offset 0xc from isp_dev) ***
[  253.270849] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  253.270857] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  253.270863] *** PROBE: Platform data: c06b5af0 ***
[  253.270868] *** PROBE: Platform data validation passed ***
[  253.270874] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  253.270880] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  253.270885] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  253.270891] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  253.270897] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  253.290980] All ISP subdev platform drivers registered successfully
[  253.293609] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  253.293623] *** Registering platform device 0 from platform data ***
[  253.298655] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  253.298671] *** tx_isp_subdev_init: pdev=c06b57d8, sd=85217c00, ops=c06b5df0 ***
[  253.298677] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[  253.298684] *** tx_isp_subdev_init: ops=c06b5df0, ops->core=c06b5e24 ***
[  253.298690] *** tx_isp_subdev_init: ops->core->init=c066b6b8 ***
[  253.298697] *** tx_isp_subdev_init: Set sd->dev=c06b57e8, sd->pdev=c06b57d8 ***
[  253.298704] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  253.298710] tx_isp_module_init: Module initialized for isp-w01
[  253.298716] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  253.298723] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[  253.298730] tx_isp_subdev_init: platform_get_resource returned c06b58c8 for device isp-w01
[  253.298738] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  253.298747] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  253.298753] *** tx_isp_subdev_init: Clock count stored: 1 ***
[  253.298761] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b57d8, sd=85217c00, ourISPdev=81124000 ***
[  253.298768] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=81124000 ***
[  253.298774] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  253.298779] *** DEBUG: About to check device name matches ***
[  253.298786] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  253.298793] *** LINKED CSI device: 85217c00, regs: b0022000 ***
[  253.298799] *** CSI PROBE: Set dev_priv to csi_dev 85217c00 AFTER subdev_init ***
[  253.298805] *** CSI PROBE: Set host_priv to csi_dev 85217c00 AFTER subdev_init ***
[  253.298812] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  253.298818] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  253.298837] *** Platform device 0 (isp-w01) registered successfully ***
[  253.298844] *** Registering platform device 1 from platform data ***
[  253.301141] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  253.301157] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  253.301163] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  253.301169] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  253.301176] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  253.301182] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  253.301188] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  253.301193] *** VIC will operate in FULL mode with complete buffer operations ***
[  253.301199] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  253.301207] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  253.301213] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  253.301219] *** VIC PROBE: Stored vic_dev pointer 8543e800 in subdev dev_priv ***
[  253.301225] *** VIC PROBE: Set host_priv to vic_dev 8543e800 for Binary Ninja compatibility ***
[  253.301231] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[  253.301239] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  253.301247] *** tx_isp_subdev_init: pdev=c06b58e8, sd=8543e800, ops=c06b5d70 ***
[  253.301253] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[  253.301260] *** tx_isp_subdev_init: ops=c06b5d70, ops->core=c06b5d8c ***
[  253.301266] *** tx_isp_subdev_init: ops->core->init=c0681294 ***
[  253.301273] *** tx_isp_subdev_init: Set sd->dev=c06b58f8, sd->pdev=c06b58e8 ***
[  253.301280] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  253.301286] tx_isp_module_init: Module initialized for isp-w02
[  253.301292] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  253.301300] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  253.301307] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  253.301317] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0673f48, thread=c0667584, flags=0x80, name=isp-w02, dev_id=81124000) ***
[  253.301325] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0673f48, thread=c0667584 ***
[  253.311085] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  253.311097] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  253.311103] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  253.311113] tx_isp_subdev_init: platform_get_resource returned c06b59e0 for device isp-w02
[  253.311121] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  253.311130] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  253.311136] *** tx_isp_subdev_init: Clock count stored: 2 ***
[  253.311144] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b58e8, sd=8543e800, ourISPdev=81124000 ***
[  253.311151] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=81124000 ***
[  253.311157] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  253.311163] *** DEBUG: About to check device name matches ***
[  253.311169] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  253.311175] *** DEBUG: Retrieved vic_dev from subdev data: 8543e800 ***
[  253.311181] *** DEBUG: About to set ourISPdev->vic_dev = 8543e800 ***
[  253.311187] *** DEBUG: ourISPdev before linking: 81124000 ***
[  253.311193] *** DEBUG: ourISPdev->vic_dev set to: 8543e800 ***
[  253.311199] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  253.311205] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  253.311211] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  253.311218] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  253.311224] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  253.311229] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  253.311235] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  253.311257] *** Platform device 1 (isp-w02) registered successfully ***
[  253.311264] *** Registering platform device 2 from platform data ***
[  253.311646] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  253.311661] *** tx_isp_subdev_init: pdev=c06b5700, sd=85beec00, ops=c06b6c54 ***
[  253.311668] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[  253.311675] *** tx_isp_subdev_init: ops=c06b6c54, ops->core=c06b6c74 ***
[  253.311681] *** tx_isp_subdev_init: ops->core->init=c068df6c ***
[  253.311688] *** tx_isp_subdev_init: Set sd->dev=c06b5710, sd->pdev=c06b5700 ***
[  253.311695] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6c54 ***
[  253.311702] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b5df0 ***
[  253.311708] tx_isp_module_init: Module initialized for isp-w00
[  253.311713] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  253.311722] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5700, sd=85beec00, ourISPdev=81124000 ***
[  253.311729] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=81124000 ***
[  253.311735] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  253.311741] *** DEBUG: About to check device name matches ***
[  253.311749] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[  253.311755] *** VIN PROBE: Set dev_priv to vin_dev 85beec00 AFTER subdev_init ***
[  253.311761] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  253.311779] *** Platform device 2 (isp-w00) registered successfully ***
[  253.311786] *** Registering platform device 3 from platform data ***
[  253.314258] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  253.314273] *** tx_isp_subdev_init: pdev=c06b55c0, sd=85bee200, ops=c06b5ea4 ***
[  253.314279] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[  253.314286] *** tx_isp_subdev_init: ops=c06b5ea4, ops->core=c06bcd2c ***
[  253.314292] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  253.314299] *** tx_isp_subdev_init: Set sd->dev=c06b55d0, sd->pdev=c06b55c0 ***
[  253.314306] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b5ea4 ***
[  253.314313] *** tx_isp_subdev_init: ops->sensor=c06bcd20, csi_subdev_ops=c06b5df0 ***
[  253.314319] tx_isp_module_init: Module initialized for isp-fs
[  253.314325] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  253.314331] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  253.314339] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  253.314345] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  253.314352] *** FS PROBE: Set dev_priv to fs_dev 85bee200 AFTER subdev_init ***
[  253.314359] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  253.314379] *** Platform device 3 (isp-fs) registered successfully ***
[  253.314385] *** Registering platform device 4 from platform data ***
[  253.316875] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  253.316889] *** tx_isp_create_core_device: Creating ISP core device ***
[  253.316906] *** tx_isp_create_core_device: Core device created successfully: 8049a000 ***
[  253.316913] *** CORE PROBE: Set dev_priv to core_dev 8049a000 ***
[  253.316919] *** CORE PROBE: Set host_priv to core_dev 8049a000 - PREVENTS BadVA CRASH ***
[  253.316926] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  253.316933] *** tx_isp_subdev_init: pdev=c06b54a0, sd=8049a000, ops=c06b5ba8 ***
[  253.316940] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[  253.316947] *** tx_isp_subdev_init: ops=c06b5ba8, ops->core=c06b5bd4 ***
[  253.316953] *** tx_isp_subdev_init: ops->core->init=c067e4bc ***
[  253.316960] *** tx_isp_subdev_init: Set sd->dev=c06b54b0, sd->pdev=c06b54a0 ***
[  253.316967] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[  253.316973] tx_isp_module_init: Module initialized for isp-m0
[  253.316979] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  253.316987] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  253.316994] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  253.317004] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0673f48, thread=c0667584, flags=0x80, name=isp-m0, dev_id=81124000) ***
[  253.317013] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0673f48, thread=c0667584 ***
[  253.319289] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  253.319300] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  253.319307] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  253.319316] tx_isp_subdev_init: platform_get_resource returned c06b5588 for device isp-m0
[  253.319324] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  253.319334] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  253.319341] *** tx_isp_subdev_init: Clock count stored: 0 ***
[  253.319349] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b54a0, sd=8049a000, ourISPdev=81124000 ***
[  253.319356] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=81124000 ***
[  253.319362] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  253.319367] *** DEBUG: About to check device name matches ***
[  253.319374] *** DEBUG: CORE device name matched! Setting up Core device ***
[  253.319380] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  253.319388] *** tx_isp_link_core_device: Linking core device 8049a000 to ISP device 81124000 ***
[  253.319394] *** tx_isp_link_core_device: Core device linked successfully ***
[  253.319401] *** Core subdev already registered at slot 2: 8049a000 ***
[  253.319407] *** LINKED CORE device: 8049a000 ***
[  253.319412] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  253.319418] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  253.319425] *** tx_isp_core_device_init: Initializing core device: 8049a000 ***
[  253.319435] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  253.319441] *** tx_isp_core_device_init: Core device initialized successfully ***
[  253.319447] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  253.319455] *** tx_isp_link_core_device: Linking core device 8049a000 to ISP device 81124000 ***
[  253.319460] *** tx_isp_link_core_device: Core device linked successfully ***
[  253.319467] *** Core subdev already registered at slot 2: 8049a000 ***
[  253.319481] *** tx_isp_core_probe: Assigned frame_channels=8049a400 to core_dev ***
[  253.319487] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  253.319493] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  253.319498] *** tx_isp_core_probe: Calling sensor_early_init ***
[  253.319504] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  253.319510] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[  253.319515] *** tx_isp_core_probe: Core device setup complete ***
[  253.319521] ***   - Core device: 8049a000 ***
[  253.319527] ***   - Channel count: 6 ***
[  253.319532] ***   - Linked to ISP device: 81124000 ***
[  253.319537] *** tx_isp_core_probe: Initializing core tuning system ***
[  253.319543] isp_core_tuning_init: Initializing tuning data structure
[  253.319556] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[  253.319563] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  253.319568] *** SAFE: mode_flag properly initialized using struct member access ***
[  253.319573] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  253.319579] *** tx_isp_core_probe: Set platform driver data ***
[  253.319584] *** tx_isp_core_probe: Set global core device reference ***
[  253.319589] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  253.319595] ***   - Core device: 8049a000 ***
[  253.319601] ***   - Tuning device: 84bf6000 ***
[  253.319607] *** tx_isp_core_probe: Creating frame channel devices ***
[  253.319612] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  253.321355] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  253.331625] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  253.334141] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  253.336679] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  253.336689] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  253.336695] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  253.336701] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  253.336707] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  253.336715] tisp_code_create_tuning_node: Allocated dynamic major 251
[  253.349740] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  253.349751] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  253.349757] *** tx_isp_core_probe: Core probe completed successfully ***
[  253.349777] *** Platform device 4 (isp-m0) registered successfully ***
[  253.349783] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  253.349805] *** Created /proc/jz/isp directory ***
[  253.349814] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  253.349823] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  253.349829] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  253.349837] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c06839f8 ***
[  253.349845] *** PROC ENTRY FIX: Using ISP device 81124000 instead of VIC device 8543e800 for isp-w02 ***
[  253.349853] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  253.349860] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  253.349869] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  253.349879] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  253.349887] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  253.349893] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  253.349899] *** Misc device registration handled via main tx-isp device ***
[  253.349905] *** Misc device registration handled via main tx-isp device ***
[  253.349910] *** Misc device registration handled via main tx-isp device ***
[  253.349915] *** Misc device registration handled via main tx-isp device ***
[  253.349921] *** Misc device registration handled via main tx-isp device ***
[  253.349927] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  253.349935] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  253.349943] *** Frame channel 1 initialized: 640x360, state=2 ***
[  253.349949] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  253.349956] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8543e800 ***
[  253.349961] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  253.349967] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  253.349974] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[  253.349981] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[  253.349987] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  253.349993] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  253.349998] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  253.350004] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  253.350009] *** PROBE: Binary Ninja reference implementation complete ***
[  253.352821] *** tx_isp_init: Platform device and driver registered successfully ***
[  254.040842] === gc2053 SENSOR MODULE INIT ===
[  254.050885] gc2053 I2C driver registered, waiting for device creation by ISP
[  256.587682] ISP opened successfully
[  256.588051] ISP IOCTL: cmd=0x805056c1 arg=0x77431d60
[  256.588065] subdev_sensor_ops_ioctl: cmd=0x2000000
[  256.588071] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  256.588077] *** Creating I2C sensor device on adapter 0 ***
[  256.588087] *** Creating I2C device: gc2053 at 0x37 ***
[  256.588092] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  256.588101] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  256.588106] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  256.590911] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  256.596633] === GC2053 SENSOR PROBE START ===
[  256.596649] sensor_probe: client=85586d00, addr=0x37, adapter=84074c10 (i2c0)
[  256.596655] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  256.596661] Requesting reset GPIO 18
[  256.596669] GPIO reset sequence: HIGH -> LOW -> HIGH
[  256.821471] GPIO reset sequence completed successfully
[  256.821484] === GPIO INITIALIZATION COMPLETE ===
[  256.821494] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  256.821509] sensor_probe: data_interface=1, sensor_max_fps=30
[  256.821514] sensor_probe: MIPI 30fps
[  256.821522] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  256.821530] *** tx_isp_subdev_init: pdev=c06df168, sd=85f3b000, ops=c06df248 ***
[  256.821536] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[  256.821543] *** tx_isp_subdev_init: ops=c06df248, ops->core=c06df274 ***
[  256.821549] *** tx_isp_subdev_init: ops->core->init=c06dc6bc ***
[  256.821556] *** tx_isp_subdev_init: Set sd->dev=c06df178, sd->pdev=c06df168 ***
[  256.821563] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06df248, ops->sensor=c06df25c ***
[  256.821568] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  256.821576] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=85f3b000 ***
[  256.821583] *** tx_isp_subdev_init: SENSOR ops=c06df248, ops->sensor=c06df25c ***
[  256.821588] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  256.821595] tx_isp_module_init: Module initialized for (null)
[  256.821601] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  256.821609] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06df168, sd=85f3b000, ourISPdev=81124000 ***
[  256.821616] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=81124000 ***
[  256.821622] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  256.821628] *** DEBUG: About to check device name matches ***
[  256.821634] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  256.821641] *** SENSOR 'gc2053' registered at subdev index 5 ***
[  256.821648] *** SENSOR subdev: 85f3b000, ops: c06df248 ***
[  256.821654] *** SENSOR ops->sensor: c06df25c ***
[  256.821658] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[  256.821664] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[  256.821736] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  256.821744] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[  256.821751] sensor_probe: I2C client association complete
[  256.821759]   sd=85f3b000, client=85586d00, addr=0x37, adapter=i2c0
[  256.821765] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  256.821773] sensor_read: reg=0xf0, client=85586d00, adapter=i2c0, addr=0x37
[  256.822182] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  256.822191] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  256.822196] *** SUCCESS: I2C communication working after GPIO reset! ***
[  256.822205] sensor_read: reg=0xf1, client=85586d00, adapter=i2c0, addr=0x37
[  256.822694] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  256.822702] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  256.822708] === I2C COMMUNICATION TEST COMPLETE ===
[  256.822715] Registering gc2053 with ISP framework (sd=85f3b000, sensor=85f3b000)
[  256.822721] gc2053 registered with ISP framework successfully
[  256.822742] *** MIPS-SAFE: I2C device created successfully at 0x85586d00 ***
[  256.822749] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  256.822756] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  256.822762] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  256.822769] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  256.822804] ISP IOCTL: cmd=0xc050561a arg=0x7fb968e8
[  256.822812] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  256.822818] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  256.822827] ISP IOCTL: cmd=0xc050561a arg=0x7fb968e8
[  256.822833] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  256.822839] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  256.822846] ISP IOCTL: cmd=0xc0045627 arg=0x7fb96940
[  256.822858] ISP IOCTL: cmd=0x800856d5 arg=0x7fb96938
[  256.822863] TX_ISP_GET_BUF: IOCTL handler called
[  256.822870] TX_ISP_GET_BUF: core_dev=8049a000, isp_dev=81124000
[  256.822876] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  256.822884] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  256.900203] ISP IOCTL: cmd=0x800856d4 arg=0x7fb96938
[  256.900218] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  256.900448] ISP IOCTL: cmd=0x40045626 arg=0x7fb96950
[  256.900460] subdev_sensor_ops_ioctl: cmd=0x2000003
[  256.900466] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  256.900472] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  256.900478] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  256.900488] ISP IOCTL: cmd=0x80045612 arg=0x0
[  256.900495] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  256.900500] === ISP Subdevice Array Status ===
[  256.900508]   [0]: isp-w01 (sd=85217c00)
[  256.900515]   [1]: isp-w02 (sd=8543e800)
[  256.900522]   [2]: isp-m0 (sd=8049a000)
[  256.900528]   [3]: gc2053 (sd=85f3b000)
[  256.900534]   [4]: (empty)
[  256.900540]   [5]: gc2053 (sd=85f3b000)
[  256.900546]   [6]: (empty)
[  256.900550]   [7]: (empty)
[  256.900556]   [8]: (empty)
[  256.900561]   [9]: (empty)
[  256.900566]   [10]: (empty)
[  256.900571]   [11]: (empty)
[  256.900576]   [12]: (empty)
[  256.900582]   [13]: (empty)
[  256.900586]   [14]: (empty)
[  256.900592]   [15]: (empty)
[  256.900596] === End Subdevice Array ===
[  256.900602] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  256.900608] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  256.900614] *** ispcore_activate_module: Fixed for our struct layouts ***
[  256.900619] *** VIC device in state 1, proceeding with activation ***
[  256.900626] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[  256.900631] *** SUBDEVICE VALIDATION SECTION ***
[  256.900636] VIC device state set to 2 (activated)
[  256.900641] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  256.900646] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  256.900652] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  256.900657] *** SUBDEVICE INITIALIZATION LOOP ***
[  256.900662] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  256.900669] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[  256.900676] *** SENSOR_INIT: gc2053 enable=1 ***
[  256.900685] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  256.900692] *** CALLING SENSOR_WRITE_ARRAY WITH c06dfe20 (should be 137 registers) ***
[  256.900702] sensor_write: reg=0xfe val=0x80, client=85586d00, adapter=i2c0, addr=0x37
[  256.901032] sensor_write: reg=0xfe val=0x80 SUCCESS
[  256.901040] sensor_write_array: reg[1] 0xfe=0x80 OK
[  256.901048] sensor_write: reg=0xfe val=0x80, client=85586d00, adapter=i2c0, addr=0x37
[  256.901368] sensor_write: reg=0xfe val=0x80 SUCCESS
[  256.901375] sensor_write_array: reg[2] 0xfe=0x80 OK
[  256.901384] sensor_write: reg=0xfe val=0x80, client=85586d00, adapter=i2c0, addr=0x37
[  256.901731] sensor_write: reg=0xfe val=0x80 SUCCESS
[  256.901740] sensor_write_array: reg[3] 0xfe=0x80 OK
[  256.901749] sensor_write: reg=0xfe val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  256.902064] sensor_write: reg=0xfe val=0x00 SUCCESS
[  256.902072] sensor_write_array: reg[4] 0xfe=0x00 OK
[  256.902080] sensor_write: reg=0xf2 val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  256.902394] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  256.902400] sensor_write_array: reg[5] 0xf2=0x00 OK
[  256.902409] sensor_write: reg=0xf3 val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  256.902722] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  256.902729] sensor_write_array: reg[6] 0xf3=0x00 OK
[  256.902738] sensor_write: reg=0xf4 val=0x36, client=85586d00, adapter=i2c0, addr=0x37
[  256.903051] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  256.903058] sensor_write_array: reg[7] 0xf4=0x36 OK
[  256.903066] sensor_write: reg=0xf5 val=0xc0, client=85586d00, adapter=i2c0, addr=0x37
[  256.903380] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  256.903386] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  256.903395] sensor_write: reg=0xf6 val=0x44, client=85586d00, adapter=i2c0, addr=0x37
[  256.903708] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  256.903715] sensor_write_array: reg[9] 0xf6=0x44 OK
[  256.903724] sensor_write: reg=0xf7 val=0x01, client=85586d00, adapter=i2c0, addr=0x37
[  256.904036] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  256.904044] sensor_write_array: reg[10] 0xf7=0x01 OK
[  256.904052] sensor_write: reg=0xf8 val=0x68, client=85586d00, adapter=i2c0, addr=0x37
[  256.904365] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  256.904374] sensor_write: reg=0xf9 val=0x40, client=85586d00, adapter=i2c0, addr=0x37
[  256.904686] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  256.904695] sensor_write: reg=0xfc val=0x8e, client=85586d00, adapter=i2c0, addr=0x37
[  256.905008] sensor_write: reg=0xfc val=0x8e SUCCESS
[  256.905017] sensor_write: reg=0xfe val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  256.905330] sensor_write: reg=0xfe val=0x00 SUCCESS
[  256.905338] sensor_write: reg=0x87 val=0x18, client=85586d00, adapter=i2c0, addr=0x37
[  256.905651] sensor_write: reg=0x87 val=0x18 SUCCESS
[  256.905660] sensor_write: reg=0xee val=0x30, client=85586d00, adapter=i2c0, addr=0x37
[  256.905973] sensor_write: reg=0xee val=0x30 SUCCESS
[  256.905981] sensor_write: reg=0xd0 val=0xb7, client=85586d00, adapter=i2c0, addr=0x37
[  256.909972] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  256.909987] sensor_write: reg=0x03 val=0x04, client=85586d00, adapter=i2c0, addr=0x37
[  256.910305] sensor_write: reg=0x03 val=0x04 SUCCESS
[  256.910314] sensor_write: reg=0x04 val=0x60, client=85586d00, adapter=i2c0, addr=0x37
[  256.910633] sensor_write: reg=0x04 val=0x60 SUCCESS
[  256.910642] sensor_write: reg=0x05 val=0x04, client=85586d00, adapter=i2c0, addr=0x37
[  256.910954] sensor_write: reg=0x05 val=0x04 SUCCESS
[  256.910963] sensor_write: reg=0x06 val=0x4c, client=85586d00, adapter=i2c0, addr=0x37
[  256.911276] sensor_write: reg=0x06 val=0x4c SUCCESS
[  256.911284] sensor_write: reg=0x07 val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  256.911586] sensor_write: reg=0x07 val=0x00 SUCCESS
[  256.911597] sensor_write: reg=0x08 val=0x11, client=85586d00, adapter=i2c0, addr=0x37
[  256.911912] sensor_write: reg=0x08 val=0x11 SUCCESS
[  256.911921] sensor_write: reg=0x09 val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  256.912234] sensor_write: reg=0x09 val=0x00 SUCCESS
[  256.912243] sensor_write: reg=0x0a val=0x02, client=85586d00, adapter=i2c0, addr=0x37
[  256.912554] sensor_write: reg=0x0a val=0x02 SUCCESS
[  256.912562] sensor_write: reg=0x0b val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  256.912875] sensor_write: reg=0x0b val=0x00 SUCCESS
[  256.912884] sensor_write: reg=0x0c val=0x02, client=85586d00, adapter=i2c0, addr=0x37
[  256.913196] sensor_write: reg=0x0c val=0x02 SUCCESS
[  256.913205] sensor_write: reg=0x0d val=0x04, client=85586d00, adapter=i2c0, addr=0x37
[  256.913518] sensor_write: reg=0x0d val=0x04 SUCCESS
[  256.913526] sensor_write: reg=0x0e val=0x40, client=85586d00, adapter=i2c0, addr=0x37
[  256.919782] sensor_write: reg=0x0e val=0x40 SUCCESS
[  256.919796] sensor_write: reg=0x12 val=0xe2, client=85586d00, adapter=i2c0, addr=0x37
[  256.920182] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  256.920194] sensor_write: reg=0x13 val=0x16, client=85586d00, adapter=i2c0, addr=0x37
[  256.920512] sensor_write: reg=0x13 val=0x16 SUCCESS
[  256.920522] sensor_write: reg=0x19 val=0x0a, client=85586d00, adapter=i2c0, addr=0x37
[  256.920835] sensor_write: reg=0x19 val=0x0a SUCCESS
[  256.920844] sensor_write: reg=0x21 val=0x1c, client=85586d00, adapter=i2c0, addr=0x37
[  256.921157] sensor_write: reg=0x21 val=0x1c SUCCESS
[  256.921166] sensor_write: reg=0x28 val=0x0a, client=85586d00, adapter=i2c0, addr=0x37
[  256.921658] sensor_write: reg=0x28 val=0x0a SUCCESS
[  256.921672] sensor_write: reg=0x29 val=0x24, client=85586d00, adapter=i2c0, addr=0x37
[  256.921986] sensor_write: reg=0x29 val=0x24 SUCCESS
[  256.921995] sensor_write: reg=0x2b val=0x04, client=85586d00, adapter=i2c0, addr=0x37
[  256.922311] sensor_write: reg=0x2b val=0x04 SUCCESS
[  256.922320] sensor_write: reg=0x32 val=0xf8, client=85586d00, adapter=i2c0, addr=0x37
[  256.922632] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  256.922640] sensor_write: reg=0x37 val=0x03, client=85586d00, adapter=i2c0, addr=0x37
[  256.922953] sensor_write: reg=0x37 val=0x03 SUCCESS
[  256.922962] sensor_write: reg=0x39 val=0x15, client=85586d00, adapter=i2c0, addr=0x37
[  256.923275] sensor_write: reg=0x39 val=0x15 SUCCESS
[  256.923284] sensor_write: reg=0x43 val=0x07, client=85586d00, adapter=i2c0, addr=0x37
[  256.923596] sensor_write: reg=0x43 val=0x07 SUCCESS
[  256.923605] sensor_write: reg=0x44 val=0x40, client=85586d00, adapter=i2c0, addr=0x37
[  256.923918] sensor_write: reg=0x44 val=0x40 SUCCESS
[  256.923926] sensor_write: reg=0x46 val=0x0b, client=85586d00, adapter=i2c0, addr=0x37
[  256.924240] sensor_write: reg=0x46 val=0x0b SUCCESS
[  256.924248] sensor_write: reg=0x4b val=0x20, client=85586d00, adapter=i2c0, addr=0x37
[  256.924561] sensor_write: reg=0x4b val=0x20 SUCCESS
[  256.924570] sensor_write: reg=0x4e val=0x08, client=85586d00, adapter=i2c0, addr=0x37
[  256.924882] sensor_write: reg=0x4e val=0x08 SUCCESS
[  256.924891] sensor_write: reg=0x55 val=0x20, client=85586d00, adapter=i2c0, addr=0x37
[  256.925204] sensor_write: reg=0x55 val=0x20 SUCCESS
[  256.925212] sensor_write: reg=0x66 val=0x05, client=85586d00, adapter=i2c0, addr=0x37
[  256.925526] sensor_write: reg=0x66 val=0x05 SUCCESS
[  256.925534] sensor_write: reg=0x67 val=0x05, client=85586d00, adapter=i2c0, addr=0x37
[  256.926617] sensor_write: reg=0x67 val=0x05 SUCCESS
[  256.926633] sensor_write: reg=0x77 val=0x01, client=85586d00, adapter=i2c0, addr=0x37
[  256.926956] sensor_write: reg=0x77 val=0x01 SUCCESS
[  256.926965] sensor_write: reg=0x78 val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  256.930191] sensor_write: reg=0x78 val=0x00 SUCCESS
[  256.930207] sensor_write: reg=0x7c val=0x93, client=85586d00, adapter=i2c0, addr=0x37
[  256.930526] sensor_write: reg=0x7c val=0x93 SUCCESS
[  256.930533] sensor_write_array: reg[50] 0x7c=0x93 OK
[  256.930542] sensor_write: reg=0x8c val=0x12, client=85586d00, adapter=i2c0, addr=0x37
[  256.930860] sensor_write: reg=0x8c val=0x12 SUCCESS
[  256.930869] sensor_write: reg=0x8d val=0x92, client=85586d00, adapter=i2c0, addr=0x37
root@ing-wyze-cam3-a000 ~# dmesg 
[  257.078212] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  257.078219] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  257.078226] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  257.078232] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  257.078607] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  257.078690] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  257.078698] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  257.078707] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  257.078714] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  257.078722] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  257.078728] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  257.078735] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  257.078742] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  257.078748] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  257.078753] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  257.078759] *** This should eliminate green frames by enabling proper color processing ***
[  257.078766] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  257.078772] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  257.078779] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  257.078786] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  257.078792] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  257.078800] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  257.078806] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  257.078813] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  257.078820] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  257.078825] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  257.078831] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  257.078836] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  257.078842] *** tisp_init: Standard tuning parameters loaded successfully ***
[  257.078848] *** tisp_init: Custom tuning parameters loaded successfully ***
[  257.078854] tisp_set_csc_version: Setting CSC version 0
[  257.078861] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  257.078868] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  257.078874] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  257.078880] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  257.078888] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  257.078893] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  257.078899] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  257.078906] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  257.078912] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  257.078918] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  257.078924] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  257.078931] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  257.078936] *** tisp_init: ISP processing pipeline fully enabled ***
[  257.078943] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  257.078950] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  257.078956] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  257.078962] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  257.078969] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  257.078975] tisp_init: ISP memory buffers configured
[  257.078980] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  257.078988] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  257.078998] tiziano_ae_params_refresh: Refreshing AE parameters
[  257.079010] tiziano_ae_params_refresh: AE parameters refreshed
[  257.079016] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  257.079022] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  257.079027] tiziano_ae_para_addr: Setting up AE parameter addresses
[  257.079032] tiziano_ae_para_addr: AE parameter addresses configured
[  257.079039] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  257.079046] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  257.079053] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  257.079060] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  257.079067] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  257.079074] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  257.079081] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  257.079088] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6bb814 (Binary Ninja EXACT) ***
[  257.079095] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  257.079102] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  257.079108] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  257.079116] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  257.079122] tiziano_ae_set_hardware_param: Parameters written to AE0
[  257.079128] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  257.079135] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  257.079142] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  257.079148] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  257.079155] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  257.079162] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  257.079168] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  257.079175] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  257.079182] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  257.079188] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  257.079195] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  257.079202] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  257.079208] tiziano_ae_set_hardware_param: Parameters written to AE1
[  257.079214] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  257.079222] *** system_irq_func_set: Registered handler c06857f8 at index 10 ***
[  257.087817] *** system_irq_func_set: Registered handler c06858ec at index 27 ***
[  257.096602] *** system_irq_func_set: Registered handler c06857f8 at index 26 ***
[  257.105090] *** system_irq_func_set: Registered handler c06859d4 at index 29 ***
[  257.113798] *** system_irq_func_set: Registered handler c0685960 at index 28 ***
[  257.122214] *** system_irq_func_set: Registered handler c0685a48 at index 30 ***
[  257.129899] *** system_irq_func_set: Registered handler c0685a9c at index 20 ***
[  257.138508] *** system_irq_func_set: Registered handler c0685af0 at index 18 ***
[  257.148146] *** system_irq_func_set: Registered handler c0685b44 at index 31 ***
[  257.156464] *** system_irq_func_set: Registered handler c0685b98 at index 11 ***
[  257.164888] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  257.165299] tiziano_deflicker_expt: Generated 119 LUT entries
[  257.165430] tisp_event_set_cb: Setting callback for event 1
[  257.165438] tisp_event_set_cb: Event 1 callback set to c06853f8
[  257.165444] tisp_event_set_cb: Setting callback for event 6
[  257.165450] tisp_event_set_cb: Event 6 callback set to c0684958
[  257.165833] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  257.165954] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  257.165964] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  257.166085] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  257.166092] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  257.166098] tiziano_awb_init: AWB hardware blocks enabled
[  257.166103] tiziano_gamma_init: Initializing Gamma processing
[  257.166847] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  257.167034] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  257.167040] tiziano_gib_init: Initializing GIB processing
[  257.167046] tiziano_lsc_init: Initializing LSC processing
[  257.167052] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  257.167059] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  257.167297] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  257.167304] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  257.167310] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  257.167801] tiziano_ccm_init: Initializing Color Correction Matrix
[  257.167842] tiziano_ccm_init: Using linear CCM parameters
[  257.167916] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  257.167955] jz_isp_ccm: EV=64, CT=9984
[  257.168029] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  257.168066] cm_control: saturation=128
[  257.168138] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  257.168177] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  257.168251] tiziano_ccm_init: CCM initialized successfully
[  257.168288] tiziano_dmsc_init: Initializing DMSC processing
[  257.168360] tiziano_sharpen_init: Initializing Sharpening
[  257.168397] tiziano_sharpen_init: Using linear sharpening parameters
[  257.168469] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  257.168507] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  257.168580] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  257.169027] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  257.169102] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  257.169139] tiziano_sharpen_init: Sharpening initialized successfully
[  257.169211] tiziano_sdns_init: Initializing SDNS processing
[  257.169250] tiziano_sdns_init: Using linear SDNS parameters
[  257.169323] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  257.169361] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  257.169434] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  257.169919] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  257.169994] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  257.170030] tiziano_sdns_init: SDNS processing initialized successfully
[  257.170104] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  257.170140] tiziano_mdns_init: Using linear MDNS parameters
[  257.170257] tiziano_mdns_init: MDNS processing initialized successfully
[  257.170329] tiziano_clm_init: Initializing CLM processing
[  257.170366] tiziano_dpc_init: Initializing DPC processing
[  257.170438] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  257.170475] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  257.170550] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  257.170588] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  257.170845] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  257.170884] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  257.170957] tiziano_hldc_init: Initializing HLDC processing
[  257.170994] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  257.171068] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  257.171106] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  257.171179] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  257.171217] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  257.171292] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  257.171330] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  257.171404] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  257.171858] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  257.171868] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  257.171876] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  257.171882] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  257.171890] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  257.171895] tiziano_adr_params_refresh: Refreshing ADR parameters
[  257.171901] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  257.171906] tiziano_adr_params_init: Initializing ADR parameter arrays
[  257.171914] tisp_adr_set_params: Writing ADR parameters to registers
[  257.171946] tisp_adr_set_params: ADR parameters written to hardware
[  257.171952] tisp_event_set_cb: Setting callback for event 18
[  257.171960] tisp_event_set_cb: Event 18 callback set to c0685af0
[  257.171965] tisp_event_set_cb: Setting callback for event 2
[  257.171972] tisp_event_set_cb: Event 2 callback set to c06845f4
[  257.171977] tiziano_adr_init: ADR processing initialized successfully
[  257.171984] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  257.171989] tiziano_bcsh_init: Initializing BCSH processing
[  257.171994] tiziano_ydns_init: Initializing YDNS processing
[  257.172000] tiziano_rdns_init: Initializing RDNS processing
[  257.172005] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  257.172018] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f48000 (Binary Ninja EXACT) ***
[  257.172026] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f49000 (Binary Ninja EXACT) ***
[  257.172033] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f4a000 (Binary Ninja EXACT) ***
[  257.172040] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f4b000 (Binary Ninja EXACT) ***
[  257.172047] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f4c000 (Binary Ninja EXACT) ***
[  257.172054] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f4c800 (Binary Ninja EXACT) ***
[  257.172061] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f4d000 (Binary Ninja EXACT) ***
[  257.172068] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f4d800 (Binary Ninja EXACT) ***
[  257.172075] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  257.172081] *** tisp_init: AE0 buffer allocated at 0x05f48000 ***
[  257.172088] *** CRITICAL FIX: data_b2f3c initialized to 0x85f48000 (prevents stack corruption) ***
[  257.172096] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1188000 (Binary Ninja EXACT) ***
[  257.172103] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1189000 (Binary Ninja EXACT) ***
[  257.172110] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x118a000 (Binary Ninja EXACT) ***
[  257.172117] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x118b000 (Binary Ninja EXACT) ***
[  257.172124] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x118c000 (Binary Ninja EXACT) ***
[  257.172131] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x118c800 (Binary Ninja EXACT) ***
[  257.172138] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x118d000 (Binary Ninja EXACT) ***
[  257.172145] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x118d800 (Binary Ninja EXACT) ***
[  257.172152] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  257.172159] *** tisp_init: AE1 buffer allocated at 0x01188000 ***
[  257.172164] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  257.172170] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  257.172177] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  257.172183] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  257.172190] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  257.172195] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  257.172202] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  257.172212] tiziano_ae_params_refresh: Refreshing AE parameters
[  257.172223] tiziano_ae_params_refresh: AE parameters refreshed
[  257.172229] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  257.172236] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  257.172241] tiziano_ae_para_addr: Setting up AE parameter addresses
[  257.172246] tiziano_ae_para_addr: AE parameter addresses configured
[  257.172253] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  257.172260] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  257.172267] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  257.172274] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  257.172281] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  257.172288] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  257.172295] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  257.172302] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6bb814 (Binary Ninja EXACT) ***
[  257.172309] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  257.172316] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  257.172322] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  257.172330] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  257.172336] tiziano_ae_set_hardware_param: Parameters written to AE0
[  257.172342] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  257.172348] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  257.172355] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  257.172362] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  257.172368] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  257.172375] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  257.172382] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  257.172388] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  257.172395] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  257.172402] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  257.172408] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  257.172415] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  257.172421] tiziano_ae_set_hardware_param: Parameters written to AE1
[  257.172427] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  257.172434] *** system_irq_func_set: Registered handler c06857f8 at index 10 ***
[  257.180192] *** system_irq_func_set: Registered handler c06858ec at index 27 ***
[  257.188530] *** system_irq_func_set: Registered handler c06857f8 at index 26 ***
[  257.196570] *** system_irq_func_set: Registered handler c06859d4 at index 29 ***
[  257.204651] *** system_irq_func_set: Registered handler c0685960 at index 28 ***
[  257.212683] *** system_irq_func_set: Registered handler c0685a48 at index 30 ***
[  257.220336] *** system_irq_func_set: Registered handler c0685a9c at index 20 ***
[  257.228328] *** system_irq_func_set: Registered handler c0685af0 at index 18 ***
[  257.236329] *** system_irq_func_set: Registered handler c0685b44 at index 31 ***
[  257.244388] *** system_irq_func_set: Registered handler c0685b98 at index 11 ***
[  257.252637] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  257.252791] tiziano_deflicker_expt: Generated 119 LUT entries
[  257.252798] tisp_event_set_cb: Setting callback for event 1
[  257.252806] tisp_event_set_cb: Event 1 callback set to c06853f8
[  257.253180] tisp_event_set_cb: Setting callback for event 6
[  257.253193] tisp_event_set_cb: Event 6 callback set to c0684958
[  257.253330] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  257.253337] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  257.253345] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  257.253353] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  257.253733] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  257.253744] tiziano_awb_init: AWB hardware blocks enabled
[  257.253870] tiziano_gamma_init: Initializing Gamma processing
[  257.253877] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  257.254626] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  257.255016] tiziano_gib_init: Initializing GIB processing
[  257.255150] tiziano_lsc_init: Initializing LSC processing
[  257.255156] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  257.255164] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  257.255294] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  257.255302] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  257.258495] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  257.259701] tiziano_ccm_init: Initializing Color Correction Matrix
[  257.259714] tiziano_ccm_init: Using linear CCM parameters
[  257.259721] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  257.259728] jz_isp_ccm: EV=64, CT=9984
[  257.259734] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  257.259740] cm_control: saturation=128
[  257.259746] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  257.259752] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  257.259758] tiziano_ccm_init: CCM initialized successfully
[  257.259763] tiziano_dmsc_init: Initializing DMSC processing
[  257.259768] tiziano_sharpen_init: Initializing Sharpening
[  257.259774] tiziano_sharpen_init: Using linear sharpening parameters
[  257.259780] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  257.259787] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  257.259794] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  257.259820] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  257.259828] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  257.259834] tiziano_sharpen_init: Sharpening initialized successfully
[  257.259840] tiziano_sdns_init: Initializing SDNS processing
[  257.259848] tiziano_sdns_init: Using linear SDNS parameters
[  257.259854] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  257.259861] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  257.259867] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  257.259900] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  257.259907] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  257.259912] tiziano_sdns_init: SDNS processing initialized successfully
[  257.259919] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  257.259924] tiziano_mdns_init: Using linear MDNS parameters
[  257.259935] tiziano_mdns_init: MDNS processing initialized successfully
[  257.259940] tiziano_clm_init: Initializing CLM processing
[  257.259946] tiziano_dpc_init: Initializing DPC processing
[  257.259952] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  257.259958] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  257.259965] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  257.259971] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  257.259986] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  257.259992] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  257.259998] tiziano_hldc_init: Initializing HLDC processing
[  257.260005] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  257.260012] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  257.260018] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  257.260026] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  257.260032] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  257.260040] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  257.260046] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  257.260054] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  257.260060] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  257.260068] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  257.260074] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  257.260082] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  257.260089] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  257.260094] tiziano_adr_params_refresh: Refreshing ADR parameters
[  257.260100] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  257.260106] tiziano_adr_params_init: Initializing ADR parameter arrays
[  257.260113] tisp_adr_set_params: Writing ADR parameters to registers
[  257.260145] tisp_adr_set_params: ADR parameters written to hardware
[  257.260152] tisp_event_set_cb: Setting callback for event 18
[  257.260159] tisp_event_set_cb: Event 18 callback set to c0685af0
[  257.260165] tisp_event_set_cb: Setting callback for event 2
[  257.260172] tisp_event_set_cb: Event 2 callback set to c06845f4
[  257.260177] tiziano_adr_init: ADR processing initialized successfully
[  257.260183] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  257.260189] tiziano_bcsh_init: Initializing BCSH processing
[  257.260194] tiziano_ydns_init: Initializing YDNS processing
[  257.260199] tiziano_rdns_init: Initializing RDNS processing
[  257.260205] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  257.260210] tisp_event_init: Initializing ISP event system
[  257.260218] tisp_event_init: SAFE event system initialized with 20 nodes
[  257.260224] tisp_event_set_cb: Setting callback for event 4
[  257.260230] tisp_event_set_cb: Event 4 callback set to c0684620
[  257.260236] tisp_event_set_cb: Setting callback for event 5
[  257.260242] tisp_event_set_cb: Event 5 callback set to c0684ae8
[  257.260248] tisp_event_set_cb: Setting callback for event 7
[  257.260255] tisp_event_set_cb: Event 7 callback set to c06846b4
[  257.260260] tisp_event_set_cb: Setting callback for event 9
[  257.260267] tisp_event_set_cb: Event 9 callback set to c068473c
[  257.260273] tisp_event_set_cb: Setting callback for event 8
[  257.260279] tisp_event_set_cb: Event 8 callback set to c0684800
[  257.260285] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  257.260291] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  257.260297] tisp_param_operate_init: Initializing parameter operations
[  257.260304] tisp_netlink_init: Initializing netlink communication
[  257.260310] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  257.260342] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  257.260352] tisp_netlink_init: Netlink socket created successfully
[  257.260358] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  257.260364] tisp_code_create_tuning_node: Device already created, skipping
[  257.260370] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  257.260377] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  257.260383] *** ispcore_core_ops_init: Second tisp_init completed ***
[  257.260389] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  257.260398] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  257.260406] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  257.260412] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  257.260417] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  257.260424] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  257.260428] ispcore_core_ops_init: Complete, result=0<6>[  257.260436] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[  257.260444] *** vic_core_ops_init: ENTRY - sd=8543e800, enable=1 ***
[  257.260450] *** vic_core_ops_init: vic_dev=8543e800, current state check ***
[  257.260456] *** vic_core_ops_init: current_state=3, enable=1 ***
[  257.260463] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[  257.260471] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[  257.260476] *** VIC device final state set to 2 (fully activated) ***
[  257.260482] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[  257.260488] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[  257.260494] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[  257.260501] *** vic_core_ops_init: ENTRY - sd=8543e800, enable=1 ***
[  257.260507] *** vic_core_ops_init: vic_dev=8543e800, current state check ***
[  257.260514] *** vic_core_ops_init: current_state=2, enable=1 ***
[  257.260519] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  257.260525] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[  257.260531] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[  257.260537] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[  257.260543] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  257.260551] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  257.260557] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[  257.260563] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[  257.260569] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[  257.260575] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  257.260581] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  257.260586] tx_vic_enable_irq: Calling VIC interrupt callback
[  257.260593] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  257.260600] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  257.260606] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  257.260616] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  257.260622] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  257.260630] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  257.260636] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  257.260643] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  257.260649] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  257.260654] *** tx_vic_enable_irq: completed successfully ***
[  257.260660] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[  257.260666] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[  257.260672] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[  257.260682] *** tx_isp_video_s_stream: Initializing Core subdev ***
[  257.260688] *** ispcore_core_ops_init: ENTRY - sd=8049a000, on=1 ***
[  257.260696] *** ispcore_core_ops_init: sd->dev_priv=8049a000, sd->host_priv=8049a000 ***
[  257.260702] *** ispcore_core_ops_init: sd->pdev=c06b54a0, sd->ops=c06b5ba8 ***
[  257.260708] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  257.260714] *** ispcore_core_ops_init: ISP device=81124000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  257.260722] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  257.260730] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f3b000 (name=gc2053) ***
[  257.260737] *** tx_isp_get_sensor: Found real sensor: 85f3b000 ***
[  257.260744] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  257.260749] *** ispcore_core_ops_init: s0 (core_dev) = 8049a000 from sd->host_priv ***
[  257.260756] ispcore_core_ops_init: core_dev=8049a000, vic_dev=8543e800, vic_state=3
[  257.260761] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[  257.260770] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  257.260778] *** VIC STATE 4: Initializing clocks for streaming ***
[  257.260785] *** Initializing CSI clocks (1 clocks) ***
[  257.260791] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[  257.260798] isp_subdev_init_clks: Using platform data clock arrays: c06b58c0
[  257.260804] isp_subdev_init_clks: Using platform data clock configs
[  257.260812] Platform data clock[0]: name=csi, rate=65535
[  257.260821] Clock csi enabled successfully
[  257.281493] CPM clock gates configured
[  257.281509] isp_subdev_init_clks: Successfully initialized 1 clocks
[  257.281516] *** Initializing VIC clocks (2 clocks) ***
[  257.281522] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  257.281531] isp_subdev_init_clks: Using platform data clock arrays: c06b59d0
[  257.281538] isp_subdev_init_clks: Using platform data clock configs
[  257.281547] Platform data clock[0]: name=cgu_isp, rate=100000000
[  257.281558] Clock cgu_isp: set rate 100000000 Hz, result=0
[  257.281564] Clock cgu_isp enabled successfully
[  257.281570] Platform data clock[1]: name=isp, rate=65535
[  257.281578] Clock isp enabled successfully
[  257.311478] CPM clock gates configured
[  257.311492] isp_subdev_init_clks: Successfully initialized 2 clocks
[  257.311499] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  257.311510] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f3b000 (name=gc2053) ***
[  257.311516] *** tx_isp_get_sensor: Found real sensor: 85f3b000 ***
[  257.311522] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  257.311528] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  257.311534] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  257.311541] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  257.311548] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  257.311554] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  257.311559] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  257.311564] tisp_event_init: Initializing ISP event system
[  257.311572] tisp_event_init: SAFE event system initialized with 20 nodes
[  257.311578] tisp_event_set_cb: Setting callback for event 4
[  257.311585] tisp_event_set_cb: Event 4 callback set to c0684620
[  257.311591] tisp_event_set_cb: Setting callback for event 5
[  257.311598] tisp_event_set_cb: Event 5 callback set to c0684ae8
[  257.311603] tisp_event_set_cb: Setting callback for event 7
[  257.311610] tisp_event_set_cb: Event 7 callback set to c06846b4
[  257.311615] tisp_event_set_cb: Setting callback for event 9
[  257.311622] tisp_event_set_cb: Event 9 callback set to c068473c
[  257.311628] tisp_event_set_cb: Setting callback for event 8
[  257.311634] tisp_event_set_cb: Event 8 callback set to c0684800
[  257.311641] *** system_irq_func_set: Registered handler c067ce9c at index 13 ***
[  257.329873] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  257.329889] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  257.329896] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  257.329903] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  257.329910] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  257.329917] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  257.329924] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  257.329931] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  257.329938] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  257.329945] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  257.329952] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  257.329959] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  257.329966] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  257.329973] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  257.329980] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  257.329987] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  257.329994] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  257.329999] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  257.330006] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  257.330013] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  257.330020] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  257.330026] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  257.330032] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  257.330038] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  257.330044] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  257.330052] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  257.330058] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  257.330065] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  257.330072] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  257.330079] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  257.330086] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  257.330093] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  257.330098] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  257.330106] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  257.330112] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  257.330120] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  257.330126] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  257.330133] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  257.330140] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  257.330146] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  257.330153] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  257.330160] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  257.330166] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  257.330172] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  257.330180] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  257.330188] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  257.330194] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  257.330201] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  257.330206] *** tisp_init: ISP control register set to enable processing pipeline ***
[  257.330213] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  257.330219] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  257.330226] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  257.330232] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  257.330238] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  257.330245] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  257.330256] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=81124000 ***
[  257.337708] *** isp_irq_handle: IRQ 37 received, dev_id=81124000 ***
[  257.337713] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  257.345438] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=81124000 ***
[  257.352881] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  257.360604] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  257.368147] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  257.374335] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  257.382411] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c06857f8 ***
[  257.390661] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  257.399907] ae0_interrupt_static: Processing AE0 static interrupt
[  257.399913] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  257.399919] ae0_interrupt_static: AE0 static interrupt processed
[  257.399925] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  257.408091] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  257.447368] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  257.447384] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  257.447391] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  257.447397] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  257.447403] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  257.447411] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  257.447418] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  257.447425] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  257.447432] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  257.447439] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  257.447445] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  257.447451] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  257.447458] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  257.447465] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  257.447471] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  257.447478] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  257.447485] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  257.447491] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  257.447500] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  257.447507] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  257.447515] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  257.447521] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  257.447528] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  257.447534] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  257.447540] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  257.447546] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  257.447551] *** This should eliminate green frames by enabling proper color processing ***
[  257.447558] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  257.447565] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  257.447571] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  257.447578] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  257.447585] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  257.447591] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  257.447599] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  257.447605] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  257.447612] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  257.447617] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  257.447623] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  257.447629] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  257.447634] *** tisp_init: Standard tuning parameters loaded successfully ***
[  257.447639] *** tisp_init: Custom tuning parameters loaded successfully ***
[  257.447646] tisp_set_csc_version: Setting CSC version 0
[  257.447653] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  257.447659] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  257.447665] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  257.447672] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  257.447679] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  257.447684] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  257.447690] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  257.447697] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  257.447703] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  257.447709] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  257.447715] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  257.447722] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  257.447727] *** tisp_init: ISP processing pipeline fully enabled ***
[  257.447734] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  257.447741] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  257.447746] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  257.447753] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  257.447760] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  257.447765] tisp_init: ISP memory buffers configured
[  257.447771] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  257.447779] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  257.447787] tiziano_ae_params_refresh: Refreshing AE parameters
[  257.447798] tiziano_ae_params_refresh: AE parameters refreshed
[  257.447804] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  257.447810] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  257.447815] tiziano_ae_para_addr: Setting up AE parameter addresses
[  257.447821] tiziano_ae_para_addr: AE parameter addresses configured
[  257.447827] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  257.447834] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  257.447841] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  257.447848] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  257.447855] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  257.447862] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  257.447869] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  257.447876] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6bb814 (Binary Ninja EXACT) ***
[  257.447883] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  257.447890] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  257.447897] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  257.447903] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  257.447910] tiziano_ae_set_hardware_param: Parameters written to AE0
[  257.447916] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  257.447923] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  257.447929] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  257.447936] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  257.447943] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  257.447949] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  257.447956] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  257.447963] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  257.447969] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  257.447977] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  257.447983] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  257.447990] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  257.447995] tiziano_ae_set_hardware_param: Parameters written to AE1
[  257.448001] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  257.448009] *** system_irq_func_set: Registered handler c06857f8 at index 10 ***
[  257.459511] *** system_irq_func_set: Registered handler c06858ec at index 27 ***
[  257.484551] *** system_irq_func_set: Registered handler c06857f8 at index 26 ***
[  257.501543] *** system_irq_func_set: Registered handler c06859d4 at index 29 ***
[  257.519357] *** system_irq_func_set: Registered handler c0685960 at index 28 ***
[  257.539556] *** system_irq_func_set: Registered handler c0685a48 at index 30 ***
[  257.549640] *** system_irq_func_set: Registered handler c0685a9c at index 20 ***
[  257.569859] *** system_irq_func_set: Registered handler c0685af0 at index 18 ***
[  257.579935] *** system_irq_func_set: Registered handler c0685b44 at index 31 ***
[  257.595846] *** system_irq_func_set: Registered handler c0685b98 at index 11 ***
[  257.611501] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  257.611524] tiziano_deflicker_expt: Generated 119 LUT entries
[  257.611531] tisp_event_set_cb: Setting callback for event 1
[  257.611538] tisp_event_set_cb: Event 1 callback set to c06853f8
[  257.611544] tisp_event_set_cb: Setting callback for event 6
[  257.611550] tisp_event_set_cb: Event 6 callback set to c0684958
[  257.611556] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  257.611562] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  257.611569] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  257.611577] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  257.611584] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  257.611589] tiziano_awb_init: AWB hardware blocks enabled
[  257.611595] tiziano_gamma_init: Initializing Gamma processing
[  257.611600] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  257.611659] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  257.611665] tiziano_gib_init: Initializing GIB processing
[  257.611671] tiziano_lsc_init: Initializing LSC processing
[  257.611676] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  257.611683] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  257.611689] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  257.611697] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  257.611702] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  257.611760] tiziano_ccm_init: Initializing Color Correction Matrix
[  257.611765] tiziano_ccm_init: Using linear CCM parameters
[  257.611771] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  257.611778] jz_isp_ccm: EV=64, CT=9984
[  257.611784] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  257.611790] cm_control: saturation=128
[  257.611795] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  257.611802] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  257.611807] tiziano_ccm_init: CCM initialized successfully
[  257.611813] tiziano_dmsc_init: Initializing DMSC processing
[  257.611818] tiziano_sharpen_init: Initializing Sharpening
[  257.611823] tiziano_sharpen_init: Using linear sharpening parameters
[  257.611829] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  257.611836] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  257.611842] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  257.611868] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  257.611875] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  257.611881] tiziano_sharpen_init: Sharpening initialized successfully
[  257.611886] tiziano_sdns_init: Initializing SDNS processing
[  257.611894] tiziano_sdns_init: Using linear SDNS parameters
[  257.611899] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  257.611907] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  257.611912] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  257.611945] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  257.611952] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  257.611957] tiziano_sdns_init: SDNS processing initialized successfully
[  257.611964] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  257.611969] tiziano_mdns_init: Using linear MDNS parameters
[  257.611979] tiziano_mdns_init: MDNS processing initialized successfully
[  257.611985] tiziano_clm_init: Initializing CLM processing
[  257.611990] tiziano_dpc_init: Initializing DPC processing
[  257.611995] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  257.612001] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  257.612009] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  257.612014] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  257.612029] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  257.612035] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  257.612041] tiziano_hldc_init: Initializing HLDC processing
d[  257.612048] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  257.612054] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  257.612061] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  257.612068] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  257.612075] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  257.612082] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  257.612089] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  257.612096] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  257.612103] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  257.612110] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  257.612117] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  257.612123] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  257.612131] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  257.612136] tiziano_adr_params_refresh: Refreshing ADR parameters
[  257.612142] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  257.612147] tiziano_adr_params_init: Initializing ADR parameter arrays
[  257.612155] tisp_adr_set_params: Writing ADR parameters to registers
[  257.612187] tisp_adr_set_params: ADR parameters written to hardware
[  257.612193] tisp_event_set_cb: Setting callback for event 18
[  257.612199] tisp_event_set_cb: Event 18 callback set to c0685af0
[  257.612205] tisp_event_set_cb: Setting callback for event 2
[  257.612211] tisp_event_set_cb: Event 2 callback set to c06845f4
[  257.612217] tiziano_adr_init: ADR processing initialized successfully
[  257.612223] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  257.612229] tiziano_bcsh_init: Initializing BCSH processing
[  257.612234] tiziano_ydns_init: Initializing YDNS processing
[  257.612239] tiziano_rdns_init: Initializing RDNS processing
[  257.612245] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  257.612258] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1190000 (Binary Ninja EXACT) ***
[  257.612265] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1191000 (Binary Ninja EXACT) ***
[  257.612272] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1192000 (Binary Ninja EXACT) ***
[  257.612279] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1193000 (Binary Ninja EXACT) ***
[  257.612286] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1194000 (Binary Ninja EXACT) ***
[  257.612293] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1194800 (Binary Ninja EXACT) ***
[  257.612300] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1195000 (Binary Ninja EXACT) ***
[  257.612307] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1195800 (Binary Ninja EXACT) ***
[  257.612314] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  257.612321] *** tisp_init: AE0 buffer allocated at 0x01190000 ***
[  257.612327] *** CRITICAL FIX: data_b2f3c initialized to 0x81190000 (prevents stack corruption) ***
[  257.612335] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1198000 (Binary Ninja EXACT) ***
[  257.612342] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1199000 (Binary Ninja EXACT) ***
[  257.612349] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x119a000 (Binary Ninja EXACT) ***
[  257.612356] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x119b000 (Binary Ninja EXACT) ***
[  257.612363] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x119c000 (Binary Ninja EXACT) ***
[  257.612370] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x119c800 (Binary Ninja EXACT) ***
[  257.612377] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x119d000 (Binary Ninja EXACT) ***
[  257.612384] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x119d800 (Binary Ninja EXACT) ***
[  257.612391] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  257.612397] *** tisp_init: AE1 buffer allocated at 0x01198000 ***
[  257.612403] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  257.612409] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  257.612416] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  257.612422] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  257.612429] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  257.612434] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  257.612441] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  257.612449] tiziano_ae_params_refresh: Refreshing AE parameters
[  257.612459] tiziano_ae_params_refresh: AE parameters refreshed
[  257.612465] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  257.612471] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  257.612477] tiziano_ae_para_addr: Setting up AE parameter addresses
[  257.612482] tiziano_ae_para_addr: AE parameter addresses configured
[  257.612489] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  257.612496] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  257.612503] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  257.612510] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  257.612517] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  257.612524] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  257.612531] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  257.612538] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6bb814 (Binary Ninja EXACT) ***
[  257.612545] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  257.612551] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  257.612558] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  257.612565] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  257.612571] tiziano_ae_set_hardware_param: Parameters written to AE0
[  257.612577] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  257.612584] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  257.612591] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  257.612597] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  257.612604] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  257.612611] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  257.612617] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  257.612624] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  257.612631] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  257.612637] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  257.612644] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  257.612651] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  257.612657] tiziano_ae_set_hardware_param: Parameters written to AE1
[  257.612662] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  257.612669] *** system_irq_func_set: Registered handler c06857f8 at index 10 ***
[  257.630485] *** system_irq_func_set: Registered handler c06858ec at index 27 ***
[  257.650957] *** system_irq_func_set: Registered handler c06857f8 at index 26 ***
[  257.661045] *** system_irq_func_set: Registered handler c06859d4 at index 29 ***
[  257.681248] *** system_irq_func_set: Registered handler c0685960 at index 28 ***
[  257.691325] *** system_irq_func_set: Registered handler c0685a48 at index 30 ***
[  257.711532] *** system_irq_func_set: Registered handler c0685a9c at index 20 ***
[  257.719169] *** system_irq_func_set: Registered handler c0685af0 at index 18 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[  257.259900] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  257.259907] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  257.259912] tiziano_sdns_init: SDNS processing initialized successfully
[  257.259919] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  257.259924] tiziano_mdns_init: Using linear MDNS parameters
[  257.259935] tiziano_mdns_init: MDNS processing initialized successfully
[  257.259940] tiziano_clm_init: Initializing CLM processing
[  257.259946] tiziano_dpc_init: Initializing DPC processing
[  257.259952] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  257.259958] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  257.259965] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  257.259971] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  257.259986] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  257.259992] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  257.259998] tiziano_hldc_init: Initializing HLDC processing
[  257.260005] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  257.260012] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  257.260018] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  257.260026] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  257.260032] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  257.260040] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  257.260046] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  257.260054] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  257.260060] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  257.260068] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  257.260074] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  257.260082] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  257.260089] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  257.260094] tiziano_adr_params_refresh: Refreshing ADR parameters
[  257.260100] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  257.260106] tiziano_adr_params_init: Initializing ADR parameter arrays
[  257.260113] tisp_adr_set_params: Writing ADR parameters to registers
[  257.260145] tisp_adr_set_params: ADR parameters written to hardware
[  257.260152] tisp_event_set_cb: Setting callback for event 18
[  257.260159] tisp_event_set_cb: Event 18 callback set to c0685af0
[  257.260165] tisp_event_set_cb: Setting callback for event 2
[  257.260172] tisp_event_set_cb: Event 2 callback set to c06845f4
[  257.260177] tiziano_adr_init: ADR processing initialized successfully
[  257.260183] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  257.260189] tiziano_bcsh_init: Initializing BCSH processing
[  257.260194] tiziano_ydns_init: Initializing YDNS processing
[  257.260199] tiziano_rdns_init: Initializing RDNS processing
[  257.260205] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  257.260210] tisp_event_init: Initializing ISP event system
[  257.260218] tisp_event_init: SAFE event system initialized with 20 nodes
[  257.260224] tisp_event_set_cb: Setting callback for event 4
[  257.260230] tisp_event_set_cb: Event 4 callback set to c0684620
[  257.260236] tisp_event_set_cb: Setting callback for event 5
[  257.260242] tisp_event_set_cb: Event 5 callback set to c0684ae8
[  257.260248] tisp_event_set_cb: Setting callback for event 7
[  257.260255] tisp_event_set_cb: Event 7 callback set to c06846b4
[  257.260260] tisp_event_set_cb: Setting callback for event 9
[  257.260267] tisp_event_set_cb: Event 9 callback set to c068473c
[  257.260273] tisp_event_set_cb: Setting callback for event 8
[  257.260279] tisp_event_set_cb: Event 8 callback set to c0684800
[  257.260285] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  257.260291] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  257.260297] tisp_param_operate_init: Initializing parameter operations
[  257.260304] tisp_netlink_init: Initializing netlink communication
[  257.260310] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  257.260342] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  257.260352] tisp_netlink_init: Netlink socket created successfully
[  257.260358] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  257.260364] tisp_code_create_tuning_node: Device already created, skipping
[  257.260370] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  257.260377] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  257.260383] *** ispcore_core_ops_init: Second tisp_init completed ***
[  257.260389] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  257.260398] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  257.260406] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  257.260412] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  257.260417] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  257.260424] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  257.260428] ispcore_core_ops_init: Complete, result=0<6>[  257.260436] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[  257.260444] *** vic_core_ops_init: ENTRY - sd=8543e800, enable=1 ***
[  257.260450] *** vic_core_ops_init: vic_dev=8543e800, current state check ***
[  257.260456] *** vic_core_ops_init: current_state=3, enable=1 ***
[  257.260463] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[  257.260471] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[  257.260476] *** VIC device final state set to 2 (fully activated) ***
[  257.260482] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[  257.260488] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[  257.260494] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[  257.260501] *** vic_core_ops_init: ENTRY - sd=8543e800, enable=1 ***
[  257.260507] *** vic_core_ops_init: vic_dev=8543e800, current state check ***
[  257.260514] *** vic_core_ops_init: current_state=2, enable=1 ***
[  257.260519] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  257.260525] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[  257.260531] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[  257.260537] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[  257.260543] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  257.260551] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  257.260557] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[  257.260563] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[  257.260569] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[  257.260575] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  257.260581] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  257.260586] tx_vic_enable_irq: Calling VIC interrupt callback
[  257.260593] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  257.260600] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  257.260606] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  257.260616] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  257.260622] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  257.260630] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  257.260636] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  257.260643] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  257.260649] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  257.260654] *** tx_vic_enable_irq: completed successfully ***
[  257.260660] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[  257.260666] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[  257.260672] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[  257.260682] *** tx_isp_video_s_stream: Initializing Core subdev ***
[  257.260688] *** ispcore_core_ops_init: ENTRY - sd=8049a000, on=1 ***
[  257.260696] *** ispcore_core_ops_init: sd->dev_priv=8049a000, sd->host_priv=8049a000 ***
[  257.260702] *** ispcore_core_ops_init: sd->pdev=c06b54a0, sd->ops=c06b5ba8 ***
[  257.260708] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  257.260714] *** ispcore_core_ops_init: ISP device=81124000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  257.260722] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  257.260730] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f3b000 (name=gc2053) ***
[  257.260737] *** tx_isp_get_sensor: Found real sensor: 85f3b000 ***
[  257.260744] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  257.260749] *** ispcore_core_ops_init: s0 (core_dev) = 8049a000 from sd->host_priv ***
[  257.260756] ispcore_core_ops_init: core_dev=8049a000, vic_dev=8543e800, vic_state=3
[  257.260761] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[  257.260770] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  257.260778] *** VIC STATE 4: Initializing clocks for streaming ***
[  257.260785] *** Initializing CSI clocks (1 clocks) ***
[  257.260791] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[  257.260798] isp_subdev_init_clks: Using platform data clock arrays: c06b58c0
[  257.260804] isp_subdev_init_clks: Using platform data clock configs
[  257.260812] Platform data clock[0]: name=csi, rate=65535
[  257.260821] Clock csi enabled successfully
[  257.281493] CPM clock gates configured
[  257.281509] isp_subdev_init_clks: Successfully initialized 1 clocks
[  257.281516] *** Initializing VIC clocks (2 clocks) ***
[  257.281522] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  257.281531] isp_subdev_init_clks: Using platform data clock arrays: c06b59d0
[  257.281538] isp_subdev_init_clks: Using platform data clock configs
[  257.281547] Platform data clock[0]: name=cgu_isp, rate=100000000
[  257.281558] Clock cgu_isp: set rate 100000000 Hz, result=0
[  257.281564] Clock cgu_isp enabled successfully
[  257.281570] Platform data clock[1]: name=isp, rate=65535
[  257.281578] Clock isp enabled successfully
[  257.311478] CPM clock gates configured
[  257.311492] isp_subdev_init_clks: Successfully initialized 2 clocks
[  257.311499] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  257.311510] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f3b000 (name=gc2053) ***
[  257.311516] *** tx_isp_get_sensor: Found real sensor: 85f3b000 ***
[  257.311522] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  257.311528] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  257.311534] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  257.311541] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  257.311548] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  257.311554] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  257.311559] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  257.311564] tisp_event_init: Initializing ISP event system
[  257.311572] tisp_event_init: SAFE event system initialized with 20 nodes
[  257.311578] tisp_event_set_cb: Setting callback for event 4
[  257.311585] tisp_event_set_cb: Event 4 callback set to c0684620
[  257.311591] tisp_event_set_cb: Setting callback for event 5
[  257.311598] tisp_event_set_cb: Event 5 callback set to c0684ae8
[  257.311603] tisp_event_set_cb: Setting callback for event 7
[  257.311610] tisp_event_set_cb: Event 7 callback set to c06846b4
[  257.311615] tisp_event_set_cb: Setting callback for event 9
[  257.311622] tisp_event_set_cb: Event 9 callback set to c068473c
[  257.311628] tisp_event_set_cb: Setting callback for event 8
[  257.311634] tisp_event_set_cb: Event 8 callback set to c0684800
[  257.311641] *** system_irq_func_set: Registered handler c067ce9c at index 13 ***
[  257.329873] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  257.329889] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  257.329896] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  257.329903] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  257.329910] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  257.329917] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  257.329924] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  257.329931] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  257.329938] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  257.329945] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  257.329952] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  257.329959] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  257.329966] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  257.329973] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  257.329980] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  257.329987] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  257.329994] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  257.329999] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  257.330006] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  257.330013] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  257.330020] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  257.330026] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  257.330032] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  257.330038] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  257.330044] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  257.330052] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  257.330058] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  257.330065] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  257.330072] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  257.330079] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  257.330086] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  257.330093] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  257.330098] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  257.330106] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  257.330112] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  257.330120] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  257.330126] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  257.330133] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  257.330140] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  257.330146] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  257.330153] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  257.330160] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  257.330166] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  257.330172] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  257.330180] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  257.330188] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  257.330194] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  257.330201] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  257.330206] *** tisp_init: ISP control register set to enable processing pipeline ***
[  257.330213] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  257.330219] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  257.330226] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  257.330232] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  257.330238] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  257.330245] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  257.330256] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=81124000 ***
[  257.337708] *** isp_irq_handle: IRQ 37 received, dev_id=81124000 ***
[  257.337713] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  257.345438] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=81124000 ***
[  257.352881] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  257.360604] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  257.368147] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  257.374335] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  257.382411] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c06857f8 ***
[  257.390661] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  257.399907] ae0_interrupt_static: Processing AE0 static interrupt
[  257.399913] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  257.399919] ae0_interrupt_static: AE0 static interrupt processed
[  257.399925] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  257.408091] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  257.447368] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  257.447384] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  257.447391] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  257.447397] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  257.447403] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  257.447411] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  257.447418] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  257.447425] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  257.447432] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  257.447439] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  257.447445] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  257.447451] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  257.447458] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  257.447465] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  257.447471] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  257.447478] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  257.447485] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  257.447491] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  257.447500] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  257.447507] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  257.447515] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  257.447521] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  257.447528] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  257.447534] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  257.447540] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  257.447546] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  257.447551] *** This should eliminate green frames by enabling proper color processing ***
[  257.447558] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  257.447565] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  257.447571] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  257.447578] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  257.447585] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  257.447591] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  257.447599] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  257.447605] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  257.447612] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  257.447617] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  257.447623] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  257.447629] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  257.447634] *** tisp_init: Standard tuning parameters loaded successfully ***
[  257.447639] *** tisp_init: Custom tuning parameters loaded successfully ***
[  257.447646] tisp_set_csc_version: Setting CSC version 0
[  257.447653] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  257.447659] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  257.447665] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  257.447672] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  257.447679] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  257.447684] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  257.447690] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  257.447697] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  257.447703] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  257.447709] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  257.447715] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  257.447722] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  257.447727] *** tisp_init: ISP processing pipeline fully enabled ***
[  257.447734] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  257.447741] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  257.447746] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  257.447753] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  257.447760] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  257.447765] tisp_init: ISP memory buffers configured
[  257.447771] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  257.447779] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  257.447787] tiziano_ae_params_refresh: Refreshing AE parameters
[  257.447798] tiziano_ae_params_refresh: AE parameters refreshed
[  257.447804] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  257.447810] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  257.447815] tiziano_ae_para_addr: Setting up AE parameter addresses
[  257.447821] tiziano_ae_para_addr: AE parameter addresses configured
[  257.447827] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  257.447834] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  257.447841] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  257.447848] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  257.447855] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  257.447862] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  257.447869] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  257.447876] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6bb814 (Binary Ninja EXACT) ***
[  257.447883] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  257.447890] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  257.447897] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  257.447903] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  257.447910] tiziano_ae_set_hardware_param: Parameters written to AE0
[  257.447916] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  257.447923] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  257.447929] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  257.447936] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  257.447943] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  257.447949] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  257.447956] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  257.447963] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  257.447969] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  257.447977] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  257.447983] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  257.447990] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  257.447995] tiziano_ae_set_hardware_param: Parameters written to AE1
[  257.448001] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  257.448009] *** system_irq_func_set: Registered handler c06857f8 at index 10 ***
[  257.459511] *** system_irq_func_set: Registered handler c06858ec at index 27 ***
[  257.484551] *** system_irq_func_set: Registered handler c06857f8 at index 26 ***
[  257.501543] *** system_irq_func_set: Registered handler c06859d4 at index 29 ***
[  257.519357] *** system_irq_func_set: Registered handler c0685960 at index 28 ***
[  257.539556] *** system_irq_func_set: Registered handler c0685a48 at index 30 ***
[  257.549640] *** system_irq_func_set: Registered handler c0685a9c at index 20 ***
[  257.569859] *** system_irq_func_set: Registered handler c0685af0 at index 18 ***
[  257.579935] *** system_irq_func_set: Registered handler c0685b44 at index 31 ***
[  257.595846] *** system_irq_func_set: Registered handler c0685b98 at index 11 ***
[  257.611501] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  257.611524] tiziano_deflicker_expt: Generated 119 LUT entries
[  257.611531] tisp_event_set_cb: Setting callback for event 1
[  257.611538] tisp_event_set_cb: Event 1 callback set to c06853f8
[  257.611544] tisp_event_set_cb: Setting callback for event 6
[  257.611550] tisp_event_set_cb: Event 6 callback set to c0684958
[  257.611556] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  257.611562] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  257.611569] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  257.611577] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  257.611584] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  257.611589] tiziano_awb_init: AWB hardware blocks enabled
[  257.611595] tiziano_gamma_init: Initializing Gamma processing
[  257.611600] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  257.611659] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  257.611665] tiziano_gib_init: Initializing GIB processing
[  257.611671] tiziano_lsc_init: Initializing LSC processing
[  257.611676] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  257.611683] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  257.611689] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  257.611697] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  257.611702] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  257.611760] tiziano_ccm_init: Initializing Color Correction Matrix
[  257.611765] tiziano_ccm_init: Using linear CCM parameters
[  257.611771] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  257.611778] jz_isp_ccm: EV=64, CT=9984
[  257.611784] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  257.611790] cm_control: saturation=128
[  257.611795] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  257.611802] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  257.611807] tiziano_ccm_init: CCM initialized successfully
[  257.611813] tiziano_dmsc_init: Initializing DMSC processing
[  257.611818] tiziano_sharpen_init: Initializing Sharpening
[  257.611823] tiziano_sharpen_init: Using linear sharpening parameters
[  257.611829] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  257.611836] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  257.611842] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  257.611868] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  257.611875] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  257.611881] tiziano_sharpen_init: Sharpening initialized successfully
[  257.611886] tiziano_sdns_init: Initializing SDNS processing
[  257.611894] tiziano_sdns_init: Using linear SDNS parameters
[  257.611899] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  257.611907] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  257.611912] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  257.611945] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  257.611952] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  257.611957] tiziano_sdns_init: SDNS processing initialized successfully
[  257.611964] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  257.611969] tiziano_mdns_init: Using linear MDNS parameters
[  257.611979] tiziano_mdns_init: MDNS processing initialized successfully
[  257.611985] tiziano_clm_init: Initializing CLM processing
[  257.611990] tiziano_dpc_init: Initializing DPC processing
[  257.611995] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  257.612001] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  257.612009] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  257.612014] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  257.612029] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  257.612035] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  257.612041] tiziano_hldc_init: Initializing HLDC processing
[  257.612048] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  257.612054] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  257.612061] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  257.612068] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  257.612075] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  257.612082] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  257.612089] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  257.612096] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  257.612103] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  257.612110] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  257.612117] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  257.612123] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  257.612131] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  257.612136] tiziano_adr_params_refresh: Refreshing ADR parameters
[  257.612142] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  257.612147] tiziano_adr_params_init: Initializing ADR parameter arrays
[  257.612155] tisp_adr_set_params: Writing ADR parameters to registers
[  257.612187] tisp_adr_set_params: ADR parameters written to hardware
[  257.612193] tisp_event_set_cb: Setting callback for event 18
[  257.612199] tisp_event_set_cb: Event 18 callback set to c0685af0
[  257.612205] tisp_event_set_cb: Setting callback for event 2
[  257.612211] tisp_event_set_cb: Event 2 callback set to c06845f4
[  257.612217] tiziano_adr_init: ADR processing initialized successfully
[  257.612223] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  257.612229] tiziano_bcsh_init: Initializing BCSH processing
[  257.612234] tiziano_ydns_init: Initializing YDNS processing
[  257.612239] tiziano_rdns_init: Initializing RDNS processing
[  257.612245] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  257.612258] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1190000 (Binary Ninja EXACT) ***
[  257.612265] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1191000 (Binary Ninja EXACT) ***
[  257.612272] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1192000 (Binary Ninja EXACT) ***
[  257.612279] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1193000 (Binary Ninja EXACT) ***
[  257.612286] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1194000 (Binary Ninja EXACT) ***
[  257.612293] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1194800 (Binary Ninja EXACT) ***
[  257.612300] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1195000 (Binary Ninja EXACT) ***
[  257.612307] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1195800 (Binary Ninja EXACT) ***
[  257.612314] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  257.612321] *** tisp_init: AE0 buffer allocated at 0x01190000 ***
[  257.612327] *** CRITICAL FIX: data_b2f3c initialized to 0x81190000 (prevents stack corruption) ***
[  257.612335] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1198000 (Binary Ninja EXACT) ***
[  257.612342] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1199000 (Binary Ninja EXACT) ***
[  257.612349] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x119a000 (Binary Ninja EXACT) ***
[  257.612356] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x119b000 (Binary Ninja EXACT) ***
[  257.612363] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x119c000 (Binary Ninja EXACT) ***
[  257.612370] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x119c800 (Binary Ninja EXACT) ***
[  257.612377] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x119d000 (Binary Ninja EXACT) ***
[  257.612384] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x119d800 (Binary Ninja EXACT) ***
[  257.612391] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  257.612397] *** tisp_init: AE1 buffer allocated at 0x01198000 ***
[  257.612403] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  257.612409] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  257.612416] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  257.612422] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  257.612429] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  257.612434] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  257.612441] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  257.612449] tiziano_ae_params_refresh: Refreshing AE parameters
[  257.612459] tiziano_ae_params_refresh: AE parameters refreshed
[  257.612465] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  257.612471] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  257.612477] tiziano_ae_para_addr: Setting up AE parameter addresses
[  257.612482] tiziano_ae_para_addr: AE parameter addresses configured
[  257.612489] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  257.612496] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  257.612503] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  257.612510] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  257.612517] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  257.612524] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  257.612531] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  257.612538] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6bb814 (Binary Ninja EXACT) ***
[  257.612545] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  257.612551] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  257.612558] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  257.612565] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  257.612571] tiziano_ae_set_hardware_param: Parameters written to AE0
[  257.612577] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  257.612584] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  257.612591] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  257.612597] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  257.612604] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  257.612611] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  257.612617] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  257.612624] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  257.612631] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  257.612637] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  257.612644] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  257.612651] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  257.612657] tiziano_ae_set_hardware_param: Parameters written to AE1
[  257.612662] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  257.612669] *** system_irq_func_set: Registered handler c06857f8 at index 10 ***
[  257.630485] *** system_irq_func_set: Registered handler c06858ec at index 27 ***
[  257.650957] *** system_irq_func_set: Registered handler c06857f8 at index 26 ***
[  257.661045] *** system_irq_func_set: Registered handler c06859d4 at index 29 ***
[  257.681248] *** system_irq_func_set: Registered handler c0685960 at index 28 ***
[  257.691325] *** system_irq_func_set: Registered handler c0685a48 at index 30 ***
[  257.711532] *** system_irq_func_set: Registered handler c0685a9c at index 20 ***
[  257.719169] *** system_irq_func_set: Registered handler c0685af0 at index 18 ***
[  257.748771] *** system_irq_func_set: Registered handler c0685b44 at index 31 ***
[  257.767278] *** system_irq_func_set: Registered handler c0685b98 at index 11 ***
[  257.777359] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  257.777379] tiziano_deflicker_expt: Generated 119 LUT entries
[  257.777385] tisp_event_set_cb: Setting callback for event 1
[  257.777393] tisp_event_set_cb: Event 1 callback set to c06853f8
[  257.777399] tisp_event_set_cb: Setting callback for event 6
[  257.777405] tisp_event_set_cb: Event 6 callback set to c0684958
[  257.777411] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  257.777417] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  257.777424] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  257.777431] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  257.777439] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  257.777444] tiziano_awb_init: AWB hardware blocks enabled
[  257.777449] tiziano_gamma_init: Initializing Gamma processing
[  257.777455] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  257.777515] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  257.777520] tiziano_gib_init: Initializing GIB processing
[  257.777525] tiziano_lsc_init: Initializing LSC processing
[  257.777531] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  257.777538] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  257.777545] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  257.777552] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  257.777557] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  257.777615] tiziano_ccm_init: Initializing Color Correction Matrix
[  257.777621] tiziano_ccm_init: Using linear CCM parameters
[  257.777627] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  257.777633] jz_isp_ccm: EV=64, CT=9984
[  257.777639] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  257.777645] cm_control: saturation=128
[  257.777651] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  257.777657] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  257.777663] tiziano_ccm_init: CCM initialized successfully
[  257.777668] tiziano_dmsc_init: Initializing DMSC processing
[  257.777673] tiziano_sharpen_init: Initializing Sharpening
[  257.777679] tiziano_sharpen_init: Using linear sharpening parameters
[  257.777685] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  257.777692] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  257.777697] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  257.777724] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  257.777731] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  257.777737] tiziano_sharpen_init: Sharpening initialized successfully
[  257.777742] tiziano_sdns_init: Initializing SDNS processing
[  257.777751] tiziano_sdns_init: Using linear SDNS parameters
[  257.777756] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  257.777763] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  257.777769] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  257.777802] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  257.777809] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  257.777814] tiziano_sdns_init: SDNS processing initialized successfully
[  257.777821] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  257.777826] tiziano_mdns_init: Using linear MDNS parameters
[  257.777836] tiziano_mdns_init: MDNS processing initialized successfully
[  257.777842] tiziano_clm_init: Initializing CLM processing
[  257.777847] tiziano_dpc_init: Initializing DPC processing
[  257.777853] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  257.777859] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  257.777866] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  257.777872] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  257.777887] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  257.777894] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  257.777899] tiziano_hldc_init: Initializing HLDC processing
[  257.777906] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  257.777913] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  257.777919] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  257.777927] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  257.777934] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  257.777941] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  257.777947] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  257.777955] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  257.777961] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  257.777969] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  257.777975] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  257.777982] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  257.777989] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  257.777995] tiziano_adr_params_refresh: Refreshing ADR parameters
[  257.778001] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  257.778006] tiziano_adr_params_init: Initializing ADR parameter arrays
[  257.778013] tisp_adr_set_params: Writing ADR parameters to registers
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[  257.778045] tisp_adr_set_params: ADR parameters written to hardware
[  257.778051] tisp_event_set_cb: Setting callback for event 18
[  257.778058] tisp_event_set_cb: Event 18 callback set to c0685af0
[  257.778063] tisp_event_set_cb: Setting callback for event 2
[  257.778070] tisp_event_set_cb: Event 2 callback set to c06845f4
[  257.778075] tiziano_adr_init: ADR processing initialized successfully
[  257.778082] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  257.778087] tiziano_bcsh_init: Initializing BCSH processing
[  257.778092] tiziano_ydns_init: Initializing YDNS processing
[  257.778097] tiziano_rdns_init: Initializing RDNS processing
[  257.778103] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  257.778108] tisp_event_init: Initializing ISP event system
[  257.778115] tisp_event_init: SAFE event system initialized with 20 nodes
[  257.778121] tisp_event_set_cb: Setting callback for event 4
[  257.778127] tisp_event_set_cb: Event 4 callback set to c0684620
[  257.778133] tisp_event_set_cb: Setting callback for event 5
[  257.778139] tisp_event_set_cb: Event 5 callback set to c0684ae8
[  257.778145] tisp_event_set_cb: Setting callback for event 7
[  257.778151] tisp_event_set_cb: Event 7 callback set to c06846b4
[  257.778157] tisp_event_set_cb: Setting callback for event 9
[  257.778164] tisp_event_set_cb: Event 9 callback set to c068473c
[  257.778169] tisp_event_set_cb: Setting callback for event 8
[  257.778176] tisp_event_set_cb: Event 8 callback set to c0684800
[  257.778181] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  257.778187] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  257.778193] tisp_param_operate_init: Initializing parameter operations
[  257.778201] tisp_netlink_init: Initializing netlink communication
[  257.778207] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  257.778238] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  257.778251] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  257.778264] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  257.778270] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  257.778276] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  257.778281] tisp_code_create_tuning_node: Device already created, skipping
[  257.778288] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  257.778293] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  257.778300] *** ispcore_core_ops_init: Second tisp_init completed ***
[  257.778305] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  257.778315] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  257.778323] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  257.778328] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  257.778333] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  257.778340] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  257.778345] ispcore_core_ops_init: Complete, result=0<6>[  257.778350] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  257.778357] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[  257.778364] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[  257.778371] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[  257.778379] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[  257.778385] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[  257.778393] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[  257.778399] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  257.778409] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f3b000 (name=gc2053) ***
[  257.778416] *** tx_isp_get_sensor: Found real sensor: 85f3b000 ***
[  257.778423] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[  257.778429] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[  257.851477] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[  257.851491] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[  257.851499] *** vic_core_ops_init: ENTRY - sd=8543e800, enable=1 ***
[  257.851506] *** vic_core_ops_init: vic_dev=8543e800, current state check ***
[  257.851513] *** vic_core_ops_init: current_state=3, enable=1 ***
[  257.851518] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[  257.851524] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  257.851533] *** SENSOR_INIT: gc2053 enable=1 ***
[  257.851539] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  257.851545] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  257.851551] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  257.851557] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  257.851564] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  257.851570] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  257.851577] csi_video_s_stream: sd=85217c00, enable=1
[  257.851583] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  257.851589] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  257.851596] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  257.851603] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8543e800, enable=1 ***
[  257.851609] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  257.851615] *** vic_core_s_stream: STREAM ON ***
[  257.851620] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  257.851626] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  257.851632] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[  257.851638] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  257.851646] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f3b000 (name=gc2053) ***
[  257.851653] *** tx_isp_get_sensor: Found real sensor: 85f3b000 ***
[  257.851659] *** DEBUG: sensor_attr=c06e00cc, dbus_type=1 ***
[  257.851666] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[  257.851672] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[  257.851678] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[  257.851683] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[  257.851689] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[  257.851695] *** Interface type: 1, Format: 0x2b (RAW10) ***
[  257.881497] MIPI interface configuration
[  257.881511] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[  257.881517] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[  257.881524] *** VIC UNLOCK: Initial register 0x0 value = 0x00000000 ***
[  257.881530] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[  257.881537] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[  257.881544] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[  257.881550] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[  257.903881] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[  257.903891] *** Continuing anyway to prevent infinite hang ***
[  257.903898] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[  257.903903] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[  257.903909] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[  257.903915] tx_isp_vic_start: Linear mode enabled
[  257.903921] *** VIC start completed - vic_start_ok = 1 ***
[  257.903929] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  257.903934] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[  257.903940] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  257.903947] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  257.903953] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  257.903962] ispvic_frame_channel_qbuf: arg1=8543e800, arg2=  (null)
[  257.903969] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  257.903975] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  257.903981] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  257.903987] ispvic_frame_channel_s_stream: arg1=8543e800, arg2=1
[  257.903994] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8543e800
[  257.904001] ispvic_frame_channel_s_stream[2524]: streamon
[  257.904007] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  257.904013] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  257.904019] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  257.904025] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  257.904031] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  257.904038] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  257.904043] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  257.904051] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  257.904057] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  257.904063] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  257.904068] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  257.904074] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  257.904081] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  257.904089] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  257.904096] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  257.904104] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  257.904112] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  257.904119] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  257.904125] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  257.904131] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  257.904137] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  257.904144] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  257.904160] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[  257.904167] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[  257.904173] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  257.904178] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  257.904185] ispvic_frame_channel_qbuf: arg1=8543e800, arg2=  (null)
[  257.904190] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  257.904203] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[  257.904212] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[  257.904277] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[  257.904289] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  257.904296] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  257.904305] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  257.904311] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  257.904317] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  257.904327] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[  257.904334] *** VIC UNMASK-ALL TEST: [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (expect 0) ***
[  257.905343] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  257.905349] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  257.905354] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  257.905462] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  257.905473] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=81124000 ***
[  257.912919] *** isp_irq_handle: IRQ 38 received, dev_id=81124000 ***
[  257.912925] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  257.920642] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  257.928726] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=81124000 ***
[  257.936269] *** VIC IRQ: Got vic_dev=8543e800 ***
[  257.941118] *** VIC IRQ: Checking vic_dev validity: vic_dev=8543e800 ***
[  257.948022] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  257.954037] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  257.958976] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  257.966072] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  257.974869] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  257.981431] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0xffdffffe [1ec]=0x0 ***
[  257.990859] *** VIC IRQ: CTRL[0x300]=0x80040020 DIMS[0x304]=0x7800438 STRIDE[0x310]=0xf00 ***
[  257.999651] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[  258.006114] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[  258.014279] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[  258.022093] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[  258.029099] *** VIC IRQ: Restored enables(0x1e0|=1) and MainMask=0xFFDFFFFE (allow framedone+bit21) ***
[  258.038791] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  258.045793] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[  258.052432] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  258.058886] *** VIC ERROR: control limit error (bit 21) ***
[  258.064628] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[  258.341511] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[  258.341624] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  258.341632] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  258.341638] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  258.341644] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  258.341650] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  258.341655] tx_vic_enable_irq: Calling VIC interrupt callback
[  258.341662] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  258.341669] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  258.341675] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  258.341684] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  258.341690] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  258.341698] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  258.341705] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  258.341711] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  258.341717] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  258.341722] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# dmesg 
[  257.612136] tiziano_adr_params_refresh: Refreshing ADR parameters
[  257.612142] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  257.612147] tiziano_adr_params_init: Initializing ADR parameter arrays
[  257.612155] tisp_adr_set_params: Writing ADR parameters to registers
[  257.612187] tisp_adr_set_params: ADR parameters written to hardware
[  257.612193] tisp_event_set_cb: Setting callback for event 18
[  257.612199] tisp_event_set_cb: Event 18 callback set to c0685af0
[  257.612205] tisp_event_set_cb: Setting callback for event 2
[  257.612211] tisp_event_set_cb: Event 2 callback set to c06845f4
[  257.612217] tiziano_adr_init: ADR processing initialized successfully
[  257.612223] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  257.612229] tiziano_bcsh_init: Initializing BCSH processing
[  257.612234] tiziano_ydns_init: Initializing YDNS processing
[  257.612239] tiziano_rdns_init: Initializing RDNS processing
[  257.612245] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  257.612258] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1190000 (Binary Ninja EXACT) ***
[  257.612265] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1191000 (Binary Ninja EXACT) ***
[  257.612272] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1192000 (Binary Ninja EXACT) ***
[  257.612279] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1193000 (Binary Ninja EXACT) ***
[  257.612286] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1194000 (Binary Ninja EXACT) ***
[  257.612293] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1194800 (Binary Ninja EXACT) ***
[  257.612300] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1195000 (Binary Ninja EXACT) ***
[  257.612307] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1195800 (Binary Ninja EXACT) ***
[  257.612314] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  257.612321] *** tisp_init: AE0 buffer allocated at 0x01190000 ***
[  257.612327] *** CRITICAL FIX: data_b2f3c initialized to 0x81190000 (prevents stack corruption) ***
[  257.612335] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1198000 (Binary Ninja EXACT) ***
[  257.612342] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1199000 (Binary Ninja EXACT) ***
[  257.612349] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x119a000 (Binary Ninja EXACT) ***
[  257.612356] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x119b000 (Binary Ninja EXACT) ***
[  257.612363] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x119c000 (Binary Ninja EXACT) ***
[  257.612370] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x119c800 (Binary Ninja EXACT) ***
[  257.612377] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x119d000 (Binary Ninja EXACT) ***
[  257.612384] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x119d800 (Binary Ninja EXACT) ***
[  257.612391] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  257.612397] *** tisp_init: AE1 buffer allocated at 0x01198000 ***
[  257.612403] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  257.612409] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  257.612416] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  257.612422] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  257.612429] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  257.612434] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  257.612441] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  257.612449] tiziano_ae_params_refresh: Refreshing AE parameters
[  257.612459] tiziano_ae_params_refresh: AE parameters refreshed
[  257.612465] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  257.612471] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  257.612477] tiziano_ae_para_addr: Setting up AE parameter addresses
[  257.612482] tiziano_ae_para_addr: AE parameter addresses configured
[  257.612489] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  257.612496] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  257.612503] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  257.612510] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  257.612517] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  257.612524] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  257.612531] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  257.612538] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6bb814 (Binary Ninja EXACT) ***
[  257.612545] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  257.612551] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  257.612558] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  257.612565] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  257.612571] tiziano_ae_set_hardware_param: Parameters written to AE0
[  257.612577] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  257.612584] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  257.612591] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  257.612597] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  257.612604] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  257.612611] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  257.612617] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  257.612624] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  257.612631] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  257.612637] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  257.612644] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  257.612651] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  257.612657] tiziano_ae_set_hardware_param: Parameters written to AE1
[  257.612662] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  257.612669] *** system_irq_func_set: Registered handler c06857f8 at index 10 ***
[  257.630485] *** system_irq_func_set: Registered handler c06858ec at index 27 ***
[  257.650957] *** system_irq_func_set: Registered handler c06857f8 at index 26 ***
[  257.661045] *** system_irq_func_set: Registered handler c06859d4 at index 29 ***
[  257.681248] *** system_irq_func_set: Registered handler c0685960 at index 28 ***
[  257.691325] *** system_irq_func_set: Registered handler c0685a48 at index 30 ***
[  257.711532] *** system_irq_func_set: Registered handler c0685a9c at index 20 ***
[  257.719169] *** system_irq_func_set: Registered handler c0685af0 at index 18 ***
[  257.748771] *** system_irq_func_set: Registered handler c0685b44 at index 31 ***
[  257.767278] *** system_irq_func_set: Registered handler c0685b98 at index 11 ***
[  257.777359] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  257.777379] tiziano_deflicker_expt: Generated 119 LUT entries
[  257.777385] tisp_event_set_cb: Setting callback for event 1
[  257.777393] tisp_event_set_cb: Event 1 callback set to c06853f8
[  257.777399] tisp_event_set_cb: Setting callback for event 6
[  257.777405] tisp_event_set_cb: Event 6 callback set to c0684958
[  257.777411] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  257.777417] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  257.777424] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  257.777431] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  257.777439] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  257.777444] tiziano_awb_init: AWB hardware blocks enabled
[  257.777449] tiziano_gamma_init: Initializing Gamma processing
[  257.777455] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  257.777515] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  257.777520] tiziano_gib_init: Initializing GIB processing
[  257.777525] tiziano_lsc_init: Initializing LSC processing
[  257.777531] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  257.777538] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  257.777545] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  257.777552] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  257.777557] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  257.777615] tiziano_ccm_init: Initializing Color Correction Matrix
[  257.777621] tiziano_ccm_init: Using linear CCM parameters
[  257.777627] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  257.777633] jz_isp_ccm: EV=64, CT=9984
[  257.777639] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  257.777645] cm_control: saturation=128
[  257.777651] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  257.777657] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  257.777663] tiziano_ccm_init: CCM initialized successfully
[  257.777668] tiziano_dmsc_init: Initializing DMSC processing
[  257.777673] tiziano_sharpen_init: Initializing Sharpening
[  257.777679] tiziano_sharpen_init: Using linear sharpening parameters
[  257.777685] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  257.777692] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  257.777697] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  257.777724] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  257.777731] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  257.777737] tiziano_sharpen_init: Sharpening initialized successfully
[  257.777742] tiziano_sdns_init: Initializing SDNS processing
[  257.777751] tiziano_sdns_init: Using linear SDNS parameters
[  257.777756] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  257.777763] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  257.777769] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  257.777802] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  257.777809] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  257.777814] tiziano_sdns_init: SDNS processing initialized successfully
[  257.777821] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  257.777826] tiziano_mdns_init: Using linear MDNS parameters
[  257.777836] tiziano_mdns_init: MDNS processing initialized successfully
[  257.777842] tiziano_clm_init: Initializing CLM processing
[  257.777847] tiziano_dpc_init: Initializing DPC processing
[  257.777853] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  257.777859] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  257.777866] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  257.777872] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  257.777887] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  257.777894] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  257.777899] tiziano_hldc_init: Initializing HLDC processing
[  257.777906] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  257.777913] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  257.777919] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  257.777927] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  257.777934] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  257.777941] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  257.777947] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  257.777955] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  257.777961] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  257.777969] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  257.777975] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  257.777982] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  257.777989] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  257.777995] tiziano_adr_params_refresh: Refreshing ADR parameters
[  257.778001] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  257.778006] tiziano_adr_params_init: Initializing ADR parameter arrays
[  257.778013] tisp_adr_set_params: Writing ADR parameters to registers
[  257.778045] tisp_adr_set_params: ADR parameters written to hardware
[  257.778051] tisp_event_set_cb: Setting callback for event 18
[  257.778058] tisp_event_set_cb: Event 18 callback set to c0685af0
[  257.778063] tisp_event_set_cb: Setting callback for event 2
[  257.778070] tisp_event_set_cb: Event 2 callback set to c06845f4
[  257.778075] tiziano_adr_init: ADR processing initialized successfully
[  257.778082] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  257.778087] tiziano_bcsh_init: Initializing BCSH processing
[  257.778092] tiziano_ydns_init: Initializing YDNS processing
[  257.778097] tiziano_rdns_init: Initializing RDNS processing
[  257.778103] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  257.778108] tisp_event_init: Initializing ISP event system
[  257.778115] tisp_event_init: SAFE event system initialized with 20 nodes
[  257.778121] tisp_event_set_cb: Setting callback for event 4
[  257.778127] tisp_event_set_cb: Event 4 callback set to c0684620
[  257.778133] tisp_event_set_cb: Setting callback for event 5
[  257.778139] tisp_event_set_cb: Event 5 callback set to c0684ae8
[  257.778145] tisp_event_set_cb: Setting callback for event 7
[  257.778151] tisp_event_set_cb: Event 7 callback set to c06846b4
[  257.778157] tisp_event_set_cb: Setting callback for event 9
[  257.778164] tisp_event_set_cb: Event 9 callback set to c068473c
[  257.778169] tisp_event_set_cb: Setting callback for event 8
[  257.778176] tisp_event_set_cb: Event 8 callback set to c0684800
[  257.778181] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  257.778187] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  257.778193] tisp_param_operate_init: Initializing parameter operations
[  257.778201] tisp_netlink_init: Initializing netlink communication
[  257.778207] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  257.778238] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  257.778251] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  257.778264] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  257.778270] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  257.778276] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  257.778281] tisp_code_create_tuning_node: Device already created, skipping
[  257.778288] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  257.778293] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  257.778300] *** ispcore_core_ops_init: Second tisp_init completed ***
[  257.778305] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  257.778315] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  257.778323] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  257.778328] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  257.778333] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  257.778340] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  257.778345] ispcore_core_ops_init: Complete, result=0<6>[  257.778350] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  257.778357] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[  257.778364] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[  257.778371] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[  257.778379] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[  257.778385] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[  257.778393] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[  257.778399] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  257.778409] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f3b000 (name=gc2053) ***
[  257.778416] *** tx_isp_get_sensor: Found real sensor: 85f3b000 ***
[  257.778423] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[  257.778429] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[  257.851477] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[  257.851491] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[  257.851499] *** vic_core_ops_init: ENTRY - sd=8543e800, enable=1 ***
[  257.851506] *** vic_core_ops_init: vic_dev=8543e800, current state check ***
[  257.851513] *** vic_core_ops_init: current_state=3, enable=1 ***
[  257.851518] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[  257.851524] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  257.851533] *** SENSOR_INIT: gc2053 enable=1 ***
[  257.851539] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  257.851545] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  257.851551] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  257.851557] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  257.851564] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  257.851570] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  257.851577] csi_video_s_stream: sd=85217c00, enable=1
[  257.851583] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  257.851589] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  257.851596] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  257.851603] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8543e800, enable=1 ***
[  257.851609] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  257.851615] *** vic_core_s_stream: STREAM ON ***
[  257.851620] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  257.851626] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  257.851632] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[  257.851638] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  257.851646] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f3b000 (name=gc2053) ***
[  257.851653] *** tx_isp_get_sensor: Found real sensor: 85f3b000 ***
[  257.851659] *** DEBUG: sensor_attr=c06e00cc, dbus_type=1 ***
[  257.851666] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[  257.851672] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[  257.851678] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[  257.851683] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[  257.851689] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[  257.851695] *** Interface type: 1, Format: 0x2b (RAW10) ***
[  257.881497] MIPI interface configuration
[  257.881511] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[  257.881517] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[  257.881524] *** VIC UNLOCK: Initial register 0x0 value = 0x00000000 ***
[  257.881530] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[  257.881537] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[  257.881544] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[  257.881550] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[  257.903881] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[  257.903891] *** Continuing anyway to prevent infinite hang ***
[  257.903898] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[  257.903903] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[  257.903909] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[  257.903915] tx_isp_vic_start: Linear mode enabled
[  257.903921] *** VIC start completed - vic_start_ok = 1 ***
[  257.903929] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  257.903934] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[  257.903940] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  257.903947] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  257.903953] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  257.903962] ispvic_frame_channel_qbuf: arg1=8543e800, arg2=  (null)
[  257.903969] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  257.903975] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  257.903981] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  257.903987] ispvic_frame_channel_s_stream: arg1=8543e800, arg2=1
[  257.903994] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8543e800
[  257.904001] ispvic_frame_channel_s_stream[2524]: streamon
[  257.904007] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  257.904013] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  257.904019] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  257.904025] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  257.904031] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  257.904038] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  257.904043] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  257.904051] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  257.904057] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  257.904063] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  257.904068] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  257.904074] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  257.904081] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  257.904089] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  257.904096] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  257.904104] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  257.904112] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  257.904119] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  257.904125] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  257.904131] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  257.904137] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  257.904144] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  257.904160] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[  257.904167] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[  257.904173] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  257.904178] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  257.904185] ispvic_frame_channel_qbuf: arg1=8543e800, arg2=  (null)
[  257.904190] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  257.904203] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[  257.904212] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[  257.904277] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[  257.904289] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  257.904296] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  257.904305] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  257.904311] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  257.904317] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  257.904327] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[  257.904334] *** VIC UNMASK-ALL TEST: [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (expect 0) ***
[  257.905343] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  257.905349] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  257.905354] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  257.905462] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  257.905473] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=81124000 ***
[  257.912919] *** isp_irq_handle: IRQ 38 received, dev_id=81124000 ***
[  257.912925] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  257.920642] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  257.928726] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=81124000 ***
[  257.936269] *** VIC IRQ: Got vic_dev=8543e800 ***
[  257.941118] *** VIC IRQ: Checking vic_dev validity: vic_dev=8543e800 ***
[  257.948022] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  257.954037] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  257.958976] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  257.966072] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  257.974869] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  257.981431] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0xffdffffe [1ec]=0x0 ***
[  257.990859] *** VIC IRQ: CTRL[0x300]=0x80040020 DIMS[0x304]=0x7800438 STRIDE[0x310]=0xf00 ***
[  257.999651] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[  258.006114] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[  258.014279] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[  258.022093] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[  258.029099] *** VIC IRQ: Restored enables(0x1e0|=1) and MainMask=0xFFDFFFFE (allow framedone+bit21) ***
[  258.038791] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  258.045793] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[  258.052432] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  258.058886] *** VIC ERROR: control limit error (bit 21) ***
[  258.064628] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[  258.341511] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[  258.341624] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  258.341632] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  258.341638] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  258.341644] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  258.341650] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  258.341655] tx_vic_enable_irq: Calling VIC interrupt callback
[  258.341662] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  258.341669] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  258.341675] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  258.341684] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  258.341690] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  258.341698] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  258.341705] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  258.341711] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  258.341717] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  258.341722] *** tx_vic_enable_irq: completed successfully ***
[  258.762132] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  258.762145] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[  258.762151] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[  258.762158] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  258.762166] ispcore_slake_module: VIC device=8543e800, state=4<6>[  258.762171] *** ispcore_slake_module: VIC state >= 3; skipping slake to preserve interrupts ***
[  258.762177] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[  258.762183] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  258.762190] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  258.762198] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[  258.762207] gc2053: s_stream called with enable=1
[  258.762214] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  258.762220] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  258.762227] gc2053: About to write streaming registers for interface 1
[  258.762233] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  258.762243] sensor_write: reg=0xfe val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  258.762563] sensor_write: reg=0xfe val=0x00 SUCCESS
[  258.762571] sensor_write_array: reg[1] 0xfe=0x00 OK
[  258.762579] sensor_write: reg=0x3e val=0x91, client=85586d00, adapter=i2c0, addr=0x37
[  258.762898] sensor_write: reg=0x3e val=0x91 SUCCESS
[  258.762905] sensor_write_array: reg[2] 0x3e=0x91 OK
[  258.762912] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  258.762919] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  258.762925] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  258.762931] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  258.762937] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[  258.762943] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  258.762950] gc2053: s_stream called with enable=1
[  258.762957] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  258.762963] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  258.762969] gc2053: About to write streaming registers for interface 1
[  258.762975] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  258.762984] sensor_write: reg=0xfe val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  258.763298] sensor_write: reg=0xfe val=0x00 SUCCESS
[  258.763305] sensor_write_array: reg[1] 0xfe=0x00 OK
[  258.763314] sensor_write: reg=0x3e val=0x91, client=85586d00, adapter=i2c0, addr=0x37
[  258.763625] sensor_write: reg=0x3e val=0x91 SUCCESS
[  258.763632] sensor_write_array: reg[2] 0x3e=0x91 OK
[  258.763639] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  258.763645] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  258.763651] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  258.763657] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  258.763663] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  258.763676] ISP IOCTL: cmd=0x800456d0 arg=0x7fb96950
[  258.763683] TX_ISP_VIDEO_LINK_SETUP: config=0
[  258.763689] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  258.763696] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  258.763703] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  258.763709] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  258.763715] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  258.763723] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  258.763729] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  258.763735] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  258.763741] csi_video_s_stream: sd=85217c00, enable=1
[  258.763748] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  258.763755] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8543e800, enable=1 ***
[  258.763761] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  258.763767] *** vic_core_s_stream: STREAM ON ***
[  258.763772] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  258.763779] gc2053: s_stream called with enable=1
[  258.763786] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  258.763792] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  258.763798] gc2053: About to write streaming registers for interface 1
[  258.763804] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  258.763813] sensor_write: reg=0xfe val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  258.764128] sensor_write: reg=0xfe val=0x00 SUCCESS
[  258.764135] sensor_write_array: reg[1] 0xfe=0x00 OK
[  258.764143] sensor_write: reg=0x3e val=0x91, client=85586d00, adapter=i2c0, addr=0x37
[  258.764457] sensor_write: reg=0x3e val=0x91 SUCCESS
[  258.764464] sensor_write_array: reg[2] 0x3e=0x91 OK
[  258.764471] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  258.764477] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  258.764483] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  258.764489] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  258.764495] gc2053: s_stream called with enable=1
[  258.764502] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  258.764508] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  258.764514] gc2053: About to write streaming registers for interface 1
[  258.764520] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  258.764529] sensor_write: reg=0xfe val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  258.764842] sensor_write: reg=0xfe val=0x00 SUCCESS
[  258.764849] sensor_write_array: reg[1] 0xfe=0x00 OK
[  258.764858] sensor_write: reg=0x3e val=0x91, client=85586d00, adapter=i2c0, addr=0x37
[  258.765171] sensor_write: reg=0x3e val=0x91 SUCCESS
[  258.765178] sensor_write_array: reg[2] 0x3e=0x91 OK
[  258.765184] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  258.765191] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  258.765197] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  258.765203] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  258.969517] ISP M0 device open called from pid 2726
[  258.969551] *** REFERENCE DRIVER IMPLEMENTATION ***
[  258.969559] ISP M0 tuning buffer allocated: 805a0000 (size=0x500c, aligned)
[  258.969565] tisp_par_ioctl global variable set: 805a0000
[  258.969619] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  258.969626] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  258.969632] isp_core_tuning_init: Initializing tuning data structure
[  258.969651] isp_core_tuning_init: Tuning data structure initialized at 805a8000
[  258.969657] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  258.969663] *** SAFE: mode_flag properly initialized using struct member access ***
[  258.969669] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a8000
[  258.969675] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  258.969681] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  258.969688] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  258.969695] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  258.969701] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  258.969707] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  258.969713] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  258.969736] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  258.969744] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  258.969750] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  258.969758] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  258.969764] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  258.969771] CRITICAL: Cannot access saturation field at 805a8024 - PREVENTING BadVA CRASH
[  258.970133] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  258.970146] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  258.970153] Set control: cmd=0x980901 value=128
[  258.970219] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  258.970227] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  258.970233] Set control: cmd=0x98091b value=128
[  258.970294] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  258.970302] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  258.970309] Set control: cmd=0x980902 value=128
[  258.970315] tisp_bcsh_saturation: saturation=128
[  258.970321] tiziano_bcsh_update: Updating BCSH parameters
[  258.970328]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  258.970333] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  258.970393] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  258.970401] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  258.970408] Set control: cmd=0x980900 value=128
[  258.970485] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  258.970493] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  258.970499] Set control: cmd=0x980901 value=128
[  258.970558] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  258.970566] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  258.970573] Set control: cmd=0x98091b value=128
[  258.970633] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  258.970641] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  258.970647] Set control: cmd=0x980902 value=128
[  258.970653] tisp_bcsh_saturation: saturation=128
[  258.970659] tiziano_bcsh_update: Updating BCSH parameters
[  258.970666]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  258.970671] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  258.970731] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  258.970739] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  258.970746] Set control: cmd=0x980900 value=128
[  258.970811] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  258.970820] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  258.970826] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  258.970898] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  258.970906] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  258.970912] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  258.972287] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  258.972300] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  258.972307] Set control: cmd=0x980914 value=0
[  258.972482] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  258.972491] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  258.972498] Set control: cmd=0x980915 value=0
[  258.972619] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  258.972629] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  258.972635] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  258.972783] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  258.972795] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  258.972801] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  258.972809] csi_video_s_stream: sd=85217c00, enable=0
[  258.972815] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[  258.972823] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8543e800, enable=0 ***
[  258.972830] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  258.972835] *** vic_core_s_stream: STREAM OFF ***
[  258.972840] vic_core_s_stream: Stream OFF - state 4 -> 3
[  258.972849] gc2053: s_stream called with enable=0
[  258.972857] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  258.972863] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  258.972869] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  258.972879] sensor_write: reg=0xfe val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  258.973201] sensor_write: reg=0xfe val=0x00 SUCCESS
[  258.973209] sensor_write_array: reg[1] 0xfe=0x00 OK
[  258.973218] sensor_write: reg=0x3e val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  258.973537] sensor_write: reg=0x3e val=0x00 SUCCESS
[  258.973544] sensor_write_array: reg[2] 0x3e=0x00 OK
[  258.973551] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  258.973557] gc2053: Sensor hardware streaming stopped
[  258.973563] gc2053: s_stream called with enable=0
[  258.973570] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  258.973576] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  258.973581] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  258.973590] sensor_write: reg=0xfe val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  258.977367] sensor_write: reg=0xfe val=0x00 SUCCESS
[  258.977380] sensor_write_array: reg[1] 0xfe=0x00 OK
[  258.977391] sensor_write: reg=0x3e val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  258.977711] sensor_write: reg=0x3e val=0x00 SUCCESS
[  258.977718] sensor_write_array: reg[2] 0x3e=0x00 OK
[  258.977724] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  258.977731] gc2053: Sensor hardware streaming stopped
[  258.977746] ISP IOCTL: cmd=0x800456d1 arg=0x7fb96950
[  258.977754] tx_isp_video_link_destroy: Destroying links for config 0
[  258.977762] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  258.977771] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  258.977778] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  258.977785] Set control: cmd=0x8000164 value=1
[  258.977793] ISP IOCTL: cmd=0x800456d0 arg=0x7fb96950
[  258.977799] TX_ISP_VIDEO_LINK_SETUP: config=0
[  258.977805] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  258.977811] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  258.977817] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  258.977824] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  258.977830] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  258.977837] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  258.977844] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  258.977851] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  258.977857] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  258.977863] csi_video_s_stream: sd=85217c00, enable=1
[  258.977869] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  258.977877] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8543e800, enable=1 ***
[  258.977883] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  258.977889] *** vic_core_s_stream: STREAM ON ***
[  258.977894] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  258.977900] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  258.977906] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[  258.977912] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  258.977920] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f3b000 (name=gc2053) ***
[  258.977927] *** tx_isp_get_sensor: Found real sensor: 85f3b000 ***
[  258.977933] *** DEBUG: sensor_attr=c06e00cc, dbus_type=1 ***
[  258.977940] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[  258.977946] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[  258.977952] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[  258.977958] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[  258.977963] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[  258.977970] *** Interface type: 1, Format: 0x2b (RAW10) ***
[  258.978090] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  258.978099] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  258.978105] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  258.978111] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  258.978117] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  259.001525] MIPI interface configuration
[  259.001540] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[  259.001546] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[  259.001553] *** VIC UNLOCK: Initial register 0x0 value = 0x00000001 ***
[  259.001559] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[  259.001565] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[  259.001573] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[  259.001578] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[  259.020169] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[  259.020178] *** Continuing anyway to prevent infinite hang ***
[  259.020185] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[  259.020191] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[  259.020197] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[  259.020202] tx_isp_vic_start: Linear mode enabled
[  259.020207] *** VIC start completed - vic_start_ok = 1 ***
[  259.020215] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  259.020221] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[  259.020227] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  259.020235] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  259.020241] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  259.020249] ispvic_frame_channel_qbuf: arg1=8543e800, arg2=  (null)
[  259.020256] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  259.020262] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  259.020269] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  259.020275] ispvic_frame_channel_s_stream: arg1=8543e800, arg2=1
[  259.020282] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8543e800
[  259.020289] ispvic_frame_channel_s_stream[2524]: streamon
[  259.020295] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[INFO:WS.cpp]: Server started on port 8089
[  259.020301] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  259.020307] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  259.020313] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  259.020319] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  259.020326] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  259.020332] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  259.020339] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  259.020345] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  259.020351] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  259.020357] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  259.020363] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  259.020369] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  259.020377] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  259.020385] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  259.020393] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  259.020400] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  259.020408] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  259.020414] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  259.020420] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  259.020425] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  259.020433] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  259.020449] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[  259.020455] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[  259.020461] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  259.020467] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  259.020473] ispvic_frame_channel_qbuf: arg1=8543e800, arg2=  (null)
[  259.020479] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  259.020493] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[  259.020501] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[  259.020566] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[  259.020578] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  259.020585] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  259.020594] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  259.020600] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  259.020606] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  259.020615] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[  259.020623] *** VIC UNMASK-ALL TEST: [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (expect 0) ***
[  259.030179] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  259.030191] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  259.030197] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  259.030305] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  259.030317] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=81124000 ***
[  259.037763] *** isp_irq_handle: IRQ 38 received, dev_id=81124000 ***
[  259.037769] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  259.045490] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  259.053561] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=81124000 ***
[  259.061103] *** VIC IRQ: Got vic_dev=8543e800 ***
[  259.065951] *** VIC IRQ: Checking vic_dev validity: vic_dev=8543e800 ***
[  259.072868] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  259.078883] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  259.083821] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  259.090917] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  259.099716] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  259.106267] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0xffdffffe [1ec]=0x0 ***
[  259.115696] *** VIC IRQ: CTRL[0x300]=0x80040020 DIMS[0x304]=0x7800438 STRIDE[0x310]=0xf00 ***
[  259.124486] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[  259.130951] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[  259.139117] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[  259.146930] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[  259.153938] *** VIC IRQ: Restored enables(0x1e0|=1) and MainMask=0xFFDFFFFE (allow framedone+bit21) ***
[  259.163628] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  259.170636] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[  259.177276] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  259.183733] *** VIC ERROR: control limit error (bit 21) ***
[  259.189474] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[  259.341078] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[  259.341191] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  259.341199] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  259.341205] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  259.341211] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  259.341217] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  259.341223] tx_vic_enable_irq: Calling VIC interrupt callback
[  259.341229] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  259.341237] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  259.341243] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  259.341252] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  259.341258] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  259.341266] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  259.341273] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  259.341279] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  259.341285] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  259.341291] *** tx_vic_enable_irq: completed successfully ***
[  259.749334] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  259.749347] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[  259.749353] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[  259.749360] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  259.749368] ispcore_slake_module: VIC device=8543e800, state=4<6>[  259.749373] *** ispcore_slake_module: VIC state >= 3; skipping slake to preserve interrupts ***
[  259.749379] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[  259.749385] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  259.749396] gc2053: s_stream called with enable=1
[  259.749403] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  259.749409] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  259.749416] gc2053: About to write streaming registers for interface 1
[  259.749422] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  259.749432] sensor_write: reg=0xfe val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  259.749752] sensor_write: reg=0xfe val=0x00 SUCCESS
[  259.749759] sensor_write_array: reg[1] 0xfe=0x00 OK
[  259.749768] sensor_write: reg=0x3e val=0x91, client=85586d00, adapter=i2c0, addr=0x37
[  259.754912] sensor_write: reg=0x3e val=0x91 SUCCESS
[  259.754926] sensor_write_array: reg[2] 0x3e=0x91 OK
[  259.754933] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  259.754941] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  259.754948] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  259.754954] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  259.754962] gc2053: s_stream called with enable=1
[  259.754968] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  259.754974] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  259.754981] gc2053: About to write streaming registers for interface 1
[  259.754987] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  259.754997] sensor_write: reg=0xfe val=0x00, client=85586d00, adapter=i2c0, addr=0x37
[  259.755316] sensor_write: reg=0xfe val=0x00 SUCCESS
[  259.755323] sensor_write_array: reg[1] 0xfe=0x00 OK
[  259.755332] sensor_write: reg=0x3e val=0x91, client=85586d00, adapter=i2c0, addr=0x37
[  259.755649] sensor_write: reg=0x3e val=0x91 SUCCESS
[  259.755656] sensor_write_array: reg[2] 0x3e=0x91 OK
[  259.755663] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  259.755670] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  259.755675] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  259.755682] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  259.755893] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  259.755904] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  259.755912] Set control: cmd=0x980918 value=2
[  259.756057] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  259.756068] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  259.756074] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  259.756211] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  259.756220] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  259.756226] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  259.756350] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  259.756359] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  259.756365] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  259.756478] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  259.756486] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  259.756492] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  259.756646] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  259.756655] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  259.756661] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  259.756785] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  259.756794] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  259.756800] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  259.756930] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  259.756938] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  259.756944] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  259.757073] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  259.757082] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  259.757088] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  259.757307] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  259.757316] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  259.757323] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  259.757461] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  259.757470] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  259.757476] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# [INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007001 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0x7 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 400.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 270.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 270.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 1110.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 1070.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x20000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 1070.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xa0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xffdffffe (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      50213   jz-intc  jz-timerost
 14:        280   jz-intc  ipu
 15:     107763   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          2   jz-intc  isp-w02
 44:      17804   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        389   jz-intc  uart1
 68:        160   jz-intc  jz-i2c.0
 70:         49   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# 
