#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 14 18:22:21 2019
# Process ID: 14900
# Current directory: D:/projects/FPGA/PVS332/Xilinx/PVS332.runs/clk_wiz_0_synth_1
# Command line: vivado.exe -log clk_wiz_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl
# Log file: D:/projects/FPGA/PVS332/Xilinx/PVS332.runs/clk_wiz_0_synth_1/clk_wiz_0.vds
# Journal file: D:/projects/FPGA/PVS332/Xilinx/PVS332.runs/clk_wiz_0_synth_1\vivado.jou
#-----------------------------------------------------------
source clk_wiz_0.tcl -notrace
