==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1635.094 ; gain = 1230.723 ; free physical = 2581 ; free virtual = 37005
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1635.094 ; gain = 1230.723 ; free physical = 2581 ; free virtual = 37005
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(systemc/src/DownSampling.hpp:39) in function 'DownSampling::do_gen()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'ModuleCompute::int_sqrt32' into 'ModuleCompute::do_gen' (systemc/src/ModuleCompute_old.hpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1635.094 ; gain = 1230.723 ; free physical = 2512 ; free virtual = 36980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 1635.094 ; gain = 1230.723 ; free physical = 2503 ; free virtual = 36970
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (systemc/src/Seuil_calc.hpp:47) in function 'Seuil_calc::do_gen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (systemc/src/CRCCheck.hpp:41) in function 'CRCCheck::do_gen' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systemc/src/Seuil_calc.hpp:47) in function 'Seuil_calc::do_gen' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systemc/src/Seuil_calc.hpp:58) in function 'Seuil_calc::do_gen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'crc_t' (systemc/src/CRCCheck.hpp:53) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buffer' (systemc/src/Seuil_calc.hpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'crc_t' (systemc/src/CRCCheck.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'FrameProcessing::do_gen' (systemc/src/FrameProcessing.hpp:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1635.094 ; gain = 1230.723 ; free physical = 2414 ; free virtual = 36933
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ.hpp:47:13) in function 'trames_separ::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc.hpp:71:9) in function 'Seuil_calc::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ibuffer.V' (systemc/src/CRCCheck.hpp:45:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1635.094 ; gain = 1230.723 ; free physical = 2193 ; free virtual = 36723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'BitDecider'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitDecider::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitDecider::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'BitsToBytes'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitsToBytes::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitsToBytes::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'CRCCheck'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'CRCCheck::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'CRCCheck::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'DOUBLEUR_U'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DOUBLEUR_U::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DOUBLEUR_U::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Seuil_calc'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Seuil_calc::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'Seuil_calc::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'trames_separ'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'trames_separ::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'trames_separ::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Detecteur'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Seuil_calc'
INFO: [SCA 200-201] Contains sub-module: 'trames_separ'
INFO: [SCA 200-201] Contains sub-module: 'DOUBLEUR_U'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'DownSampling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DownSampling::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DownSampling::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'FrameProcessing'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'FrameProcessing::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'FrameProcessing::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'ModuleCompute'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'ModuleCompute::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'ModuleCompute::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'my_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'ModuleCompute'
INFO: [SCA 200-201] Contains sub-module: 'Detecteur'
INFO: [SCA 200-201] Contains sub-module: 'DownSampling'
INFO: [SCA 200-201] Contains sub-module: 'BitDecider'
INFO: [SCA 200-201] Contains sub-module: 'BitsToBytes'
INFO: [SCA 200-201] Contains sub-module: 'CRCCheck'
INFO: [SCA 200-201] Contains sub-module: 'FrameProcessing'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitDecider'
INFO: [HLS 200-10] Found SystemC process: 'BitDecider_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitDecider_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.66 seconds; current allocated memory: 313.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 314.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 314.279 MB.
INFO: [HLS 200-10] Synthesizing 'BitDecider' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 314.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 314.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 314.815 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitsToBytes'
INFO: [HLS 200-10] Found SystemC process: 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 315.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 315.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 315.388 MB.
INFO: [HLS 200-10] Synthesizing 'BitsToBytes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 315.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 315.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 315.934 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'CRCCheck'
INFO: [HLS 200-10] Found SystemC process: 'CRCCheck_do_gen' 
INFO: [HLS 200-10] Synthesizing 'CRCCheck_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 316.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 317.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CRCCheck_do_gen_ibuffer_V' to 'CRCCheck_do_gen_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CRCCheck_mux_42_8_1_1' to 'CRCCheck_mux_42_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CRCCheck_mux_42_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 317.905 MB.
INFO: [HLS 200-10] Synthesizing 'CRCCheck' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 319.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 319.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 320.070 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DOUBLEUR_U'
INFO: [HLS 200-10] Found SystemC process: 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 320.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 320.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 320.594 MB.
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 320.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 320.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 321.090 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Seuil_calc'
INFO: [HLS 200-10] Found SystemC process: 'Seuil_calc_do_gen' 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 187.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 322.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 324.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_fadd_32ns_32ns_32_5_full_dsp_1' to 'Seuil_calc_fadd_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_fmul_32ns_32ns_32_4_max_dsp_1' to 'Seuil_calc_fmul_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_fdiv_32ns_32ns_32_16_1' to 'Seuil_calc_fdiv_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_uitofp_32ns_32_6_1' to 'Seuil_calc_uitofpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_fcmp_32ns_32ns_1_2_1' to 'Seuil_calc_fcmp_3hbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Seuil_calc_do_gen' is 69899 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_fadd_3dEe': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_fcmp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_fdiv_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_fmul_3eOg': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_uitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 332.443 MB.
INFO: [HLS 200-10] Synthesizing 'Seuil_calc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 337.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 337.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc/detect' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 337.715 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'trames_separ'
INFO: [HLS 200-10] Found SystemC process: 'trames_separ_do_gen' 
INFO: [HLS 200-10] Synthesizing 'trames_separ_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 338.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 338.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 338.675 MB.
INFO: [HLS 200-10] Synthesizing 'trames_separ' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 339.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 339.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 339.648 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Detecteur'
INFO: [HLS 200-10] Synthesizing 'Detecteur' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Detecteur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 339.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 340.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Detecteur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur/s' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'Detecteur'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 340.614 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DownSampling'
INFO: [HLS 200-10] Found SystemC process: 'DownSampling_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DownSampling_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 341.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 341.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 341.352 MB.
INFO: [HLS 200-10] Synthesizing 'DownSampling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 341.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 341.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 341.863 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'FrameProcessing'
INFO: [HLS 200-10] Found SystemC process: 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 342.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 342.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 343.225 MB.
INFO: [HLS 200-10] Synthesizing 'FrameProcessing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 344.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 344.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/rgbv' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 344.860 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'ModuleCompute'
INFO: [HLS 200-10] Found SystemC process: 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 345.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 345.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ModuleCompute_mac_muladd_8s_8s_16ns_16_1_1' to 'ModuleCompute_macibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ModuleCompute_macibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 345.842 MB.
INFO: [HLS 200-10] Synthesizing 'ModuleCompute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 346.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 346.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 346.724 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'my_module'
INFO: [HLS 200-10] Synthesizing 'my_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 347.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 347.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 4280 ; free virtual = 36790
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 4280 ; free virtual = 36790
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(systemc/src/DownSampling.hpp:39) in function 'DownSampling::do_gen()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'ModuleCompute::int_sqrt32' into 'ModuleCompute::do_gen' (systemc/src/ModuleCompute_old.hpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 4239 ; free virtual = 36774
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 4215 ; free virtual = 36766
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (systemc/src/Seuil_calc1.hpp:47) in function 'Seuil_calc::do_gen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (systemc/src/CRCCheck.hpp:41) in function 'CRCCheck::do_gen' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systemc/src/Seuil_calc1.hpp:47) in function 'Seuil_calc::do_gen' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systemc/src/Seuil_calc1.hpp:58) in function 'Seuil_calc::do_gen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'crc_t' (systemc/src/CRCCheck.hpp:53) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buffer' (systemc/src/Seuil_calc1.hpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'crc_t' (systemc/src/CRCCheck.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'FrameProcessing::do_gen' (systemc/src/FrameProcessing.hpp:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 4217 ; free virtual = 36742
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ1.hpp:47:13) in function 'trames_separ1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc1.hpp:71:9) in function 'Seuil_calc::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ibuffer.V' (systemc/src/CRCCheck.hpp:45:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 4036 ; free virtual = 36579
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'BitDecider'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitDecider::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitDecider::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'BitsToBytes'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitsToBytes::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitsToBytes::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'CRCCheck'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'CRCCheck::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'CRCCheck::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'DOUBLEUR_U'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DOUBLEUR_U::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DOUBLEUR_U::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Seuil_calc'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Seuil_calc::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'Seuil_calc::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'trames_separ1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'trames_separ1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'trames_separ1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Detecteur1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Seuil_calc'
INFO: [SCA 200-201] Contains sub-module: 'trames_separ1'
INFO: [SCA 200-201] Contains sub-module: 'DOUBLEUR_U'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'DownSampling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DownSampling::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DownSampling::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'FrameProcessing'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'FrameProcessing::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'FrameProcessing::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'ModuleCompute'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'ModuleCompute::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'ModuleCompute::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'my_module1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'ModuleCompute'
INFO: [SCA 200-201] Contains sub-module: 'Detecteur1'
INFO: [SCA 200-201] Contains sub-module: 'DownSampling'
INFO: [SCA 200-201] Contains sub-module: 'BitDecider'
INFO: [SCA 200-201] Contains sub-module: 'BitsToBytes'
INFO: [SCA 200-201] Contains sub-module: 'CRCCheck'
INFO: [SCA 200-201] Contains sub-module: 'FrameProcessing'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitDecider'
INFO: [HLS 200-10] Found SystemC process: 'BitDecider_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitDecider_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36 seconds; current allocated memory: 314.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 314.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 314.531 MB.
INFO: [HLS 200-10] Synthesizing 'BitDecider' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 314.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 315.082 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitsToBytes'
INFO: [HLS 200-10] Found SystemC process: 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 315.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 315.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 315.626 MB.
INFO: [HLS 200-10] Synthesizing 'BitsToBytes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 316.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 316.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 316.219 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'CRCCheck'
INFO: [HLS 200-10] Found SystemC process: 'CRCCheck_do_gen' 
INFO: [HLS 200-10] Synthesizing 'CRCCheck_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 316.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 317.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CRCCheck_do_gen_ibuffer_V' to 'CRCCheck_do_gen_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CRCCheck_mux_42_8_1_1' to 'CRCCheck_mux_42_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CRCCheck_mux_42_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 318.185 MB.
INFO: [HLS 200-10] Synthesizing 'CRCCheck' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 320.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 320.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 320.341 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DOUBLEUR_U'
INFO: [HLS 200-10] Found SystemC process: 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 320.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 320.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.865 MB.
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 321.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 321.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 321.349 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Seuil_calc'
INFO: [HLS 200-10] Found SystemC process: 'Seuil_calc_do_gen' 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 187.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 322.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 324.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_fadd_32ns_32ns_32_5_full_dsp_1' to 'Seuil_calc_fadd_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_fmul_32ns_32ns_32_4_max_dsp_1' to 'Seuil_calc_fmul_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_fdiv_32ns_32ns_32_16_1' to 'Seuil_calc_fdiv_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_uitofp_32ns_32_6_1' to 'Seuil_calc_uitofpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_fcmp_32ns_32ns_1_2_1' to 'Seuil_calc_fcmp_3hbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Seuil_calc_do_gen' is 69899 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_fadd_3dEe': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_fcmp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_fdiv_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_fmul_3eOg': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_uitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 332.688 MB.
INFO: [HLS 200-10] Synthesizing 'Seuil_calc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 337.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 337.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc/detect' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 337.977 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'trames_separ1'
INFO: [HLS 200-10] Found SystemC process: 'trames_separ1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'trames_separ1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 338.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 338.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 338.921 MB.
INFO: [HLS 200-10] Synthesizing 'trames_separ1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 339.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 339.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 339.865 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Detecteur1'
INFO: [HLS 200-10] Synthesizing 'Detecteur1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 340.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 340.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/s' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'Detecteur1'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 340.860 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DownSampling'
INFO: [HLS 200-10] Found SystemC process: 'DownSampling_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DownSampling_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 341.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 341.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 341.557 MB.
INFO: [HLS 200-10] Synthesizing 'DownSampling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 341.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 341.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 342.123 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'FrameProcessing'
INFO: [HLS 200-10] Found SystemC process: 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 342.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 342.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 343.456 MB.
INFO: [HLS 200-10] Synthesizing 'FrameProcessing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 344.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 344.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/rgbv' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 345.093 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'ModuleCompute'
INFO: [HLS 200-10] Found SystemC process: 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 345.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 345.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ModuleCompute_mac_muladd_8s_8s_16ns_16_1_1' to 'ModuleCompute_macibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ModuleCompute_macibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 346.073 MB.
INFO: [HLS 200-10] Synthesizing 'ModuleCompute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 346.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 346.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 346.891 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'my_module1'
INFO: [HLS 200-10] Synthesizing 'my_module1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_module1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 347.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 347.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_module1' 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 4283 ; free virtual = 36499
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 4283 ; free virtual = 36499
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(systemc/src/DownSampling.hpp:39) in function 'DownSampling::do_gen()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'ModuleCompute::int_sqrt32' into 'ModuleCompute::do_gen' (systemc/src/ModuleCompute_old.hpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 4240 ; free virtual = 36476
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 4225 ; free virtual = 36462
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (systemc/src/Seuil_calc1.hpp:47) in function 'Seuil_calc::do_gen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (systemc/src/CRCCheck.hpp:41) in function 'CRCCheck::do_gen' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systemc/src/Seuil_calc1.hpp:47) in function 'Seuil_calc::do_gen' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systemc/src/Seuil_calc1.hpp:58) in function 'Seuil_calc::do_gen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'crc_t' (systemc/src/CRCCheck.hpp:53) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (systemc/src/Seuil_calc1.hpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'crc_t' (systemc/src/CRCCheck.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Seuil_calc::do_gen' (systemc/src/Seuil_calc1.hpp:33)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FrameProcessing::do_gen' (systemc/src/FrameProcessing.hpp:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 4190 ; free virtual = 36422
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ1.hpp:47:13) in function 'trames_separ1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc1.hpp:65:19) in function 'Seuil_calc::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ibuffer.V' (systemc/src/CRCCheck.hpp:45:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 4016 ; free virtual = 36257
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'BitDecider'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitDecider::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitDecider::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'BitsToBytes'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitsToBytes::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitsToBytes::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'CRCCheck'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'CRCCheck::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'CRCCheck::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'DOUBLEUR_U'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DOUBLEUR_U::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DOUBLEUR_U::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Seuil_calc'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Seuil_calc::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'Seuil_calc::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'trames_separ1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'trames_separ1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'trames_separ1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Detecteur1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Seuil_calc'
INFO: [SCA 200-201] Contains sub-module: 'trames_separ1'
INFO: [SCA 200-201] Contains sub-module: 'DOUBLEUR_U'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'DownSampling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DownSampling::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DownSampling::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'FrameProcessing'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'FrameProcessing::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'FrameProcessing::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'ModuleCompute'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'ModuleCompute::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'ModuleCompute::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'my_module1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'ModuleCompute'
INFO: [SCA 200-201] Contains sub-module: 'Detecteur1'
INFO: [SCA 200-201] Contains sub-module: 'DownSampling'
INFO: [SCA 200-201] Contains sub-module: 'BitDecider'
INFO: [SCA 200-201] Contains sub-module: 'BitsToBytes'
INFO: [SCA 200-201] Contains sub-module: 'CRCCheck'
INFO: [SCA 200-201] Contains sub-module: 'FrameProcessing'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitDecider'
INFO: [HLS 200-10] Found SystemC process: 'BitDecider_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitDecider_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.69 seconds; current allocated memory: 340.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 341.165 MB.
INFO: [HLS 200-10] Synthesizing 'BitDecider' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 341.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 341.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 341.716 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitsToBytes'
INFO: [HLS 200-10] Found SystemC process: 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 341.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 342.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 342.262 MB.
INFO: [HLS 200-10] Synthesizing 'BitsToBytes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 342.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 342.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 342.813 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'CRCCheck'
INFO: [HLS 200-10] Found SystemC process: 'CRCCheck_do_gen' 
INFO: [HLS 200-10] Synthesizing 'CRCCheck_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 343.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 343.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CRCCheck_do_gen_ibuffer_V' to 'CRCCheck_do_gen_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CRCCheck_mux_42_8_1_1' to 'CRCCheck_mux_42_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CRCCheck_mux_42_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 344.796 MB.
INFO: [HLS 200-10] Synthesizing 'CRCCheck' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 346.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 346.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 346.965 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DOUBLEUR_U'
INFO: [HLS 200-10] Found SystemC process: 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 347.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 347.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 347.472 MB.
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 347.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 347.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 347.988 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Seuil_calc'
INFO: [HLS 200-10] Found SystemC process: 'Seuil_calc_do_gen' 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
WARNING: [SCHED 204-21] Estimated clock period (10.112ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Seuil_calc_do_gen' consists of the following:
	'fpext' operation ('v', systemc/src/Seuil_calc1.hpp:65) [267]  (4.1 ns)
	'icmp' operation ('icmp_ln326', systemc/src/Seuil_calc1.hpp:65) [276]  (2.83 ns)
	multiplexor before 'phi' operation ('p_0234_5', systemc/src/Seuil_calc1.hpp:65) with incoming values : ('trunc_ln331', systemc/src/Seuil_calc1.hpp:65) ('shl_ln345', systemc/src/Seuil_calc1.hpp:65) ('select_ln336', systemc/src/Seuil_calc1.hpp:65) ('trunc_ln334', systemc/src/Seuil_calc1.hpp:65) [340]  (1.8 ns)
	blocking operation 1.38 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 349.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 350.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_fmul_32ns_32ns_32_4_max_dsp_1' to 'Seuil_calc_fmul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_uitofp_32ns_32_6_1' to 'Seuil_calc_uitofpeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_fpext_32ns_64_2_1' to 'Seuil_calc_fpext_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_udiv_22ns_22ns_5_26_1' to 'Seuil_calc_udiv_2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_mac_muladd_8ns_8ns_16ns_17_1_1' to 'Seuil_calc_mac_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc_mul_mul_11ns_11ns_17_1_1' to 'Seuil_calc_mul_muibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_fmul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_fpext_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_mac_muhbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_mul_muibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_udiv_2g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc_uitofpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 352.830 MB.
INFO: [HLS 200-10] Synthesizing 'Seuil_calc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 357.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 357.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc/detect' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 357.845 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'trames_separ1'
INFO: [HLS 200-10] Found SystemC process: 'trames_separ1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'trames_separ1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 358.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 358.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 358.712 MB.
INFO: [HLS 200-10] Synthesizing 'trames_separ1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 359.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 359.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 359.703 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Detecteur1'
INFO: [HLS 200-10] Synthesizing 'Detecteur1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 360.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 360.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/s' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'Detecteur1'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 360.581 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DownSampling'
INFO: [HLS 200-10] Found SystemC process: 'DownSampling_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DownSampling_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 361.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 361.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 361.281 MB.
INFO: [HLS 200-10] Synthesizing 'DownSampling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 361.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 361.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 361.766 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'FrameProcessing'
INFO: [HLS 200-10] Found SystemC process: 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 362.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 362.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 363.152 MB.
INFO: [HLS 200-10] Synthesizing 'FrameProcessing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 364.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 364.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/rgbv' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 364.833 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'ModuleCompute'
INFO: [HLS 200-10] Found SystemC process: 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 365.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 365.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ModuleCompute_mac_muladd_8s_8s_16ns_16_1_1' to 'ModuleCompute_macjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ModuleCompute_macjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 365.602 MB.
INFO: [HLS 200-10] Synthesizing 'ModuleCompute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 366.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 366.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 366.429 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'my_module1'
INFO: [HLS 200-10] Synthesizing 'my_module1' ...
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:48 ; elapsed = 00:00:45 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3787 ; free virtual = 36467
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:48 ; elapsed = 00:00:45 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3787 ; free virtual = 36467
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(systemc/src/DownSampling.hpp:39) in function 'DownSampling::do_gen()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'ModuleCompute::int_sqrt32' into 'ModuleCompute::do_gen' (systemc/src/ModuleCompute_old.hpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3742 ; free virtual = 36440
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:51 ; elapsed = 00:00:48 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3720 ; free virtual = 36426
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (systemc/src/Seuil_calc1.hpp:47) in function 'Seuil_calc1::do_gen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (systemc/src/CRCCheck.hpp:41) in function 'CRCCheck::do_gen' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systemc/src/Seuil_calc1.hpp:47) in function 'Seuil_calc1::do_gen' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systemc/src/Seuil_calc1.hpp:58) in function 'Seuil_calc1::do_gen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'crc_t' (systemc/src/CRCCheck.hpp:53) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (systemc/src/Seuil_calc1.hpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'crc_t' (systemc/src/CRCCheck.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Seuil_calc1::do_gen' (systemc/src/Seuil_calc1.hpp:33)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FrameProcessing::do_gen' (systemc/src/FrameProcessing.hpp:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:55 ; elapsed = 00:00:52 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3723 ; free virtual = 36387
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ1.hpp:47:13) in function 'trames_separ1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc1.hpp:65:19) in function 'Seuil_calc1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ibuffer.V' (systemc/src/CRCCheck.hpp:45:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:57 ; elapsed = 00:00:54 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3555 ; free virtual = 36230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'BitDecider'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitDecider::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitDecider::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'BitsToBytes'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitsToBytes::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitsToBytes::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'CRCCheck'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'CRCCheck::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'CRCCheck::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'DOUBLEUR_U'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DOUBLEUR_U::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DOUBLEUR_U::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Seuil_calc1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Seuil_calc1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'Seuil_calc1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'trames_separ1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'trames_separ1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'trames_separ1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Detecteur1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Seuil_calc1'
INFO: [SCA 200-201] Contains sub-module: 'trames_separ1'
INFO: [SCA 200-201] Contains sub-module: 'DOUBLEUR_U'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'DownSampling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DownSampling::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DownSampling::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'FrameProcessing'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'FrameProcessing::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'FrameProcessing::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'ModuleCompute'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'ModuleCompute::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'ModuleCompute::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'my_module1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'ModuleCompute'
INFO: [SCA 200-201] Contains sub-module: 'Detecteur1'
INFO: [SCA 200-201] Contains sub-module: 'DownSampling'
INFO: [SCA 200-201] Contains sub-module: 'BitDecider'
INFO: [SCA 200-201] Contains sub-module: 'BitsToBytes'
INFO: [SCA 200-201] Contains sub-module: 'CRCCheck'
INFO: [SCA 200-201] Contains sub-module: 'FrameProcessing'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitDecider'
INFO: [HLS 200-10] Found SystemC process: 'BitDecider_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitDecider_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.4 seconds; current allocated memory: 340.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 340.306 MB.
INFO: [HLS 200-10] Synthesizing 'BitDecider' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 340.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.856 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitsToBytes'
INFO: [HLS 200-10] Found SystemC process: 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 341.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 341.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 341.399 MB.
INFO: [HLS 200-10] Synthesizing 'BitsToBytes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 341.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 341.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 341.946 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'CRCCheck'
INFO: [HLS 200-10] Found SystemC process: 'CRCCheck_do_gen' 
INFO: [HLS 200-10] Synthesizing 'CRCCheck_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 342.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 343.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CRCCheck_do_gen_ibuffer_V' to 'CRCCheck_do_gen_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CRCCheck_mux_42_8_1_1' to 'CRCCheck_mux_42_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CRCCheck_mux_42_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 343.937 MB.
INFO: [HLS 200-10] Synthesizing 'CRCCheck' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 345.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 346.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 346.103 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DOUBLEUR_U'
INFO: [HLS 200-10] Found SystemC process: 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 346.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 346.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 346.612 MB.
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 346.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 347.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 347.127 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Seuil_calc1'
INFO: [HLS 200-10] Found SystemC process: 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
WARNING: [SCHED 204-21] Estimated clock period (10.112ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Seuil_calc1_do_gen' consists of the following:
	'fpext' operation ('v', systemc/src/Seuil_calc1.hpp:65) [267]  (4.1 ns)
	'icmp' operation ('icmp_ln326', systemc/src/Seuil_calc1.hpp:65) [276]  (2.83 ns)
	multiplexor before 'phi' operation ('p_0234_5', systemc/src/Seuil_calc1.hpp:65) with incoming values : ('trunc_ln331', systemc/src/Seuil_calc1.hpp:65) ('shl_ln345', systemc/src/Seuil_calc1.hpp:65) ('select_ln336', systemc/src/Seuil_calc1.hpp:65) ('trunc_ln334', systemc/src/Seuil_calc1.hpp:65) [340]  (1.8 ns)
	blocking operation 1.38 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 348.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 349.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fmul_32ns_32ns_32_4_max_dsp_1' to 'Seuil_calc1_fmul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_uitofp_32ns_32_6_1' to 'Seuil_calc1_uitofeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fpext_32ns_64_2_1' to 'Seuil_calc1_fpextfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_udiv_22ns_22ns_5_26_1' to 'Seuil_calc1_udiv_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mac_muladd_8ns_8ns_16ns_17_1_1' to 'Seuil_calc1_mac_mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mul_mul_11ns_11ns_17_1_1' to 'Seuil_calc1_mul_mibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fpextfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mac_mhbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mul_mibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_udiv_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_uitofeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 351.968 MB.
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 356.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 356.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 356.985 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'trames_separ1'
INFO: [HLS 200-10] Found SystemC process: 'trames_separ1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'trames_separ1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 357.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 357.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 357.854 MB.
INFO: [HLS 200-10] Synthesizing 'trames_separ1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 358.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 358.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 358.843 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Detecteur1'
INFO: [HLS 200-10] Synthesizing 'Detecteur1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 359.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 359.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/s' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'Detecteur1'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 359.723 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DownSampling'
INFO: [HLS 200-10] Found SystemC process: 'DownSampling_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DownSampling_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 360.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 360.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 360.425 MB.
INFO: [HLS 200-10] Synthesizing 'DownSampling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 360.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 360.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 360.906 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'FrameProcessing'
INFO: [HLS 200-10] Found SystemC process: 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 361.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 361.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 362.293 MB.
INFO: [HLS 200-10] Synthesizing 'FrameProcessing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 363.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 363.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/rgbv' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 363.975 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'ModuleCompute'
INFO: [HLS 200-10] Found SystemC process: 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 364.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 364.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ModuleCompute_mac_muladd_8s_8s_16ns_16_1_1' to 'ModuleCompute_macjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ModuleCompute_macjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 364.741 MB.
INFO: [HLS 200-10] Synthesizing 'ModuleCompute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 365.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 365.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 365.570 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'my_module1'
INFO: [HLS 200-10] Synthesizing 'my_module1' ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3256 ; free virtual = 36600
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3256 ; free virtual = 36600
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(systemc/src/DownSampling.hpp:39) in function 'DownSampling::do_gen()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'ModuleCompute::int_sqrt32' into 'ModuleCompute::do_gen' (systemc/src/ModuleCompute_old.hpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3211 ; free virtual = 36573
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3196 ; free virtual = 36558
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (systemc/src/Seuil_calc1.hpp:47) in function 'Seuil_calc1::do_gen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (systemc/src/CRCCheck.hpp:41) in function 'CRCCheck::do_gen' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systemc/src/Seuil_calc1.hpp:47) in function 'Seuil_calc1::do_gen' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systemc/src/Seuil_calc1.hpp:58) in function 'Seuil_calc1::do_gen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'crc_t' (systemc/src/CRCCheck.hpp:53) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (systemc/src/Seuil_calc1.hpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'crc_t' (systemc/src/CRCCheck.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Seuil_calc1::do_gen' (systemc/src/Seuil_calc1.hpp:33)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FrameProcessing::do_gen' (systemc/src/FrameProcessing.hpp:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3161 ; free virtual = 36519
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ1.hpp:47:13) in function 'trames_separ1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc1.hpp:65:19) in function 'Seuil_calc1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ibuffer.V' (systemc/src/CRCCheck.hpp:45:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 2986 ; free virtual = 36352
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'BitDecider'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitDecider::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitDecider::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'BitsToBytes'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitsToBytes::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitsToBytes::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'CRCCheck'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'CRCCheck::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'CRCCheck::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'DOUBLEUR_U'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DOUBLEUR_U::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DOUBLEUR_U::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Seuil_calc1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Seuil_calc1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'Seuil_calc1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'trames_separ1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'trames_separ1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'trames_separ1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Detecteur1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Seuil_calc1'
INFO: [SCA 200-201] Contains sub-module: 'trames_separ1'
INFO: [SCA 200-201] Contains sub-module: 'DOUBLEUR_U'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'DownSampling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DownSampling::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DownSampling::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'FrameProcessing'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'FrameProcessing::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'FrameProcessing::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'ModuleCompute'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'ModuleCompute::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'ModuleCompute::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'my_module1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'ModuleCompute'
INFO: [SCA 200-201] Contains sub-module: 'Detecteur1'
INFO: [SCA 200-201] Contains sub-module: 'DownSampling'
INFO: [SCA 200-201] Contains sub-module: 'BitDecider'
INFO: [SCA 200-201] Contains sub-module: 'BitsToBytes'
INFO: [SCA 200-201] Contains sub-module: 'CRCCheck'
INFO: [SCA 200-201] Contains sub-module: 'FrameProcessing'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitDecider'
INFO: [HLS 200-10] Found SystemC process: 'BitDecider_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitDecider_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.38 seconds; current allocated memory: 340.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.306 MB.
INFO: [HLS 200-10] Synthesizing 'BitDecider' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.857 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitsToBytes'
INFO: [HLS 200-10] Found SystemC process: 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 341.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 341.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 341.400 MB.
INFO: [HLS 200-10] Synthesizing 'BitsToBytes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 341.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 341.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 341.952 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'CRCCheck'
INFO: [HLS 200-10] Found SystemC process: 'CRCCheck_do_gen' 
INFO: [HLS 200-10] Synthesizing 'CRCCheck_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 342.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 343.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CRCCheck_do_gen_ibuffer_V' to 'CRCCheck_do_gen_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CRCCheck_mux_42_8_1_1' to 'CRCCheck_mux_42_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CRCCheck_mux_42_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 343.939 MB.
INFO: [HLS 200-10] Synthesizing 'CRCCheck' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 345.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 346.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 346.107 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DOUBLEUR_U'
INFO: [HLS 200-10] Found SystemC process: 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 346.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 346.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 346.615 MB.
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 346.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 347.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 347.135 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Seuil_calc1'
INFO: [HLS 200-10] Found SystemC process: 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
WARNING: [SCHED 204-21] Estimated clock period (10.112ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Seuil_calc1_do_gen' consists of the following:
	'fpext' operation ('v', systemc/src/Seuil_calc1.hpp:65) [267]  (4.1 ns)
	'icmp' operation ('icmp_ln326', systemc/src/Seuil_calc1.hpp:65) [276]  (2.83 ns)
	multiplexor before 'phi' operation ('p_0234_5', systemc/src/Seuil_calc1.hpp:65) with incoming values : ('trunc_ln331', systemc/src/Seuil_calc1.hpp:65) ('shl_ln345', systemc/src/Seuil_calc1.hpp:65) ('select_ln336', systemc/src/Seuil_calc1.hpp:65) ('trunc_ln334', systemc/src/Seuil_calc1.hpp:65) [340]  (1.8 ns)
	blocking operation 1.38 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 348.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 349.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fmul_32ns_32ns_32_4_max_dsp_1' to 'Seuil_calc1_fmul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_uitofp_32ns_32_6_1' to 'Seuil_calc1_uitofeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fpext_32ns_64_2_1' to 'Seuil_calc1_fpextfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_udiv_22ns_22ns_5_26_1' to 'Seuil_calc1_udiv_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mac_muladd_8ns_8ns_16ns_17_1_1' to 'Seuil_calc1_mac_mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mul_mul_11ns_11ns_17_1_1' to 'Seuil_calc1_mul_mibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fpextfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mac_mhbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mul_mibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_udiv_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_uitofeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 351.969 MB.
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 356.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 356.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 356.986 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'trames_separ1'
INFO: [HLS 200-10] Found SystemC process: 'trames_separ1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'trames_separ1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 357.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 357.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 357.855 MB.
INFO: [HLS 200-10] Synthesizing 'trames_separ1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 358.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 358.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 358.849 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Detecteur1'
INFO: [HLS 200-10] Synthesizing 'Detecteur1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 359.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 359.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/s' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'Detecteur1'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 359.726 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DownSampling'
INFO: [HLS 200-10] Found SystemC process: 'DownSampling_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DownSampling_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 360.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 360.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 360.423 MB.
INFO: [HLS 200-10] Synthesizing 'DownSampling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 360.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 360.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 360.903 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'FrameProcessing'
INFO: [HLS 200-10] Found SystemC process: 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 361.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 361.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 362.296 MB.
INFO: [HLS 200-10] Synthesizing 'FrameProcessing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 363.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 363.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/rgbv' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 363.972 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'ModuleCompute'
INFO: [HLS 200-10] Found SystemC process: 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 364.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 364.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ModuleCompute_mac_muladd_8s_8s_16ns_16_1_1' to 'ModuleCompute_macjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ModuleCompute_macjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 364.743 MB.
INFO: [HLS 200-10] Synthesizing 'ModuleCompute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 365.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 365.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 365.572 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'my_module1'
INFO: [HLS 200-10] Synthesizing 'my_module1' ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 8052 ; free virtual = 41906
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 8052 ; free virtual = 41906
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(systemc/src/DownSampling.hpp:39) in function 'DownSampling::do_gen()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'ModuleCompute::int_sqrt32' into 'ModuleCompute::do_gen' (systemc/src/ModuleCompute_old.hpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:18 ; elapsed = 00:00:35 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 7991 ; free virtual = 41880
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 7951 ; free virtual = 41865
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (systemc/src/Seuil_calc1.hpp:47) in function 'Seuil_calc1::do_gen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (systemc/src/CRCCheck.hpp:41) in function 'CRCCheck::do_gen' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systemc/src/Seuil_calc1.hpp:47) in function 'Seuil_calc1::do_gen' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systemc/src/Seuil_calc1.hpp:58) in function 'Seuil_calc1::do_gen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'crc_t' (systemc/src/CRCCheck.hpp:53) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (systemc/src/Seuil_calc1.hpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'crc_t' (systemc/src/CRCCheck.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Seuil_calc1::do_gen' (systemc/src/Seuil_calc1.hpp:33)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FrameProcessing::do_gen' (systemc/src/FrameProcessing.hpp:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 7861 ; free virtual = 41790
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ1.hpp:47:13) in function 'trames_separ1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc1.hpp:65:19) in function 'Seuil_calc1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ibuffer.V' (systemc/src/CRCCheck.hpp:45:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 7690 ; free virtual = 41623
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'BitDecider'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitDecider::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitDecider::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'BitsToBytes'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitsToBytes::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitsToBytes::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'CRCCheck'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'CRCCheck::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'CRCCheck::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'DOUBLEUR_U'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DOUBLEUR_U::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DOUBLEUR_U::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Seuil_calc1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Seuil_calc1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'Seuil_calc1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'trames_separ1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'trames_separ1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'trames_separ1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Detecteur1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Seuil_calc1'
INFO: [SCA 200-201] Contains sub-module: 'trames_separ1'
INFO: [SCA 200-201] Contains sub-module: 'DOUBLEUR_U'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'DownSampling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DownSampling::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DownSampling::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'FrameProcessing'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'FrameProcessing::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'FrameProcessing::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'ModuleCompute'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'ModuleCompute::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'ModuleCompute::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'my_module1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'ModuleCompute'
INFO: [SCA 200-201] Contains sub-module: 'Detecteur1'
INFO: [SCA 200-201] Contains sub-module: 'DownSampling'
INFO: [SCA 200-201] Contains sub-module: 'BitDecider'
INFO: [SCA 200-201] Contains sub-module: 'BitsToBytes'
INFO: [SCA 200-201] Contains sub-module: 'CRCCheck'
INFO: [SCA 200-201] Contains sub-module: 'FrameProcessing'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitDecider'
INFO: [HLS 200-10] Found SystemC process: 'BitDecider_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitDecider_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.46 seconds; current allocated memory: 338.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 338.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 339.036 MB.
INFO: [HLS 200-10] Synthesizing 'BitDecider' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 339.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 339.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 339.586 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitsToBytes'
INFO: [HLS 200-10] Found SystemC process: 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 339.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 339.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 340.131 MB.
INFO: [HLS 200-10] Synthesizing 'BitsToBytes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 340.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 340.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 340.682 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'CRCCheck'
INFO: [HLS 200-10] Found SystemC process: 'CRCCheck_do_gen' 
INFO: [HLS 200-10] Synthesizing 'CRCCheck_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 341.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 341.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CRCCheck_do_gen_ibuffer_V' to 'CRCCheck_do_gen_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CRCCheck_mux_42_8_1_1' to 'CRCCheck_mux_42_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CRCCheck_mux_42_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 342.666 MB.
INFO: [HLS 200-10] Synthesizing 'CRCCheck' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 344.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 344.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 344.838 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DOUBLEUR_U'
INFO: [HLS 200-10] Found SystemC process: 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 345.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 345.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 345.346 MB.
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 345.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 345.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 345.844 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Seuil_calc1'
INFO: [HLS 200-10] Found SystemC process: 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 41.
WARNING: [SCHED 204-21] Estimated clock period (10.112ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Seuil_calc1_do_gen' consists of the following:
	'fpext' operation ('v', systemc/src/Seuil_calc1.hpp:65) [267]  (4.1 ns)
	'icmp' operation ('icmp_ln326', systemc/src/Seuil_calc1.hpp:65) [276]  (2.83 ns)
	multiplexor before 'phi' operation ('p_0234_5', systemc/src/Seuil_calc1.hpp:65) with incoming values : ('trunc_ln331', systemc/src/Seuil_calc1.hpp:65) ('shl_ln345', systemc/src/Seuil_calc1.hpp:65) ('select_ln336', systemc/src/Seuil_calc1.hpp:65) ('trunc_ln334', systemc/src/Seuil_calc1.hpp:65) [340]  (1.8 ns)
	blocking operation 1.38 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 347.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 348.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fmul_32ns_32ns_32_4_max_dsp_1' to 'Seuil_calc1_fmul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fdiv_32ns_32ns_32_16_1' to 'Seuil_calc1_fdiv_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_uitofp_32ns_32_6_1' to 'Seuil_calc1_uitoffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fpext_32ns_64_2_1' to 'Seuil_calc1_fpextg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fcmp_32ns_32ns_1_2_1' to 'Seuil_calc1_fcmp_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mac_muladd_8ns_8ns_16ns_17_1_1' to 'Seuil_calc1_mac_mibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mul_mul_11ns_11ns_22_1_1' to 'Seuil_calc1_mul_mjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fcmp_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fdiv_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fpextg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mac_mibs': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mul_mjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_uitoffYi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 350.788 MB.
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 355.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 355.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 355.972 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'trames_separ1'
INFO: [HLS 200-10] Found SystemC process: 'trames_separ1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'trames_separ1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 356.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 356.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 356.846 MB.
INFO: [HLS 200-10] Synthesizing 'trames_separ1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 357.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 357.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 357.819 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Detecteur1'
INFO: [HLS 200-10] Synthesizing 'Detecteur1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 358.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 358.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/s' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'Detecteur1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 358.763 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DownSampling'
INFO: [HLS 200-10] Found SystemC process: 'DownSampling_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DownSampling_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 359.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 359.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 359.429 MB.
INFO: [HLS 200-10] Synthesizing 'DownSampling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 359.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 359.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 359.907 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'FrameProcessing'
INFO: [HLS 200-10] Found SystemC process: 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 360.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 360.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 361.333 MB.
INFO: [HLS 200-10] Synthesizing 'FrameProcessing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 362.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 362.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/rgbv' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 362.982 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'ModuleCompute'
INFO: [HLS 200-10] Found SystemC process: 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 363.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 363.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ModuleCompute_mac_muladd_8s_8s_16ns_16_1_1' to 'ModuleCompute_mackbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ModuleCompute_mackbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 363.750 MB.
INFO: [HLS 200-10] Synthesizing 'ModuleCompute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 364.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 364.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.hpp:6:
In file included from systemc/src/Detecteur1.hpp:16:
systemc/src/Seuil_calc1.hpp:63:22: error: no viable overloaded '='
                temp = buffer[i];
                ~~~~ ^ ~~~~~~~~~
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:364:52: note: candidate function not viable: 'this' argument has type 'const sc_uint<8>', but method is not marked const
        inline __attribute__((always_inline)) void operator = (const sc_uint& op2) volatile {
                                                   ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:377:56: note: candidate function not viable: 'this' argument has type 'const sc_uint<8>', but method is not marked const
        inline __attribute__((always_inline)) sc_uint& operator = (const sc_uint& op2) {
                                                       ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:367:52: note: candidate function not viable: 'this' argument has type 'const sc_uint<8>', but method is not marked const
        inline __attribute__((always_inline)) void operator = (const volatile sc_uint& op2) volatile {
                                                   ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:373:56: note: candidate function not viable: 'this' argument has type 'const sc_uint<8>', but method is not marked const
        inline __attribute__((always_inline)) sc_uint& operator = (const volatile sc_uint& op2) {
                                                       ^
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.hpp:6:
In file included from systemc/src/Detecteur1.hpp:16:
systemc/src/Seuil_calc1.hpp:64:17: error: use of undeclared identifier 'sqrv'
                sqrv = (temp * temp);
                ^
systemc/src/Seuil_calc1.hpp:65:24: error: use of undeclared identifier 'sqrv'
                sum += sqrv;
                       ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.hpp:6:
In file included from systemc/src/Detecteur1.hpp:16:
systemc/src/Seuil_calc1.hpp:63:22: error: no viable overloaded '='
                temp = buffer[i];
                ~~~~ ^ ~~~~~~~~~
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:364:52: note: candidate function not viable: 'this' argument has type 'const sc_uint<8>', but method is not marked const
        inline __attribute__((always_inline)) void operator = (const sc_uint& op2) volatile {
                                                   ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:377:56: note: candidate function not viable: 'this' argument has type 'const sc_uint<8>', but method is not marked const
        inline __attribute__((always_inline)) sc_uint& operator = (const sc_uint& op2) {
                                                       ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:367:52: note: candidate function not viable: 'this' argument has type 'const sc_uint<8>', but method is not marked const
        inline __attribute__((always_inline)) void operator = (const volatile sc_uint& op2) volatile {
                                                   ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:373:56: note: candidate function not viable: 'this' argument has type 'const sc_uint<8>', but method is not marked const
        inline __attribute__((always_inline)) sc_uint& operator = (const volatile sc_uint& op2) {
                                                       ^
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.hpp:6:
In file included from systemc/src/Detecteur1.hpp:16:
systemc/src/Seuil_calc1.hpp:64:22: error: no viable overloaded '='
                sqrv = (temp * temp);
                ~~~~ ^ ~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:364:52: note: candidate function not viable: 'this' argument has type 'const sc_uint<16>', but method is not marked const
        inline __attribute__((always_inline)) void operator = (const sc_uint& op2) volatile {
                                                   ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:377:56: note: candidate function not viable: 'this' argument has type 'const sc_uint<16>', but method is not marked const
        inline __attribute__((always_inline)) sc_uint& operator = (const sc_uint& op2) {
                                                       ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:367:52: note: candidate function not viable: 'this' argument has type 'const sc_uint<16>', but method is not marked const
        inline __attribute__((always_inline)) void operator = (const volatile sc_uint& op2) volatile {
                                                   ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:373:56: note: candidate function not viable: 'this' argument has type 'const sc_uint<16>', but method is not marked const
        inline __attribute__((always_inline)) sc_uint& operator = (const volatile sc_uint& op2) {
                                                       ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3132 ; free virtual = 39399
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3132 ; free virtual = 39399
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(systemc/src/DownSampling.hpp:39) in function 'DownSampling::do_gen()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'ModuleCompute::int_sqrt32' into 'ModuleCompute::do_gen' (systemc/src/ModuleCompute_old.hpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3067 ; free virtual = 39371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3051 ; free virtual = 39358
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (systemc/src/Seuil_calc1.hpp:49) in function 'Seuil_calc1::do_gen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (systemc/src/CRCCheck.hpp:41) in function 'CRCCheck::do_gen' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systemc/src/Seuil_calc1.hpp:49) in function 'Seuil_calc1::do_gen' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systemc/src/Seuil_calc1.hpp:60) in function 'Seuil_calc1::do_gen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'crc_t' (systemc/src/CRCCheck.hpp:53) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (systemc/src/Seuil_calc1.hpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'crc_t' (systemc/src/CRCCheck.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Seuil_calc1::do_gen' (systemc/src/Seuil_calc1.hpp:33)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FrameProcessing::do_gen' (systemc/src/FrameProcessing.hpp:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:21 ; elapsed = 00:00:59 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 3035 ; free virtual = 39323
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ1.hpp:47:13) in function 'trames_separ1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc1.hpp:67:19) in function 'Seuil_calc1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ibuffer.V' (systemc/src/CRCCheck.hpp:45:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 2873 ; free virtual = 39157
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'BitDecider'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitDecider::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitDecider::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'BitsToBytes'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitsToBytes::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitsToBytes::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'CRCCheck'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'CRCCheck::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'CRCCheck::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'DOUBLEUR_U'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DOUBLEUR_U::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DOUBLEUR_U::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Seuil_calc1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Seuil_calc1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'Seuil_calc1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'trames_separ1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'trames_separ1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'trames_separ1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Detecteur1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Seuil_calc1'
INFO: [SCA 200-201] Contains sub-module: 'trames_separ1'
INFO: [SCA 200-201] Contains sub-module: 'DOUBLEUR_U'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'DownSampling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DownSampling::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DownSampling::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'FrameProcessing'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'FrameProcessing::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'FrameProcessing::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'ModuleCompute'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'ModuleCompute::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'ModuleCompute::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'my_module1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'ModuleCompute'
INFO: [SCA 200-201] Contains sub-module: 'Detecteur1'
INFO: [SCA 200-201] Contains sub-module: 'DownSampling'
INFO: [SCA 200-201] Contains sub-module: 'BitDecider'
INFO: [SCA 200-201] Contains sub-module: 'BitsToBytes'
INFO: [SCA 200-201] Contains sub-module: 'CRCCheck'
INFO: [SCA 200-201] Contains sub-module: 'FrameProcessing'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitDecider'
INFO: [HLS 200-10] Found SystemC process: 'BitDecider_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitDecider_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.5 seconds; current allocated memory: 340.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 341.194 MB.
INFO: [HLS 200-10] Synthesizing 'BitDecider' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 341.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 341.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 341.744 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitsToBytes'
INFO: [HLS 200-10] Found SystemC process: 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 342.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 342.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 342.303 MB.
INFO: [HLS 200-10] Synthesizing 'BitsToBytes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 342.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 342.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 342.854 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'CRCCheck'
INFO: [HLS 200-10] Found SystemC process: 'CRCCheck_do_gen' 
INFO: [HLS 200-10] Synthesizing 'CRCCheck_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 343.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 344.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CRCCheck_do_gen_ibuffer_V' to 'CRCCheck_do_gen_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CRCCheck_mux_42_8_1_1' to 'CRCCheck_mux_42_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CRCCheck_mux_42_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 344.829 MB.
INFO: [HLS 200-10] Synthesizing 'CRCCheck' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 346.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 346.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 346.997 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DOUBLEUR_U'
INFO: [HLS 200-10] Found SystemC process: 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 347.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 347.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 347.505 MB.
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 347.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 347.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 348.003 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Seuil_calc1'
INFO: [HLS 200-10] Found SystemC process: 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
WARNING: [SCHED 204-21] Estimated clock period (10.112ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Seuil_calc1_do_gen' consists of the following:
	'fpext' operation ('v', systemc/src/Seuil_calc1.hpp:67) [267]  (4.1 ns)
	'icmp' operation ('icmp_ln326', systemc/src/Seuil_calc1.hpp:67) [276]  (2.83 ns)
	multiplexor before 'phi' operation ('p_0394_5', systemc/src/Seuil_calc1.hpp:67) with incoming values : ('trunc_ln331', systemc/src/Seuil_calc1.hpp:67) ('shl_ln345', systemc/src/Seuil_calc1.hpp:67) ('select_ln336', systemc/src/Seuil_calc1.hpp:67) ('trunc_ln334', systemc/src/Seuil_calc1.hpp:67) [340]  (1.8 ns)
	blocking operation 1.38 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 349.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 350.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fmul_32ns_32ns_32_4_max_dsp_1' to 'Seuil_calc1_fmul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_uitofp_32ns_32_6_1' to 'Seuil_calc1_uitofeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fpext_32ns_64_2_1' to 'Seuil_calc1_fpextfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_udiv_22ns_22ns_5_26_1' to 'Seuil_calc1_udiv_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mac_muladd_8ns_8ns_16ns_17_1_1' to 'Seuil_calc1_mac_mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mul_mul_11ns_11ns_17_1_1' to 'Seuil_calc1_mul_mibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fpextfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mac_mhbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mul_mibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_udiv_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_uitofeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 352.841 MB.
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 357.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 357.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 357.857 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'trames_separ1'
INFO: [HLS 200-10] Found SystemC process: 'trames_separ1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'trames_separ1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 358.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 358.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 358.709 MB.
INFO: [HLS 200-10] Synthesizing 'trames_separ1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 359.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 359.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 359.715 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Detecteur1'
INFO: [HLS 200-10] Synthesizing 'Detecteur1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 360.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 360.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/s' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'Detecteur1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 360.597 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DownSampling'
INFO: [HLS 200-10] Found SystemC process: 'DownSampling_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DownSampling_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 361.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 361.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 361.292 MB.
INFO: [HLS 200-10] Synthesizing 'DownSampling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 361.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 361.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 361.789 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'FrameProcessing'
INFO: [HLS 200-10] Found SystemC process: 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 362.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 362.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 363.211 MB.
INFO: [HLS 200-10] Synthesizing 'FrameProcessing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 364.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 364.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/rgbv' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 364.831 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'ModuleCompute'
INFO: [HLS 200-10] Found SystemC process: 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 365.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 365.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ModuleCompute_mac_muladd_8s_8s_16ns_16_1_1' to 'ModuleCompute_macjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ModuleCompute_macjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 365.612 MB.
INFO: [HLS 200-10] Synthesizing 'ModuleCompute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 366.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 366.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 366.427 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'my_module1'
INFO: [HLS 200-10] Synthesizing 'my_module1' ...
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 3688 ; free virtual = 39513
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 3688 ; free virtual = 39513
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(systemc/src/DownSampling.hpp:39) in function 'DownSampling::do_gen()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'ModuleCompute::int_sqrt32' into 'ModuleCompute::do_gen' (systemc/src/ModuleCompute_old.hpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:56 ; elapsed = 00:00:50 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 3645 ; free virtual = 39487
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:57 ; elapsed = 00:00:51 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 3630 ; free virtual = 39474
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (systemc/src/CRCCheck.hpp:41) in function 'CRCCheck::do_gen' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'crc_t' (systemc/src/CRCCheck.hpp:53) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (systemc/src/Seuil_calc1.hpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'crc_t' (systemc/src/CRCCheck.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Seuil_calc1::do_gen' (systemc/src/Seuil_calc1.hpp:33)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FrameProcessing::do_gen' (systemc/src/FrameProcessing.hpp:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:00 ; elapsed = 00:00:54 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 3597 ; free virtual = 39436
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ1.hpp:47:13) in function 'trames_separ1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc1.hpp:49:31) in function 'Seuil_calc1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ibuffer.V' (systemc/src/CRCCheck.hpp:45:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:02 ; elapsed = 00:00:56 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 3414 ; free virtual = 39264
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'BitDecider'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitDecider::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitDecider::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'BitsToBytes'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitsToBytes::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitsToBytes::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'CRCCheck'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'CRCCheck::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'CRCCheck::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'DOUBLEUR_U'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DOUBLEUR_U::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DOUBLEUR_U::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Seuil_calc1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Seuil_calc1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'Seuil_calc1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'trames_separ1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'trames_separ1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'trames_separ1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Detecteur1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Seuil_calc1'
INFO: [SCA 200-201] Contains sub-module: 'trames_separ1'
INFO: [SCA 200-201] Contains sub-module: 'DOUBLEUR_U'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'DownSampling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DownSampling::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DownSampling::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'FrameProcessing'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'FrameProcessing::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'FrameProcessing::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'ModuleCompute'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'ModuleCompute::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'ModuleCompute::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'my_module1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'ModuleCompute'
INFO: [SCA 200-201] Contains sub-module: 'Detecteur1'
INFO: [SCA 200-201] Contains sub-module: 'DownSampling'
INFO: [SCA 200-201] Contains sub-module: 'BitDecider'
INFO: [SCA 200-201] Contains sub-module: 'BitsToBytes'
INFO: [SCA 200-201] Contains sub-module: 'CRCCheck'
INFO: [SCA 200-201] Contains sub-module: 'FrameProcessing'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitDecider'
INFO: [HLS 200-10] Found SystemC process: 'BitDecider_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitDecider_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.81 seconds; current allocated memory: 343.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 343.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 343.305 MB.
INFO: [HLS 200-10] Synthesizing 'BitDecider' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 343.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 343.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 343.857 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitsToBytes'
INFO: [HLS 200-10] Found SystemC process: 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 344.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 344.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 344.400 MB.
INFO: [HLS 200-10] Synthesizing 'BitsToBytes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 344.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 344.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 344.950 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'CRCCheck'
INFO: [HLS 200-10] Found SystemC process: 'CRCCheck_do_gen' 
INFO: [HLS 200-10] Synthesizing 'CRCCheck_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 345.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 346.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CRCCheck_do_gen_ibuffer_V' to 'CRCCheck_do_gen_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CRCCheck_mux_42_8_1_1' to 'CRCCheck_mux_42_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CRCCheck_mux_42_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 346.938 MB.
INFO: [HLS 200-10] Synthesizing 'CRCCheck' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 348.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 349.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 349.105 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DOUBLEUR_U'
INFO: [HLS 200-10] Found SystemC process: 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 349.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 349.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 349.614 MB.
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 349.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 350.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 350.112 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Seuil_calc1'
INFO: [HLS 200-10] Found SystemC process: 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 351.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 353.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fmul_32ns_32ns_32_4_max_dsp_1' to 'Seuil_calc1_fmul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_uitofp_32ns_32_6_1' to 'Seuil_calc1_uitofeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fpext_32ns_64_2_1' to 'Seuil_calc1_fpextfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mux_325_8_1_1' to 'Seuil_calc1_mux_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_udiv_22ns_22ns_5_26_seq_1' to 'Seuil_calc1_udiv_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mac_muladd_8ns_8ns_21ns_21_1_1' to 'Seuil_calc1_mac_mibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mul_mul_11ns_11ns_17_1_1' to 'Seuil_calc1_mul_mjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fpextfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mac_mibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mul_mjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mux_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_udiv_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_uitofeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 356.838 MB.
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 363.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 363.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 363.966 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'trames_separ1'
INFO: [HLS 200-10] Found SystemC process: 'trames_separ1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'trames_separ1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 364.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 364.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 364.773 MB.
INFO: [HLS 200-10] Synthesizing 'trames_separ1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 365.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 365.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 365.727 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Detecteur1'
INFO: [HLS 200-10] Synthesizing 'Detecteur1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 366.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 366.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/s' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'Detecteur1'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 366.620 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DownSampling'
INFO: [HLS 200-10] Found SystemC process: 'DownSampling_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DownSampling_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 366.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 367.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 367.219 MB.
INFO: [HLS 200-10] Synthesizing 'DownSampling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 367.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 367.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 367.723 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'FrameProcessing'
INFO: [HLS 200-10] Found SystemC process: 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 368.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 368.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 369.137 MB.
INFO: [HLS 200-10] Synthesizing 'FrameProcessing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 370.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 370.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/rgbv' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 370.801 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'ModuleCompute'
INFO: [HLS 200-10] Found SystemC process: 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 371.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 371.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ModuleCompute_mac_muladd_8s_8s_16ns_16_1_1' to 'ModuleCompute_mackbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ModuleCompute_mackbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 371.634 MB.
INFO: [HLS 200-10] Synthesizing 'ModuleCompute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 372.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 372.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 372.505 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'my_module1'
INFO: [HLS 200-10] Synthesizing 'my_module1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_module1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 372.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 373.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 3533 ; free virtual = 39449
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 3533 ; free virtual = 39449
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(systemc/src/DownSampling.hpp:39) in function 'DownSampling::do_gen()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'ModuleCompute::int_sqrt32' into 'ModuleCompute::do_gen' (systemc/src/ModuleCompute_old.hpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 3441 ; free virtual = 39413
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 3428 ; free virtual = 39396
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (systemc/src/Seuil_calc1.hpp:49) in function 'Seuil_calc1::do_gen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (systemc/src/CRCCheck.hpp:41) in function 'CRCCheck::do_gen' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systemc/src/Seuil_calc1.hpp:49) in function 'Seuil_calc1::do_gen' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systemc/src/Seuil_calc1.hpp:60) in function 'Seuil_calc1::do_gen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'crc_t' (systemc/src/CRCCheck.hpp:53) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (systemc/src/Seuil_calc1.hpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'crc_t' (systemc/src/CRCCheck.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Seuil_calc1::do_gen' (systemc/src/Seuil_calc1.hpp:33)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FrameProcessing::do_gen' (systemc/src/FrameProcessing.hpp:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 3404 ; free virtual = 39360
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ1.hpp:47:13) in function 'trames_separ1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc1.hpp:67:19) in function 'Seuil_calc1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ibuffer.V' (systemc/src/CRCCheck.hpp:45:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 3262 ; free virtual = 39201
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'BitDecider'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitDecider::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitDecider::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'BitsToBytes'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitsToBytes::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitsToBytes::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'CRCCheck'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'CRCCheck::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'CRCCheck::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'DOUBLEUR_U'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DOUBLEUR_U::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DOUBLEUR_U::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Seuil_calc1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Seuil_calc1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'Seuil_calc1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'trames_separ1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'trames_separ1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'trames_separ1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Detecteur1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Seuil_calc1'
INFO: [SCA 200-201] Contains sub-module: 'trames_separ1'
INFO: [SCA 200-201] Contains sub-module: 'DOUBLEUR_U'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'DownSampling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DownSampling::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DownSampling::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'FrameProcessing'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'FrameProcessing::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'FrameProcessing::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'ModuleCompute'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'ModuleCompute::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'ModuleCompute::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'my_module1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'ModuleCompute'
INFO: [SCA 200-201] Contains sub-module: 'Detecteur1'
INFO: [SCA 200-201] Contains sub-module: 'DownSampling'
INFO: [SCA 200-201] Contains sub-module: 'BitDecider'
INFO: [SCA 200-201] Contains sub-module: 'BitsToBytes'
INFO: [SCA 200-201] Contains sub-module: 'CRCCheck'
INFO: [SCA 200-201] Contains sub-module: 'FrameProcessing'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitDecider'
INFO: [HLS 200-10] Found SystemC process: 'BitDecider_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitDecider_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.01 seconds; current allocated memory: 340.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 341.188 MB.
INFO: [HLS 200-10] Synthesizing 'BitDecider' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 341.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 341.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 341.738 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitsToBytes'
INFO: [HLS 200-10] Found SystemC process: 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 342.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 342.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 342.283 MB.
INFO: [HLS 200-10] Synthesizing 'BitsToBytes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 342.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 342.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 342.834 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'CRCCheck'
INFO: [HLS 200-10] Found SystemC process: 'CRCCheck_do_gen' 
INFO: [HLS 200-10] Synthesizing 'CRCCheck_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 343.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 344.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CRCCheck_do_gen_ibuffer_V' to 'CRCCheck_do_gen_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CRCCheck_mux_42_8_1_1' to 'CRCCheck_mux_42_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CRCCheck_mux_42_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 344.820 MB.
INFO: [HLS 200-10] Synthesizing 'CRCCheck' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 346.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 346.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 346.988 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DOUBLEUR_U'
INFO: [HLS 200-10] Found SystemC process: 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 347.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 347.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 347.498 MB.
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 347.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 347.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 347.995 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Seuil_calc1'
INFO: [HLS 200-10] Found SystemC process: 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
WARNING: [SCHED 204-21] Estimated clock period (10.112ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Seuil_calc1_do_gen' consists of the following:
	'fpext' operation ('v', systemc/src/Seuil_calc1.hpp:67) [267]  (4.1 ns)
	'icmp' operation ('icmp_ln326', systemc/src/Seuil_calc1.hpp:67) [276]  (2.83 ns)
	multiplexor before 'phi' operation ('p_0394_5', systemc/src/Seuil_calc1.hpp:67) with incoming values : ('trunc_ln331', systemc/src/Seuil_calc1.hpp:67) ('shl_ln345', systemc/src/Seuil_calc1.hpp:67) ('select_ln336', systemc/src/Seuil_calc1.hpp:67) ('trunc_ln334', systemc/src/Seuil_calc1.hpp:67) [340]  (1.8 ns)
	blocking operation 1.38 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 349.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 350.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fmul_32ns_32ns_32_4_max_dsp_1' to 'Seuil_calc1_fmul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_uitofp_32ns_32_6_1' to 'Seuil_calc1_uitofeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fpext_32ns_64_2_1' to 'Seuil_calc1_fpextfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_udiv_22ns_22ns_5_26_1' to 'Seuil_calc1_udiv_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mac_muladd_8ns_8ns_16ns_17_1_1' to 'Seuil_calc1_mac_mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mul_mul_11ns_11ns_17_1_1' to 'Seuil_calc1_mul_mibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fpextfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mac_mhbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mul_mibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_udiv_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_uitofeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 352.836 MB.
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 357.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 357.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 357.854 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'trames_separ1'
INFO: [HLS 200-10] Found SystemC process: 'trames_separ1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'trames_separ1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 358.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 358.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 358.724 MB.
INFO: [HLS 200-10] Synthesizing 'trames_separ1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 359.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 359.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 359.713 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Detecteur1'
INFO: [HLS 200-10] Synthesizing 'Detecteur1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 360.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 360.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/s' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'Detecteur1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 360.592 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DownSampling'
INFO: [HLS 200-10] Found SystemC process: 'DownSampling_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DownSampling_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 361.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 361.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 361.306 MB.
INFO: [HLS 200-10] Synthesizing 'DownSampling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 361.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 361.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 361.792 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'FrameProcessing'
INFO: [HLS 200-10] Found SystemC process: 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 362.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 362.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 363.180 MB.
INFO: [HLS 200-10] Synthesizing 'FrameProcessing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 364.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 364.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/rgbv' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 364.842 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'ModuleCompute'
INFO: [HLS 200-10] Found SystemC process: 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 365.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 365.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ModuleCompute_mac_muladd_8s_8s_16ns_16_1_1' to 'ModuleCompute_macjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ModuleCompute_macjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 365.610 MB.
INFO: [HLS 200-10] Synthesizing 'ModuleCompute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 366.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 366.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 366.423 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'my_module1'
INFO: [HLS 200-10] Synthesizing 'my_module1' ...
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.hpp:6:
systemc/src/Detecteur1.hpp:38:5: error: no matching constructor for initialization of 'sc_fifo_out<sc_uint<8> >'
    det("detect", 4096)
    ^   ~~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:492:18: note: candidate constructor not viable: requires 0 arguments, but 2 were provided
        explicit sc_fifo_out() { }
                 ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:493:18: note: candidate constructor not viable: requires 1 argument, but 2 were provided
        explicit sc_fifo_out( const char* name_) { }
                 ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:489:11: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 2 were provided
    class sc_fifo_out : public sc_port_b<sc_fifo_out_if<T> > {
          ^
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.hpp:6:
systemc/src/Detecteur1.hpp:52:5: error: no matching function for call to object of type 'sc_fifo_out<bool>'
    s_calc.det(det);
    ^~~~~~~~~~
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_fifo_out_if<bool> &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_fifo_out_if<bool> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.cpp:1:
systemc/src/my_module1.hpp:108:16: error: duplicate member 'det'
    Detecteur1 det;
               ^
systemc/src/my_module1.hpp:22:21: note: previous declaration is here
    sc_fifo< bool > det;
                    ^
systemc/src/my_module1.hpp:59:13: error: no member named 'clock' in '_ap_sc_::sc_core::sc_fifo<bool>'
        det.clock( clock );
        ~~~ ^
systemc/src/my_module1.hpp:60:13: error: no member named 'reset' in '_ap_sc_::sc_core::sc_fifo<bool>'
        det.reset( reset );
        ~~~ ^
systemc/src/my_module1.hpp:61:13: error: no member named 'e' in '_ap_sc_::sc_core::sc_fifo<bool>'
        det.e(mod2dbl);
        ~~~ ^
systemc/src/my_module1.hpp:63:13: error: no member named 's' in '_ap_sc_::sc_core::sc_fifo<bool>'
        det.s(det2dow);
        ~~~ ^
systemc/src/my_module1.hpp:64:13: error: no member named 'det' in '_ap_sc_::sc_core::sc_fifo<bool>'
        det.det(det);
        ~~~ ^
8 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.hpp:6:
systemc/src/Detecteur1.hpp:38:5: error: no matching constructor for initialization of 'sc_fifo_out<sc_uint<8> >'
    det("detect", 4096)
    ^   ~~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:492:18: note: candidate constructor not viable: requires 0 arguments, but 2 were provided
        explicit sc_fifo_out() { }
                 ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:493:18: note: candidate constructor not viable: requires 1 argument, but 2 were provided
        explicit sc_fifo_out( const char* name_) { }
                 ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:489:11: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 2 were provided
    class sc_fifo_out : public sc_port_b<sc_fifo_out_if<T> > {
          ^
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.hpp:6:
systemc/src/Detecteur1.hpp:52:5: error: no matching function for call to object of type 'sc_fifo_out<bool>'
    s_calc.det(det);
    ^~~~~~~~~~
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_fifo_out_if<bool> &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_fifo_out_if<bool> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.cpp:1:
systemc/src/my_module1.hpp:108:16: error: duplicate member 'det'
    Detecteur1 det;
               ^
systemc/src/my_module1.hpp:22:25: note: previous declaration is here
    sc_fifo_out< bool > det;
                        ^
systemc/src/my_module1.hpp:59:13: error: no member named 'clock' in '_ap_sc_::sc_core::sc_fifo_out<bool>'
        det.clock( clock );
        ~~~ ^
systemc/src/my_module1.hpp:60:13: error: no member named 'reset' in '_ap_sc_::sc_core::sc_fifo_out<bool>'
        det.reset( reset );
        ~~~ ^
systemc/src/my_module1.hpp:61:13: error: no member named 'e' in '_ap_sc_::sc_core::sc_fifo_out<bool>'
        det.e(mod2dbl);
        ~~~ ^
systemc/src/my_module1.hpp:63:13: error: no member named 's' in '_ap_sc_::sc_core::sc_fifo_out<bool>'
        det.s(det2dow);
        ~~~ ^
systemc/src/my_module1.hpp:64:13: error: no member named 'det' in '_ap_sc_::sc_core::sc_fifo_out<bool>'
        det.det(det);
        ~~~ ^
8 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.hpp:6:
systemc/src/Detecteur1.hpp:38:5: error: no matching constructor for initialization of 'sc_fifo_out<sc_uint<8> >'
    detect1("detect1", 4096)
    ^       ~~~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:492:18: note: candidate constructor not viable: requires 0 arguments, but 2 were provided
        explicit sc_fifo_out() { }
                 ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:493:18: note: candidate constructor not viable: requires 1 argument, but 2 were provided
        explicit sc_fifo_out( const char* name_) { }
                 ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:489:11: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 2 were provided
    class sc_fifo_out : public sc_port_b<sc_fifo_out_if<T> > {
          ^
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.hpp:6:
systemc/src/Detecteur1.hpp:52:5: error: no matching function for call to object of type 'sc_fifo_out<bool>'
    s_calc.detect1(detect1);
    ^~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_fifo_out_if<bool> &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_fifo_out_if<bool> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.cpp:1:
systemc/src/my_module1.hpp:64:9: error: no matching function for call to object of type 'sc_fifo_out<sc_uint<8> >'
        det.detect1(detect1);
        ^~~~~~~~~~~
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<bool>' to '_ap_sc_::sc_core::sc_fifo_out_if<_ap_sc_::sc_dt::sc_uint<8> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<bool>' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<bool>' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_fifo_out_if<_ap_sc_::sc_dt::sc_uint<8> > > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.cpp:1:
In file included from systemc/src/my_module1.hpp:6:
systemc/src/Detecteur1.hpp:38:5: error: no matching constructor for initialization of 'sc_fifo_out<bool>'
    detect1("detect1", 4096)
    ^       ~~~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:492:18: note: candidate constructor not viable: requires 0 arguments, but 2 were provided
        explicit sc_fifo_out() { }
                 ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:493:18: note: candidate constructor not viable: requires 1 argument, but 2 were provided
        explicit sc_fifo_out( const char* name_) { }
                 ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:489:11: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 2 were provided
    class sc_fifo_out : public sc_port_b<sc_fifo_out_if<T> > {
          ^
/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:489:11: note: candidate constructor (the implicit move constructor) not viable: requires 1 argument, but 2 were provided
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 2963 ; free virtual = 39038
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 2963 ; free virtual = 39038
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(systemc/src/DownSampling.hpp:39) in function 'DownSampling::do_gen()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'ModuleCompute::int_sqrt32' into 'ModuleCompute::do_gen' (systemc/src/ModuleCompute_old.hpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:18 ; elapsed = 00:00:36 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 2943 ; free virtual = 39014
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 2939 ; free virtual = 39003
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (systemc/src/Seuil_calc1.hpp:45) in function 'Seuil_calc1::do_gen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (systemc/src/CRCCheck.hpp:41) in function 'CRCCheck::do_gen' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systemc/src/Seuil_calc1.hpp:45) in function 'Seuil_calc1::do_gen' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systemc/src/Seuil_calc1.hpp:56) in function 'Seuil_calc1::do_gen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'crc_t' (systemc/src/CRCCheck.hpp:53) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (systemc/src/Seuil_calc1.hpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'crc_t' (systemc/src/CRCCheck.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Seuil_calc1::do_gen' (systemc/src/Seuil_calc1.hpp:35)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FrameProcessing::do_gen' (systemc/src/FrameProcessing.hpp:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 2877 ; free virtual = 38953
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ1.hpp:47:13) in function 'trames_separ1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc1.hpp:63:19) in function 'Seuil_calc1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ibuffer.V' (systemc/src/CRCCheck.hpp:45:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 2703 ; free virtual = 38786
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'BitDecider'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitDecider::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitDecider::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'BitsToBytes'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitsToBytes::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitsToBytes::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'CRCCheck'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'CRCCheck::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'CRCCheck::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'DOUBLEUR_U'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DOUBLEUR_U::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DOUBLEUR_U::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Seuil_calc1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Seuil_calc1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'Seuil_calc1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'trames_separ1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'trames_separ1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'trames_separ1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Detecteur1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Seuil_calc1'
INFO: [SCA 200-201] Contains sub-module: 'trames_separ1'
INFO: [SCA 200-201] Contains sub-module: 'DOUBLEUR_U'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'DownSampling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DownSampling::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DownSampling::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'FrameProcessing'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'FrameProcessing::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'FrameProcessing::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'ModuleCompute'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'ModuleCompute::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'ModuleCompute::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'my_module1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'ModuleCompute'
INFO: [SCA 200-201] Contains sub-module: 'Detecteur1'
INFO: [SCA 200-201] Contains sub-module: 'DownSampling'
INFO: [SCA 200-201] Contains sub-module: 'BitDecider'
INFO: [SCA 200-201] Contains sub-module: 'BitsToBytes'
INFO: [SCA 200-201] Contains sub-module: 'CRCCheck'
INFO: [SCA 200-201] Contains sub-module: 'FrameProcessing'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitDecider'
INFO: [HLS 200-10] Found SystemC process: 'BitDecider_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitDecider_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.78 seconds; current allocated memory: 340.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 340.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 340.813 MB.
INFO: [HLS 200-10] Synthesizing 'BitDecider' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 341.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 341.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 341.366 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitsToBytes'
INFO: [HLS 200-10] Found SystemC process: 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 341.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 341.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 341.908 MB.
INFO: [HLS 200-10] Synthesizing 'BitsToBytes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 342.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 342.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 342.474 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'CRCCheck'
INFO: [HLS 200-10] Found SystemC process: 'CRCCheck_do_gen' 
INFO: [HLS 200-10] Synthesizing 'CRCCheck_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 343.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 343.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CRCCheck_do_gen_ibuffer_V' to 'CRCCheck_do_gen_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CRCCheck_mux_42_8_1_1' to 'CRCCheck_mux_42_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CRCCheck_mux_42_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 344.442 MB.
INFO: [HLS 200-10] Synthesizing 'CRCCheck' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 346.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 346.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 346.627 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DOUBLEUR_U'
INFO: [HLS 200-10] Found SystemC process: 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 346.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 347.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 347.138 MB.
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 347.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 347.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 347.652 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Seuil_calc1'
INFO: [HLS 200-10] Found SystemC process: 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
WARNING: [SCHED 204-21] Estimated clock period (10.112ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Seuil_calc1_do_gen' consists of the following:
	'fpext' operation ('v', systemc/src/Seuil_calc1.hpp:63) [270]  (4.1 ns)
	'icmp' operation ('icmp_ln326', systemc/src/Seuil_calc1.hpp:63) [279]  (2.83 ns)
	multiplexor before 'phi' operation ('p_0234_5', systemc/src/Seuil_calc1.hpp:63) with incoming values : ('trunc_ln331', systemc/src/Seuil_calc1.hpp:63) ('shl_ln345', systemc/src/Seuil_calc1.hpp:63) ('select_ln336', systemc/src/Seuil_calc1.hpp:63) ('trunc_ln334', systemc/src/Seuil_calc1.hpp:63) [343]  (1.8 ns)
	blocking operation 1.38 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 348.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 350.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fmul_32ns_32ns_32_4_max_dsp_1' to 'Seuil_calc1_fmul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_uitofp_32ns_32_6_1' to 'Seuil_calc1_uitofeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fpext_32ns_64_2_1' to 'Seuil_calc1_fpextfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_udiv_22ns_22ns_5_26_1' to 'Seuil_calc1_udiv_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mac_muladd_8ns_8ns_16ns_17_1_1' to 'Seuil_calc1_mac_mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mul_mul_11ns_11ns_17_1_1' to 'Seuil_calc1_mul_mibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fpextfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mac_mhbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mul_mibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_udiv_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_uitofeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 352.495 MB.
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 357.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 357.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/detect1' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 357.540 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'trames_separ1'
INFO: [HLS 200-10] Found SystemC process: 'trames_separ1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'trames_separ1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 357.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 358.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 358.434 MB.
INFO: [HLS 200-10] Synthesizing 'trames_separ1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 359.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 359.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 359.424 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Detecteur1'
INFO: [HLS 200-10] Synthesizing 'Detecteur1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 359.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 360.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/s' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/detect1' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'Detecteur1'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 360.432 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DownSampling'
INFO: [HLS 200-10] Found SystemC process: 'DownSampling_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DownSampling_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 360.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 360.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 361.062 MB.
INFO: [HLS 200-10] Synthesizing 'DownSampling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 361.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 361.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 361.649 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'FrameProcessing'
INFO: [HLS 200-10] Found SystemC process: 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 362.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 362.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 363.025 MB.
INFO: [HLS 200-10] Synthesizing 'FrameProcessing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 364.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 364.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/rgbv' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 364.634 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'ModuleCompute'
INFO: [HLS 200-10] Found SystemC process: 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 364.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 365.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ModuleCompute_mac_muladd_8s_8s_16ns_16_1_1' to 'ModuleCompute_macjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ModuleCompute_macjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 365.383 MB.
INFO: [HLS 200-10] Synthesizing 'ModuleCompute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 366.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 366.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 366.226 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 2246 ; free virtual = 38192
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 2246 ; free virtual = 38192
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(systemc/src/DownSampling.hpp:39) in function 'DownSampling::do_gen()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'ModuleCompute::int_sqrt32' into 'ModuleCompute::do_gen' (systemc/src/ModuleCompute_old.hpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 2209 ; free virtual = 38165
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 2192 ; free virtual = 38150
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (systemc/src/Seuil_calc1.hpp:46) in function 'Seuil_calc1::do_gen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (systemc/src/CRCCheck.hpp:41) in function 'CRCCheck::do_gen' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systemc/src/Seuil_calc1.hpp:46) in function 'Seuil_calc1::do_gen' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systemc/src/Seuil_calc1.hpp:57) in function 'Seuil_calc1::do_gen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'crc_t' (systemc/src/CRCCheck.hpp:53) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (systemc/src/Seuil_calc1.hpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'crc_t' (systemc/src/CRCCheck.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Seuil_calc1::do_gen' (systemc/src/Seuil_calc1.hpp:35)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FrameProcessing::do_gen' (systemc/src/FrameProcessing.hpp:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:00:35 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 2159 ; free virtual = 38112
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ1.hpp:47:13) in function 'trames_separ1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc1.hpp:64:19) in function 'Seuil_calc1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ibuffer.V' (systemc/src/CRCCheck.hpp:45:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1504.125 ; gain = 1099.754 ; free physical = 1989 ; free virtual = 37947
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'BitDecider'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitDecider::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitDecider::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'BitsToBytes'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitsToBytes::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitsToBytes::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'CRCCheck'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'CRCCheck::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'CRCCheck::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'DOUBLEUR_U'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DOUBLEUR_U::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DOUBLEUR_U::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Seuil_calc1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Seuil_calc1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'Seuil_calc1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'trames_separ1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'trames_separ1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'trames_separ1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Detecteur1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Seuil_calc1'
INFO: [SCA 200-201] Contains sub-module: 'trames_separ1'
INFO: [SCA 200-201] Contains sub-module: 'DOUBLEUR_U'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'DownSampling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DownSampling::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DownSampling::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'FrameProcessing'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'FrameProcessing::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'FrameProcessing::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'ModuleCompute'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'ModuleCompute::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'ModuleCompute::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'my_module1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'ModuleCompute'
INFO: [SCA 200-201] Contains sub-module: 'Detecteur1'
INFO: [SCA 200-201] Contains sub-module: 'DownSampling'
INFO: [SCA 200-201] Contains sub-module: 'BitDecider'
INFO: [SCA 200-201] Contains sub-module: 'BitsToBytes'
INFO: [SCA 200-201] Contains sub-module: 'CRCCheck'
INFO: [SCA 200-201] Contains sub-module: 'FrameProcessing'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitDecider'
INFO: [HLS 200-10] Found SystemC process: 'BitDecider_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitDecider_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.29 seconds; current allocated memory: 340.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.333 MB.
INFO: [HLS 200-10] Synthesizing 'BitDecider' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.884 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitsToBytes'
INFO: [HLS 200-10] Found SystemC process: 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 341.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 341.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 341.443 MB.
INFO: [HLS 200-10] Synthesizing 'BitsToBytes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 341.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 341.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 341.992 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'CRCCheck'
INFO: [HLS 200-10] Found SystemC process: 'CRCCheck_do_gen' 
INFO: [HLS 200-10] Synthesizing 'CRCCheck_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 342.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 343.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CRCCheck_do_gen_ibuffer_V' to 'CRCCheck_do_gen_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CRCCheck_mux_42_8_1_1' to 'CRCCheck_mux_42_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CRCCheck_mux_42_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 343.961 MB.
INFO: [HLS 200-10] Synthesizing 'CRCCheck' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 345.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 346.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 346.131 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DOUBLEUR_U'
INFO: [HLS 200-10] Found SystemC process: 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 346.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 346.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 346.641 MB.
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 346.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 347.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 347.137 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Seuil_calc1'
INFO: [HLS 200-10] Found SystemC process: 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
WARNING: [SCHED 204-21] Estimated clock period (10.112ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Seuil_calc1_do_gen' consists of the following:
	'fpext' operation ('v', systemc/src/Seuil_calc1.hpp:64) [267]  (4.1 ns)
	'icmp' operation ('icmp_ln326', systemc/src/Seuil_calc1.hpp:64) [276]  (2.83 ns)
	multiplexor before 'phi' operation ('p_0303_5', systemc/src/Seuil_calc1.hpp:64) with incoming values : ('trunc_ln331', systemc/src/Seuil_calc1.hpp:64) ('shl_ln345', systemc/src/Seuil_calc1.hpp:64) ('select_ln336', systemc/src/Seuil_calc1.hpp:64) ('trunc_ln334', systemc/src/Seuil_calc1.hpp:64) [340]  (1.8 ns)
	blocking operation 1.38 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 348.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 349.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fmul_32ns_32ns_32_4_max_dsp_1' to 'Seuil_calc1_fmul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_uitofp_32ns_32_6_1' to 'Seuil_calc1_uitofeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_fpext_32ns_64_2_1' to 'Seuil_calc1_fpextfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_udiv_22ns_22ns_5_26_1' to 'Seuil_calc1_udiv_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mac_muladd_8ns_8ns_16ns_17_1_1' to 'Seuil_calc1_mac_mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mul_mul_11ns_11ns_17_1_1' to 'Seuil_calc1_mul_mibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_fpextfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mac_mhbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mul_mibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_udiv_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_uitofeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 351.977 MB.
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 356.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 356.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 356.995 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'trames_separ1'
INFO: [HLS 200-10] Found SystemC process: 'trames_separ1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'trames_separ1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 357.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 357.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 357.847 MB.
INFO: [HLS 200-10] Synthesizing 'trames_separ1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 358.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 358.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 358.854 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Detecteur1'
INFO: [HLS 200-10] Synthesizing 'Detecteur1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 359.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 359.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/s' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'Detecteur1'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 359.733 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DownSampling'
INFO: [HLS 200-10] Found SystemC process: 'DownSampling_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DownSampling_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 360.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 360.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 360.429 MB.
INFO: [HLS 200-10] Synthesizing 'DownSampling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 360.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 360.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 360.929 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'FrameProcessing'
INFO: [HLS 200-10] Found SystemC process: 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 361.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 361.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 362.347 MB.
INFO: [HLS 200-10] Synthesizing 'FrameProcessing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 363.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 363.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/rgbv' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 363.968 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'ModuleCompute'
INFO: [HLS 200-10] Found SystemC process: 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 364.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 364.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ModuleCompute_mac_muladd_8s_8s_16ns_16_1_1' to 'ModuleCompute_macjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ModuleCompute_macjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 364.749 MB.
INFO: [HLS 200-10] Synthesizing 'ModuleCompute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 365.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 365.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 365.562 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'my_module1'
INFO: [HLS 200-10] Synthesizing 'my_module1' ...
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 710 ; free virtual = 37616
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 710 ; free virtual = 37616
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(systemc/src/DownSampling.hpp:39) in function 'DownSampling::do_gen()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'ModuleCompute::int_sqrt32' into 'ModuleCompute::do_gen' (systemc/src/ModuleCompute_old.hpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 779 ; free virtual = 37627
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 815 ; free virtual = 37619
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (systemc/src/Seuil_calc1.hpp:46) in function 'Seuil_calc1::do_gen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (systemc/src/CRCCheck.hpp:41) in function 'CRCCheck::do_gen' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systemc/src/Seuil_calc1.hpp:46) in function 'Seuil_calc1::do_gen' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systemc/src/Seuil_calc1.hpp:57) in function 'Seuil_calc1::do_gen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'crc_t' (systemc/src/CRCCheck.hpp:53) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (systemc/src/Seuil_calc1.hpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'crc_t' (systemc/src/CRCCheck.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Seuil_calc1::do_gen' (systemc/src/Seuil_calc1.hpp:35)...38 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FrameProcessing::do_gen' (systemc/src/FrameProcessing.hpp:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 802 ; free virtual = 37602
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ1.hpp:47:13) in function 'trames_separ1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc1.hpp:79:9) in function 'Seuil_calc1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ibuffer.V' (systemc/src/CRCCheck.hpp:45:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:59 ; elapsed = 00:00:59 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 525 ; free virtual = 37456
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'BitDecider'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitDecider::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitDecider::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'BitsToBytes'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitsToBytes::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitsToBytes::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'CRCCheck'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'CRCCheck::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'CRCCheck::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'DOUBLEUR_U'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DOUBLEUR_U::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DOUBLEUR_U::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Seuil_calc1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Seuil_calc1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'Seuil_calc1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'trames_separ1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'trames_separ1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'trames_separ1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Detecteur1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Seuil_calc1'
INFO: [SCA 200-201] Contains sub-module: 'trames_separ1'
INFO: [SCA 200-201] Contains sub-module: 'DOUBLEUR_U'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'DownSampling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DownSampling::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DownSampling::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'FrameProcessing'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'FrameProcessing::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'FrameProcessing::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'ModuleCompute'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'ModuleCompute::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'ModuleCompute::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'my_module1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'ModuleCompute'
INFO: [SCA 200-201] Contains sub-module: 'Detecteur1'
INFO: [SCA 200-201] Contains sub-module: 'DownSampling'
INFO: [SCA 200-201] Contains sub-module: 'BitDecider'
INFO: [SCA 200-201] Contains sub-module: 'BitsToBytes'
INFO: [SCA 200-201] Contains sub-module: 'CRCCheck'
INFO: [SCA 200-201] Contains sub-module: 'FrameProcessing'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitDecider'
INFO: [HLS 200-10] Found SystemC process: 'BitDecider_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitDecider_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.47 seconds; current allocated memory: 330.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 330.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 330.937 MB.
INFO: [HLS 200-10] Synthesizing 'BitDecider' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 331.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 331.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 331.487 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitsToBytes'
INFO: [HLS 200-10] Found SystemC process: 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 331.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 331.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 332.030 MB.
INFO: [HLS 200-10] Synthesizing 'BitsToBytes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 332.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 332.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 332.579 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'CRCCheck'
INFO: [HLS 200-10] Found SystemC process: 'CRCCheck_do_gen' 
INFO: [HLS 200-10] Synthesizing 'CRCCheck_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 333.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 333.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CRCCheck_do_gen_ibuffer_V' to 'CRCCheck_do_gen_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CRCCheck_mux_42_8_1_1' to 'CRCCheck_mux_42_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CRCCheck_mux_42_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 334.561 MB.
INFO: [HLS 200-10] Synthesizing 'CRCCheck' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 336.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 336.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 336.733 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DOUBLEUR_U'
INFO: [HLS 200-10] Found SystemC process: 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 337.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 337.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 337.241 MB.
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 337.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 337.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 337.741 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Seuil_calc1'
INFO: [HLS 200-10] Found SystemC process: 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 338.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 339.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mac_muladd_8ns_8ns_16ns_17_1_1' to 'Seuil_calc1_mac_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mul_mul_11ns_11ns_22_1_1' to 'Seuil_calc1_mul_meOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mul_mul_17ns_6ns_27_1_1' to 'Seuil_calc1_mul_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mac_mdEe': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mul_meOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mul_mfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 341.102 MB.
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 344.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 345.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 345.156 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'trames_separ1'
INFO: [HLS 200-10] Found SystemC process: 'trames_separ1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'trames_separ1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 345.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 345.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 346.038 MB.
INFO: [HLS 200-10] Synthesizing 'trames_separ1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 346.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 346.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 346.979 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Detecteur1'
INFO: [HLS 200-10] Synthesizing 'Detecteur1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 347.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 347.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/s' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'Detecteur1'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 347.922 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DownSampling'
INFO: [HLS 200-10] Found SystemC process: 'DownSampling_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DownSampling_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 348.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 348.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 348.546 MB.
INFO: [HLS 200-10] Synthesizing 'DownSampling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 348.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 348.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 349.096 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'FrameProcessing'
INFO: [HLS 200-10] Found SystemC process: 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 349.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 349.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 350.454 MB.
INFO: [HLS 200-10] Synthesizing 'FrameProcessing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 351.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 351.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/rgbv' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 352.063 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'ModuleCompute'
INFO: [HLS 200-10] Found SystemC process: 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 352.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 352.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ModuleCompute_mac_muladd_8s_8s_16ns_16_1_1' to 'ModuleCompute_macg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ModuleCompute_macg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 352.880 MB.
INFO: [HLS 200-10] Synthesizing 'ModuleCompute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 353.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 353.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 353.712 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'my_module1'
INFO: [HLS 200-10] Synthesizing 'my_module1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_module1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 354.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 354.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_module1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module1/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module1/rgbv' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 2398 ; free virtual = 37862
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 2398 ; free virtual = 37862
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(systemc/src/DownSampling.hpp:39) in function 'DownSampling::do_gen()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'ModuleCompute::int_sqrt32' into 'ModuleCompute::do_gen' (systemc/src/ModuleCompute_old.hpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 2357 ; free virtual = 37841
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 2353 ; free virtual = 37826
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (systemc/src/Seuil_calc1.hpp:46) in function 'Seuil_calc1::do_gen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (systemc/src/CRCCheck.hpp:41) in function 'CRCCheck::do_gen' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systemc/src/Seuil_calc1.hpp:46) in function 'Seuil_calc1::do_gen' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systemc/src/Seuil_calc1.hpp:57) in function 'Seuil_calc1::do_gen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'crc_t' (systemc/src/CRCCheck.hpp:53) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (systemc/src/Seuil_calc1.hpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'crc_t' (systemc/src/CRCCheck.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Seuil_calc1::do_gen' (systemc/src/Seuil_calc1.hpp:35)...38 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FrameProcessing::do_gen' (systemc/src/FrameProcessing.hpp:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 2291 ; free virtual = 37779
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ1.hpp:47:13) in function 'trames_separ1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc1.hpp:79:9) in function 'Seuil_calc1::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ibuffer.V' (systemc/src/CRCCheck.hpp:45:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1632.125 ; gain = 1227.754 ; free physical = 2123 ; free virtual = 37614
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'BitDecider'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitDecider::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitDecider::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'BitsToBytes'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitsToBytes::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitsToBytes::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'CRCCheck'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'CRCCheck::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'CRCCheck::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'DOUBLEUR_U'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DOUBLEUR_U::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DOUBLEUR_U::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Seuil_calc1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Seuil_calc1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'Seuil_calc1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'trames_separ1'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'trames_separ1::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'trames_separ1::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Detecteur1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Seuil_calc1'
INFO: [SCA 200-201] Contains sub-module: 'trames_separ1'
INFO: [SCA 200-201] Contains sub-module: 'DOUBLEUR_U'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'DownSampling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DownSampling::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DownSampling::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'FrameProcessing'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'FrameProcessing::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'FrameProcessing::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'ModuleCompute'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'ModuleCompute::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'ModuleCompute::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'my_module1'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'ModuleCompute'
INFO: [SCA 200-201] Contains sub-module: 'Detecteur1'
INFO: [SCA 200-201] Contains sub-module: 'DownSampling'
INFO: [SCA 200-201] Contains sub-module: 'BitDecider'
INFO: [SCA 200-201] Contains sub-module: 'BitsToBytes'
INFO: [SCA 200-201] Contains sub-module: 'CRCCheck'
INFO: [SCA 200-201] Contains sub-module: 'FrameProcessing'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitDecider'
INFO: [HLS 200-10] Found SystemC process: 'BitDecider_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitDecider_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.42 seconds; current allocated memory: 330.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 330.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 330.933 MB.
INFO: [HLS 200-10] Synthesizing 'BitDecider' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 331.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 331.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 331.482 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'BitsToBytes'
INFO: [HLS 200-10] Found SystemC process: 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 331.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 331.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 332.025 MB.
INFO: [HLS 200-10] Synthesizing 'BitsToBytes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 332.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 332.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 332.575 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'CRCCheck'
INFO: [HLS 200-10] Found SystemC process: 'CRCCheck_do_gen' 
INFO: [HLS 200-10] Synthesizing 'CRCCheck_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 333.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 333.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CRCCheck_do_gen_ibuffer_V' to 'CRCCheck_do_gen_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CRCCheck_mux_42_8_1_1' to 'CRCCheck_mux_42_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CRCCheck_mux_42_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 334.560 MB.
INFO: [HLS 200-10] Synthesizing 'CRCCheck' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 336.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 336.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 336.729 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DOUBLEUR_U'
INFO: [HLS 200-10] Found SystemC process: 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 337.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 337.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 337.237 MB.
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 337.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 337.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 337.737 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Seuil_calc1'
INFO: [HLS 200-10] Found SystemC process: 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 338.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 339.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mac_muladd_8ns_8ns_16ns_17_1_1' to 'Seuil_calc1_mac_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mul_mul_11ns_11ns_22_1_1' to 'Seuil_calc1_mul_meOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc1_mul_mul_17ns_6ns_27_1_1' to 'Seuil_calc1_mul_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mac_mdEe': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mul_meOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc1_mul_mfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 341.099 MB.
INFO: [HLS 200-10] Synthesizing 'Seuil_calc1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 344.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 345.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc1'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 345.154 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'trames_separ1'
INFO: [HLS 200-10] Found SystemC process: 'trames_separ1_do_gen' 
INFO: [HLS 200-10] Synthesizing 'trames_separ1_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 345.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 345.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 346.038 MB.
INFO: [HLS 200-10] Synthesizing 'trames_separ1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 346.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 346.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ1/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ1'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 346.982 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'Detecteur1'
INFO: [HLS 200-10] Synthesizing 'Detecteur1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 347.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 347.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Detecteur1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur1/s' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'Detecteur1'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 347.922 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'DownSampling'
INFO: [HLS 200-10] Found SystemC process: 'DownSampling_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DownSampling_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 348.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 348.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 348.543 MB.
INFO: [HLS 200-10] Synthesizing 'DownSampling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 348.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 348.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 349.095 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'FrameProcessing'
INFO: [HLS 200-10] Found SystemC process: 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 349.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 349.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 350.455 MB.
INFO: [HLS 200-10] Synthesizing 'FrameProcessing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 351.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 351.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/rgbv' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 352.060 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'ModuleCompute'
INFO: [HLS 200-10] Found SystemC process: 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute_do_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 352.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 352.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ModuleCompute_mac_muladd_8s_8s_16ns_16_1_1' to 'ModuleCompute_macg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ModuleCompute_macg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 352.878 MB.
INFO: [HLS 200-10] Synthesizing 'ModuleCompute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 353.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 353.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 353.708 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'my_module1'
INFO: [HLS 200-10] Synthesizing 'my_module1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_module1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 354.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 354.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_module1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module1/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module1/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module1/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module1/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module1/rgbv' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
