{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596537644703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596537644712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 12:40:44 2020 " "Processing started: Tue Aug 04 12:40:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596537644712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537644712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block " "Command: quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537644712 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1596537645433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "size_kex size_KEX inverted_residual_block.sv(58) " "Verilog HDL Declaration information at inverted_residual_block.sv(58): object \"size_kex\" differs only in case from object \"size_KEX\" in the same scope" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537656221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverted_residual_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file inverted_residual_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inverted_residual_block " "Found entity 1: inverted_residual_block" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537656224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH Main_Controller.sv(22) " "Verilog HDL Declaration information at Main_Controller.sv(22): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537656227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tox Tox Main_Controller.sv(51) " "Verilog HDL Declaration information at Main_Controller.sv(51): object \"tox\" differs only in case from object \"Tox\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537656227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "toy Toy Main_Controller.sv(51) " "Verilog HDL Declaration information at Main_Controller.sv(51): object \"toy\" differs only in case from object \"Toy\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537656227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_controller " "Found entity 1: Main_controller" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537656228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_fmi W_FMI DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_fmi\" differs only in case from object \"W_FMI\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537656232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_kpw W_KPW DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_kpw\" differs only in case from object \"W_KPW\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537656232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_kdw W_KDW DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_kdw\" differs only in case from object \"W_KDW\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537656232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DMA " "Found entity 1: DMA" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537656233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE Convolution_1_1.sv(27) " "Verilog HDL Declaration information at Convolution_1_1.sv(27): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537656236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_1_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file convolution_1_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Convolution_1_1 " "Found entity 1: Convolution_1_1" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656238 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHIFT_REGISTER_PX " "Found entity 2: SHIFT_REGISTER_PX" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656238 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHIFT_REGISTER_WG " "Found entity 3: SHIFT_REGISTER_WG" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656238 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHIFT_REGISTER_POS " "Found entity 4: SHIFT_REGISTER_POS" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656238 ""} { "Info" "ISGN_ENTITY_NAME" "5 RELU6 " "Found entity 5: RELU6" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537656238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE Convolution_dsc.sv(31) " "Verilog HDL Declaration information at Convolution_dsc.sv(31): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537656242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOAD_FMINT load_fmint Convolution_dsc.sv(44) " "Verilog HDL Declaration information at Convolution_dsc.sv(44): object \"LOAD_FMINT\" differs only in case from object \"load_fmint\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537656242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tox tox Convolution_dsc.sv(26) " "Verilog HDL Declaration information at Convolution_dsc.sv(26): object \"Tox\" differs only in case from object \"tox\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537656242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Toy toy Convolution_dsc.sv(26) " "Verilog HDL Declaration information at Convolution_dsc.sv(26): object \"Toy\" differs only in case from object \"toy\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537656242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_dsc.sv 6 6 " "Found 6 design units, including 6 entities, in source file convolution_dsc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Convolution_dsc " "Found entity 1: Convolution_dsc" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656244 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHIFT_REGISTER_FMINT " "Found entity 2: SHIFT_REGISTER_FMINT" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656244 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHIFT_REGISTER_DW_WG " "Found entity 3: SHIFT_REGISTER_DW_WG" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 471 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656244 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHIFT_REGISTER_PW_PS " "Found entity 4: SHIFT_REGISTER_PW_PS" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656244 ""} { "Info" "ISGN_ENTITY_NAME" "5 SHIFT_REGISTER_PW_WG " "Found entity 5: SHIFT_REGISTER_PW_WG" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656244 ""} { "Info" "ISGN_ENTITY_NAME" "6 RELU6_DSC " "Found entity 6: RELU6_DSC" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537656244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMI " "Found entity 1: RAM_FMI" {  } { { "RAM_FMI.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMI.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537656247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmint.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmint.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMINT " "Found entity 1: RAM_FMINT" {  } { { "RAM_FMINT.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMINT.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537656250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMO " "Found entity 1: RAM_FMO" {  } { { "RAM_FMO.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMO.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537656253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kex.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KEX " "Found entity 1: RAM_KEX" {  } { { "RAM_KEX.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KEX.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537656257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kdw.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kdw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KDW " "Found entity 1: RAM_KDW" {  } { { "RAM_KDW.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KDW.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537656260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kpw.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kpw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KPW " "Found entity 1: RAM_KPW" {  } { { "RAM_KPW.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KPW.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537656263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irb_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file irb_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irb_pkg (SystemVerilog) " "Found design unit 1: irb_pkg (SystemVerilog)" {  } { { "irb_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/irb_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537656267 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "testbench.sv(206) " "Verilog HDL information at testbench.sv(206): always construct contains both blocking and non-blocking assignments" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 206 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1596537656270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537656271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file tb_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pkg (SystemVerilog) " "Found design unit 1: tb_pkg (SystemVerilog)" {  } { { "tb_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537656275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537656275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inverted_residual_block " "Elaborating entity \"inverted_residual_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596537656547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_controller Main_controller:mc " "Elaborating entity \"Main_controller\" for hierarchy \"Main_controller:mc\"" {  } { { "inverted_residual_block.sv" "mc" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMA DMA:dma " "Elaborating entity \"DMA\" for hierarchy \"DMA:dma\"" {  } { { "inverted_residual_block.sv" "dma" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convolution_1_1 Convolution_1_1:conv_11 " "Elaborating entity \"Convolution_1_1\" for hierarchy \"Convolution_1_1:conv_11\"" {  } { { "inverted_residual_block.sv" "conv_11" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_PX Convolution_1_1:conv_11\|SHIFT_REGISTER_PX:reg_px " "Elaborating entity \"SHIFT_REGISTER_PX\" for hierarchy \"Convolution_1_1:conv_11\|SHIFT_REGISTER_PX:reg_px\"" {  } { { "Convolution_1_1.sv" "reg_px" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_WG Convolution_1_1:conv_11\|SHIFT_REGISTER_WG:reg_wg " "Elaborating entity \"SHIFT_REGISTER_WG\" for hierarchy \"Convolution_1_1:conv_11\|SHIFT_REGISTER_WG:reg_wg\"" {  } { { "Convolution_1_1.sv" "reg_wg" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_POS Convolution_1_1:conv_11\|SHIFT_REGISTER_POS:reg_pos " "Elaborating entity \"SHIFT_REGISTER_POS\" for hierarchy \"Convolution_1_1:conv_11\|SHIFT_REGISTER_POS:reg_pos\"" {  } { { "Convolution_1_1.sv" "reg_pos" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RELU6 Convolution_1_1:conv_11\|RELU6:activation " "Elaborating entity \"RELU6\" for hierarchy \"Convolution_1_1:conv_11\|RELU6:activation\"" {  } { { "Convolution_1_1.sv" "activation" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convolution_dsc Convolution_dsc:conv_dsc " "Elaborating entity \"Convolution_dsc\" for hierarchy \"Convolution_dsc:conv_dsc\"" {  } { { "inverted_residual_block.sv" "conv_dsc" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_FMINT Convolution_dsc:conv_dsc\|SHIFT_REGISTER_FMINT:reg_fmint " "Elaborating entity \"SHIFT_REGISTER_FMINT\" for hierarchy \"Convolution_dsc:conv_dsc\|SHIFT_REGISTER_FMINT:reg_fmint\"" {  } { { "Convolution_dsc.sv" "reg_fmint" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_DW_WG Convolution_dsc:conv_dsc\|SHIFT_REGISTER_DW_WG:reg_dw_wg " "Elaborating entity \"SHIFT_REGISTER_DW_WG\" for hierarchy \"Convolution_dsc:conv_dsc\|SHIFT_REGISTER_DW_WG:reg_dw_wg\"" {  } { { "Convolution_dsc.sv" "reg_dw_wg" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_PW_PS Convolution_dsc:conv_dsc\|SHIFT_REGISTER_PW_PS:reg_pw_ps " "Elaborating entity \"SHIFT_REGISTER_PW_PS\" for hierarchy \"Convolution_dsc:conv_dsc\|SHIFT_REGISTER_PW_PS:reg_pw_ps\"" {  } { { "Convolution_dsc.sv" "reg_pw_ps" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_PW_WG Convolution_dsc:conv_dsc\|SHIFT_REGISTER_PW_WG:reg_pw_wg " "Elaborating entity \"SHIFT_REGISTER_PW_WG\" for hierarchy \"Convolution_dsc:conv_dsc\|SHIFT_REGISTER_PW_WG:reg_pw_wg\"" {  } { { "Convolution_dsc.sv" "reg_pw_wg" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RELU6_DSC Convolution_dsc:conv_dsc\|RELU6_DSC:activation_for\[0\].activation " "Elaborating entity \"RELU6_DSC\" for hierarchy \"Convolution_dsc:conv_dsc\|RELU6_DSC:activation_for\[0\].activation\"" {  } { { "Convolution_dsc.sv" "activation_for\[0\].activation" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_FMI RAM_FMI:ram_fmi " "Elaborating entity \"RAM_FMI\" for hierarchy \"RAM_FMI:ram_fmi\"" {  } { { "inverted_residual_block.sv" "ram_fmi" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_KEX RAM_KEX:ram_kex " "Elaborating entity \"RAM_KEX\" for hierarchy \"RAM_KEX:ram_kex\"" {  } { { "inverted_residual_block.sv" "ram_kex" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_FMINT RAM_FMINT:ram_fmint " "Elaborating entity \"RAM_FMINT\" for hierarchy \"RAM_FMINT:ram_fmint\"" {  } { { "inverted_residual_block.sv" "ram_fmint" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_FMO RAM_FMO:ram_fmo " "Elaborating entity \"RAM_FMO\" for hierarchy \"RAM_FMO:ram_fmo\"" {  } { { "inverted_residual_block.sv" "ram_fmo" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_KDW RAM_KDW:ram_kdw " "Elaborating entity \"RAM_KDW\" for hierarchy \"RAM_KDW:ram_kdw\"" {  } { { "inverted_residual_block.sv" "ram_kdw" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_KPW RAM_KPW:ram_kpw " "Elaborating entity \"RAM_KPW\" for hierarchy \"RAM_KPW:ram_kpw\"" {  } { { "inverted_residual_block.sv" "ram_kpw" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537656819 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_KPW:ram_kpw\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_KPW:ram_kpw\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_KDW:ram_kdw\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_KDW:ram_kdw\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 288 " "Parameter NUMWORDS_A set to 288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_FMO:ram_fmo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_FMO:ram_fmo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3136 " "Parameter NUMWORDS_A set to 3136" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_FMINT:ram_fmint\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_FMINT:ram_fmint\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2592 " "Parameter NUMWORDS_A set to 2592" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_KEX:ram_kex\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_KEX:ram_kex\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_FMI:ram_fmi\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_FMI:ram_fmi\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 5184 " "Parameter NUMWORDS_A set to 5184" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596537681672 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1596537681672 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1596537681672 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "124 " "Inferred 124 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult174~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult174~macmult\"" {  } { { "Convolution_dsc.sv" "Mult174~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult175~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult175~macmult\"" {  } { { "Convolution_dsc.sv" "Mult175~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult176~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult176~macmult\"" {  } { { "Convolution_dsc.sv" "Mult176~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult177~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult177~macmult\"" {  } { { "Convolution_dsc.sv" "Mult177~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult178~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult178~macmult\"" {  } { { "Convolution_dsc.sv" "Mult178~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult179~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult179~macmult\"" {  } { { "Convolution_dsc.sv" "Mult179~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult180~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult180~macmult\"" {  } { { "Convolution_dsc.sv" "Mult180~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult181~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult181~macmult\"" {  } { { "Convolution_dsc.sv" "Mult181~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult182~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult182~macmult\"" {  } { { "Convolution_dsc.sv" "Mult182~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult183~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult183~macmult\"" {  } { { "Convolution_dsc.sv" "Mult183~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult184~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult184~macmult\"" {  } { { "Convolution_dsc.sv" "Mult184~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult185~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult185~macmult\"" {  } { { "Convolution_dsc.sv" "Mult185~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult186~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult186~macmult\"" {  } { { "Convolution_dsc.sv" "Mult186~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult187~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult187~macmult\"" {  } { { "Convolution_dsc.sv" "Mult187~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult188~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult188~macmult\"" {  } { { "Convolution_dsc.sv" "Mult188~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult189~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult189~macmult\"" {  } { { "Convolution_dsc.sv" "Mult189~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult190~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult190~macmult\"" {  } { { "Convolution_dsc.sv" "Mult190~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult191~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult191~macmult\"" {  } { { "Convolution_dsc.sv" "Mult191~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult192~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult192~macmult\"" {  } { { "Convolution_dsc.sv" "Mult192~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult193~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult193~macmult\"" {  } { { "Convolution_dsc.sv" "Mult193~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult194~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult194~macmult\"" {  } { { "Convolution_dsc.sv" "Mult194~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult195~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult195~macmult\"" {  } { { "Convolution_dsc.sv" "Mult195~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult196~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult196~macmult\"" {  } { { "Convolution_dsc.sv" "Mult196~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult197~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult197~macmult\"" {  } { { "Convolution_dsc.sv" "Mult197~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult198~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult198~macmult\"" {  } { { "Convolution_dsc.sv" "Mult198~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult199~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult199~macmult\"" {  } { { "Convolution_dsc.sv" "Mult199~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult200~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult200~macmult\"" {  } { { "Convolution_dsc.sv" "Mult200~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult201~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult201~macmult\"" {  } { { "Convolution_dsc.sv" "Mult201~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult202~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult202~macmult\"" {  } { { "Convolution_dsc.sv" "Mult202~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult203~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult203~macmult\"" {  } { { "Convolution_dsc.sv" "Mult203~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult204~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult204~macmult\"" {  } { { "Convolution_dsc.sv" "Mult204~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult205~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult205~macmult\"" {  } { { "Convolution_dsc.sv" "Mult205~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult206~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult206~macmult\"" {  } { { "Convolution_dsc.sv" "Mult206~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult207~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult207~macmult\"" {  } { { "Convolution_dsc.sv" "Mult207~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult208~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult208~macmult\"" {  } { { "Convolution_dsc.sv" "Mult208~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult209~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult209~macmult\"" {  } { { "Convolution_dsc.sv" "Mult209~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult210~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult210~macmult\"" {  } { { "Convolution_dsc.sv" "Mult210~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult211~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult211~macmult\"" {  } { { "Convolution_dsc.sv" "Mult211~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult212~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult212~macmult\"" {  } { { "Convolution_dsc.sv" "Mult212~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult213~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult213~macmult\"" {  } { { "Convolution_dsc.sv" "Mult213~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult214~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult214~macmult\"" {  } { { "Convolution_dsc.sv" "Mult214~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult215~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult215~macmult\"" {  } { { "Convolution_dsc.sv" "Mult215~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult216~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult216~macmult\"" {  } { { "Convolution_dsc.sv" "Mult216~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult217~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult217~macmult\"" {  } { { "Convolution_dsc.sv" "Mult217~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult218~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult218~macmult\"" {  } { { "Convolution_dsc.sv" "Mult218~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult219~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult219~macmult\"" {  } { { "Convolution_dsc.sv" "Mult219~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult220~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult220~macmult\"" {  } { { "Convolution_dsc.sv" "Mult220~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult221~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult221~macmult\"" {  } { { "Convolution_dsc.sv" "Mult221~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult222~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult222~macmult\"" {  } { { "Convolution_dsc.sv" "Mult222~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult223~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult223~macmult\"" {  } { { "Convolution_dsc.sv" "Mult223~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult224~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult224~macmult\"" {  } { { "Convolution_dsc.sv" "Mult224~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult225~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult225~macmult\"" {  } { { "Convolution_dsc.sv" "Mult225~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult226~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult226~macmult\"" {  } { { "Convolution_dsc.sv" "Mult226~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult227~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult227~macmult\"" {  } { { "Convolution_dsc.sv" "Mult227~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult228~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult228~macmult\"" {  } { { "Convolution_dsc.sv" "Mult228~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult229~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult229~macmult\"" {  } { { "Convolution_dsc.sv" "Mult229~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult230~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult230~macmult\"" {  } { { "Convolution_dsc.sv" "Mult230~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult231~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult231~macmult\"" {  } { { "Convolution_dsc.sv" "Mult231~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult232~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult232~macmult\"" {  } { { "Convolution_dsc.sv" "Mult232~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult233~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult233~macmult\"" {  } { { "Convolution_dsc.sv" "Mult233~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult234~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult234~macmult\"" {  } { { "Convolution_dsc.sv" "Mult234~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult235~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult235~macmult\"" {  } { { "Convolution_dsc.sv" "Mult235~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult236~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult236~macmult\"" {  } { { "Convolution_dsc.sv" "Mult236~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult237~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult237~macmult\"" {  } { { "Convolution_dsc.sv" "Mult237~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult238~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult238~macmult\"" {  } { { "Convolution_dsc.sv" "Mult238~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult239~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult239~macmult\"" {  } { { "Convolution_dsc.sv" "Mult239~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult240~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult240~macmult\"" {  } { { "Convolution_dsc.sv" "Mult240~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult241~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult241~macmult\"" {  } { { "Convolution_dsc.sv" "Mult241~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult242~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult242~macmult\"" {  } { { "Convolution_dsc.sv" "Mult242~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult243~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult243~macmult\"" {  } { { "Convolution_dsc.sv" "Mult243~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult244~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult244~macmult\"" {  } { { "Convolution_dsc.sv" "Mult244~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult245~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult245~macmult\"" {  } { { "Convolution_dsc.sv" "Mult245~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult246~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult246~macmult\"" {  } { { "Convolution_dsc.sv" "Mult246~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult247~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult247~macmult\"" {  } { { "Convolution_dsc.sv" "Mult247~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult248~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult248~macmult\"" {  } { { "Convolution_dsc.sv" "Mult248~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult249~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult249~macmult\"" {  } { { "Convolution_dsc.sv" "Mult249~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult250~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult250~macmult\"" {  } { { "Convolution_dsc.sv" "Mult250~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult251~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult251~macmult\"" {  } { { "Convolution_dsc.sv" "Mult251~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult252~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult252~macmult\"" {  } { { "Convolution_dsc.sv" "Mult252~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult253~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult253~macmult\"" {  } { { "Convolution_dsc.sv" "Mult253~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult254~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult254~macmult\"" {  } { { "Convolution_dsc.sv" "Mult254~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult255~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult255~macmult\"" {  } { { "Convolution_dsc.sv" "Mult255~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult256~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult256~macmult\"" {  } { { "Convolution_dsc.sv" "Mult256~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult257~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult257~macmult\"" {  } { { "Convolution_dsc.sv" "Mult257~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult258~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult258~macmult\"" {  } { { "Convolution_dsc.sv" "Mult258~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult259~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult259~macmult\"" {  } { { "Convolution_dsc.sv" "Mult259~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult260~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult260~macmult\"" {  } { { "Convolution_dsc.sv" "Mult260~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult261~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult261~macmult\"" {  } { { "Convolution_dsc.sv" "Mult261~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult262~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult262~macmult\"" {  } { { "Convolution_dsc.sv" "Mult262~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult263~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult263~macmult\"" {  } { { "Convolution_dsc.sv" "Mult263~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult264~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult264~macmult\"" {  } { { "Convolution_dsc.sv" "Mult264~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult265~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult265~macmult\"" {  } { { "Convolution_dsc.sv" "Mult265~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult266~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult266~macmult\"" {  } { { "Convolution_dsc.sv" "Mult266~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult267~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult267~macmult\"" {  } { { "Convolution_dsc.sv" "Mult267~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult268~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult268~macmult\"" {  } { { "Convolution_dsc.sv" "Mult268~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult269~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult269~macmult\"" {  } { { "Convolution_dsc.sv" "Mult269~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult270~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult270~macmult\"" {  } { { "Convolution_dsc.sv" "Mult270~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult271~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult271~macmult\"" {  } { { "Convolution_dsc.sv" "Mult271~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult272~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult272~macmult\"" {  } { { "Convolution_dsc.sv" "Mult272~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult273~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult273~macmult\"" {  } { { "Convolution_dsc.sv" "Mult273~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult274~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult274~macmult\"" {  } { { "Convolution_dsc.sv" "Mult274~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult275~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult275~macmult\"" {  } { { "Convolution_dsc.sv" "Mult275~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult276~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult276~macmult\"" {  } { { "Convolution_dsc.sv" "Mult276~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult277~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult277~macmult\"" {  } { { "Convolution_dsc.sv" "Mult277~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult278~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult278~macmult\"" {  } { { "Convolution_dsc.sv" "Mult278~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult279~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult279~macmult\"" {  } { { "Convolution_dsc.sv" "Mult279~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult280~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult280~macmult\"" {  } { { "Convolution_dsc.sv" "Mult280~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult281~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult281~macmult\"" {  } { { "Convolution_dsc.sv" "Mult281~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult282~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult282~macmult\"" {  } { { "Convolution_dsc.sv" "Mult282~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult283~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult283~macmult\"" {  } { { "Convolution_dsc.sv" "Mult283~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult284~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult284~macmult\"" {  } { { "Convolution_dsc.sv" "Mult284~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult285~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult285~macmult\"" {  } { { "Convolution_dsc.sv" "Mult285~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult286~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult286~macmult\"" {  } { { "Convolution_dsc.sv" "Mult286~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult287~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult287~macmult\"" {  } { { "Convolution_dsc.sv" "Mult287~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DMA:dma\|Mult1~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DMA:dma\|Mult1~macmult\"" {  } { { "DMA.sv" "Mult1~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 187 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DMA:dma\|Mult2~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DMA:dma\|Mult2~macmult\"" {  } { { "DMA.sv" "Mult2~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DMA:dma\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DMA:dma\|Mult0~macmult\"" {  } { { "DMA.sv" "Mult0~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Main_controller:mc\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Main_controller:mc\|Mult0~macmult\"" {  } { { "Main_Controller.sv" "Mult0~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 126 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Main_controller:mc\|Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Main_controller:mc\|Mult2~mult_llmacmult\"" {  } { { "Main_Controller.sv" "Mult2~mult_llmacmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Main_controller:mc\|Mult1~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Main_controller:mc\|Mult1~macmult\"" {  } { { "Main_Controller.sv" "Mult1~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult288~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult288~macmult\"" {  } { { "Convolution_dsc.sv" "Mult288~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 390 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_dsc:conv_dsc\|Mult289~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_dsc:conv_dsc\|Mult289~macmult\"" {  } { { "Convolution_dsc.sv" "Mult289~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 390 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_1_1:conv_11\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_1_1:conv_11\|Mult0~macmult\"" {  } { { "Convolution_1_1.sv" "Mult0~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Convolution_1_1:conv_11\|Mult1~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Convolution_1_1:conv_11\|Mult1~macmult\"" {  } { { "Convolution_1_1.sv" "Mult1~macmult" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596537681690 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1596537681690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_KPW:ram_kpw\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM_KPW:ram_kpw\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537681804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_KPW:ram_kpw\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM_KPW:ram_kpw\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 21 " "Parameter \"WIDTH_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681804 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596537681804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nla1 " "Found entity 1: altsyncram_nla1" {  } { { "db/altsyncram_nla1.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/altsyncram_nla1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537681876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537681876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_KDW:ram_kdw\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM_KDW:ram_kdw\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537681892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_KDW:ram_kdw\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM_KDW:ram_kdw\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 288 " "Parameter \"NUMWORDS_A\" = \"288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681892 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596537681892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ma1 " "Found entity 1: altsyncram_4ma1" {  } { { "db/altsyncram_4ma1.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/altsyncram_4ma1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537681963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537681963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_FMO:ram_fmo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM_FMO:ram_fmo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537681977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_FMO:ram_fmo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM_FMO:ram_fmo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3136 " "Parameter \"NUMWORDS_A\" = \"3136\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537681977 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596537681977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_poa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_poa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_poa1 " "Found entity 1: altsyncram_poa1" {  } { { "db/altsyncram_poa1.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/altsyncram_poa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537682048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537682048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_FMINT:ram_fmint\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM_FMINT:ram_fmint\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537682062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_FMINT:ram_fmint\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM_FMINT:ram_fmint\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2592 " "Parameter \"NUMWORDS_A\" = \"2592\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682062 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596537682062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoa1 " "Found entity 1: altsyncram_uoa1" {  } { { "db/altsyncram_uoa1.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/altsyncram_uoa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537682133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537682133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_FMI:ram_fmi\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM_FMI:ram_fmi\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537682159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_FMI:ram_fmi\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM_FMI:ram_fmi\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5184 " "Parameter \"NUMWORDS_A\" = \"5184\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682159 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596537682159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voa1 " "Found entity 1: altsyncram_voa1" {  } { { "db/altsyncram_voa1.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/altsyncram_voa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537682231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537682231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Convolution_dsc:conv_dsc\|lpm_mult:Mult174_rtl_0 " "Elaborated megafunction instantiation \"Convolution_dsc:conv_dsc\|lpm_mult:Mult174_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537682291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Convolution_dsc:conv_dsc\|lpm_mult:Mult174_rtl_0 " "Instantiated megafunction \"Convolution_dsc:conv_dsc\|lpm_mult:Mult174_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537682291 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596537682291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_de01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_de01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_de01 " "Found entity 1: mult_de01" {  } { { "db/mult_de01.v" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/mult_de01.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537682361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537682361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMA:dma\|lpm_mult:Mult1_rtl_114 " "Elaborated megafunction instantiation \"DMA:dma\|lpm_mult:Mult1_rtl_114\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537683511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMA:dma\|lpm_mult:Mult1_rtl_114 " "Instantiated megafunction \"DMA:dma\|lpm_mult:Mult1_rtl_114\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683511 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596537683511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core DMA:dma\|lpm_mult:Mult1_rtl_114 " "Elaborated megafunction instantiation \"DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\", which is child of megafunction instantiation \"DMA:dma\|lpm_mult:Mult1_rtl_114\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537683595 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\|mpar_add:padder DMA:dma\|lpm_mult:Mult1_rtl_114 " "Elaborated megafunction instantiation \"DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"DMA:dma\|lpm_mult:Mult1_rtl_114\"" {  } { { "multcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537683647 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] DMA:dma\|lpm_mult:Mult1_rtl_114 " "Elaborated megafunction instantiation \"DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"DMA:dma\|lpm_mult:Mult1_rtl_114\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537683713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j5h " "Found entity 1: add_sub_j5h" {  } { { "db/add_sub_j5h.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/add_sub_j5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537683788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537683788 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add DMA:dma\|lpm_mult:Mult1_rtl_114 " "Elaborated megafunction instantiation \"DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"DMA:dma\|lpm_mult:Mult1_rtl_114\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537683797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] DMA:dma\|lpm_mult:Mult1_rtl_114 " "Elaborated megafunction instantiation \"DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"DMA:dma\|lpm_mult:Mult1_rtl_114\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537683808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k5h " "Found entity 1: add_sub_k5h" {  } { { "db/add_sub_k5h.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/add_sub_k5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537683876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537683876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DMA:dma\|lpm_mult:Mult1_rtl_114\|altshift:external_latency_ffs DMA:dma\|lpm_mult:Mult1_rtl_114 " "Elaborated megafunction instantiation \"DMA:dma\|lpm_mult:Mult1_rtl_114\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"DMA:dma\|lpm_mult:Mult1_rtl_114\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537683914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMA:dma\|lpm_mult:Mult2_rtl_115 " "Elaborated megafunction instantiation \"DMA:dma\|lpm_mult:Mult2_rtl_115\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537683922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMA:dma\|lpm_mult:Mult2_rtl_115 " "Instantiated megafunction \"DMA:dma\|lpm_mult:Mult2_rtl_115\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537683922 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596537683922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ki01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ki01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ki01 " "Found entity 1: mult_ki01" {  } { { "db/mult_ki01.v" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/mult_ki01.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537683991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537683991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main_controller:mc\|lpm_mult:Mult0_rtl_117 " "Elaborated megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537684015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main_controller:mc\|lpm_mult:Mult0_rtl_117 " "Instantiated megafunction \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684015 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596537684015 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core Main_controller:mc\|lpm_mult:Mult0_rtl_117 " "Elaborated megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\", which is child of megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537684025 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\|mpar_add:padder Main_controller:mc\|lpm_mult:Mult0_rtl_117 " "Elaborated megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\"" {  } { { "multcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537684035 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Main_controller:mc\|lpm_mult:Mult0_rtl_117 " "Elaborated megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537684046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_94h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_94h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_94h " "Found entity 1: add_sub_94h" {  } { { "db/add_sub_94h.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/add_sub_94h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537684117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537684117 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Main_controller:mc\|lpm_mult:Mult0_rtl_117 " "Elaborated megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537684150 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Main_controller:mc\|lpm_mult:Mult0_rtl_117 " "Elaborated megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537684160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h5h " "Found entity 1: add_sub_h5h" {  } { { "db/add_sub_h5h.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/add_sub_h5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537684232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537684232 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Main_controller:mc\|lpm_mult:Mult0_rtl_117\|altshift:external_latency_ffs Main_controller:mc\|lpm_mult:Mult0_rtl_117 " "Elaborated megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537684242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main_controller:mc\|lpm_mult:Mult2_rtl_118 " "Elaborated megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult2_rtl_118\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537684252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main_controller:mc\|lpm_mult:Mult2_rtl_118 " "Instantiated megafunction \"Main_controller:mc\|lpm_mult:Mult2_rtl_118\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684252 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596537684252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main_controller:mc\|lpm_mult:Mult1_rtl_119 " "Elaborated megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult1_rtl_119\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537684312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main_controller:mc\|lpm_mult:Mult1_rtl_119 " "Instantiated megafunction \"Main_controller:mc\|lpm_mult:Mult1_rtl_119\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684313 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596537684313 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Main_controller:mc\|lpm_mult:Mult1_rtl_119\|multcore:mult_core Main_controller:mc\|lpm_mult:Mult1_rtl_119 " "Elaborated megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult1_rtl_119\|multcore:mult_core\", which is child of megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult1_rtl_119\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537684324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Main_controller:mc\|lpm_mult:Mult1_rtl_119\|multcore:mult_core\|mpar_add:padder Main_controller:mc\|lpm_mult:Mult1_rtl_119 " "Elaborated megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult1_rtl_119\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult1_rtl_119\"" {  } { { "multcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537684334 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Main_controller:mc\|lpm_mult:Mult1_rtl_119\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Main_controller:mc\|lpm_mult:Mult1_rtl_119 " "Elaborated megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult1_rtl_119\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Main_controller:mc\|lpm_mult:Mult1_rtl_119\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537684349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r7h " "Found entity 1: add_sub_r7h" {  } { { "db/add_sub_r7h.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/add_sub_r7h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537684422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537684422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Convolution_dsc:conv_dsc\|lpm_mult:Mult288_rtl_120 " "Elaborated megafunction instantiation \"Convolution_dsc:conv_dsc\|lpm_mult:Mult288_rtl_120\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537684439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Convolution_dsc:conv_dsc\|lpm_mult:Mult288_rtl_120 " "Instantiated megafunction \"Convolution_dsc:conv_dsc\|lpm_mult:Mult288_rtl_120\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596537684439 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596537684439 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\|decoder_node\[2\]\[10\] " "Synthesized away node \"DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\|decoder_node\[2\]\[10\]\"" {  } { { "multcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1596537689778 "|inverted_residual_block|DMA:dma|lpm_mult:Mult1_rtl_114|multcore:mult_core|decoder_node[2][10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\|decoder_node\[2\]\[9\] " "Synthesized away node \"DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\|decoder_node\[2\]\[9\]\"" {  } { { "multcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1596537689778 "|inverted_residual_block|DMA:dma|lpm_mult:Mult1_rtl_114|multcore:mult_core|decoder_node[2][9]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 1 1596537689778 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 1 1596537689778 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\|decoder_node\[1\]\[10\] " "Synthesized away node \"DMA:dma\|lpm_mult:Mult1_rtl_114\|multcore:mult_core\|decoder_node\[1\]\[10\]\"" {  } { { "multcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1596537689782 "|inverted_residual_block|DMA:dma|lpm_mult:Mult1_rtl_114|multcore:mult_core|decoder_node[1][10]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 1 1596537689782 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 1 1596537689782 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "132 " "Ignored 132 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "132 " "Ignored 132 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 1 1596537689848 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 1 1596537689848 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "488 " "Ignored 488 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "488 " "Ignored 488 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 1 1596537690452 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 1 1596537690452 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "488 " "Ignored 488 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "488 " "Ignored 488 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 1 1596537691021 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 1 1596537691021 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "27816 " "Ignored 27816 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "27816 " "Ignored 27816 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 0 1596537691598 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 0 1596537691598 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\|decoder_node\[2\]\[7\] " "Synthesized away node \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\|decoder_node\[2\]\[7\]\"" {  } { { "multcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1596537691821 "|inverted_residual_block|Main_controller:mc|lpm_mult:Mult0_rtl_117|multcore:mult_core|decoder_node[2][7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\|decoder_node\[2\]\[6\] " "Synthesized away node \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\|decoder_node\[2\]\[6\]\"" {  } { { "multcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1596537691821 "|inverted_residual_block|Main_controller:mc|lpm_mult:Mult0_rtl_117|multcore:mult_core|decoder_node[2][6]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 1 1596537691821 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 1 1596537691821 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\|decoder_node\[1\]\[7\] " "Synthesized away node \"Main_controller:mc\|lpm_mult:Mult0_rtl_117\|multcore:mult_core\|decoder_node\[1\]\[7\]\"" {  } { { "multcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1596537691824 "|inverted_residual_block|Main_controller:mc|lpm_mult:Mult0_rtl_117|multcore:mult_core|decoder_node[1][7]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 1 1596537691824 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 1 1596537691824 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1596537703560 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1596537712539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg " "Generated suppressed messages file D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537714155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596537718492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596537718492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41964 " "Implemented 41964 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596537722203 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596537722203 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41578 " "Implemented 41578 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596537722203 ""} { "Info" "ICUT_CUT_TM_RAMS" "106 " "Implemented 106 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1596537722203 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "174 " "Implemented 174 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1596537722203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596537722203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5120 " "Peak virtual memory: 5120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596537722313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 12:42:02 2020 " "Processing ended: Tue Aug 04 12:42:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596537722313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596537722313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596537722313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537722313 ""}
