# Loading project RISHI
# Compile of timing_tb.vhd was successful.
vsim work.timing_tb
# vsim work.timing_tb 
# Start time: 08:51:05 on Nov 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.timing_tb(timing_tb_behave)
add wave -position insertpoint  \
sim:/timing_tb/Clk \
sim:/timing_tb/LoadGen \
sim:/timing_tb/Reset \
sim:/timing_tb/Track \
sim:/timing_tb/Inputs \
sim:/timing_tb/Fs
run -all
quit -sim
# End time: 08:52:18 on Nov 19,2018, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
