<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>assym.h source code [netbsd/objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>objdir.amd64</a>/<a href='../../../..'>sys</a>/<a href='../../..'>arch</a>/<a href='../..'>amd64</a>/<a href='..'>compile</a>/<a href='./'>GENERIC</a>/<a href='assym.h.html'>assym.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><u>#define <dfn class="macro" id="_M/LSRUN" data-ref="_M/LSRUN">LSRUN</dfn> 2</u></td></tr>
<tr><th id="2">2</th><td><u>#define <dfn class="macro" id="_M/LSONPROC" data-ref="_M/LSONPROC">LSONPROC</dfn> 7</u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/UPAGES" data-ref="_M/UPAGES">UPAGES</dfn> 5</u></td></tr>
<tr><th id="4">4</th><td><u>#define <dfn class="macro" id="_M/USPACE" data-ref="_M/USPACE">USPACE</dfn> 20480</u></td></tr>
<tr><th id="5">5</th><td><u>#define <dfn class="macro" id="_M/KERNBASE_LO" data-ref="_M/KERNBASE_LO">KERNBASE_LO</dfn> -2147483648</u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/KERNBASE_HI" data-ref="_M/KERNBASE_HI">KERNBASE_HI</dfn> -1</u></td></tr>
<tr><th id="7">7</th><td><u>#define <dfn class="macro" id="_M/KERNBASE" data-ref="_M/KERNBASE">KERNBASE</dfn> -2147483648</u></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/KERNTEXTOFF_LO" data-ref="_M/KERNTEXTOFF_LO">KERNTEXTOFF_LO</dfn> -2145386496</u></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/KERNTEXTOFF" data-ref="_M/KERNTEXTOFF">KERNTEXTOFF</dfn> -2145386496</u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/NBPG" data-ref="_M/NBPG">NBPG</dfn> 4096</u></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/L4_SLOT_KERNBASE" data-ref="_M/L4_SLOT_KERNBASE">L4_SLOT_KERNBASE</dfn> 511</u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/L3_SLOT_KERNBASE" data-ref="_M/L3_SLOT_KERNBASE">L3_SLOT_KERNBASE</dfn> 510</u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/L2_SLOT_KERNBASE" data-ref="_M/L2_SLOT_KERNBASE">L2_SLOT_KERNBASE</dfn> 0</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/L1_SLOT_KERNBASE" data-ref="_M/L1_SLOT_KERNBASE">L1_SLOT_KERNBASE</dfn> 0</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/PDE_SIZE" data-ref="_M/PDE_SIZE">PDE_SIZE</dfn> 8</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/VM_MAXUSER_ADDRESS" data-ref="_M/VM_MAXUSER_ADDRESS">VM_MAXUSER_ADDRESS</dfn> 140187732537344</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/L_PCB" data-ref="_M/L_PCB">L_PCB</dfn> 48</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/L_FLAG" data-ref="_M/L_FLAG">L_FLAG</dfn> 88</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/L_PROC" data-ref="_M/L_PROC">L_PROC</dfn> 464</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/L_CTXSWTCH" data-ref="_M/L_CTXSWTCH">L_CTXSWTCH</dfn> 40</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/L_NCSW" data-ref="_M/L_NCSW">L_NCSW</dfn> 192</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/L_NOPREEMPT" data-ref="_M/L_NOPREEMPT">L_NOPREEMPT</dfn> 836</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/L_DOPREEMPT" data-ref="_M/L_DOPREEMPT">L_DOPREEMPT</dfn> 840</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/L_CPU" data-ref="_M/L_CPU">L_CPU</dfn> 24</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/L_KPRIORITY" data-ref="_M/L_KPRIORITY">L_KPRIORITY</dfn> 156</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/L_MD_REGS" data-ref="_M/L_MD_REGS">L_MD_REGS</dfn> 56</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/L_MD_FLAGS" data-ref="_M/L_MD_FLAGS">L_MD_FLAGS</dfn> 80</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/L_MD_ASTPENDING" data-ref="_M/L_MD_ASTPENDING">L_MD_ASTPENDING</dfn> 84</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/PAGE_SIZE" data-ref="_M/PAGE_SIZE">PAGE_SIZE</dfn> 4096</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/MDL_IRET" data-ref="_M/MDL_IRET">MDL_IRET</dfn> 16</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/MDL_COMPAT32" data-ref="_M/MDL_COMPAT32">MDL_COMPAT32</dfn> 8</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/P_FLAG" data-ref="_M/P_FLAG">P_FLAG</dfn> 188</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/P_RASLIST" data-ref="_M/P_RASLIST">P_RASLIST</dfn> 272</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/P_MD_SYSCALL" data-ref="_M/P_MD_SYSCALL">P_MD_SYSCALL</dfn> 776</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/LW_SYSTEM" data-ref="_M/LW_SYSTEM">LW_SYSTEM</dfn> 512</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/M_DATA" data-ref="_M/M_DATA">M_DATA</dfn> 16</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/M_LEN" data-ref="_M/M_LEN">M_LEN</dfn> 32</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/M_NEXT" data-ref="_M/M_NEXT">M_NEXT</dfn> 0</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/IP_SRC" data-ref="_M/IP_SRC">IP_SRC</dfn> 12</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/IP_DST" data-ref="_M/IP_DST">IP_DST</dfn> 16</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/PCB_CR3" data-ref="_M/PCB_CR3">PCB_CR3</dfn> 24</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/PCB_RBP" data-ref="_M/PCB_RBP">PCB_RBP</dfn> 40</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/PCB_RSP" data-ref="_M/PCB_RSP">PCB_RSP</dfn> 32</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/PCB_RSP0" data-ref="_M/PCB_RSP0">PCB_RSP0</dfn> 8</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/PCB_CR0" data-ref="_M/PCB_CR0">PCB_CR0</dfn> 4</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/PCB_ONFAULT" data-ref="_M/PCB_ONFAULT">PCB_ONFAULT</dfn> 48</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/PCB_FLAGS" data-ref="_M/PCB_FLAGS">PCB_FLAGS</dfn> 0</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/PCB_COMPAT32" data-ref="_M/PCB_COMPAT32">PCB_COMPAT32</dfn> 1</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/PCB_FS" data-ref="_M/PCB_FS">PCB_FS</dfn> 56</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/PCB_GS" data-ref="_M/PCB_GS">PCB_GS</dfn> 64</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/TF_RDI" data-ref="_M/TF_RDI">TF_RDI</dfn> 0</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/TF_RSI" data-ref="_M/TF_RSI">TF_RSI</dfn> 8</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/TF_RDX" data-ref="_M/TF_RDX">TF_RDX</dfn> 16</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/TF_RCX" data-ref="_M/TF_RCX">TF_RCX</dfn> 80</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/TF_R8" data-ref="_M/TF_R8">TF_R8</dfn> 32</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/TF_R9" data-ref="_M/TF_R9">TF_R9</dfn> 40</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/TF_R10" data-ref="_M/TF_R10">TF_R10</dfn> 24</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/TF_R11" data-ref="_M/TF_R11">TF_R11</dfn> 88</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/TF_R12" data-ref="_M/TF_R12">TF_R12</dfn> 96</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/TF_R13" data-ref="_M/TF_R13">TF_R13</dfn> 104</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/TF_R14" data-ref="_M/TF_R14">TF_R14</dfn> 112</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/TF_R15" data-ref="_M/TF_R15">TF_R15</dfn> 120</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/TF_RBP" data-ref="_M/TF_RBP">TF_RBP</dfn> 128</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/TF_RBX" data-ref="_M/TF_RBX">TF_RBX</dfn> 136</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/TF_RAX" data-ref="_M/TF_RAX">TF_RAX</dfn> 144</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/TF_GS" data-ref="_M/TF_GS">TF_GS</dfn> 152</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/TF_FS" data-ref="_M/TF_FS">TF_FS</dfn> 160</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/TF_ES" data-ref="_M/TF_ES">TF_ES</dfn> 168</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/TF_DS" data-ref="_M/TF_DS">TF_DS</dfn> 176</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/TF_TRAPNO" data-ref="_M/TF_TRAPNO">TF_TRAPNO</dfn> 184</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/TF_ERR" data-ref="_M/TF_ERR">TF_ERR</dfn> 192</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/TF_RIP" data-ref="_M/TF_RIP">TF_RIP</dfn> 200</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/TF_CS" data-ref="_M/TF_CS">TF_CS</dfn> 208</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/TF_RFLAGS" data-ref="_M/TF_RFLAGS">TF_RFLAGS</dfn> 216</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/TF_RSP" data-ref="_M/TF_RSP">TF_RSP</dfn> 224</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/TF_SS" data-ref="_M/TF_SS">TF_SS</dfn> 232</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/TF_REGSIZE" data-ref="_M/TF_REGSIZE">TF_REGSIZE</dfn> 184</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/FRAMESIZE" data-ref="_M/FRAMESIZE">FRAMESIZE</dfn> 240</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/TSS_RSP0" data-ref="_M/TSS_RSP0">TSS_RSP0</dfn> 4</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_SCRATCH" data-ref="_M/CPU_INFO_SCRATCH">CPU_INFO_SCRATCH</dfn> 520</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_SELF" data-ref="_M/CPU_INFO_SELF">CPU_INFO_SELF</dfn> 448</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_RESCHED" data-ref="_M/CPU_INFO_RESCHED">CPU_INFO_RESCHED</dfn> 1664</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_WANT_PMAPLOAD" data-ref="_M/CPU_INFO_WANT_PMAPLOAD">CPU_INFO_WANT_PMAPLOAD</dfn> 504</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_TLBSTATE" data-ref="_M/CPU_INFO_TLBSTATE">CPU_INFO_TLBSTATE</dfn> 508</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/TLBSTATE_VALID" data-ref="_M/TLBSTATE_VALID">TLBSTATE_VALID</dfn> 0</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_CURLWP" data-ref="_M/CPU_INFO_CURLWP">CPU_INFO_CURLWP</dfn> 464</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_CURLDT" data-ref="_M/CPU_INFO_CURLDT">CPU_INFO_CURLDT</dfn> 512</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_IDLELWP" data-ref="_M/CPU_INFO_IDLELWP">CPU_INFO_IDLELWP</dfn> 224</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_PMAP" data-ref="_M/CPU_INFO_PMAP">CPU_INFO_PMAP</dfn> 496</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_TSS" data-ref="_M/CPU_INFO_TSS">CPU_INFO_TSS</dfn> 1392</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_UPDIRPA" data-ref="_M/CPU_INFO_UPDIRPA">CPU_INFO_UPDIRPA</dfn> 1744</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_RSP0" data-ref="_M/CPU_INFO_RSP0">CPU_INFO_RSP0</dfn> 1776</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_URSP0" data-ref="_M/CPU_INFO_URSP0">CPU_INFO_URSP0</dfn> 1784</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_KRSP0" data-ref="_M/CPU_INFO_KRSP0">CPU_INFO_KRSP0</dfn> 1792</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_NSYSCALL" data-ref="_M/CPU_INFO_NSYSCALL">CPU_INFO_NSYSCALL</dfn> 272</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_NTRAP" data-ref="_M/CPU_INFO_NTRAP">CPU_INFO_NTRAP</dfn> 280</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_NINTR" data-ref="_M/CPU_INFO_NINTR">CPU_INFO_NINTR</dfn> 296</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_CURPRIORITY" data-ref="_M/CPU_INFO_CURPRIORITY">CPU_INFO_CURPRIORITY</dfn> 56</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_FPCURLWP" data-ref="_M/CPU_INFO_FPCURLWP">CPU_INFO_FPCURLWP</dfn> 472</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_GDT" data-ref="_M/CPU_INFO_GDT">CPU_INFO_GDT</dfn> 1384</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_ILEVEL" data-ref="_M/CPU_INFO_ILEVEL">CPU_INFO_ILEVEL</dfn> 924</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_IDEPTH" data-ref="_M/CPU_INFO_IDEPTH">CPU_INFO_IDEPTH</dfn> 928</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_IPENDING" data-ref="_M/CPU_INFO_IPENDING">CPU_INFO_IPENDING</dfn> 920</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_IMASK" data-ref="_M/CPU_INFO_IMASK">CPU_INFO_IMASK</dfn> 944</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_IUNMASK" data-ref="_M/CPU_INFO_IUNMASK">CPU_INFO_IUNMASK</dfn> 980</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_ISOURCES" data-ref="_M/CPU_INFO_ISOURCES">CPU_INFO_ISOURCES</dfn> 656</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_MTX_COUNT" data-ref="_M/CPU_INFO_MTX_COUNT">CPU_INFO_MTX_COUNT</dfn> 912</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_MTX_OLDSPL" data-ref="_M/CPU_INFO_MTX_OLDSPL">CPU_INFO_MTX_OLDSPL</dfn> 916</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_CPUID" data-ref="_M/CPU_INFO_CPUID">CPU_INFO_CPUID</dfn> 480</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_ISTATE" data-ref="_M/CPU_INFO_ISTATE">CPU_INFO_ISTATE</dfn> 920</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/CPU_INFO_CC_SKEW" data-ref="_M/CPU_INFO_CC_SKEW">CPU_INFO_CC_SKEW</dfn> 416</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/ACPI_SUSPEND_GDT" data-ref="_M/ACPI_SUSPEND_GDT">ACPI_SUSPEND_GDT</dfn> <span class='error' title="expected identifier or &apos;(&apos;">1408</span></u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/ACPI_SUSPEND_IDT" data-ref="_M/ACPI_SUSPEND_IDT">ACPI_SUSPEND_IDT</dfn> 1424</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/ACPI_SUSPEND_TR" data-ref="_M/ACPI_SUSPEND_TR">ACPI_SUSPEND_TR</dfn> 1434</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/ACPI_SUSPEND_LDT" data-ref="_M/ACPI_SUSPEND_LDT">ACPI_SUSPEND_LDT</dfn> 1436</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/ACPI_SUSPEND_FS" data-ref="_M/ACPI_SUSPEND_FS">ACPI_SUSPEND_FS</dfn> 1440</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/ACPI_SUSPEND_GS" data-ref="_M/ACPI_SUSPEND_GS">ACPI_SUSPEND_GS</dfn> 1448</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/ACPI_SUSPEND_KGS" data-ref="_M/ACPI_SUSPEND_KGS">ACPI_SUSPEND_KGS</dfn> 1456</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/ACPI_SUSPEND_EFER" data-ref="_M/ACPI_SUSPEND_EFER">ACPI_SUSPEND_EFER</dfn> 1464</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/ACPI_SUSPEND_REG" data-ref="_M/ACPI_SUSPEND_REG">ACPI_SUSPEND_REG</dfn> 1472</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/ACPI_SUSPEND_CR0" data-ref="_M/ACPI_SUSPEND_CR0">ACPI_SUSPEND_CR0</dfn> 1568</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/ACPI_SUSPEND_CR2" data-ref="_M/ACPI_SUSPEND_CR2">ACPI_SUSPEND_CR2</dfn> 1576</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/ACPI_SUSPEND_CR3" data-ref="_M/ACPI_SUSPEND_CR3">ACPI_SUSPEND_CR3</dfn> 1584</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/ACPI_SUSPEND_CR4" data-ref="_M/ACPI_SUSPEND_CR4">ACPI_SUSPEND_CR4</dfn> 1592</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/ACPI_SUSPEND_CR8" data-ref="_M/ACPI_SUSPEND_CR8">ACPI_SUSPEND_CR8</dfn> 1600</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/INVPCID_ADDRESS" data-ref="_M/INVPCID_ADDRESS">INVPCID_ADDRESS</dfn> 0</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/INVPCID_CONTEXT" data-ref="_M/INVPCID_CONTEXT">INVPCID_CONTEXT</dfn> 1</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/INVPCID_ALL" data-ref="_M/INVPCID_ALL">INVPCID_ALL</dfn> 2</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/INVPCID_ALL_NONGLOBAL" data-ref="_M/INVPCID_ALL_NONGLOBAL">INVPCID_ALL_NONGLOBAL</dfn> 3</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/PMAP_PCID_USER" data-ref="_M/PMAP_PCID_USER">PMAP_PCID_USER</dfn> 1</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/PMAP_PCID_KERN" data-ref="_M/PMAP_PCID_KERN">PMAP_PCID_KERN</dfn> 0</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/PIC_IOAPIC" data-ref="_M/PIC_IOAPIC">PIC_IOAPIC</dfn> 80</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_SC_REG" data-ref="_M/IOAPIC_SC_REG">IOAPIC_SC_REG</dfn> 136</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_SC_DATA" data-ref="_M/IOAPIC_SC_DATA">IOAPIC_SC_DATA</dfn> 144</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/PIC_LOCK" data-ref="_M/PIC_LOCK">PIC_LOCK</dfn> 20</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/IH_FUN" data-ref="_M/IH_FUN">IH_FUN</dfn> 0</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/IH_ARG" data-ref="_M/IH_ARG">IH_ARG</dfn> 8</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/IH_LEVEL" data-ref="_M/IH_LEVEL">IH_LEVEL</dfn> 16</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/IH_NEXT" data-ref="_M/IH_NEXT">IH_NEXT</dfn> 40</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/SC_FS32" data-ref="_M/SC_FS32">SC_FS32</dfn> 4</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/SC_GS32" data-ref="_M/SC_GS32">SC_GS32</dfn> 0</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/LINUX32_SF_HANDLER" data-ref="_M/LINUX32_SF_HANDLER">LINUX32_SF_HANDLER</dfn> 92</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/LINUX32_SF_SC" data-ref="_M/LINUX32_SF_SC">LINUX32_SF_SC</dfn> 4</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/LINUX32_RT_SF_HANDLER" data-ref="_M/LINUX32_RT_SF_HANDLER">LINUX32_RT_SF_HANDLER</dfn> 368</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/LINUX32_RT_SF_UC" data-ref="_M/LINUX32_RT_SF_UC">LINUX32_RT_SF_UC</dfn> 140</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/LINUX32_SYS_rt_sigreturn" data-ref="_M/LINUX32_SYS_rt_sigreturn">LINUX32_SYS_rt_sigreturn</dfn> 173</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/LINUX32_SYS_sigreturn" data-ref="_M/LINUX32_SYS_sigreturn">LINUX32_SYS_sigreturn</dfn> 119</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/LINUX32_SYS_exit" data-ref="_M/LINUX32_SYS_exit">LINUX32_SYS_exit</dfn> 1</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/IS_RECURSE" data-ref="_M/IS_RECURSE">IS_RECURSE</dfn> 24</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/IS_RESUME" data-ref="_M/IS_RESUME">IS_RESUME</dfn> 32</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/IS_EVCNT" data-ref="_M/IS_EVCNT">IS_EVCNT</dfn> 48</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/IS_HANDLERS" data-ref="_M/IS_HANDLERS">IS_HANDLERS</dfn> 8</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/IS_PIC" data-ref="_M/IS_PIC">IS_PIC</dfn> 16</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/IS_FLAGS" data-ref="_M/IS_FLAGS">IS_FLAGS</dfn> 104</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/IS_PIN" data-ref="_M/IS_PIN">IS_PIN</dfn> 4</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/IS_TYPE" data-ref="_M/IS_TYPE">IS_TYPE</dfn> 108</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/IS_MAXLEVEL" data-ref="_M/IS_MAXLEVEL">IS_MAXLEVEL</dfn> 0</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/IS_LWP" data-ref="_M/IS_LWP">IS_LWP</dfn> 40</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/IPL_NONE" data-ref="_M/IPL_NONE">IPL_NONE</dfn> 0</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/IPL_PREEMPT" data-ref="_M/IPL_PREEMPT">IPL_PREEMPT</dfn> 1</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/IPL_NET" data-ref="_M/IPL_NET">IPL_NET</dfn> 6</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/IPL_CLOCK" data-ref="_M/IPL_CLOCK">IPL_CLOCK</dfn> 7</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/IPL_HIGH" data-ref="_M/IPL_HIGH">IPL_HIGH</dfn> 8</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/LIR_IPI" data-ref="_M/LIR_IPI">LIR_IPI</dfn> 31</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/LIR_TIMER" data-ref="_M/LIR_TIMER">LIR_TIMER</dfn> 30</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/LIR_HV" data-ref="_M/LIR_HV">LIR_HV</dfn> 29</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/SIR_NET" data-ref="_M/SIR_NET">SIR_NET</dfn> 27</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/SIR_CLOCK" data-ref="_M/SIR_CLOCK">SIR_CLOCK</dfn> 25</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/SIR_SERIAL" data-ref="_M/SIR_SERIAL">SIR_SERIAL</dfn> 28</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/IREENT_MAGIC" data-ref="_M/IREENT_MAGIC">IREENT_MAGIC</dfn> 402921833</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/PSL_MBO" data-ref="_M/PSL_MBO">PSL_MBO</dfn> 2</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/MTX_IPL" data-ref="_M/MTX_IPL">MTX_IPL</dfn> 1</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/MTX_LOCK" data-ref="_M/MTX_LOCK">MTX_LOCK</dfn> 2</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/MTX_OWNER" data-ref="_M/MTX_OWNER">MTX_OWNER</dfn> 0</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/RW_OWNER" data-ref="_M/RW_OWNER">RW_OWNER</dfn> 0</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/RW_WRITE_LOCKED" data-ref="_M/RW_WRITE_LOCKED">RW_WRITE_LOCKED</dfn> 4</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/RW_WRITE_WANTED" data-ref="_M/RW_WRITE_WANTED">RW_WRITE_WANTED</dfn> 2</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/RW_READ_INCR" data-ref="_M/RW_READ_INCR">RW_READ_INCR</dfn> 16</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/RW_HAS_WAITERS" data-ref="_M/RW_HAS_WAITERS">RW_HAS_WAITERS</dfn> 1</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/RW_THREAD" data-ref="_M/RW_THREAD">RW_THREAD</dfn> -16</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/RW_READER" data-ref="_M/RW_READER">RW_READER</dfn> 0</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/RW_WRITER" data-ref="_M/RW_WRITER">RW_WRITER</dfn> 1</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/EV_COUNT" data-ref="_M/EV_COUNT">EV_COUNT</dfn> 0</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/OPTERON_MSR_PASSCODE" data-ref="_M/OPTERON_MSR_PASSCODE">OPTERON_MSR_PASSCODE</dfn> -1671815110</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/X86_BUS_SPACE_IO" data-ref="_M/X86_BUS_SPACE_IO">X86_BUS_SPACE_IO</dfn> 0</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/BST_TYPE" data-ref="_M/BST_TYPE">BST_TYPE</dfn> 0</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/NKL4_KIMG_ENTRIES" data-ref="_M/NKL4_KIMG_ENTRIES">NKL4_KIMG_ENTRIES</dfn> 1</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/NKL3_KIMG_ENTRIES" data-ref="_M/NKL3_KIMG_ENTRIES">NKL3_KIMG_ENTRIES</dfn> 1</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/NKL2_KIMG_ENTRIES" data-ref="_M/NKL2_KIMG_ENTRIES">NKL2_KIMG_ENTRIES</dfn> 48</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/PGOFSET" data-ref="_M/PGOFSET">PGOFSET</dfn> 4095</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/PGSHIFT" data-ref="_M/PGSHIFT">PGSHIFT</dfn> 12</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/VM_SPACE_SEP_HIGH32" data-ref="_M/VM_SPACE_SEP_HIGH32">VM_SPACE_SEP_HIGH32</dfn> 4294934528</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/RESCHED_KPREEMPT" data-ref="_M/RESCHED_KPREEMPT">RESCHED_KPREEMPT</dfn> 4</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/SEL_RPL_MASK" data-ref="_M/SEL_RPL_MASK">SEL_RPL_MASK</dfn> 3</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/COHERENCY_UNIT" data-ref="_M/COHERENCY_UNIT">COHERENCY_UNIT</dfn> 64</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../../../sys/arch/amd64/acpi/acpi_wakeup_low.S.html'>netbsd/sys/arch/amd64/acpi/acpi_wakeup_low.S</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
