// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s (
        ap_clk,
        ap_rst,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed,
        ap_return_0,
        ap_return_1,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed;
output  [19:0] ap_return_0;
output  [19:0] ap_return_1;
input   ap_ce;

reg[19:0] ap_return_0;
reg[19:0] ap_return_1;

reg   [7:0] a_reg_1383;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] a_reg_1383_pp0_iter1_reg;
wire   [10:0] sub_ln73_64_fu_108_p2;
reg   [10:0] sub_ln73_64_reg_1389;
wire   [10:0] add_ln73_6_fu_138_p2;
reg   [10:0] add_ln73_6_reg_1394;
wire   [8:0] sub_ln73_fu_144_p2;
reg   [8:0] sub_ln73_reg_1399;
wire   [10:0] sub_ln73_65_fu_173_p2;
reg   [10:0] sub_ln73_65_reg_1404;
wire   [9:0] sub_ln73_66_fu_191_p2;
reg   [9:0] sub_ln73_66_reg_1409;
reg   [7:0] a_3_reg_1414;
wire   [10:0] add_ln73_7_fu_220_p2;
reg   [10:0] add_ln73_7_reg_1420;
wire   [8:0] sub_ln73_3_fu_234_p2;
reg   [8:0] sub_ln73_3_reg_1425;
wire   [8:0] sub_ln73_4_fu_248_p2;
reg   [8:0] sub_ln73_4_reg_1430;
reg   [7:0] a_6_reg_1435;
wire   [10:0] sub_ln73_69_fu_286_p2;
reg   [10:0] sub_ln73_69_reg_1440;
wire   [11:0] zext_ln73_72_fu_308_p1;
reg   [11:0] zext_ln73_72_reg_1445;
reg   [11:0] zext_ln73_72_reg_1445_pp0_iter2_reg;
wire   [11:0] sub_ln73_71_fu_312_p2;
reg   [11:0] sub_ln73_71_reg_1450;
wire   [11:0] add_ln58_fu_321_p2;
reg   [11:0] add_ln58_reg_1455;
wire   [9:0] add_ln58_93_fu_327_p2;
reg   [9:0] add_ln58_93_reg_1460;
reg   [9:0] add_ln58_93_reg_1460_pp0_iter2_reg;
wire   [11:0] add_ln73_fu_347_p2;
reg   [11:0] add_ln73_reg_1465;
wire   [11:0] sub_ln73_67_fu_381_p2;
reg   [11:0] sub_ln73_67_reg_1470;
wire   [9:0] sub_ln73_68_fu_404_p2;
reg   [9:0] sub_ln73_68_reg_1475;
wire   [11:0] add_ln58_85_fu_416_p2;
reg   [11:0] add_ln58_85_reg_1480;
wire   [9:0] add_ln58_87_fu_424_p2;
reg   [9:0] add_ln58_87_reg_1485;
wire   [12:0] add_ln58_90_fu_430_p2;
reg   [12:0] add_ln58_90_reg_1490;
wire   [11:0] add_ln58_92_fu_436_p2;
reg   [11:0] add_ln58_92_reg_1495;
wire   [11:0] sub_ln73_70_fu_448_p2;
reg   [11:0] sub_ln73_70_reg_1500;
wire   [11:0] add_ln73_8_fu_477_p2;
reg   [11:0] add_ln73_8_reg_1505;
wire   [10:0] sub_ln73_72_fu_483_p2;
reg   [10:0] sub_ln73_72_reg_1510;
wire   [9:0] shl_ln73_s_fu_497_p3;
reg   [9:0] shl_ln73_s_reg_1515;
wire   [9:0] sub_ln73_73_fu_505_p2;
reg   [9:0] sub_ln73_73_reg_1520;
wire   [10:0] sub_ln73_75_fu_535_p2;
reg   [10:0] sub_ln73_75_reg_1525;
wire   [8:0] sub_ln73_5_fu_541_p2;
reg   [8:0] sub_ln73_5_reg_1530;
wire   [9:0] sub_ln73_76_fu_563_p2;
reg   [9:0] sub_ln73_76_reg_1535;
wire   [12:0] add_ln58_86_fu_575_p2;
reg   [12:0] add_ln58_86_reg_1540;
wire   [10:0] add_ln58_88_fu_584_p2;
reg   [10:0] add_ln58_88_reg_1545;
wire   [12:0] add_ln58_91_fu_590_p2;
reg   [12:0] add_ln58_91_reg_1550;
wire   [11:0] add_ln58_94_fu_598_p2;
reg   [11:0] add_ln58_94_reg_1555;
wire   [11:0] add_ln73_9_fu_633_p2;
reg   [11:0] add_ln73_9_reg_1560;
wire   [9:0] sub_ln73_74_fu_647_p2;
reg   [9:0] sub_ln73_74_reg_1565;
wire   [12:0] add_ln58_89_fu_659_p2;
reg   [12:0] add_ln58_89_reg_1570;
wire   [12:0] add_ln58_95_fu_667_p2;
reg   [12:0] add_ln58_95_reg_1575;
wire   [12:0] add_ln58_96_fu_681_p2;
reg   [12:0] add_ln58_96_reg_1580;
wire   [10:0] add_ln58_98_fu_687_p2;
reg   [10:0] add_ln58_98_reg_1585;
wire   [11:0] add_ln58_101_fu_695_p2;
reg   [11:0] add_ln58_101_reg_1590;
wire   [10:0] add_ln58_103_fu_701_p2;
reg   [10:0] add_ln58_103_reg_1595;
reg   [7:0] a_13_reg_1600;
wire   [12:0] sub_ln73_77_fu_723_p2;
reg   [12:0] sub_ln73_77_reg_1605;
wire   [10:0] sub_ln73_79_fu_741_p2;
reg   [10:0] sub_ln73_79_reg_1610;
reg   [7:0] a_15_reg_1615;
wire   [8:0] sub_ln73_7_fu_755_p2;
reg   [8:0] sub_ln73_7_reg_1620;
reg   [7:0] a_16_reg_1625;
wire   [12:0] sub_ln73_80_fu_777_p2;
reg   [12:0] sub_ln73_80_reg_1632;
wire   [9:0] sub_ln73_83_fu_799_p2;
reg   [9:0] sub_ln73_83_reg_1637;
wire   [10:0] sub_ln73_84_fu_825_p2;
reg   [10:0] sub_ln73_84_reg_1642;
wire   [8:0] sub_ln73_8_fu_831_p2;
reg   [8:0] sub_ln73_8_reg_1647;
reg   [7:0] a_20_reg_1652;
wire   [9:0] sub_ln73_86_fu_853_p2;
reg   [9:0] sub_ln73_86_reg_1657;
reg   [7:0] a_22_reg_1662;
wire   [9:0] sub_ln73_88_fu_875_p2;
reg   [9:0] sub_ln73_88_reg_1668;
wire   [11:0] sub_ln73_89_fu_913_p2;
reg   [11:0] sub_ln73_89_reg_1673;
wire   [8:0] sub_ln73_9_fu_919_p2;
reg   [8:0] sub_ln73_9_reg_1678;
wire   [9:0] sub_ln73_90_fu_941_p2;
reg   [9:0] sub_ln73_90_reg_1683;
wire   [13:0] add_ln58_97_fu_962_p2;
reg   [13:0] add_ln58_97_reg_1688;
wire   [12:0] add_ln58_99_fu_971_p2;
reg   [12:0] add_ln58_99_reg_1693;
wire   [13:0] add_ln58_102_fu_980_p2;
reg   [13:0] add_ln58_102_reg_1698;
wire   [11:0] add_ln58_104_fu_989_p2;
reg   [11:0] add_ln58_104_reg_1703;
wire   [12:0] sub_ln73_78_fu_998_p2;
reg   [12:0] sub_ln73_78_reg_1708;
wire   [8:0] sub_ln73_6_fu_1011_p2;
reg   [8:0] sub_ln73_6_reg_1713;
wire   [12:0] sub_ln73_81_fu_1026_p2;
reg   [12:0] sub_ln73_81_reg_1718;
wire   [9:0] sub_ln73_82_fu_1038_p2;
reg   [9:0] sub_ln73_82_reg_1723;
wire   [10:0] sub_ln73_85_fu_1074_p2;
reg   [10:0] sub_ln73_85_reg_1728;
wire   [10:0] add_ln73_10_fu_1100_p2;
reg   [10:0] add_ln73_10_reg_1733;
wire   [10:0] sub_ln73_87_fu_1128_p2;
reg   [10:0] sub_ln73_87_reg_1738;
wire   [13:0] add_ln58_100_fu_1146_p2;
reg   [13:0] add_ln58_100_reg_1743;
wire   [13:0] add_ln58_105_fu_1154_p2;
reg   [13:0] add_ln58_105_reg_1748;
wire   [12:0] add_ln58_107_fu_1175_p2;
reg   [12:0] add_ln58_107_reg_1753;
wire   [9:0] add_ln58_111_fu_1181_p2;
reg   [9:0] add_ln58_111_reg_1758;
wire   [11:0] add_ln58_115_fu_1189_p2;
reg   [11:0] add_ln58_115_reg_1763;
wire   [10:0] add_ln58_117_fu_1195_p2;
reg   [10:0] add_ln58_117_reg_1768;
wire   [9:0] add_ln58_120_fu_1201_p2;
reg   [9:0] add_ln58_120_reg_1773;
wire   [9:0] add_ln58_122_fu_1207_p2;
reg   [9:0] add_ln58_122_reg_1778;
wire   [8:0] add_ln58_123_fu_1213_p2;
reg   [8:0] add_ln58_123_reg_1783;
wire   [14:0] add_ln58_106_fu_1246_p2;
reg   [14:0] add_ln58_106_reg_1788;
wire   [13:0] add_ln58_108_fu_1255_p2;
reg   [13:0] add_ln58_108_reg_1793;
wire   [11:0] add_ln58_110_fu_1261_p2;
reg   [11:0] add_ln58_110_reg_1798;
wire   [11:0] add_ln58_112_fu_1270_p2;
reg   [11:0] add_ln58_112_reg_1803;
wire   [14:0] add_ln58_116_fu_1279_p2;
reg   [14:0] add_ln58_116_reg_1808;
wire   [11:0] add_ln58_118_fu_1288_p2;
reg   [11:0] add_ln58_118_reg_1813;
wire   [10:0] add_ln58_121_fu_1297_p2;
reg   [10:0] add_ln58_121_reg_1818;
wire   [10:0] add_ln58_124_fu_1309_p2;
reg   [10:0] add_ln58_124_reg_1823;
wire   [14:0] add_ln58_109_fu_1318_p2;
reg   [14:0] add_ln58_109_reg_1828;
wire   [12:0] add_ln58_113_fu_1329_p2;
reg   [12:0] add_ln58_113_reg_1833;
wire   [14:0] add_ln58_119_fu_1338_p2;
reg   [14:0] add_ln58_119_reg_1838;
wire   [10:0] add_ln58_125_fu_1343_p2;
reg   [10:0] add_ln58_125_reg_1843;
wire    ap_block_pp0_stage0;
wire   [9:0] tmp_fu_96_p3;
wire   [10:0] zext_ln73_36_fu_92_p1;
wire   [10:0] zext_ln73_55_fu_104_p1;
wire   [9:0] tmp_173_fu_126_p3;
wire   [10:0] zext_ln73_66_fu_134_p1;
wire   [10:0] zext_ln73_40_fu_122_p1;
wire   [8:0] zext_ln73_39_fu_118_p1;
wire   [9:0] tmp_171_fu_161_p3;
wire   [10:0] zext_ln73_38_fu_157_p1;
wire   [10:0] zext_ln73_62_fu_169_p1;
wire   [8:0] tmp_172_fu_179_p3;
wire   [9:0] zext_ln73_65_fu_187_p1;
wire   [9:0] tmp_176_fu_208_p3;
wire   [10:0] zext_ln73_69_fu_216_p1;
wire   [10:0] zext_ln73_41_fu_204_p1;
wire   [8:0] zext_ln70_fu_230_p1;
wire   [8:0] zext_ln73_43_fu_244_p1;
wire   [8:0] shl_ln_fu_254_p3;
wire   [9:0] tmp_178_fu_274_p3;
wire   [10:0] zext_ln73_44_fu_270_p1;
wire   [10:0] zext_ln73_71_fu_282_p1;
wire   [10:0] tmp_179_fu_300_p3;
wire   [11:0] zext_ln73_46_fu_296_p1;
wire  signed [11:0] sext_ln73_fu_150_p1;
wire   [11:0] zext_ln58_15_fu_318_p1;
wire  signed [9:0] sub_ln73_cast_fu_197_p1;
wire   [9:0] shl_ln73_cast_fu_262_p1;
wire   [10:0] tmp_170_fu_336_p3;
wire   [11:0] zext_ln73_60_fu_343_p1;
wire   [11:0] zext_ln73_fu_333_p1;
wire   [10:0] tmp_174_fu_359_p3;
wire   [8:0] tmp_175_fu_370_p3;
wire   [11:0] zext_ln73_68_fu_377_p1;
wire   [11:0] zext_ln73_67_fu_366_p1;
wire   [8:0] tmp_177_fu_393_p3;
wire   [9:0] zext_ln73_70_fu_400_p1;
wire  signed [11:0] sext_ln73_42_fu_353_p1;
wire  signed [9:0] sub_ln73_5_cast_fu_387_p1;
wire  signed [9:0] sext_ln73_44_fu_390_p1;
wire  signed [12:0] mul_ln73_79_cast_i_fu_413_p1;
wire  signed [12:0] mul_ln73_77_cast_i_fu_410_p1;
wire   [11:0] zext_ln58_16_fu_421_p1;
wire  signed [11:0] mul_ln73_72_cast_fu_356_p1;
wire   [10:0] tmp_180_fu_465_p3;
wire   [11:0] zext_ln73_73_fu_473_p1;
wire   [11:0] zext_ln73_48_fu_461_p1;
wire   [10:0] zext_ln73_47_fu_457_p1;
wire   [9:0] zext_ln73_49_fu_493_p1;
wire   [9:0] tmp_182_fu_523_p3;
wire   [10:0] zext_ln73_54_fu_519_p1;
wire   [10:0] zext_ln73_75_fu_531_p1;
wire   [8:0] zext_ln73_53_fu_515_p1;
wire   [9:0] p_shl5_fu_555_p3;
wire   [9:0] zext_ln70_1_fu_551_p1;
wire  signed [12:0] sext_ln58_fu_572_p1;
wire  signed [12:0] sext_ln73_43_fu_442_p1;
wire  signed [10:0] sext_ln58_61_fu_581_p1;
wire  signed [10:0] sext_ln73_45_fu_445_p1;
wire   [12:0] zext_ln58_fu_569_p1;
wire  signed [11:0] sext_ln58_63_fu_595_p1;
wire   [10:0] tmp_181_fu_621_p3;
wire   [11:0] zext_ln73_74_fu_629_p1;
wire   [11:0] zext_ln73_52_fu_617_p1;
wire   [9:0] p_shl4_fu_639_p3;
wire   [9:0] zext_ln73_51_fu_613_p1;
wire  signed [12:0] sext_ln58_62_fu_656_p1;
wire  signed [12:0] sext_ln58_64_fu_664_p1;
wire  signed [12:0] sext_ln73_46_fu_603_p1;
wire   [12:0] zext_ln58_17_fu_672_p1;
wire   [10:0] zext_ln73_50_fu_606_p1;
wire   [11:0] zext_ln58_18_fu_675_p1;
wire   [11:0] zext_ln58_19_fu_678_p1;
wire   [10:0] zext_ln58_22_fu_692_p1;
wire  signed [10:0] sub_ln73_7_cast_fu_653_p1;
wire   [10:0] tmp_183_fu_711_p3;
wire   [12:0] zext_ln73_76_fu_719_p1;
wire   [8:0] tmp_184_fu_729_p3;
wire   [10:0] zext_ln73_77_fu_737_p1;
wire   [8:0] zext_ln70_3_fu_751_p1;
wire   [10:0] tmp_185_fu_765_p3;
wire   [12:0] zext_ln73_78_fu_773_p1;
wire   [9:0] p_shl7_fu_791_p3;
wire   [9:0] zext_ln70_4_fu_787_p1;
wire   [9:0] tmp_186_fu_813_p3;
wire   [10:0] zext_ln73_79_fu_821_p1;
wire   [8:0] zext_ln73_59_fu_809_p1;
wire   [9:0] p_shl9_fu_845_p3;
wire   [9:0] zext_ln70_5_fu_841_p1;
wire   [8:0] tmp_189_fu_863_p3;
wire   [9:0] zext_ln73_82_fu_871_p1;
wire   [10:0] tmp_190_fu_889_p3;
wire   [8:0] tmp_191_fu_901_p3;
wire   [11:0] zext_ln73_84_fu_909_p1;
wire   [11:0] zext_ln73_83_fu_897_p1;
wire   [8:0] zext_ln73_64_fu_885_p1;
wire   [9:0] p_shl_fu_933_p3;
wire   [9:0] zext_ln70_6_fu_929_p1;
wire  signed [13:0] sext_ln58_65_fu_959_p1;
wire  signed [13:0] sext_ln58_50_fu_947_p1;
wire  signed [12:0] sext_ln58_66_fu_968_p1;
wire   [12:0] zext_ln58_20_fu_953_p1;
wire   [13:0] zext_ln58_23_fu_977_p1;
wire  signed [13:0] sext_ln58_51_fu_950_p1;
wire  signed [11:0] sext_ln58_68_fu_986_p1;
wire   [11:0] zext_ln58_21_fu_956_p1;
wire   [12:0] zext_ln73_56_fu_995_p1;
wire   [8:0] zext_ln70_2_fu_1007_p1;
wire   [12:0] zext_ln73_58_fu_1023_p1;
wire   [9:0] p_shl6_fu_1031_p3;
wire   [9:0] zext_ln73_57_fu_1020_p1;
wire   [8:0] tmp_187_fu_1062_p3;
wire   [10:0] p_shl8_fu_1054_p3;
wire   [10:0] zext_ln73_80_fu_1070_p1;
wire   [9:0] tmp_188_fu_1088_p3;
wire   [10:0] zext_ln73_81_fu_1096_p1;
wire   [10:0] zext_ln73_61_fu_1084_p1;
wire   [8:0] shl_ln73_6_fu_1106_p3;
wire   [10:0] p_shl10_fu_1121_p3;
wire   [10:0] zext_ln73_63_fu_1118_p1;
wire  signed [13:0] sext_ln58_67_fu_1143_p1;
wire  signed [13:0] sext_ln58_69_fu_1151_p1;
wire  signed [12:0] sext_ln73_50_fu_1137_p1;
wire  signed [12:0] sext_ln73_49_fu_1044_p1;
wire   [9:0] zext_ln58_25_fu_1162_p1;
wire   [11:0] zext_ln58_24_fu_1159_p1;
wire  signed [11:0] mul_ln73_97_cast_fu_1134_p1;
wire   [10:0] zext_ln58_27_fu_1165_p1;
wire   [10:0] zext_ln58_37_fu_1186_p1;
wire  signed [9:0] sub_ln73_9_cast_fu_1017_p1;
wire  signed [9:0] sub_ln73_10_cast_fu_1047_p1;
wire  signed [9:0] sub_ln73_11_cast_fu_1140_p1;
wire   [9:0] shl_ln73_17_cast_fu_1114_p1;
wire   [8:0] zext_ln58_29_fu_1168_p1;
wire   [8:0] zext_ln58_30_fu_1172_p1;
wire  signed [14:0] sext_ln58_52_fu_1228_p1;
wire  signed [14:0] sext_ln73_47_fu_1219_p1;
wire  signed [13:0] sext_ln58_70_fu_1252_p1;
wire  signed [13:0] sext_ln73_48_fu_1225_p1;
wire   [11:0] zext_ln58_28_fu_1237_p1;
wire   [11:0] zext_ln58_31_fu_1240_p1;
wire   [11:0] zext_ln58_34_fu_1267_p1;
wire   [11:0] zext_ln58_32_fu_1243_p1;
wire  signed [14:0] sext_ln58_72_fu_1276_p1;
wire  signed [14:0] sext_ln58_53_fu_1231_p1;
wire   [11:0] zext_ln58_38_fu_1285_p1;
wire   [11:0] zext_ln58_26_fu_1234_p1;
wire  signed [10:0] sext_ln58_73_fu_1294_p1;
wire  signed [10:0] sub_ln73_8_cast_fu_1222_p1;
wire   [10:0] zext_ln58_40_fu_1306_p1;
wire  signed [10:0] sext_ln58_74_fu_1303_p1;
wire  signed [14:0] sext_ln58_71_fu_1315_p1;
wire   [12:0] zext_ln58_35_fu_1326_p1;
wire   [12:0] zext_ln58_33_fu_1323_p1;
wire   [14:0] zext_ln58_39_fu_1335_p1;
wire   [14:0] zext_ln58_36_fu_1347_p1;
wire   [14:0] add_ln58_114_fu_1350_p2;
wire  signed [14:0] sext_ln58_75_fu_1359_p1;
wire   [14:0] add_ln58_126_fu_1362_p2;
wire  signed [19:0] sext_ln58_54_fu_1355_p1;
wire  signed [19:0] sext_ln68_fu_1367_p1;
reg    ap_ce_reg;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_int_reg;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_int_reg;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_int_reg;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_int_reg;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_int_reg;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_int_reg;
reg   [19:0] ap_return_0_int_reg;
reg   [19:0] ap_return_1_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        a_13_reg_1600 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_int_reg;
        a_15_reg_1615 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9_int_reg;
        a_16_reg_1625 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_int_reg;
        a_20_reg_1652 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_int_reg;
        a_22_reg_1662 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_int_reg;
        a_3_reg_1414 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg;
        a_6_reg_1435 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg;
        a_reg_1383 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_int_reg;
        a_reg_1383_pp0_iter1_reg <= a_reg_1383;
        add_ln58_100_reg_1743 <= add_ln58_100_fu_1146_p2;
        add_ln58_101_reg_1590 <= add_ln58_101_fu_695_p2;
        add_ln58_102_reg_1698 <= add_ln58_102_fu_980_p2;
        add_ln58_103_reg_1595 <= add_ln58_103_fu_701_p2;
        add_ln58_104_reg_1703 <= add_ln58_104_fu_989_p2;
        add_ln58_105_reg_1748 <= add_ln58_105_fu_1154_p2;
        add_ln58_106_reg_1788 <= add_ln58_106_fu_1246_p2;
        add_ln58_107_reg_1753[12 : 1] <= add_ln58_107_fu_1175_p2[12 : 1];
        add_ln58_108_reg_1793 <= add_ln58_108_fu_1255_p2;
        add_ln58_109_reg_1828 <= add_ln58_109_fu_1318_p2;
        add_ln58_110_reg_1798 <= add_ln58_110_fu_1261_p2;
        add_ln58_111_reg_1758 <= add_ln58_111_fu_1181_p2;
        add_ln58_112_reg_1803 <= add_ln58_112_fu_1270_p2;
        add_ln58_113_reg_1833 <= add_ln58_113_fu_1329_p2;
        add_ln58_115_reg_1763[11 : 1] <= add_ln58_115_fu_1189_p2[11 : 1];
        add_ln58_116_reg_1808 <= add_ln58_116_fu_1279_p2;
        add_ln58_117_reg_1768 <= add_ln58_117_fu_1195_p2;
        add_ln58_118_reg_1813 <= add_ln58_118_fu_1288_p2;
        add_ln58_119_reg_1838 <= add_ln58_119_fu_1338_p2;
        add_ln58_120_reg_1773 <= add_ln58_120_fu_1201_p2;
        add_ln58_121_reg_1818 <= add_ln58_121_fu_1297_p2;
        add_ln58_122_reg_1778 <= add_ln58_122_fu_1207_p2;
        add_ln58_123_reg_1783 <= add_ln58_123_fu_1213_p2;
        add_ln58_124_reg_1823 <= add_ln58_124_fu_1309_p2;
        add_ln58_125_reg_1843 <= add_ln58_125_fu_1343_p2;
        add_ln58_85_reg_1480 <= add_ln58_85_fu_416_p2;
        add_ln58_86_reg_1540 <= add_ln58_86_fu_575_p2;
        add_ln58_87_reg_1485 <= add_ln58_87_fu_424_p2;
        add_ln58_88_reg_1545 <= add_ln58_88_fu_584_p2;
        add_ln58_89_reg_1570 <= add_ln58_89_fu_659_p2;
        add_ln58_90_reg_1490 <= add_ln58_90_fu_430_p2;
        add_ln58_91_reg_1550 <= add_ln58_91_fu_590_p2;
        add_ln58_92_reg_1495 <= add_ln58_92_fu_436_p2;
        add_ln58_93_reg_1460 <= add_ln58_93_fu_327_p2;
        add_ln58_93_reg_1460_pp0_iter2_reg <= add_ln58_93_reg_1460;
        add_ln58_94_reg_1555 <= add_ln58_94_fu_598_p2;
        add_ln58_95_reg_1575 <= add_ln58_95_fu_667_p2;
        add_ln58_96_reg_1580 <= add_ln58_96_fu_681_p2;
        add_ln58_97_reg_1688 <= add_ln58_97_fu_962_p2;
        add_ln58_98_reg_1585 <= add_ln58_98_fu_687_p2;
        add_ln58_99_reg_1693 <= add_ln58_99_fu_971_p2;
        add_ln58_reg_1455 <= add_ln58_fu_321_p2;
        add_ln73_10_reg_1733 <= add_ln73_10_fu_1100_p2;
        add_ln73_6_reg_1394 <= add_ln73_6_fu_138_p2;
        add_ln73_7_reg_1420 <= add_ln73_7_fu_220_p2;
        add_ln73_8_reg_1505 <= add_ln73_8_fu_477_p2;
        add_ln73_9_reg_1560 <= add_ln73_9_fu_633_p2;
        add_ln73_reg_1465 <= add_ln73_fu_347_p2;
        shl_ln73_s_reg_1515[9 : 2] <= shl_ln73_s_fu_497_p3[9 : 2];
        sub_ln73_3_reg_1425 <= sub_ln73_3_fu_234_p2;
        sub_ln73_4_reg_1430 <= sub_ln73_4_fu_248_p2;
        sub_ln73_5_reg_1530 <= sub_ln73_5_fu_541_p2;
        sub_ln73_64_reg_1389 <= sub_ln73_64_fu_108_p2;
        sub_ln73_65_reg_1404 <= sub_ln73_65_fu_173_p2;
        sub_ln73_66_reg_1409[9 : 1] <= sub_ln73_66_fu_191_p2[9 : 1];
        sub_ln73_67_reg_1470[11 : 1] <= sub_ln73_67_fu_381_p2[11 : 1];
        sub_ln73_68_reg_1475[9 : 1] <= sub_ln73_68_fu_404_p2[9 : 1];
        sub_ln73_69_reg_1440 <= sub_ln73_69_fu_286_p2;
        sub_ln73_6_reg_1713 <= sub_ln73_6_fu_1011_p2;
        sub_ln73_70_reg_1500[11 : 3] <= sub_ln73_70_fu_448_p2[11 : 3];
        sub_ln73_71_reg_1450 <= sub_ln73_71_fu_312_p2;
        sub_ln73_72_reg_1510 <= sub_ln73_72_fu_483_p2;
        sub_ln73_73_reg_1520 <= sub_ln73_73_fu_505_p2;
        sub_ln73_74_reg_1565 <= sub_ln73_74_fu_647_p2;
        sub_ln73_75_reg_1525 <= sub_ln73_75_fu_535_p2;
        sub_ln73_76_reg_1535 <= sub_ln73_76_fu_563_p2;
        sub_ln73_77_reg_1605[12 : 3] <= sub_ln73_77_fu_723_p2[12 : 3];
        sub_ln73_78_reg_1708 <= sub_ln73_78_fu_998_p2;
        sub_ln73_79_reg_1610[10 : 1] <= sub_ln73_79_fu_741_p2[10 : 1];
        sub_ln73_7_reg_1620 <= sub_ln73_7_fu_755_p2;
        sub_ln73_80_reg_1632[12 : 3] <= sub_ln73_80_fu_777_p2[12 : 3];
        sub_ln73_81_reg_1718 <= sub_ln73_81_fu_1026_p2;
        sub_ln73_82_reg_1723 <= sub_ln73_82_fu_1038_p2;
        sub_ln73_83_reg_1637 <= sub_ln73_83_fu_799_p2;
        sub_ln73_84_reg_1642[10 : 2] <= sub_ln73_84_fu_825_p2[10 : 2];
        sub_ln73_85_reg_1728[10 : 1] <= sub_ln73_85_fu_1074_p2[10 : 1];
        sub_ln73_86_reg_1657 <= sub_ln73_86_fu_853_p2;
        sub_ln73_87_reg_1738 <= sub_ln73_87_fu_1128_p2;
        sub_ln73_88_reg_1668[9 : 1] <= sub_ln73_88_fu_875_p2[9 : 1];
        sub_ln73_89_reg_1673[11 : 1] <= sub_ln73_89_fu_913_p2[11 : 1];
        sub_ln73_8_reg_1647 <= sub_ln73_8_fu_831_p2;
        sub_ln73_90_reg_1683 <= sub_ln73_90_fu_941_p2;
        sub_ln73_9_reg_1678 <= sub_ln73_9_fu_919_p2;
        sub_ln73_reg_1399 <= sub_ln73_fu_144_p2;
        zext_ln73_72_reg_1445[10 : 3] <= zext_ln73_72_fu_308_p1[10 : 3];
        zext_ln73_72_reg_1445_pp0_iter2_reg[10 : 3] <= zext_ln73_72_reg_1445[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= sext_ln58_54_fu_1355_p1;
        ap_return_1_int_reg <= sext_ln68_fu_1367_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = sext_ln58_54_fu_1355_p1;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = sext_ln68_fu_1367_p1;
    end else begin
        ap_return_1 = 'bx;
    end
end

assign add_ln58_100_fu_1146_p2 = ($signed(sext_ln58_67_fu_1143_p1) + $signed(add_ln58_97_reg_1688));

assign add_ln58_101_fu_695_p2 = (zext_ln58_18_fu_675_p1 + zext_ln58_19_fu_678_p1);

assign add_ln58_102_fu_980_p2 = ($signed(zext_ln58_23_fu_977_p1) + $signed(sext_ln58_51_fu_950_p1));

assign add_ln58_103_fu_701_p2 = ($signed(zext_ln58_22_fu_692_p1) + $signed(sub_ln73_7_cast_fu_653_p1));

assign add_ln58_104_fu_989_p2 = ($signed(sext_ln58_68_fu_986_p1) + $signed(zext_ln58_21_fu_956_p1));

assign add_ln58_105_fu_1154_p2 = ($signed(sext_ln58_69_fu_1151_p1) + $signed(add_ln58_102_reg_1698));

assign add_ln58_106_fu_1246_p2 = ($signed(sext_ln58_52_fu_1228_p1) + $signed(sext_ln73_47_fu_1219_p1));

assign add_ln58_107_fu_1175_p2 = ($signed(sext_ln73_50_fu_1137_p1) + $signed(sext_ln73_49_fu_1044_p1));

assign add_ln58_108_fu_1255_p2 = ($signed(sext_ln58_70_fu_1252_p1) + $signed(sext_ln73_48_fu_1225_p1));

assign add_ln58_109_fu_1318_p2 = ($signed(sext_ln58_71_fu_1315_p1) + $signed(add_ln58_106_reg_1788));

assign add_ln58_110_fu_1261_p2 = (zext_ln58_28_fu_1237_p1 + zext_ln58_31_fu_1240_p1);

assign add_ln58_111_fu_1181_p2 = (sub_ln73_86_reg_1657 + zext_ln58_25_fu_1162_p1);

assign add_ln58_112_fu_1270_p2 = (zext_ln58_34_fu_1267_p1 + zext_ln58_32_fu_1243_p1);

assign add_ln58_113_fu_1329_p2 = (zext_ln58_35_fu_1326_p1 + zext_ln58_33_fu_1323_p1);

assign add_ln58_114_fu_1350_p2 = (zext_ln58_36_fu_1347_p1 + add_ln58_109_reg_1828);

assign add_ln58_115_fu_1189_p2 = ($signed(zext_ln58_24_fu_1159_p1) + $signed(mul_ln73_97_cast_fu_1134_p1));

assign add_ln58_116_fu_1279_p2 = ($signed(sext_ln58_72_fu_1276_p1) + $signed(sext_ln58_53_fu_1231_p1));

assign add_ln58_117_fu_1195_p2 = (zext_ln58_27_fu_1165_p1 + zext_ln58_37_fu_1186_p1);

assign add_ln58_118_fu_1288_p2 = (zext_ln58_38_fu_1285_p1 + zext_ln58_26_fu_1234_p1);

assign add_ln58_119_fu_1338_p2 = (zext_ln58_39_fu_1335_p1 + add_ln58_116_reg_1808);

assign add_ln58_120_fu_1201_p2 = ($signed(sub_ln73_9_cast_fu_1017_p1) + $signed(sub_ln73_10_cast_fu_1047_p1));

assign add_ln58_121_fu_1297_p2 = ($signed(sext_ln58_73_fu_1294_p1) + $signed(sub_ln73_8_cast_fu_1222_p1));

assign add_ln58_122_fu_1207_p2 = ($signed(sub_ln73_11_cast_fu_1140_p1) + $signed(shl_ln73_17_cast_fu_1114_p1));

assign add_ln58_123_fu_1213_p2 = (zext_ln58_29_fu_1168_p1 + zext_ln58_30_fu_1172_p1);

assign add_ln58_124_fu_1309_p2 = ($signed(zext_ln58_40_fu_1306_p1) + $signed(sext_ln58_74_fu_1303_p1));

assign add_ln58_125_fu_1343_p2 = (add_ln58_124_reg_1823 + add_ln58_121_reg_1818);

assign add_ln58_126_fu_1362_p2 = ($signed(sext_ln58_75_fu_1359_p1) + $signed(add_ln58_119_reg_1838));

assign add_ln58_85_fu_416_p2 = ($signed(add_ln58_reg_1455) + $signed(sext_ln73_42_fu_353_p1));

assign add_ln58_86_fu_575_p2 = ($signed(sext_ln58_fu_572_p1) + $signed(sext_ln73_43_fu_442_p1));

assign add_ln58_87_fu_424_p2 = ($signed(sub_ln73_5_cast_fu_387_p1) + $signed(sext_ln73_44_fu_390_p1));

assign add_ln58_88_fu_584_p2 = ($signed(sext_ln58_61_fu_581_p1) + $signed(sext_ln73_45_fu_445_p1));

assign add_ln58_89_fu_659_p2 = ($signed(sext_ln58_62_fu_656_p1) + $signed(add_ln58_86_reg_1540));

assign add_ln58_90_fu_430_p2 = ($signed(mul_ln73_79_cast_i_fu_413_p1) + $signed(mul_ln73_77_cast_i_fu_410_p1));

assign add_ln58_91_fu_590_p2 = (add_ln58_90_reg_1490 + zext_ln58_fu_569_p1);

assign add_ln58_92_fu_436_p2 = ($signed(zext_ln58_16_fu_421_p1) + $signed(mul_ln73_72_cast_fu_356_p1));

assign add_ln58_93_fu_327_p2 = ($signed(sub_ln73_cast_fu_197_p1) + $signed(shl_ln73_cast_fu_262_p1));

assign add_ln58_94_fu_598_p2 = ($signed(sext_ln58_63_fu_595_p1) + $signed(add_ln58_92_reg_1495));

assign add_ln58_95_fu_667_p2 = ($signed(sext_ln58_64_fu_664_p1) + $signed(add_ln58_91_reg_1550));

assign add_ln58_96_fu_681_p2 = ($signed(sext_ln73_46_fu_603_p1) + $signed(zext_ln58_17_fu_672_p1));

assign add_ln58_97_fu_962_p2 = ($signed(sext_ln58_65_fu_959_p1) + $signed(sext_ln58_50_fu_947_p1));

assign add_ln58_98_fu_687_p2 = (sub_ln73_75_reg_1525 + zext_ln73_50_fu_606_p1);

assign add_ln58_99_fu_971_p2 = ($signed(sext_ln58_66_fu_968_p1) + $signed(zext_ln58_20_fu_953_p1));

assign add_ln58_fu_321_p2 = ($signed(sext_ln73_fu_150_p1) + $signed(zext_ln58_15_fu_318_p1));

assign add_ln73_10_fu_1100_p2 = (zext_ln73_81_fu_1096_p1 + zext_ln73_61_fu_1084_p1);

assign add_ln73_6_fu_138_p2 = (zext_ln73_66_fu_134_p1 + zext_ln73_40_fu_122_p1);

assign add_ln73_7_fu_220_p2 = (zext_ln73_69_fu_216_p1 + zext_ln73_41_fu_204_p1);

assign add_ln73_8_fu_477_p2 = (zext_ln73_73_fu_473_p1 + zext_ln73_48_fu_461_p1);

assign add_ln73_9_fu_633_p2 = (zext_ln73_74_fu_629_p1 + zext_ln73_52_fu_617_p1);

assign add_ln73_fu_347_p2 = (zext_ln73_60_fu_343_p1 + zext_ln73_fu_333_p1);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign mul_ln73_72_cast_fu_356_p1 = $signed(sub_ln73_66_reg_1409);

assign mul_ln73_77_cast_i_fu_410_p1 = $signed(sub_ln73_69_reg_1440);

assign mul_ln73_79_cast_i_fu_413_p1 = $signed(sub_ln73_71_reg_1450);

assign mul_ln73_97_cast_fu_1134_p1 = $signed(sub_ln73_88_reg_1668);

assign p_shl10_fu_1121_p3 = {{a_22_reg_1662}, {3'd0}};

assign p_shl4_fu_639_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_int_reg}, {2'd0}};

assign p_shl5_fu_555_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_int_reg}, {2'd0}};

assign p_shl6_fu_1031_p3 = {{a_16_reg_1625}, {2'd0}};

assign p_shl7_fu_791_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_int_reg}, {2'd0}};

assign p_shl8_fu_1054_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_int_reg}, {3'd0}};

assign p_shl9_fu_845_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_int_reg}, {2'd0}};

assign p_shl_fu_933_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_int_reg}, {2'd0}};

assign sext_ln58_50_fu_947_p1 = $signed(add_ln58_89_reg_1570);

assign sext_ln58_51_fu_950_p1 = $signed(add_ln58_95_reg_1575);

assign sext_ln58_52_fu_1228_p1 = $signed(add_ln58_100_reg_1743);

assign sext_ln58_53_fu_1231_p1 = $signed(add_ln58_105_reg_1748);

assign sext_ln58_54_fu_1355_p1 = $signed(add_ln58_114_fu_1350_p2);

assign sext_ln58_61_fu_581_p1 = $signed(add_ln58_87_reg_1485);

assign sext_ln58_62_fu_656_p1 = $signed(add_ln58_88_reg_1545);

assign sext_ln58_63_fu_595_p1 = $signed(add_ln58_93_reg_1460_pp0_iter2_reg);

assign sext_ln58_64_fu_664_p1 = $signed(add_ln58_94_reg_1555);

assign sext_ln58_65_fu_959_p1 = $signed(add_ln58_96_reg_1580);

assign sext_ln58_66_fu_968_p1 = $signed(add_ln58_98_reg_1585);

assign sext_ln58_67_fu_1143_p1 = $signed(add_ln58_99_reg_1693);

assign sext_ln58_68_fu_986_p1 = $signed(add_ln58_103_reg_1595);

assign sext_ln58_69_fu_1151_p1 = $signed(add_ln58_104_reg_1703);

assign sext_ln58_70_fu_1252_p1 = $signed(add_ln58_107_reg_1753);

assign sext_ln58_71_fu_1315_p1 = $signed(add_ln58_108_reg_1793);

assign sext_ln58_72_fu_1276_p1 = $signed(add_ln58_115_reg_1763);

assign sext_ln58_73_fu_1294_p1 = $signed(add_ln58_120_reg_1773);

assign sext_ln58_74_fu_1303_p1 = $signed(add_ln58_122_reg_1778);

assign sext_ln58_75_fu_1359_p1 = $signed(add_ln58_125_reg_1843);

assign sext_ln58_fu_572_p1 = $signed(add_ln58_85_reg_1480);

assign sext_ln68_fu_1367_p1 = $signed(add_ln58_126_fu_1362_p2);

assign sext_ln73_42_fu_353_p1 = $signed(sub_ln73_65_reg_1404);

assign sext_ln73_43_fu_442_p1 = $signed(sub_ln73_67_reg_1470);

assign sext_ln73_44_fu_390_p1 = $signed(sub_ln73_4_reg_1430);

assign sext_ln73_45_fu_445_p1 = $signed(sub_ln73_68_reg_1475);

assign sext_ln73_46_fu_603_p1 = $signed(sub_ln73_70_reg_1500);

assign sext_ln73_47_fu_1219_p1 = $signed(sub_ln73_78_reg_1708);

assign sext_ln73_48_fu_1225_p1 = $signed(sub_ln73_81_reg_1718);

assign sext_ln73_49_fu_1044_p1 = $signed(sub_ln73_84_reg_1642);

assign sext_ln73_50_fu_1137_p1 = $signed(sub_ln73_89_reg_1673);

assign sext_ln73_fu_150_p1 = $signed(sub_ln73_64_reg_1389);

assign shl_ln73_17_cast_fu_1114_p1 = shl_ln73_6_fu_1106_p3;

assign shl_ln73_6_fu_1106_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_int_reg}, {1'd0}};

assign shl_ln73_cast_fu_262_p1 = shl_ln_fu_254_p3;

assign shl_ln73_s_fu_497_p3 = {{void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_int_reg}, {2'd0}};

assign shl_ln_fu_254_p3 = {{void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg}, {1'd0}};

assign sub_ln73_10_cast_fu_1047_p1 = $signed(sub_ln73_8_reg_1647);

assign sub_ln73_11_cast_fu_1140_p1 = $signed(sub_ln73_9_reg_1678);

assign sub_ln73_3_fu_234_p2 = (9'd0 - zext_ln70_fu_230_p1);

assign sub_ln73_4_fu_248_p2 = (9'd0 - zext_ln73_43_fu_244_p1);

assign sub_ln73_5_cast_fu_387_p1 = $signed(sub_ln73_3_reg_1425);

assign sub_ln73_5_fu_541_p2 = (9'd0 - zext_ln73_53_fu_515_p1);

assign sub_ln73_64_fu_108_p2 = (zext_ln73_36_fu_92_p1 - zext_ln73_55_fu_104_p1);

assign sub_ln73_65_fu_173_p2 = (zext_ln73_38_fu_157_p1 - zext_ln73_62_fu_169_p1);

assign sub_ln73_66_fu_191_p2 = (10'd0 - zext_ln73_65_fu_187_p1);

assign sub_ln73_67_fu_381_p2 = (zext_ln73_68_fu_377_p1 - zext_ln73_67_fu_366_p1);

assign sub_ln73_68_fu_404_p2 = (10'd0 - zext_ln73_70_fu_400_p1);

assign sub_ln73_69_fu_286_p2 = (zext_ln73_44_fu_270_p1 - zext_ln73_71_fu_282_p1);

assign sub_ln73_6_fu_1011_p2 = (9'd0 - zext_ln70_2_fu_1007_p1);

assign sub_ln73_70_fu_448_p2 = (12'd0 - zext_ln73_72_reg_1445_pp0_iter2_reg);

assign sub_ln73_71_fu_312_p2 = (zext_ln73_46_fu_296_p1 - zext_ln73_72_fu_308_p1);

assign sub_ln73_72_fu_483_p2 = (tmp_180_fu_465_p3 - zext_ln73_47_fu_457_p1);

assign sub_ln73_73_fu_505_p2 = (shl_ln73_s_fu_497_p3 - zext_ln73_49_fu_493_p1);

assign sub_ln73_74_fu_647_p2 = (p_shl4_fu_639_p3 - zext_ln73_51_fu_613_p1);

assign sub_ln73_75_fu_535_p2 = (zext_ln73_54_fu_519_p1 - zext_ln73_75_fu_531_p1);

assign sub_ln73_76_fu_563_p2 = (p_shl5_fu_555_p3 - zext_ln70_1_fu_551_p1);

assign sub_ln73_77_fu_723_p2 = (13'd0 - zext_ln73_76_fu_719_p1);

assign sub_ln73_78_fu_998_p2 = (sub_ln73_77_reg_1605 - zext_ln73_56_fu_995_p1);

assign sub_ln73_79_fu_741_p2 = (tmp_183_fu_711_p3 - zext_ln73_77_fu_737_p1);

assign sub_ln73_7_cast_fu_653_p1 = $signed(sub_ln73_5_reg_1530);

assign sub_ln73_7_fu_755_p2 = (9'd0 - zext_ln70_3_fu_751_p1);

assign sub_ln73_80_fu_777_p2 = (13'd0 - zext_ln73_78_fu_773_p1);

assign sub_ln73_81_fu_1026_p2 = (sub_ln73_80_reg_1632 - zext_ln73_58_fu_1023_p1);

assign sub_ln73_82_fu_1038_p2 = (p_shl6_fu_1031_p3 - zext_ln73_57_fu_1020_p1);

assign sub_ln73_83_fu_799_p2 = (p_shl7_fu_791_p3 - zext_ln70_4_fu_787_p1);

assign sub_ln73_84_fu_825_p2 = (11'd0 - zext_ln73_79_fu_821_p1);

assign sub_ln73_85_fu_1074_p2 = (p_shl8_fu_1054_p3 - zext_ln73_80_fu_1070_p1);

assign sub_ln73_86_fu_853_p2 = (p_shl9_fu_845_p3 - zext_ln70_5_fu_841_p1);

assign sub_ln73_87_fu_1128_p2 = (p_shl10_fu_1121_p3 - zext_ln73_63_fu_1118_p1);

assign sub_ln73_88_fu_875_p2 = (10'd0 - zext_ln73_82_fu_871_p1);

assign sub_ln73_89_fu_913_p2 = (zext_ln73_84_fu_909_p1 - zext_ln73_83_fu_897_p1);

assign sub_ln73_8_cast_fu_1222_p1 = $signed(sub_ln73_6_reg_1713);

assign sub_ln73_8_fu_831_p2 = (9'd0 - zext_ln73_59_fu_809_p1);

assign sub_ln73_90_fu_941_p2 = (p_shl_fu_933_p3 - zext_ln70_6_fu_929_p1);

assign sub_ln73_9_cast_fu_1017_p1 = $signed(sub_ln73_7_reg_1620);

assign sub_ln73_9_fu_919_p2 = (9'd0 - zext_ln73_64_fu_885_p1);

assign sub_ln73_cast_fu_197_p1 = $signed(sub_ln73_reg_1399);

assign sub_ln73_fu_144_p2 = (9'd0 - zext_ln73_39_fu_118_p1);

assign tmp_170_fu_336_p3 = {{a_reg_1383_pp0_iter1_reg}, {3'd0}};

assign tmp_171_fu_161_p3 = {{void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_int_reg}, {2'd0}};

assign tmp_172_fu_179_p3 = {{void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_int_reg}, {1'd0}};

assign tmp_173_fu_126_p3 = {{void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg}, {2'd0}};

assign tmp_174_fu_359_p3 = {{a_3_reg_1414}, {3'd0}};

assign tmp_175_fu_370_p3 = {{a_3_reg_1414}, {1'd0}};

assign tmp_176_fu_208_p3 = {{void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg}, {2'd0}};

assign tmp_177_fu_393_p3 = {{a_6_reg_1435}, {1'd0}};

assign tmp_178_fu_274_p3 = {{void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg}, {2'd0}};

assign tmp_179_fu_300_p3 = {{void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_int_reg}, {3'd0}};

assign tmp_180_fu_465_p3 = {{void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg}, {3'd0}};

assign tmp_181_fu_621_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_int_reg}, {3'd0}};

assign tmp_182_fu_523_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_int_reg}, {2'd0}};

assign tmp_183_fu_711_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_int_reg}, {3'd0}};

assign tmp_184_fu_729_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_int_reg}, {1'd0}};

assign tmp_185_fu_765_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_int_reg}, {3'd0}};

assign tmp_186_fu_813_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_int_reg}, {2'd0}};

assign tmp_187_fu_1062_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_int_reg}, {1'd0}};

assign tmp_188_fu_1088_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_int_reg}, {2'd0}};

assign tmp_189_fu_863_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_int_reg}, {1'd0}};

assign tmp_190_fu_889_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_int_reg}, {3'd0}};

assign tmp_191_fu_901_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_int_reg}, {1'd0}};

assign tmp_fu_96_p3 = {{void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_int_reg}, {2'd0}};

assign zext_ln58_15_fu_318_p1 = add_ln73_6_reg_1394;

assign zext_ln58_16_fu_421_p1 = add_ln73_7_reg_1420;

assign zext_ln58_17_fu_672_p1 = add_ln73_8_reg_1505;

assign zext_ln58_18_fu_675_p1 = sub_ln73_72_reg_1510;

assign zext_ln58_19_fu_678_p1 = sub_ln73_73_reg_1520;

assign zext_ln58_20_fu_953_p1 = add_ln73_9_reg_1560;

assign zext_ln58_21_fu_956_p1 = sub_ln73_74_reg_1565;

assign zext_ln58_22_fu_692_p1 = sub_ln73_76_reg_1535;

assign zext_ln58_23_fu_977_p1 = add_ln58_101_reg_1590;

assign zext_ln58_24_fu_1159_p1 = sub_ln73_79_reg_1610;

assign zext_ln58_25_fu_1162_p1 = a_15_reg_1615;

assign zext_ln58_26_fu_1234_p1 = sub_ln73_82_reg_1723;

assign zext_ln58_27_fu_1165_p1 = sub_ln73_83_reg_1637;

assign zext_ln58_28_fu_1237_p1 = sub_ln73_85_reg_1728;

assign zext_ln58_29_fu_1168_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_int_reg;

assign zext_ln58_30_fu_1172_p1 = a_20_reg_1652;

assign zext_ln58_31_fu_1240_p1 = add_ln73_10_reg_1733;

assign zext_ln58_32_fu_1243_p1 = sub_ln73_87_reg_1738;

assign zext_ln58_33_fu_1323_p1 = add_ln58_110_reg_1798;

assign zext_ln58_34_fu_1267_p1 = add_ln58_111_reg_1758;

assign zext_ln58_35_fu_1326_p1 = add_ln58_112_reg_1803;

assign zext_ln58_36_fu_1347_p1 = add_ln58_113_reg_1833;

assign zext_ln58_37_fu_1186_p1 = sub_ln73_90_reg_1683;

assign zext_ln58_38_fu_1285_p1 = add_ln58_117_reg_1768;

assign zext_ln58_39_fu_1335_p1 = add_ln58_118_reg_1813;

assign zext_ln58_40_fu_1306_p1 = add_ln58_123_reg_1783;

assign zext_ln58_fu_569_p1 = add_ln73_reg_1465;

assign zext_ln70_1_fu_551_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_int_reg;

assign zext_ln70_2_fu_1007_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_int_reg;

assign zext_ln70_3_fu_751_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9_int_reg;

assign zext_ln70_4_fu_787_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_int_reg;

assign zext_ln70_5_fu_841_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_int_reg;

assign zext_ln70_6_fu_929_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_int_reg;

assign zext_ln70_fu_230_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_int_reg;

assign zext_ln73_36_fu_92_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_int_reg;

assign zext_ln73_38_fu_157_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_int_reg;

assign zext_ln73_39_fu_118_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg;

assign zext_ln73_40_fu_122_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg;

assign zext_ln73_41_fu_204_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg;

assign zext_ln73_43_fu_244_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg;

assign zext_ln73_44_fu_270_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg;

assign zext_ln73_46_fu_296_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_int_reg;

assign zext_ln73_47_fu_457_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg;

assign zext_ln73_48_fu_461_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg;

assign zext_ln73_49_fu_493_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_int_reg;

assign zext_ln73_50_fu_606_p1 = shl_ln73_s_reg_1515;

assign zext_ln73_51_fu_613_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_int_reg;

assign zext_ln73_52_fu_617_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_int_reg;

assign zext_ln73_53_fu_515_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_int_reg;

assign zext_ln73_54_fu_519_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_int_reg;

assign zext_ln73_55_fu_104_p1 = tmp_fu_96_p3;

assign zext_ln73_56_fu_995_p1 = a_13_reg_1600;

assign zext_ln73_57_fu_1020_p1 = a_16_reg_1625;

assign zext_ln73_58_fu_1023_p1 = a_16_reg_1625;

assign zext_ln73_59_fu_809_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_int_reg;

assign zext_ln73_60_fu_343_p1 = tmp_170_fu_336_p3;

assign zext_ln73_61_fu_1084_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_int_reg;

assign zext_ln73_62_fu_169_p1 = tmp_171_fu_161_p3;

assign zext_ln73_63_fu_1118_p1 = a_22_reg_1662;

assign zext_ln73_64_fu_885_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_int_reg;

assign zext_ln73_65_fu_187_p1 = tmp_172_fu_179_p3;

assign zext_ln73_66_fu_134_p1 = tmp_173_fu_126_p3;

assign zext_ln73_67_fu_366_p1 = tmp_174_fu_359_p3;

assign zext_ln73_68_fu_377_p1 = tmp_175_fu_370_p3;

assign zext_ln73_69_fu_216_p1 = tmp_176_fu_208_p3;

assign zext_ln73_70_fu_400_p1 = tmp_177_fu_393_p3;

assign zext_ln73_71_fu_282_p1 = tmp_178_fu_274_p3;

assign zext_ln73_72_fu_308_p1 = tmp_179_fu_300_p3;

assign zext_ln73_73_fu_473_p1 = tmp_180_fu_465_p3;

assign zext_ln73_74_fu_629_p1 = tmp_181_fu_621_p3;

assign zext_ln73_75_fu_531_p1 = tmp_182_fu_523_p3;

assign zext_ln73_76_fu_719_p1 = tmp_183_fu_711_p3;

assign zext_ln73_77_fu_737_p1 = tmp_184_fu_729_p3;

assign zext_ln73_78_fu_773_p1 = tmp_185_fu_765_p3;

assign zext_ln73_79_fu_821_p1 = tmp_186_fu_813_p3;

assign zext_ln73_80_fu_1070_p1 = tmp_187_fu_1062_p3;

assign zext_ln73_81_fu_1096_p1 = tmp_188_fu_1088_p3;

assign zext_ln73_82_fu_871_p1 = tmp_189_fu_863_p3;

assign zext_ln73_83_fu_897_p1 = tmp_190_fu_889_p3;

assign zext_ln73_84_fu_909_p1 = tmp_191_fu_901_p3;

assign zext_ln73_fu_333_p1 = a_reg_1383_pp0_iter1_reg;

always @ (posedge ap_clk) begin
    sub_ln73_66_reg_1409[0] <= 1'b0;
    zext_ln73_72_reg_1445[2:0] <= 3'b000;
    zext_ln73_72_reg_1445[11] <= 1'b0;
    zext_ln73_72_reg_1445_pp0_iter2_reg[2:0] <= 3'b000;
    zext_ln73_72_reg_1445_pp0_iter2_reg[11] <= 1'b0;
    sub_ln73_67_reg_1470[0] <= 1'b0;
    sub_ln73_68_reg_1475[0] <= 1'b0;
    sub_ln73_70_reg_1500[2:0] <= 3'b000;
    shl_ln73_s_reg_1515[1:0] <= 2'b00;
    sub_ln73_77_reg_1605[2:0] <= 3'b000;
    sub_ln73_79_reg_1610[0] <= 1'b0;
    sub_ln73_80_reg_1632[2:0] <= 3'b000;
    sub_ln73_84_reg_1642[1:0] <= 2'b00;
    sub_ln73_88_reg_1668[0] <= 1'b0;
    sub_ln73_89_reg_1673[0] <= 1'b0;
    sub_ln73_85_reg_1728[0] <= 1'b0;
    add_ln58_107_reg_1753[0] <= 1'b0;
    add_ln58_115_reg_1763[0] <= 1'b0;
end

endmodule //myproject_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s
