--------------------------------------------------------------------------------
Release 9.1.03i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx91i\bin\nt\trce.exe -ise E:/xproj/vga/vga.ise -intstyle ise -e 3 -s 5
-xml TopLevel TopLevel.ncd -o TopLevel.twr TopLevel.pcf -ucf TopLevel.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2006-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Vsync1 = MAXDELAY FROM TIMEGRP "LineCounter" TO TIMEGRP 
"Vsync" 10 ns;

 20 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.915ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Vsync2 = MAXDELAY FROM TIMEGRP "Ht" TO TIMEGRP "Vsync" 10 
ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LineCounter = MAXDELAY FROM TIMEGRP "Ht" TO TIMEGRP 
"LineCounter" 10 ns;

 10 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.876ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Ht1 = MAXDELAY FROM TIMEGRP "PixClock" TO TIMEGRP "Ht" 10 
ns;

 1 item analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.715ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Vsync3 = MAXDELAY FROM TIMEGRP "Ht" TO TIMEGRP "Vsync" 10 
ns;

 2 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.495ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin          |    5.915|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 33 paths, 0 nets, and 32 connections

Design statistics:
   Minimum period:   5.915ns   (Maximum frequency: 169.062MHz)
   Maximum path delay from/to any node:   5.915ns


Analysis completed Mon Feb 25 20:28:40 2008 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 89 MB



