m255
K4
z2
13
cModel Technology
Z0 dC:/questasim64_10.2c/examples
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
T_opt
VlNMezzUkL>e`gNnXYLIRI1
04 34 4 work RISCV_5StagePipelined_Processor_tb fast 0
=4-586c2533cfc0-66bee46f-361-1c48
Z1 o-quiet -auto_acc_if_foreign -work work +acc
n@_opt
Z2 OL;O;10.2c;57
Z3 dC:/questasim64_10.2c/examples
!s110 1723786351
T_opt1
!s110 1724002916
VihD[;PhWCoXDkC6AfXBG_0
04 30 4 work tb_fast_multi_cycle_multiplier fast 0
=16-586c2533cfc0-66c23264-305-3470
R1
n@_opt1
R2
vadder
IGYK9mCDUeZJL[ni0_KTWX2
Z4 V`JN@9S9cnhjKRR_L]QIcM3
Z5 dD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor
w1723197618
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v
L0 1
Z6 OL;L;10.2c;57
r1
31
Z7 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z8 !s110 1724002506
!s100 A9>OFMH<5:@YcSHHfKKKo3
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v|
!s108 1724002506.730000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v|
!i10b 1
!s85 0
!i111 0
valu
R8
I7BIYMDU:3iPOCC`J=jS<j2
R4
R5
w1723695347
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v
L0 1
R6
r1
31
R7
!s100 h7zMA?E?`>XU<X4M9gL=i0
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v|
!s108 1724002506.774000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v|
!i10b 1
!s85 0
!i111 0
vALU_decoder
R8
I3m5`Fj@4NP6EROo4WCOJ[2
R4
R5
w1723766469
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v
L0 1
R6
r1
31
R7
n@a@l@u_decoder
!s100 g4j7kK35Fl:;>k`cRlJe50
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v|
!s108 1724002506.822000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v|
!i10b 1
!s85 0
!i111 0
vcontrol_unit
R8
IOSVHRd0]N?7<oFc6KiS9h2
R4
R5
w1723666023
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v
L0 1
R6
r1
31
R7
!s100 :^<7``PIPQ?88mf`]bgka2
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v|
!s108 1724002506.870000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v|
!i10b 1
!s85 0
!i111 0
vDMem
R8
I8ZB`eE]o]Qj1G_JP>0FI11
R4
R5
w1723742376
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v
L0 32
R6
r1
31
R7
n@d@mem
!s100 5;<?<j?leTYb@lRG0LBc;2
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v|
!s108 1724002506.916000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v|
!i10b 1
!s85 0
!i111 0
vhazard_unit
R8
Io`6C1kb]`bJK2P9MSK5ci1
R4
R5
w1723828545
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v
L0 1
R6
r1
31
R7
!s100 FOSTjo70Phh4VHUI:_dP>2
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v|
!s108 1724002506.964000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v|
!i10b 1
!s85 0
!i111 0
vIMem
Z9 !s110 1724002507
I3LSBbV3`[1QCPU1GV]LK>0
R4
R5
Z10 w1723786339
Z11 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v
Z12 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v
L0 1
R6
r1
31
Z13 !s108 1724002507.003000
Z14 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v|
Z15 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v|
R7
n@i@mem
!s100 8TL2N<J@Yn643<9<_B22K3
!i10b 1
!s85 0
!i111 0
vimm_ext
R9
IM`dI@DbW?0dZD]R[k31PM1
R4
R5
w1723727138
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v
L0 1
R6
r1
31
R7
!s100 [?S?lm0Q>87HUiDGSShUM2
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v|
!s108 1724002507.062000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v|
!i10b 1
!s85 0
!i111 0
vmain_decoder
R9
IjCbGMW81Qeh6GXoon^Y[V2
R4
R5
w1723666183
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v
L0 1
R6
r1
31
R7
!s100 kHXPnd:OYS?lnQ>VDFmX^2
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v|
!s108 1724002507.107000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v|
!i10b 1
!s85 0
!i111 0
vMemory_instruction_tb
R9
I8@@c<L<G;LB?IEoeM=@hz1
R4
R5
R10
R11
R12
L0 84
R6
r1
31
R13
R14
R15
R7
n@memory_instruction_tb
!s100 Wa^8fNm0Y=lgg<GNZc:2R1
!i10b 1
!s85 0
!i111 0
vmultiplier
Z16 !s110 1724002914
IZWBH[VdaQ<`d^]T1@3XSa2
R4
R5
Z17 w1724002908
Z18 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v
Z19 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v
L0 1
R6
r1
31
Z20 !s108 1724002914.380000
Z21 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v|
Z22 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v|
R7
!i10b 1
!s100 87A990^F<m6gJND]ZG=RU2
!s85 0
!i111 0
vmux_2
R9
Ifj<7^GZn7L9T>fF32Fz`R3
R4
R5
w1723322581
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v
L0 1
R6
r1
31
R7
!s100 K2odM`=U8DjOYU=^?:RL[3
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v|
!s108 1724002507.199000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v|
!i10b 1
!s85 0
!i111 0
vreg_EX_MEM
R9
In`:BSOZAz=RHo1l]kOY7E0
R4
R5
w1723478151
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v
L0 1
R6
r1
31
R7
nreg_@e@x_@m@e@m
!s100 IIQd@aOn8dWk8nFk]JgUA3
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v|
!s108 1724002507.243000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v|
!i10b 1
!s85 0
!i111 0
vreg_file
R9
I3Z[1_f:Tf[bVBAD4>^8=93
R4
R5
w1723995905
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v
L0 1
R6
r1
31
R7
!s100 Wd<01Dn2RFNX2jniQU=k31
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v|
!s108 1724002507.293000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v|
!i10b 1
!s85 0
!i111 0
vreg_ID_EX
R9
IO8`2WPMZ:f4dQBCbGE4bZ3
R4
R5
w1723875993
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v
L0 1
R6
r1
31
R7
nreg_@i@d_@e@x
!s100 fnk8Kn0=<7_B49eCbzam]0
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v|
!s108 1724002507.340000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v|
!i10b 1
!s85 0
!i111 0
vreg_IF_ID
R9
IBT`9ZML2P`ZU;GlW^XU@a0
R4
R5
w1723390144
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v
L0 1
R6
r1
31
R7
nreg_@i@f_@i@d
!s100 VVLKOn[ThbL[ZARcoUYn:2
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v|
!s108 1724002507.384000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v|
!i10b 1
!s85 0
!i111 0
vreg_MEM_WB
R9
Io:Gbm@i1Q:I2XZcEUo[;l3
R4
R5
w1723434145
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v
L0 1
R6
r1
31
R7
nreg_@m@e@m_@w@b
!s100 L8ma6jG:;0NCi82<]X_1]1
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v|
!s108 1724002507.429000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v|
!i10b 1
!s85 0
!i111 0
vRISCV_5StagePipelined_Processor
R9
IFh[9T6E=SYL[7DUKKe56;1
R4
R5
w1723798437
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v
L0 1
R6
r1
31
R7
n@r@i@s@c@v_5@stage@pipelined_@processor
!s100 ACZ]46l9d6:?dQg]T<OkH0
!s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v|
!s108 1724002507.475000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v|
!i10b 1
!s85 0
!i111 0
vRISCV_5StagePipelined_Processor_tb
R9
Ih:cFSbd6NE6Befe]@XFcE3
R4
R5
w1723798419
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v
L0 2
R6
r1
31
R7
n@r@i@s@c@v_5@stage@pipelined_@processor_tb
!s100 71AMWz3aMCmhb[Z9;G@l22
!s90 -reportprogress|30|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v|
!s108 1724002507.532000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v|
!i10b 1
!s85 0
!i111 0
vtb_fast_multi_cycle_multiplier
R16
IVR:LE@S?Z:=Z;_fRI2>3P0
R4
R5
R17
R18
R19
L0 116
R6
r1
31
R20
R21
R22
R7
!i10b 1
!s100 oS7XU6Kg?2hfKXLePE2[b1
!s85 0
!i111 0
