 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Thu Nov 19 06:03:38 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]/Q (fd2qd1_hd)
                                                          0.68       1.43 r
  khu_sensor_top/ads1292_filter/iir_notch/U1068/Y (ivd1_hd)
                                                          0.12       1.55 f
  khu_sensor_top/ads1292_filter/iir_notch/U25/Y (ivd2_hd)
                                                          0.61       2.16 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd2_hd)
                                                          0.59       2.75 f
  khu_sensor_top/ads1292_filter/iir_notch/U28/Y (ad2d1_hd)
                                                          0.39       3.14 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd2_hd)
                                                          0.44       3.59 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.20       3.78 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       3.98 r
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.17 f
  khu_sensor_top/ads1292_filter/iir_notch/U8/Y (scg6d1_hd)
                                                          0.37       4.53 f
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (clknd2d2_hd)
                                                          0.42       4.95 r
  khu_sensor_top/ads1292_filter/iir_notch/U556/Y (ivd1_hd)
                                                          0.47       5.42 f
  khu_sensor_top/ads1292_filter/iir_notch/U585/Y (ao21d1_hd)
                                                          0.22       5.63 r
  khu_sensor_top/ads1292_filter/iir_notch/U582/Y (oa22d1_hd)
                                                          0.12       5.75 f
  khu_sensor_top/ads1292_filter/iir_notch/U581/Y (scg6d1_hd)
                                                          0.29       6.04 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5) <-
                                                          0.00       6.04 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       6.04 f
  data arrival time                                                  6.04

  clock clk (rise edge)                                  10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.79 r
  clock gating setup time                                -0.01      10.78
  data required time                                                10.78
  --------------------------------------------------------------------------
  data required time                                                10.78
  data arrival time                                                 -6.04
  --------------------------------------------------------------------------
  slack (MET)                                                        4.74


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]/Q (fd2qd1_hd)
                                                          0.68       1.43 r
  khu_sensor_top/ads1292_filter/iir_notch/U1068/Y (ivd1_hd)
                                                          0.12       1.55 f
  khu_sensor_top/ads1292_filter/iir_notch/U25/Y (ivd2_hd)
                                                          0.61       2.16 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd2_hd)
                                                          0.59       2.75 f
  khu_sensor_top/ads1292_filter/iir_notch/U28/Y (ad2d1_hd)
                                                          0.39       3.14 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd2_hd)
                                                          0.44       3.59 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.20       3.78 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       3.98 r
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.17 f
  khu_sensor_top/ads1292_filter/iir_notch/U1057/Y (nr3d1_hd)
                                                          0.18       4.35 r
  khu_sensor_top/ads1292_filter/iir_notch/U1039/Y (scg2d1_hd)
                                                          0.24       4.59 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_4) <-
                                                          0.00       4.59 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch/EN (cglpd1_hd)
                                                          0.00       4.59 r
  data arrival time                                                  4.59

  clock clk (rise edge)                                  10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.79 r
  clock gating setup time                                -0.05      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -4.59
  --------------------------------------------------------------------------
  slack (MET)                                                        6.16


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.70       1.45 r
  khu_sensor_top/ads1292_filter/iir_hpf/U499/Y (ivd1_hd)
                                                          0.21       1.66 f
  khu_sensor_top/ads1292_filter/iir_hpf/U486/Y (nr2d1_hd)
                                                          0.22       1.88 r
  khu_sensor_top/ads1292_filter/iir_hpf/U7/Y (ivd2_hd)
                                                          0.47       2.35 f
  khu_sensor_top/ads1292_filter/iir_hpf/U5/Y (nr2ad1_hd)
                                                          0.54       2.89 r
  khu_sensor_top/ads1292_filter/iir_hpf/U258/Y (nr2bd1_hd)
                                                          0.29       3.18 r
  khu_sensor_top/ads1292_filter/iir_hpf/U261/Y (nr2d1_hd)
                                                          0.12       3.29 f
  khu_sensor_top/ads1292_filter/iir_hpf/U3/Y (nr2d1_hd)
                                                          0.70       4.00 r
  khu_sensor_top/ads1292_filter/iir_hpf/U90/Y (scg6d1_hd)
                                                          0.40       4.39 r
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_hpf_3) <-
                                                          0.00       4.39 r
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       4.39 r
  data arrival time                                                  4.39

  clock clk (rise edge)                                  10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      10.79 r
  clock gating setup time                                -0.05      10.74
  data required time                                                10.74
  --------------------------------------------------------------------------
  data required time                                                10.74
  data arrival time                                                 -4.39
  --------------------------------------------------------------------------
  slack (MET)                                                        6.35


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_1_A_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]/Q (fd2qd1_hd)
                                                          0.68       1.43 r
  khu_sensor_top/ads1292_filter/iir_notch/U1068/Y (ivd1_hd)
                                                          0.12       1.55 f
  khu_sensor_top/ads1292_filter/iir_notch/U25/Y (ivd2_hd)
                                                          0.61       2.16 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd2_hd)
                                                          0.59       2.75 f
  khu_sensor_top/ads1292_filter/iir_notch/U28/Y (ad2d1_hd)
                                                          0.39       3.14 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd2_hd)
                                                          0.44       3.59 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.20       3.78 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       3.98 r
  khu_sensor_top/ads1292_filter/iir_notch/U1040/Y (ivd1_hd)
                                                          0.10       4.08 f
  khu_sensor_top/ads1292_filter/iir_notch/U11/Y (scg2d1_hd)
                                                          0.28       4.35 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_1_A_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_0) <-
                                                          0.00       4.35 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_1_A_reg/latch/EN (cglpd1_hd)
                                                          0.00       4.35 f
  data arrival time                                                  4.35

  clock clk (rise edge)                                  10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_1_A_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.79 r
  clock gating setup time                                -0.01      10.78
  data required time                                                10.78
  --------------------------------------------------------------------------
  data required time                                                10.78
  data arrival time                                                 -4.35
  --------------------------------------------------------------------------
  slack (MET)                                                        6.43


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_mult_2_A_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg/Q (fd1eqd1_hd)
                                                          0.55       1.30 r
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK (float_multiplier_5)
                                                          0.00       1.30 r
  khu_sensor_top/ads1292_filter/iir_lpf/U600/Y (nd3d1_hd)
                                                          0.68       1.98 f
  khu_sensor_top/ads1292_filter/iir_lpf/U32/Y (ivd1_hd)
                                                          0.70       2.68 r
  khu_sensor_top/ads1292_filter/iir_lpf/U34/Y (ivd2_hd)
                                                          0.62       3.30 f
  khu_sensor_top/ads1292_filter/iir_lpf/U577/Y (nr2d1_hd)
                                                          0.25       3.55 r
  khu_sensor_top/ads1292_filter/iir_lpf/U564/Y (nr2bd1_hd)
                                                          0.49       4.05 r
  khu_sensor_top/ads1292_filter/iir_lpf/U23/Y (or2d1_hd)
                                                          0.25       4.30 r
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_mult_2_A_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_lpf_0) <-
                                                          0.00       4.30 r
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_mult_2_A_reg/latch/EN (cglpd1_hd)
                                                          0.00       4.30 r
  data arrival time                                                  4.30

  clock clk (rise edge)                                  10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_mult_2_A_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.79 r
  clock gating setup time                                -0.04      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                        6.45


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_add_B_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/Q (fd2qd1_hd)
                                                          0.64       1.39 r
  khu_sensor_top/ads1292_filter/iir_hpf/U498/Y (ivd1_hd)
                                                          0.23       1.62 f
  khu_sensor_top/ads1292_filter/iir_hpf/U4/Y (nr2ad1_hd)
                                                          0.46       2.07 r
  khu_sensor_top/ads1292_filter/iir_hpf/U270/Y (ivd1_hd)
                                                          0.42       2.50 f
  khu_sensor_top/ads1292_filter/iir_hpf/U493/Y (nr2d1_hd)
                                                          0.75       3.25 r
  khu_sensor_top/ads1292_filter/iir_hpf/U492/Y (nd2d1_hd)
                                                          0.22       3.46 f
  khu_sensor_top/ads1292_filter/iir_hpf/U490/Y (nr2d1_hd)
                                                          0.17       3.64 r
  khu_sensor_top/ads1292_filter/iir_hpf/U473/Y (nd2bd1_hd)
                                                          0.18       3.81 r
  khu_sensor_top/ads1292_filter/iir_hpf/U385/Y (oa22ad1_hd)
                                                          0.23       4.05 r
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_add_B_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_hpf_1) <-
                                                          0.00       4.05 r
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_add_B_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       4.05 r
  data arrival time                                                  4.05

  clock clk (rise edge)                                  10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_add_B_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      10.79 r
  clock gating setup time                                -0.06      10.73
  data required time                                                10.73
  --------------------------------------------------------------------------
  data required time                                                10.73
  data arrival time                                                 -4.05
  --------------------------------------------------------------------------
  slack (MET)                                                        6.68


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/Q (fd2qd1_hd)
                                                          0.64       1.39 r
  khu_sensor_top/ads1292_filter/iir_hpf/U498/Y (ivd1_hd)
                                                          0.23       1.62 f
  khu_sensor_top/ads1292_filter/iir_hpf/U4/Y (nr2ad1_hd)
                                                          0.46       2.07 r
  khu_sensor_top/ads1292_filter/iir_hpf/U270/Y (ivd1_hd)
                                                          0.42       2.50 f
  khu_sensor_top/ads1292_filter/iir_hpf/U493/Y (nr2d1_hd)
                                                          0.75       3.25 r
  khu_sensor_top/ads1292_filter/iir_hpf/U492/Y (nd2d1_hd)
                                                          0.22       3.46 f
  khu_sensor_top/ads1292_filter/iir_hpf/U457/Y (nr2d1_hd)
                                                          0.17       3.63 r
  khu_sensor_top/ads1292_filter/iir_hpf/U456/Y (nr2d1_hd)
                                                          0.11       3.75 f
  khu_sensor_top/ads1292_filter/iir_hpf/U260/Y (nr2d1_hd)
                                                          0.10       3.84 r
  khu_sensor_top/ads1292_filter/iir_hpf/U9/Y (or2d1_hd)
                                                          0.19       4.03 r
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_hpf_2) <-
                                                          0.00       4.03 r
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/latch/EN (cglpd1_hd)
                                                          0.00       4.03 r
  data arrival time                                                  4.03

  clock clk (rise edge)                                  10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.79 r
  clock gating setup time                                -0.04      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                        6.72


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg/Q (fd1eqd1_hd)
                                                          0.55       1.30 r
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK (float_multiplier_5)
                                                          0.00       1.30 r
  khu_sensor_top/ads1292_filter/iir_lpf/U600/Y (nd3d1_hd)
                                                          0.68       1.98 f
  khu_sensor_top/ads1292_filter/iir_lpf/U32/Y (ivd1_hd)
                                                          0.70       2.68 r
  khu_sensor_top/ads1292_filter/iir_lpf/U34/Y (ivd2_hd)
                                                          0.62       3.30 f
  khu_sensor_top/ads1292_filter/iir_lpf/U471/Y (oa211d1_hd)
                                                          0.31       3.61 r
  khu_sensor_top/ads1292_filter/iir_lpf/U468/Y (ao22d1_hd)
                                                          0.13       3.74 f
  khu_sensor_top/ads1292_filter/iir_lpf/U465/Y (ao21d1_hd)
                                                          0.18       3.92 r
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_lpf_3) <-
                                                          0.00       3.92 r
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       3.92 r
  data arrival time                                                  3.92

  clock clk (rise edge)                                  10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.79 r
  clock gating setup time                                -0.07      10.73
  data required time                                                10.73
  --------------------------------------------------------------------------
  data required time                                                10.73
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                        6.81


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/r_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/r_pstate_reg[1]/Q (fd2qd1_hd)
                                                          0.75       1.50 r
  khu_sensor_top/ads1292_filter/iir_lpf/U599/Y (ivd1_hd)
                                                          0.21       1.72 f
  khu_sensor_top/ads1292_filter/iir_lpf/U598/Y (nd2d1_hd)
                                                          0.69       2.41 r
  khu_sensor_top/ads1292_filter/iir_lpf/U12/Y (ivd1_hd)
                                                          0.37       2.78 f
  khu_sensor_top/ads1292_filter/iir_lpf/U15/Y (ivd2_hd)
                                                          0.66       3.43 r
  khu_sensor_top/ads1292_filter/iir_lpf/U577/Y (nr2d1_hd)
                                                          0.24       3.68 f
  khu_sensor_top/ads1292_filter/iir_lpf/U296/Y (nd2d1_hd)
                                                          0.15       3.82 r
  khu_sensor_top/ads1292_filter/iir_lpf/U294/Y (oa211d1_hd)
                                                          0.12       3.94 f
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_lpf_4) <-
                                                          0.00       3.94 f
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       3.94 f
  data arrival time                                                  3.94

  clock clk (rise edge)                                  10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      10.79 r
  clock gating setup time                                -0.01      10.78
  data required time                                                10.78
  --------------------------------------------------------------------------
  data required time                                                10.78
  data arrival time                                                 -3.94
  --------------------------------------------------------------------------
  slack (MET)                                                        6.84


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]/Q (fd2qd1_hd)
                                                          0.68       1.43 r
  khu_sensor_top/ads1292_filter/iir_notch/U1068/Y (ivd1_hd)
                                                          0.12       1.55 f
  khu_sensor_top/ads1292_filter/iir_notch/U25/Y (ivd2_hd)
                                                          0.61       2.16 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd2_hd)
                                                          0.59       2.75 f
  khu_sensor_top/ads1292_filter/iir_notch/U1060/Y (nd2d1_hd)
                                                          0.26       3.01 r
  khu_sensor_top/ads1292_filter/iir_notch/U1045/Y (nr2d1_hd)
                                                          0.17       3.18 f
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ivd2_hd)
                                                          0.49       3.67 r
  khu_sensor_top/ads1292_filter/iir_notch/U1098/Y (oa22d1_hd)
                                                          0.21       3.88 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_7) <-
                                                          0.00       3.88 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       3.88 f
  data arrival time                                                  3.88

  clock clk (rise edge)                                  10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      10.79 r
  clock gating setup time                                -0.01      10.78
  data required time                                                10.78
  --------------------------------------------------------------------------
  data required time                                                10.78
  data arrival time                                                 -3.88
  --------------------------------------------------------------------------
  slack (MET)                                                        6.91


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      11.55 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.56      12.11 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      12.11 r
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      12.11 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.10      12.21 f
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.13      12.34 r
  khu_sensor_top/sensor_core/U165/Y (oa21d1_hd)           0.10      12.44 f
  khu_sensor_top/sensor_core/U161/Y (scg9d1_hd)           0.21      12.65 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_16) <-
                                                          0.00      12.65 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch/EN (cglpd1_hd)
                                                          0.00      12.65 f
  data arrival time                                                 12.65

  clock clk_half (rise edge)                             21.60      21.60
  clock network delay (ideal)                             0.75      22.35
  clock uncertainty                                      -1.51      20.84
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      20.84 r
  clock gating setup time                                -0.01      20.83
  data required time                                                20.83
  --------------------------------------------------------------------------
  data required time                                                20.83
  data arrival time                                                -12.65
  --------------------------------------------------------------------------
  slack (MET)                                                        8.18


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      11.55 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.46      12.01 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      12.01 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      12.01 f
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.14      12.14 r
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.12      12.26 f
  khu_sensor_top/sensor_core/U254/Y (oa31d1_hd)           0.35      12.61 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_7) <-
                                                          0.00      12.61 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch/EN (cglpd1_hd)
                                                          0.00      12.61 r
  data arrival time                                                 12.61

  clock clk_half (rise edge)                             21.60      21.60
  clock network delay (ideal)                             0.75      22.35
  clock uncertainty                                      -1.51      20.84
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      20.84 r
  clock gating setup time                                -0.05      20.79
  data required time                                                20.79
  --------------------------------------------------------------------------
  data required time                                                20.79
  data arrival time                                                -12.61
  --------------------------------------------------------------------------
  slack (MET)                                                        8.18


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd2qd1_hd)
                                                          0.00      11.55 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd2qd1_hd)
                                                          0.56      12.11 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      12.11 r
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      12.11 r
  khu_sensor_top/sensor_core/U286/Y (nr2bd1_hd)           0.24      12.35 r
  khu_sensor_top/sensor_core/U6/Y (or2d1_hd)              0.20      12.55 r
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_1) <-
                                                          0.00      12.55 r
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch/EN (cglpd1_hd)
                                                          0.00      12.55 r
  data arrival time                                                 12.55

  clock clk_half (rise edge)                             21.60      21.60
  clock network delay (ideal)                             0.75      22.35
  clock uncertainty                                      -1.51      20.84
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      20.84 r
  clock gating setup time                                -0.04      20.80
  data required time                                                20.80
  --------------------------------------------------------------------------
  data required time                                                20.80
  data arrival time                                                -12.55
  --------------------------------------------------------------------------
  slack (MET)                                                        8.25


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      11.55 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.56      12.11 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      12.11 r
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      12.11 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.10      12.21 f
  khu_sensor_top/sensor_core/U5/Y (scg6d1_hd)             0.35      12.56 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_5) <-
                                                          0.00      12.56 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch/EN (cglpd1_hd)
                                                          0.00      12.56 f
  data arrival time                                                 12.56

  clock clk_half (rise edge)                             21.60      21.60
  clock network delay (ideal)                             0.75      22.35
  clock uncertainty                                      -1.51      20.84
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch/CK (cglpd1_hd)
                                                          0.00      20.84 r
  clock gating setup time                                -0.01      20.83
  data required time                                                20.83
  --------------------------------------------------------------------------
  data required time                                                20.83
  data arrival time                                                -12.56
  --------------------------------------------------------------------------
  slack (MET)                                                        8.27


  Startpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_pstate_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_pstate_reg[0]/Q (fd3qd1_hd)
                                                          0.65       1.40 r
  khu_sensor_top/sensor_core/U475/Y (nd2d1_hd)            0.16       1.56 f
  khu_sensor_top/sensor_core/U474/Y (nr2d1_hd)            0.27       1.83 r
  khu_sensor_top/sensor_core/U473/Y (nd2d1_hd)            0.22       2.05 f
  khu_sensor_top/sensor_core/U316/Y (ivd1_hd)             0.28       2.32 r
  khu_sensor_top/sensor_core/U229/Y (nr2d1_hd)            0.15       2.48 f
  khu_sensor_top/sensor_core/U227/Y (nr2bd1_hd)           0.12       2.60 r
  khu_sensor_top/sensor_core/U226/Y (ivd1_hd)             0.08       2.68 f
  khu_sensor_top/sensor_core/U225/Y (nr2d1_hd)            0.23       2.91 r
  khu_sensor_top/sensor_core/U224/Y (oa21d1_hd)           0.18       3.09 f
  khu_sensor_top/sensor_core/U223/Y (nr2d1_hd)            0.14       3.23 r
  khu_sensor_top/sensor_core/U220/Y (nr2bd1_hd)           0.22       3.45 r
  khu_sensor_top/sensor_core/U407/Y (nd2bd1_hd)           0.18       3.63 r
  khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_3) <-
                                                          0.00       3.63 r
  khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       3.63 r
  data arrival time                                                  3.63

  clock clk_half (rise edge)                             21.60      21.60
  clock network delay (ideal)                             0.75      22.35
  clock uncertainty                                      -1.51      20.84
  khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      20.84 r
  clock gating setup time                                -0.05      20.79
  data required time                                                20.79
  --------------------------------------------------------------------------
  data required time                                                20.79
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                       17.17


  Startpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_first_param_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.84       1.59 r
  khu_sensor_top/sensor_core/U553/Y (nd2d1_hd)            0.36       1.96 f
  khu_sensor_top/sensor_core/U541/Y (nr2d1_hd)            0.36       2.32 r
  khu_sensor_top/sensor_core/U540/Y (ivd1_hd)             0.23       2.55 f
  khu_sensor_top/sensor_core/U536/Y (nr2d1_hd)            0.19       2.73 r
  khu_sensor_top/sensor_core/U535/Y (ivd1_hd)             0.12       2.85 f
  khu_sensor_top/sensor_core/U534/Y (nd2d1_hd)            0.15       3.00 r
  khu_sensor_top/sensor_core/U375/Y (nr2d1_hd)            0.12       3.13 f
  khu_sensor_top/sensor_core/U178/Y (nd2d1_hd)            0.11       3.24 r
  khu_sensor_top/sensor_core/U241/Y (nd2bd1_hd)           0.15       3.39 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_first_param_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_9) <-
                                                          0.00       3.39 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_first_param_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       3.39 r
  data arrival time                                                  3.39

  clock clk_half (rise edge)                             21.60      21.60
  clock network delay (ideal)                             0.75      22.35
  clock uncertainty                                      -1.51      20.84
  khu_sensor_top/sensor_core/clk_gate_r_mpr_first_param_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      20.84 r
  clock gating setup time                                -0.05      20.79
  data required time                                                20.79
  --------------------------------------------------------------------------
  data required time                                                20.79
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (MET)                                                       17.40


  Startpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_uart_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_uart_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.63       1.38 r
  khu_sensor_top/sensor_core/U638/Y (ivd1_hd)             0.15       1.52 f
  khu_sensor_top/sensor_core/U637/Y (nr2d1_hd)            0.40       1.92 r
  khu_sensor_top/sensor_core/U460/Y (nd3d1_hd)            0.24       2.16 f
  khu_sensor_top/sensor_core/U703/Y (ivd1_hd)             0.76       2.92 r
  khu_sensor_top/sensor_core/U108/Y (scg22d1_hd)          0.26       3.19 f
  khu_sensor_top/sensor_core/U38/Y (ivd1_hd)              0.15       3.34 r
  khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_0) <-
                                                          0.00       3.34 r
  khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       3.34 r
  data arrival time                                                  3.34

  clock clk_half (rise edge)                             21.60      21.60
  clock network delay (ideal)                             0.75      22.35
  clock uncertainty                                      -1.51      20.84
  khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      20.84 r
  clock gating setup time                                -0.06      20.78
  data required time                                                20.78
  --------------------------------------------------------------------------
  data required time                                                20.78
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                       17.44


  Startpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_second_param_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.84       1.59 r
  khu_sensor_top/sensor_core/U553/Y (nd2d1_hd)            0.36       1.96 f
  khu_sensor_top/sensor_core/U541/Y (nr2d1_hd)            0.36       2.32 r
  khu_sensor_top/sensor_core/U540/Y (ivd1_hd)             0.23       2.55 f
  khu_sensor_top/sensor_core/U536/Y (nr2d1_hd)            0.19       2.73 r
  khu_sensor_top/sensor_core/U535/Y (ivd1_hd)             0.12       2.85 f
  khu_sensor_top/sensor_core/U534/Y (nd2d1_hd)            0.15       3.00 r
  khu_sensor_top/sensor_core/U375/Y (nr2d1_hd)            0.12       3.13 f
  khu_sensor_top/sensor_core/U195/Y (nd2bd1_hd)           0.11       3.24 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_second_param_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_14) <-
                                                          0.00       3.24 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_second_param_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       3.24 r
  data arrival time                                                  3.24

  clock clk_half (rise edge)                             21.60      21.60
  clock network delay (ideal)                             0.75      22.35
  clock uncertainty                                      -1.51      20.84
  khu_sensor_top/sensor_core/clk_gate_r_mpr_second_param_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      20.84 r
  clock gating setup time                                -0.05      20.79
  data required time                                                20.79
  --------------------------------------------------------------------------
  data required time                                                20.79
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       17.55


  Startpoint: khu_sensor_top/uart_controller/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_1/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.61       1.36 f
  khu_sensor_top/uart_controller/U168/Y (ivd1_hd)         0.46       1.82 r
  khu_sensor_top/uart_controller/U166/Y (nd2d1_hd)        0.46       2.27 f
  khu_sensor_top/uart_controller/U165/Y (ivd1_hd)         0.21       2.48 r
  khu_sensor_top/uart_controller/U117/Y (nd4d1_hd)        0.13       2.61 f
  khu_sensor_top/uart_controller/U116/Y (nr4d1_hd)        0.38       2.99 r
  khu_sensor_top/uart_controller/U6/Y (or2d1_hd)          0.25       3.24 r
  khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_1/EN (SNPS_CLOCK_GATE_HIGH_uart_controller_3) <-
                                                          0.00       3.24 r
  khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_1/latch/EN (cglpd1_hd)
                                                          0.00       3.24 r
  data arrival time                                                  3.24

  clock clk_half (rise edge)                             21.60      21.60
  clock network delay (ideal)                             0.75      22.35
  clock uncertainty                                      -1.51      20.84
  khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_1/latch/CK (cglpd1_hd)
                                                          0.00      20.84 r
  clock gating setup time                                -0.04      20.80
  data required time                                                20.80
  --------------------------------------------------------------------------
  data required time                                                20.80
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       17.55


  Startpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_lstate_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.84       1.59 r
  khu_sensor_top/sensor_core/U553/Y (nd2d1_hd)            0.36       1.96 f
  khu_sensor_top/sensor_core/U541/Y (nr2d1_hd)            0.36       2.32 r
  khu_sensor_top/sensor_core/U540/Y (ivd1_hd)             0.23       2.55 f
  khu_sensor_top/sensor_core/U536/Y (nr2d1_hd)            0.19       2.73 r
  khu_sensor_top/sensor_core/U535/Y (ivd1_hd)             0.12       2.85 f
  khu_sensor_top/sensor_core/U534/Y (nd2d1_hd)            0.15       3.00 r
  khu_sensor_top/sensor_core/U10/Y (or3d1_hd)             0.22       3.22 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_lstate_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_17) <-
                                                          0.00       3.22 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_lstate_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       3.22 r
  data arrival time                                                  3.22

  clock clk_half (rise edge)                             21.60      21.60
  clock network delay (ideal)                             0.75      22.35
  clock uncertainty                                      -1.51      20.84
  khu_sensor_top/sensor_core/clk_gate_r_mpr_lstate_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      20.84 r
  clock gating setup time                                -0.04      20.80
  data required time                                                20.80
  --------------------------------------------------------------------------
  data required time                                                20.80
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (MET)                                                       17.58


1
