

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Fri Oct 17 19:42:20 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1202718817|  1202718817|  12.027 sec|  12.027 sec|  1202718817|  1202718817|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                        |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1       |  1202718816|  1202718816|  37584963|          -|          -|    32|        no|
        | + VITIS_LOOP_11_2      |    37584960|    37584960|    147392|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_12_3    |      147390|      147390|       578|          -|          -|   255|        no|
        |   +++ VITIS_LOOP_15_4  |         576|         576|         9|          -|          -|    64|        no|
        +------------------------+------------+------------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     326|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     110|    -|
|Register         |        -|     -|     311|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     311|     436|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_233_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln11_fu_284_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln12_fu_318_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln15_fu_407_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln17_1_fu_381_p2  |         +|   0|  0|  22|          22|          22|
    |add_ln17_2_fu_391_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln17_fu_354_p2    |         +|   0|  0|  24|          17|          17|
    |add_ln20_2_fu_302_p2  |         +|   0|  0|  28|          21|          21|
    |add_ln20_fu_251_p2    |         +|   0|  0|  23|          16|          16|
    |sub_ln17_1_fu_375_p2  |         -|   0|  0|  22|          22|          22|
    |sub_ln17_fu_344_p2    |         -|   0|  0|  23|          16|          16|
    |sub_ln20_1_fu_272_p2  |         -|   0|  0|  28|          21|          21|
    |sub_ln20_fu_209_p2    |         -|   0|  0|  22|          15|          15|
    |icmp_ln10_fu_227_p2   |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln11_fu_278_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln12_fu_312_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln15_fu_401_p2   |      icmp|   0|  0|  15|           7|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 326|         219|         184|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |acc_4_reg_156  |   9|          2|   32|         64|
    |ap_NS_fsm      |  65|         15|    1|         15|
    |ic_reg_145     |   9|          2|    7|         14|
    |oc_fu_68       |   9|          2|    6|         12|
    |x_reg_134      |   9|          2|    8|         16|
    |y_reg_123      |   9|          2|    8|         16|
    +---------------+----+-----------+-----+-----------+
    |Total          | 110|         25|   62|        137|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |acc_4_reg_156               |  32|   0|   32|          0|
    |acc_reg_447                 |  32|   0|   32|          0|
    |add_ln10_reg_437            |   6|   0|    6|          0|
    |add_ln11_reg_465            |   8|   0|    8|          0|
    |add_ln12_reg_483            |   8|   0|    8|          0|
    |add_ln15_reg_501            |   7|   0|    7|          0|
    |ap_CS_fsm                   |  14|   0|   14|          0|
    |conv2_weights_load_reg_511  |  32|   0|   32|          0|
    |feat1_load_reg_506          |  32|   0|   32|          0|
    |feat2_addr_reg_475          |  21|   0|   21|          0|
    |ic_reg_145                  |   7|   0|    7|          0|
    |mul_reg_521                 |  32|   0|   32|          0|
    |oc_fu_68                    |   6|   0|    6|          0|
    |sext_ln17_reg_424           |  16|   0|   16|          0|
    |sub_ln20_1_reg_457          |  21|   0|   21|          0|
    |tmp_s_reg_429               |   5|   0|   11|          6|
    |x_reg_134                   |   8|   0|    8|          0|
    |y_reg_123                   |   8|   0|    8|          0|
    |zext_ln20_2_reg_452         |   8|   0|   17|          9|
    |zext_ln20_4_reg_470         |   8|   0|   22|         14|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 311|   0|  340|         29|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_3418_p_din0      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_3418_p_din1      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_3418_p_opcode    |  out|    2|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_3418_p_dout0     |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_3418_p_ce        |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_3422_p_din0      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_3422_p_din1      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_3422_p_dout0     |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_3422_p_ce        |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|conv2_weights_address0  |  out|   11|   ap_memory|  conv2_weights|         array|
|conv2_weights_ce0       |  out|    1|   ap_memory|  conv2_weights|         array|
|conv2_weights_q0        |   in|   32|   ap_memory|  conv2_weights|         array|
|conv2_biases_address0   |  out|    5|   ap_memory|   conv2_biases|         array|
|conv2_biases_ce0        |  out|    1|   ap_memory|   conv2_biases|         array|
|conv2_biases_q0         |   in|   32|   ap_memory|   conv2_biases|         array|
|feat1_address0          |  out|   22|   ap_memory|          feat1|         array|
|feat1_ce0               |  out|    1|   ap_memory|          feat1|         array|
|feat1_q0                |   in|   32|   ap_memory|          feat1|         array|
|feat2_address0          |  out|   21|   ap_memory|          feat2|         array|
|feat2_ce0               |  out|    1|   ap_memory|          feat2|         array|
|feat2_we0               |  out|    1|   ap_memory|          feat2|         array|
|feat2_d0                |  out|   32|   ap_memory|          feat2|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%oc = alloca i32 1"   --->   Operation 15 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_8, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty_8, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln10 = store i6 0, i6 %oc" [src/conv2.cpp:10]   --->   Operation 18 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_11_2" [src/conv2.cpp:10]   --->   Operation 19 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%oc_1 = load i6 %oc" [src/conv2.cpp:10]   --->   Operation 20 'load' 'oc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i6 %oc_1" [src/conv2.cpp:10]   --->   Operation 21 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i6 %oc_1" [src/conv2.cpp:10]   --->   Operation 22 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i6 %oc_1" [src/conv2.cpp:20]   --->   Operation 23 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %oc_1, i8 0" [src/conv2.cpp:20]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i14 %tmp" [src/conv2.cpp:20]   --->   Operation 25 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.83ns)   --->   "%sub_ln20 = sub i15 %zext_ln20_1, i15 %zext_ln20" [src/conv2.cpp:20]   --->   Operation 26 'sub' 'sub_ln20' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i15 %sub_ln20" [src/conv2.cpp:17]   --->   Operation 27 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln10, i6 0" [src/conv2.cpp:17]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln10 = icmp_eq  i6 %oc_1, i6 32" [src/conv2.cpp:10]   --->   Operation 29 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln10 = add i6 %oc_1, i6 1" [src/conv2.cpp:10]   --->   Operation 30 'add' 'add_ln10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %VITIS_LOOP_11_2.split, void %for.end39" [src/conv2.cpp:10]   --->   Operation 31 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln10" [src/conv2.cpp:10]   --->   Operation 32 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:10]   --->   Operation 33 'load' 'conv2_biases_load' <Predicate = (!icmp_ln10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [src/conv2.cpp:24]   --->   Operation 34 'ret' 'ret_ln24' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:10]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv2.cpp:10]   --->   Operation 36 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:10]   --->   Operation 37 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%acc = bitcast i32 %conv2_biases_load" [src/conv2.cpp:10]   --->   Operation 38 'bitcast' 'acc' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.42ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_3" [src/conv2.cpp:11]   --->   Operation 39 'br' 'br_ln11' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.74>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%y = phi i8 %add_ln11, void %for.inc34, i8 0, void %VITIS_LOOP_11_2.split" [src/conv2.cpp:11]   --->   Operation 40 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i8 %y" [src/conv2.cpp:20]   --->   Operation 41 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i8 %y" [src/conv2.cpp:20]   --->   Operation 42 'zext' 'zext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.84ns)   --->   "%add_ln20 = add i16 %sext_ln17, i16 %zext_ln20_3" [src/conv2.cpp:20]   --->   Operation 43 'add' 'add_ln20' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i16 %add_ln20" [src/conv2.cpp:20]   --->   Operation 44 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i16 %add_ln20" [src/conv2.cpp:20]   --->   Operation 45 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln20, i8 0" [src/conv2.cpp:20]   --->   Operation 46 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.90ns)   --->   "%sub_ln20_1 = sub i21 %p_shl1, i21 %sext_ln20" [src/conv2.cpp:20]   --->   Operation 47 'sub' 'sub_ln20_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.76ns)   --->   "%icmp_ln11 = icmp_eq  i8 %y, i8 255" [src/conv2.cpp:11]   --->   Operation 48 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.76ns)   --->   "%add_ln11 = add i8 %y, i8 1" [src/conv2.cpp:11]   --->   Operation 49 'add' 'add_ln11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_12_3.split, void %for.inc37" [src/conv2.cpp:11]   --->   Operation 50 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:11]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/conv2.cpp:11]   --->   Operation 52 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.42ns)   --->   "%br_ln12 = br void %VITIS_LOOP_15_4" [src/conv2.cpp:12]   --->   Operation 53 'br' 'br_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.42>
ST_4 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln10 = store i6 %add_ln10, i6 %oc" [src/conv2.cpp:10]   --->   Operation 54 'store' 'store_ln10' <Predicate = (icmp_ln11)> <Delay = 0.42>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_11_2" [src/conv2.cpp:10]   --->   Operation 55 'br' 'br_ln10' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.90>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%x = phi i8 %add_ln12, void %for.inc31, i8 0, void %VITIS_LOOP_12_3.split" [src/conv2.cpp:12]   --->   Operation 56 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i8 %x" [src/conv2.cpp:20]   --->   Operation 57 'zext' 'zext_ln20_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln20_5 = zext i8 %x" [src/conv2.cpp:20]   --->   Operation 58 'zext' 'zext_ln20_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.90ns)   --->   "%add_ln20_2 = add i21 %sub_ln20_1, i21 %zext_ln20_5" [src/conv2.cpp:20]   --->   Operation 59 'add' 'add_ln20_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln20_6 = zext i21 %add_ln20_2" [src/conv2.cpp:20]   --->   Operation 60 'zext' 'zext_ln20_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%feat2_addr = getelementptr i32 %feat2, i64 0, i64 %zext_ln20_6" [src/conv2.cpp:20]   --->   Operation 61 'getelementptr' 'feat2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.76ns)   --->   "%icmp_ln12 = icmp_eq  i8 %x, i8 255" [src/conv2.cpp:12]   --->   Operation 62 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.76ns)   --->   "%add_ln12 = add i8 %x, i8 1" [src/conv2.cpp:12]   --->   Operation 63 'add' 'add_ln12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %VITIS_LOOP_15_4.split, void %for.inc34" [src/conv2.cpp:12]   --->   Operation 64 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:12]   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv2.cpp:12]   --->   Operation 66 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.42ns)   --->   "%br_ln15 = br void %for.inc" [src/conv2.cpp:15]   --->   Operation 67 'br' 'br_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_3" [src/conv2.cpp:11]   --->   Operation 68 'br' 'br_ln11' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%ic = phi i7 %add_ln15, void %for.inc.split, i7 0, void %VITIS_LOOP_15_4.split" [src/conv2.cpp:15]   --->   Operation 69 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%acc_4 = phi i32 %acc_5, void %for.inc.split, i32 %acc, void %VITIS_LOOP_15_4.split"   --->   Operation 70 'phi' 'acc_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i7 %ic" [src/conv2.cpp:17]   --->   Operation 71 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i7 %ic" [src/conv2.cpp:17]   --->   Operation 72 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %ic, i8 0" [src/conv2.cpp:17]   --->   Operation 73 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i15 %tmp_1" [src/conv2.cpp:17]   --->   Operation 74 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.84ns)   --->   "%sub_ln17 = sub i16 %zext_ln17_2, i16 %zext_ln17_1" [src/conv2.cpp:17]   --->   Operation 75 'sub' 'sub_ln17' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i16 %sub_ln17" [src/conv2.cpp:17]   --->   Operation 76 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.85ns)   --->   "%add_ln17 = add i17 %sext_ln17_1, i17 %zext_ln20_2" [src/conv2.cpp:17]   --->   Operation 77 'add' 'add_ln17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i17 %add_ln17" [src/conv2.cpp:17]   --->   Operation 78 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i17 %add_ln17" [src/conv2.cpp:17]   --->   Operation 79 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln17, i8 0" [src/conv2.cpp:17]   --->   Operation 80 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln17_1 = sub i22 %p_shl2, i22 %sext_ln17_2" [src/conv2.cpp:17]   --->   Operation 81 'sub' 'sub_ln17_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln17_1 = add i22 %sub_ln17_1, i22 %zext_ln20_4" [src/conv2.cpp:17]   --->   Operation 82 'add' 'add_ln17_1' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i22 %add_ln17_1" [src/conv2.cpp:17]   --->   Operation 83 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln17_3" [src/conv2.cpp:17]   --->   Operation 84 'getelementptr' 'feat1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.79ns)   --->   "%add_ln17_2 = add i11 %tmp_s, i11 %zext_ln17" [src/conv2.cpp:17]   --->   Operation 85 'add' 'add_ln17_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i11 %add_ln17_2" [src/conv2.cpp:17]   --->   Operation 86 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%conv2_weights_addr = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln17_4" [src/conv2.cpp:17]   --->   Operation 87 'getelementptr' 'conv2_weights_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.77ns)   --->   "%icmp_ln15 = icmp_eq  i7 %ic, i7 64" [src/conv2.cpp:15]   --->   Operation 88 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.77ns)   --->   "%add_ln15 = add i7 %ic, i7 1" [src/conv2.cpp:15]   --->   Operation 89 'add' 'add_ln15' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %for.inc31" [src/conv2.cpp:15]   --->   Operation 90 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (1.23ns)   --->   "%feat1_load = load i22 %feat1_addr" [src/conv2.cpp:17]   --->   Operation 91 'load' 'feat1_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_6 : Operation 92 [2/2] (1.23ns)   --->   "%conv2_weights_load = load i11 %conv2_weights_addr" [src/conv2.cpp:17]   --->   Operation 92 'load' 'conv2_weights_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 93 [1/1] (1.23ns)   --->   "%store_ln20 = store i32 %acc_4, i21 %feat2_addr" [src/conv2.cpp:20]   --->   Operation 93 'store' 'store_ln20' <Predicate = (icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln12 = br void %VITIS_LOOP_15_4" [src/conv2.cpp:12]   --->   Operation 94 'br' 'br_ln12' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 95 [1/2] (1.23ns)   --->   "%feat1_load = load i22 %feat1_addr" [src/conv2.cpp:17]   --->   Operation 95 'load' 'feat1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_7 : Operation 96 [1/2] (1.23ns)   --->   "%conv2_weights_load = load i11 %conv2_weights_addr" [src/conv2.cpp:17]   --->   Operation 96 'load' 'conv2_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %conv2_weights_load" [src/conv2.cpp:17]   --->   Operation 97 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (0.73ns)   --->   Input mux for Operation 98 '%mul = fmul i32 %feat1_load, i32 %bitcast_ln17'
ST_8 : Operation 98 [3/3] (6.27ns)   --->   "%mul = fmul i32 %feat1_load, i32 %bitcast_ln17" [src/conv2.cpp:17]   --->   Operation 98 'fmul' 'mul' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 99 [2/3] (7.01ns)   --->   "%mul = fmul i32 %feat1_load, i32 %bitcast_ln17" [src/conv2.cpp:17]   --->   Operation 99 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 100 [1/3] (7.01ns)   --->   "%mul = fmul i32 %feat1_load, i32 %bitcast_ln17" [src/conv2.cpp:17]   --->   Operation 100 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : [1/1] (0.73ns)   --->   Input mux for Operation 101 '%acc_5 = fadd i32 %acc_4, i32 %mul'
ST_11 : Operation 101 [4/4] (5.69ns)   --->   "%acc_5 = fadd i32 %acc_4, i32 %mul" [src/conv2.cpp:17]   --->   Operation 101 'fadd' 'acc_5' <Predicate = true> <Delay = 5.69> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 102 [3/4] (6.43ns)   --->   "%acc_5 = fadd i32 %acc_4, i32 %mul" [src/conv2.cpp:17]   --->   Operation 102 'fadd' 'acc_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 103 [2/4] (6.43ns)   --->   "%acc_5 = fadd i32 %acc_4, i32 %mul" [src/conv2.cpp:17]   --->   Operation 103 'fadd' 'acc_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:13]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/conv2.cpp:15]   --->   Operation 105 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/4] (6.43ns)   --->   "%acc_5 = fadd i32 %acc_4, i32 %mul" [src/conv2.cpp:17]   --->   Operation 106 'fadd' 'acc_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [src/conv2.cpp:15]   --->   Operation 107 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv2_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feat1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feat2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
oc                     (alloca           ) [ 011111111111111]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
store_ln10             (store            ) [ 000000000000000]
br_ln10                (br               ) [ 000000000000000]
oc_1                   (load             ) [ 000000000000000]
trunc_ln10             (trunc            ) [ 000000000000000]
zext_ln10              (zext             ) [ 000000000000000]
zext_ln20              (zext             ) [ 000000000000000]
tmp                    (bitconcatenate   ) [ 000000000000000]
zext_ln20_1            (zext             ) [ 000000000000000]
sub_ln20               (sub              ) [ 000000000000000]
sext_ln17              (sext             ) [ 000111111111111]
tmp_s                  (bitconcatenate   ) [ 000111111111111]
icmp_ln10              (icmp             ) [ 001111111111111]
add_ln10               (add              ) [ 000111111111111]
br_ln10                (br               ) [ 000000000000000]
conv2_biases_addr      (getelementptr    ) [ 000100000000000]
ret_ln24               (ret              ) [ 000000000000000]
speclooptripcount_ln10 (speclooptripcount) [ 000000000000000]
specloopname_ln10      (specloopname     ) [ 000000000000000]
conv2_biases_load      (load             ) [ 000000000000000]
acc                    (bitcast          ) [ 000011111111111]
br_ln11                (br               ) [ 001111111111111]
y                      (phi              ) [ 000010000000000]
zext_ln20_2            (zext             ) [ 000001111111111]
zext_ln20_3            (zext             ) [ 000000000000000]
add_ln20               (add              ) [ 000000000000000]
sext_ln20              (sext             ) [ 000000000000000]
trunc_ln20             (trunc            ) [ 000000000000000]
p_shl1                 (bitconcatenate   ) [ 000000000000000]
sub_ln20_1             (sub              ) [ 000001111111111]
icmp_ln11              (icmp             ) [ 001111111111111]
add_ln11               (add              ) [ 001111111111111]
br_ln11                (br               ) [ 000000000000000]
speclooptripcount_ln11 (speclooptripcount) [ 000000000000000]
specloopname_ln11      (specloopname     ) [ 000000000000000]
br_ln12                (br               ) [ 001111111111111]
store_ln10             (store            ) [ 000000000000000]
br_ln10                (br               ) [ 000000000000000]
x                      (phi              ) [ 000001000000000]
zext_ln20_4            (zext             ) [ 000000111111111]
zext_ln20_5            (zext             ) [ 000000000000000]
add_ln20_2             (add              ) [ 000000000000000]
zext_ln20_6            (zext             ) [ 000000000000000]
feat2_addr             (getelementptr    ) [ 000000111111111]
icmp_ln12              (icmp             ) [ 001111111111111]
add_ln12               (add              ) [ 001111111111111]
br_ln12                (br               ) [ 000000000000000]
speclooptripcount_ln12 (speclooptripcount) [ 000000000000000]
specloopname_ln12      (specloopname     ) [ 000000000000000]
br_ln15                (br               ) [ 001111111111111]
br_ln11                (br               ) [ 001111111111111]
ic                     (phi              ) [ 000000100000000]
acc_4                  (phi              ) [ 000000111111111]
zext_ln17              (zext             ) [ 000000000000000]
zext_ln17_1            (zext             ) [ 000000000000000]
tmp_1                  (bitconcatenate   ) [ 000000000000000]
zext_ln17_2            (zext             ) [ 000000000000000]
sub_ln17               (sub              ) [ 000000000000000]
sext_ln17_1            (sext             ) [ 000000000000000]
add_ln17               (add              ) [ 000000000000000]
sext_ln17_2            (sext             ) [ 000000000000000]
trunc_ln17             (trunc            ) [ 000000000000000]
p_shl2                 (bitconcatenate   ) [ 000000000000000]
sub_ln17_1             (sub              ) [ 000000000000000]
add_ln17_1             (add              ) [ 000000000000000]
zext_ln17_3            (zext             ) [ 000000000000000]
feat1_addr             (getelementptr    ) [ 000000010000000]
add_ln17_2             (add              ) [ 000000000000000]
zext_ln17_4            (zext             ) [ 000000000000000]
conv2_weights_addr     (getelementptr    ) [ 000000010000000]
icmp_ln15              (icmp             ) [ 001111111111111]
add_ln15               (add              ) [ 001111111111111]
br_ln15                (br               ) [ 000000000000000]
store_ln20             (store            ) [ 000000000000000]
br_ln12                (br               ) [ 001111111111111]
feat1_load             (load             ) [ 000000001110000]
conv2_weights_load     (load             ) [ 000000001000000]
bitcast_ln17           (bitcast          ) [ 000000000110000]
mul                    (fmul             ) [ 000000000001111]
speclooptripcount_ln13 (speclooptripcount) [ 000000000000000]
specloopname_ln15      (specloopname     ) [ 000000000000000]
acc_5                  (fadd             ) [ 001111111111111]
br_ln15                (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv2_weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2_biases">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="feat1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feat1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="feat2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feat2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i13.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="oc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="conv2_biases_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_biases_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_biases_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="feat2_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="21" slack="0"/>
<pin id="89" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feat2_addr/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="feat1_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="22" slack="0"/>
<pin id="96" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feat1_addr/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="conv2_weights_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_addr/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="22" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feat1_load/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_weights_load/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln20_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="21" slack="1"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/6 "/>
</bind>
</comp>

<comp id="123" class="1005" name="y_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="1"/>
<pin id="125" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="y_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="x_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="1"/>
<pin id="136" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="x_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="145" class="1005" name="ic_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="1"/>
<pin id="147" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ic (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="ic_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ic/6 "/>
</bind>
</comp>

<comp id="156" class="1005" name="acc_4_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="5"/>
<pin id="158" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="acc_4 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="acc_4_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="32" slack="3"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_4/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="5"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_5/11 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln10_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="oc_1_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="1"/>
<pin id="183" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oc_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln10_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln10_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln20_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln20_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="0"/>
<pin id="207" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sub_ln20_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="0"/>
<pin id="212" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln20/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sext_ln17_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="15" slack="0"/>
<pin id="217" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="5" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln10_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="0" index="1" bw="6" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln10_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="acc_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="acc/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln20_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_2/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln20_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_3/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln20_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="15" slack="2"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sext_ln20_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln20_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_shl1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="21" slack="0"/>
<pin id="266" dir="0" index="1" bw="13" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sub_ln20_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="21" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln20_1/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln11_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln11_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln10_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="2"/>
<pin id="292" dir="0" index="1" bw="6" slack="3"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln20_4_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_4/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln20_5_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_5/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln20_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="21" slack="1"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_2/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln20_6_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="21" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_6/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln12_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln12_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln17_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln17_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="15" slack="0"/>
<pin id="334" dir="0" index="1" bw="7" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln17_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="15" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sub_ln17_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="15" slack="0"/>
<pin id="346" dir="0" index="1" bw="7" slack="0"/>
<pin id="347" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln17/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sext_ln17_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_1/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln17_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="2"/>
<pin id="357" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sext_ln17_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="17" slack="0"/>
<pin id="361" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_2/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln17_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="17" slack="0"/>
<pin id="365" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_shl2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="22" slack="0"/>
<pin id="369" dir="0" index="1" bw="14" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sub_ln17_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="22" slack="0"/>
<pin id="377" dir="0" index="1" bw="17" slack="0"/>
<pin id="378" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln17_1/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln17_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="22" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="1"/>
<pin id="384" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln17_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="22" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln17_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="4"/>
<pin id="393" dir="0" index="1" bw="7" slack="0"/>
<pin id="394" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_2/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln17_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_4/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln15_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="0" index="1" bw="7" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln15_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="bitcast_ln17_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/8 "/>
</bind>
</comp>

<comp id="417" class="1005" name="oc_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="0"/>
<pin id="419" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="oc "/>
</bind>
</comp>

<comp id="424" class="1005" name="sext_ln17_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="2"/>
<pin id="426" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln17 "/>
</bind>
</comp>

<comp id="429" class="1005" name="tmp_s_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="4"/>
<pin id="431" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="437" class="1005" name="add_ln10_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="2"/>
<pin id="439" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="442" class="1005" name="conv2_biases_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="1"/>
<pin id="444" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv2_biases_addr "/>
</bind>
</comp>

<comp id="447" class="1005" name="acc_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="3"/>
<pin id="449" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="452" class="1005" name="zext_ln20_2_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="17" slack="2"/>
<pin id="454" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln20_2 "/>
</bind>
</comp>

<comp id="457" class="1005" name="sub_ln20_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="21" slack="1"/>
<pin id="459" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln20_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="add_ln11_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="470" class="1005" name="zext_ln20_4_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="22" slack="1"/>
<pin id="472" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_4 "/>
</bind>
</comp>

<comp id="475" class="1005" name="feat2_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="21" slack="1"/>
<pin id="477" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="feat2_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="add_ln12_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="488" class="1005" name="feat1_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="22" slack="1"/>
<pin id="490" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="feat1_addr "/>
</bind>
</comp>

<comp id="493" class="1005" name="conv2_weights_addr_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="1"/>
<pin id="495" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="add_ln15_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="506" class="1005" name="feat1_load_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feat1_load "/>
</bind>
</comp>

<comp id="511" class="1005" name="conv2_weights_load_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_load "/>
</bind>
</comp>

<comp id="516" class="1005" name="bitcast_ln17_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln17 "/>
</bind>
</comp>

<comp id="521" class="1005" name="mul_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="526" class="1005" name="acc_5_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="92" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="99" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="165"><net_src comp="159" pin="4"/><net_sink comp="118" pin=1"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="156" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="196"><net_src comp="181" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="181" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="193" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="184" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="181" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="181" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="79" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="127" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="127" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="251" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="256" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="127" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="127" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="297"><net_src comp="138" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="138" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="316"><net_src comp="138" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="138" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="149" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="149" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="149" pin="4"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="24" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="328" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="354" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="58" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="24" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="359" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="395"><net_src comp="324" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="405"><net_src comp="149" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="149" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="413" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="420"><net_src comp="68" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="427"><net_src comp="215" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="432"><net_src comp="219" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="440"><net_src comp="233" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="445"><net_src comp="72" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="450"><net_src comp="239" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="455"><net_src comp="243" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="460"><net_src comp="272" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="468"><net_src comp="284" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="473"><net_src comp="294" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="478"><net_src comp="85" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="486"><net_src comp="318" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="491"><net_src comp="92" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="496"><net_src comp="99" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="504"><net_src comp="407" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="509"><net_src comp="106" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="514"><net_src comp="112" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="519"><net_src comp="413" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="524"><net_src comp="172" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="529"><net_src comp="167" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="159" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_weights | {}
	Port: conv2_biases | {}
	Port: feat1 | {}
	Port: feat2 | {6 }
 - Input state : 
	Port: conv2 : conv2_weights | {6 7 }
	Port: conv2 : conv2_biases | {2 3 }
	Port: conv2 : feat1 | {6 7 }
	Port: conv2 : feat2 | {}
  - Chain level:
	State 1
		store_ln10 : 1
	State 2
		trunc_ln10 : 1
		zext_ln10 : 1
		zext_ln20 : 1
		tmp : 1
		zext_ln20_1 : 2
		sub_ln20 : 3
		sext_ln17 : 4
		tmp_s : 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		conv2_biases_addr : 2
		conv2_biases_load : 3
	State 3
		acc : 1
	State 4
		zext_ln20_2 : 1
		zext_ln20_3 : 1
		add_ln20 : 2
		sext_ln20 : 3
		trunc_ln20 : 3
		p_shl1 : 4
		sub_ln20_1 : 5
		icmp_ln11 : 1
		add_ln11 : 1
		br_ln11 : 2
	State 5
		zext_ln20_4 : 1
		zext_ln20_5 : 1
		add_ln20_2 : 2
		zext_ln20_6 : 3
		feat2_addr : 4
		icmp_ln12 : 1
		add_ln12 : 1
		br_ln12 : 2
	State 6
		zext_ln17 : 1
		zext_ln17_1 : 1
		tmp_1 : 1
		zext_ln17_2 : 2
		sub_ln17 : 3
		sext_ln17_1 : 4
		add_ln17 : 5
		sext_ln17_2 : 6
		trunc_ln17 : 6
		p_shl2 : 7
		sub_ln17_1 : 8
		add_ln17_1 : 9
		zext_ln17_3 : 10
		feat1_addr : 11
		add_ln17_2 : 2
		zext_ln17_4 : 3
		conv2_weights_addr : 4
		icmp_ln15 : 1
		add_ln15 : 1
		br_ln15 : 2
		feat1_load : 12
		conv2_weights_load : 5
		store_ln20 : 1
	State 7
	State 8
		mul : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_167     |    2    |   227   |   214   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_172     |    3    |   128   |   135   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln10_fu_233  |    0    |    0    |    13   |
|          |   add_ln20_fu_251  |    0    |    0    |    22   |
|          |   add_ln11_fu_284  |    0    |    0    |    15   |
|          |  add_ln20_2_fu_302 |    0    |    0    |    28   |
|    add   |   add_ln12_fu_318  |    0    |    0    |    15   |
|          |   add_ln17_fu_354  |    0    |    0    |    23   |
|          |  add_ln17_1_fu_381 |    0    |    0    |    22   |
|          |  add_ln17_2_fu_391 |    0    |    0    |    18   |
|          |   add_ln15_fu_407  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln20_fu_209  |    0    |    0    |    21   |
|    sub   |  sub_ln20_1_fu_272 |    0    |    0    |    28   |
|          |   sub_ln17_fu_344  |    0    |    0    |    22   |
|          |  sub_ln17_1_fu_375 |    0    |    0    |    22   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln10_fu_227  |    0    |    0    |    13   |
|   icmp   |  icmp_ln11_fu_278  |    0    |    0    |    15   |
|          |  icmp_ln12_fu_312  |    0    |    0    |    15   |
|          |  icmp_ln15_fu_401  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|          |  trunc_ln10_fu_184 |    0    |    0    |    0    |
|   trunc  |  trunc_ln20_fu_260 |    0    |    0    |    0    |
|          |  trunc_ln17_fu_363 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln10_fu_188  |    0    |    0    |    0    |
|          |  zext_ln20_fu_193  |    0    |    0    |    0    |
|          | zext_ln20_1_fu_205 |    0    |    0    |    0    |
|          | zext_ln20_2_fu_243 |    0    |    0    |    0    |
|          | zext_ln20_3_fu_247 |    0    |    0    |    0    |
|          | zext_ln20_4_fu_294 |    0    |    0    |    0    |
|   zext   | zext_ln20_5_fu_298 |    0    |    0    |    0    |
|          | zext_ln20_6_fu_307 |    0    |    0    |    0    |
|          |  zext_ln17_fu_324  |    0    |    0    |    0    |
|          | zext_ln17_1_fu_328 |    0    |    0    |    0    |
|          | zext_ln17_2_fu_340 |    0    |    0    |    0    |
|          | zext_ln17_3_fu_386 |    0    |    0    |    0    |
|          | zext_ln17_4_fu_396 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_197     |    0    |    0    |    0    |
|          |    tmp_s_fu_219    |    0    |    0    |    0    |
|bitconcatenate|    p_shl1_fu_264   |    0    |    0    |    0    |
|          |    tmp_1_fu_332    |    0    |    0    |    0    |
|          |    p_shl2_fu_367   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln17_fu_215  |    0    |    0    |    0    |
|   sext   |  sext_ln20_fu_256  |    0    |    0    |    0    |
|          | sext_ln17_1_fu_350 |    0    |    0    |    0    |
|          | sext_ln17_2_fu_359 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   355   |   669   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       acc_4_reg_156      |   32   |
|       acc_5_reg_526      |   32   |
|        acc_reg_447       |   32   |
|     add_ln10_reg_437     |    6   |
|     add_ln11_reg_465     |    8   |
|     add_ln12_reg_483     |    8   |
|     add_ln15_reg_501     |    7   |
|   bitcast_ln17_reg_516   |   32   |
| conv2_biases_addr_reg_442|    5   |
|conv2_weights_addr_reg_493|   11   |
|conv2_weights_load_reg_511|   32   |
|    feat1_addr_reg_488    |   22   |
|    feat1_load_reg_506    |   32   |
|    feat2_addr_reg_475    |   21   |
|        ic_reg_145        |    7   |
|        mul_reg_521       |   32   |
|        oc_reg_417        |    6   |
|     sext_ln17_reg_424    |   16   |
|    sub_ln20_1_reg_457    |   21   |
|       tmp_s_reg_429      |   11   |
|         x_reg_134        |    8   |
|         y_reg_123        |    8   |
|    zext_ln20_2_reg_452   |   17   |
|    zext_ln20_4_reg_470   |   22   |
+--------------------------+--------+
|           Total          |   428  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_106 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_112 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_172    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   140  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   669  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   428  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   783  |   705  |
+-----------+--------+--------+--------+--------+
