INFO: [HLS 200-10] Running 'E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'User' on host 'martina' (Windows NT_amd64 version 6.2) on Fri Dec 29 21:01:53 +0200 2023
INFO: [HLS 200-10] In directory 'E:/Martina/Senior2/ML/AlexNet'
INFO: [HLS 200-10] Opening project 'E:/Martina/Senior2/ML/AlexNet/AlexNet'.
INFO: [HLS 200-10] Adding design file 'FC1.cpp' to the project
INFO: [HLS 200-10] Opening solution 'E:/Martina/Senior2/ML/AlexNet/AlexNet/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FC1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 102.727 ; gain = 17.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 102.727 ; gain = 17.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 112.605 ; gain = 27.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 118.492 ; gain = 33.746
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 145.039 ; gain = 60.293
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 145.562 ; gain = 60.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fullyConnected' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fullyConnected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.515 seconds; current allocated memory: 95.994 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.988 seconds; current allocated memory: 96.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fullyConnected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fullyConnected/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fullyConnected/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fullyConnected/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fullyConnected/bias_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fullyConnected' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fullyConnected_mul_mul_16s_16s_32_1_1' to 'fullyConnected_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fullyConnected_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fullyConnected'.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 96.784 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 146.555 ; gain = 61.809
INFO: [SYSC 207-301] Generating SystemC RTL for fullyConnected.
INFO: [VHDL 208-304] Generating VHDL RTL for fullyConnected.
INFO: [VLOG 209-307] Generating Verilog RTL for fullyConnected.
INFO: [HLS 200-112] Total elapsed time: 53.327 seconds; peak allocated memory: 96.784 MB.
