
*** Running vivado
    with args -log DecimalCounter_3D.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DecimalCounter_3D.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source DecimalCounter_3D.tcl -notrace
Command: synth_design -top DecimalCounter_3D -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6152
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.836 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DecimalCounter_3D' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/DecimalCounter_3D.vhd:17]
INFO: [Synth 8-3491] module 'Divider' declared at 'C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Divider.vhd:7' bound to instance 'DIV' of component 'Divider' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/DecimalCounter_3D.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Divider' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Divider.vhd:14]
WARNING: [Synth 8-614] signal 't1' is read in the process but is not in the sensitivity list [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Divider.vhd:21]
WARNING: [Synth 8-614] signal 't2' is read in the process but is not in the sensitivity list [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Divider.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Divider' (1#1) [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Divider.vhd:14]
INFO: [Synth 8-3491] module 'Counter' declared at 'C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Counter.vhd:7' bound to instance 'CNT0' of component 'Counter' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/DecimalCounter_3D.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Counter.vhd:18]
WARNING: [Synth 8-614] signal 'Top_Count' is read in the process but is not in the sensitivity list [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Counter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Counter.vhd:18]
INFO: [Synth 8-3491] module 'Counter' declared at 'C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Counter.vhd:7' bound to instance 'CNT1' of component 'Counter' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/DecimalCounter_3D.vhd:95]
INFO: [Synth 8-3491] module 'Counter' declared at 'C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Counter.vhd:7' bound to instance 'CNT2' of component 'Counter' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/DecimalCounter_3D.vhd:104]
INFO: [Synth 8-3491] module 'COM_Logic' declared at 'C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/COM_Logic.vhd:7' bound to instance 'CLC' of component 'COM_Logic' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/DecimalCounter_3D.vhd:113]
INFO: [Synth 8-638] synthesizing module 'COM_Logic' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/COM_Logic.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'COM_Logic' (3#1) [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/COM_Logic.vhd:14]
INFO: [Synth 8-3491] module 'Shift_REG' declared at 'C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Shift_REG.vhd:7' bound to instance 'S_R' of component 'Shift_REG' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/DecimalCounter_3D.vhd:122]
INFO: [Synth 8-638] synthesizing module 'Shift_REG' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Shift_REG.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Shift_REG' (4#1) [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Shift_REG.vhd:13]
INFO: [Synth 8-3491] module 'Anode_Encoder' declared at 'C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Anode_Encoder.vhd:7' bound to instance 'AN_ENCODER' of component 'Anode_Encoder' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/DecimalCounter_3D.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Anode_Encoder' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Anode_Encoder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Anode_Encoder' (5#1) [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/Anode_Encoder.vhd:12]
INFO: [Synth 8-3491] module 'MUX_4X1' declared at 'C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/MUX_4X1.vhd:7' bound to instance 'MUX' of component 'MUX_4X1' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/DecimalCounter_3D.vhd:129]
INFO: [Synth 8-638] synthesizing module 'MUX_4X1' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/MUX_4X1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'MUX_4X1' (6#1) [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/MUX_4X1.vhd:13]
INFO: [Synth 8-3491] module 'SEG_Decoder' declared at 'C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/SEG_Decoder.vhd:7' bound to instance 'S_D' of component 'SEG_Decoder' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/DecimalCounter_3D.vhd:135]
INFO: [Synth 8-638] synthesizing module 'SEG_Decoder' [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/SEG_Decoder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SEG_Decoder' (7#1) [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/SEG_Decoder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'DecimalCounter_3D' (8#1) [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/DecimalCounter_3D.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1114.473 ; gain = 2.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1114.473 ; gain = 2.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1114.473 ; gain = 2.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1114.473 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/constrs_1/new/SEV_SEG_XDC.xdc]
Finished Parsing XDC File [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/constrs_1/new/SEV_SEG_XDC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.srcs/constrs_1/new/SEV_SEG_XDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DecimalCounter_3D_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DecimalCounter_3D_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1222.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1222.844 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1222.844 ; gain = 111.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1222.844 ; gain = 111.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1222.844 ; gain = 111.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1222.844 ; gain = 111.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1222.844 ; gain = 111.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1222.844 ; gain = 111.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1230.742 ; gain = 118.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1242.355 ; gain = 130.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1242.355 ; gain = 130.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1242.355 ; gain = 130.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1242.355 ; gain = 130.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1242.355 ; gain = 130.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1242.355 ; gain = 130.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1242.355 ; gain = 130.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |     4|
|4     |LUT2   |     5|
|5     |LUT3   |     7|
|6     |LUT4   |    92|
|7     |LUT5   |    13|
|8     |LUT6   |     5|
|9     |FDCE   |    64|
|10    |FDPE   |     2|
|11    |FDRE   |    15|
|12    |FDSE   |     4|
|13    |LDC    |     2|
|14    |IBUF   |     6|
|15    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1242.355 ; gain = 130.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1242.355 ; gain = 22.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1242.355 ; gain = 130.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1251.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1251.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1251.191 ; gain = 139.355
INFO: [Common 17-1381] The checkpoint 'C:/Users/osher/Vivado2020.1_Project/Decimal_Counter_3D/Decimal_Counter_3D.runs/synth_1/DecimalCounter_3D.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DecimalCounter_3D_utilization_synth.rpt -pb DecimalCounter_3D_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  6 15:23:23 2024...
