<profile>

<section name = "Vivado HLS Report for 'classify'" level="0">
<item name = "Date">Wed Feb 11 20:57:23 2026
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">ADSD</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.833, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1064, 1064, 957, 957, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="compute_class_U0">compute_class, 956, 956, 956, 956, none</column>
<column name="load_data48_U0">load_data48, 107, 107, 107, 107, none</column>
<column name="Block_proc_U0">Block_proc, 0, 0, 0, 0, none</column>
<column name="p_ADSD_Classifier_cp_U0">p_ADSD_Classifier_cp, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 70</column>
<column name="FIFO">0, -, 15, 188</column>
<column name="Instance">120, 1, 9661, 29121</column>
<column name="Memory">0, -, 256, 112</column>
<column name="Multiplexer">-, -, -, 144</column>
<column name="Register">-, -, 16, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">42, ~0, 9, 55</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Block_proc_U0">Block_proc, 0, 0, 66, 20</column>
<column name="classify_control_s_axi_U">classify_control_s_axi, 0, 0, 168, 280</column>
<column name="classify_gmem_m_axi_U">classify_gmem_m_axi, 4, 0, 566, 766</column>
<column name="compute_class_U0">compute_class, 116, 1, 8696, 27880</column>
<column name="load_data48_U0">load_data48, 0, 0, 99, 155</column>
<column name="p_ADSD_Classifier_cp_U0">p_ADSD_Classifier_cp, 0, 0, 66, 20</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="x_local_0_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_1_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_2_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_3_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_4_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_5_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_6_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_7_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_8_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_9_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_10_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_11_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_12_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_13_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_14_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
<column name="x_local_15_V_U">classify_x_local_1iI, 0, 16, 7, 49, 8, 2, 784</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="result_U">0, 5, 76, 2, 64, 128</column>
<column name="result_load_loc_chan_U">0, 5, 76, 2, 64, 128</column>
<column name="x_norm_in_V_c_U">0, 5, 36, 2, 24, 48</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_x_local_0_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_10_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_11_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_12_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_13_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_14_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_15_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_1_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_2_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_3_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_4_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_5_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_6_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_7_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_8_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_local_9_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="compute_class_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="load_data48_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_0_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_10_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_11_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_12_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_13_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_14_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_15_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_1_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_2_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_3_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_4_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_5_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_6_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_7_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_8_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_local_9_V">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_x_local_0_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_10_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_11_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_12_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_13_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_14_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_15_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_1_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_2_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_3_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_4_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_5_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_6_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_7_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_8_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_local_9_V">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_x_local_0_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_10_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_11_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_12_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_13_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_14_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_15_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_1_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_2_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_3_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_4_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_5_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_6_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_7_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_8_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_local_9_V">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, classify, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, classify, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, classify, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
