# RISC-V_CPU_in_Veirilog
This is an implementation of a Five-Stage Pipelining RISC-V Microprocessor in Verilog HDL.
