<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=1742" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2006-07-06T07:08:37-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=1742</id>
<entry>
<author><name><![CDATA[Anes]]></name></author>
<updated>2006-07-06T07:08:37-07:00</updated>
<published>2006-07-06T07:08:37-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15110#p15110</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15110#p15110"/>
<title type="html"><![CDATA[is there any way to this...]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15110#p15110"><![CDATA[
thanks a lot  <img src="http://forums.nesdev.com/images/smilies/icon_biggrin.gif" alt=":D" title="Very Happy" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=72">Anes</a> — Thu Jul 06, 2006 7:08 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2006-07-05T20:05:49-07:00</updated>
<published>2006-07-05T20:05:49-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15098#p15098</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15098#p15098"/>
<title type="html"><![CDATA[is there any way to this...]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15098#p15098"><![CDATA[
<div class="quotetitle">Anes wrote:</div><div class="quotecontent"><br />does spr dma takes 512 or 513 cpu cc?<br /><br />if it needs 1 cycle to read and 1 cycle to write it would seem 512, but i have heard about 513.<br /></div><br />It takes 513. The extra cycle is apparently to wait for the CPU to finish the instruction properly before the DMA controller grabs the bus. These extra cycles are also why sample playback DMA takes four cycles instead of one.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Wed Jul 05, 2006 8:05 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Quietust]]></name></author>
<updated>2006-07-05T18:13:40-07:00</updated>
<published>2006-07-05T18:13:40-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15090#p15090</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15090#p15090"/>
<title type="html"><![CDATA[is there any way to this...]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15090#p15090"><![CDATA[
513 cycles, not counting the 4 cycles for the STA $4014 instruction.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=7">Quietust</a> — Wed Jul 05, 2006 6:13 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Anes]]></name></author>
<updated>2006-07-05T18:09:52-07:00</updated>
<published>2006-07-05T18:09:52-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15089#p15089</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15089#p15089"/>
<title type="html"><![CDATA[is there any way to this...]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15089#p15089"><![CDATA[
thanks, now its fixed.<br /><br />Other dumb question (maybe it should go in another topic) does spr dma takes 512 or 513 cpu cc?<br /><br />if it needs 1 cycle to read and 1 cycle to write it would seem 512, but i have heard about 513.<br /><br />yeah i know it could be said "why dont you change it to 513 and see what happens", the thing is im fighting with 3 or more cpu cycles and when i test both ways throw me different result, and diff. results change other things. and so on...<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=72">Anes</a> — Wed Jul 05, 2006 6:09 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2006-07-05T10:02:07-07:00</updated>
<published>2006-07-05T10:02:07-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15063#p15063</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15063#p15063"/>
<title type="html"><![CDATA[is there any way to this...]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15063#p15063"><![CDATA[
As long as your CPU keeps track of clocks, you can implement this. To implement it just check the time of a $2002 read and if it's one PPU clock before the VBL flag would be set, set an internal flag to suppress VBL being set for that frame.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Wed Jul 05, 2006 10:02 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Anes]]></name></author>
<updated>2006-07-05T05:49:26-07:00</updated>
<published>2006-07-05T05:49:26-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15014#p15014</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15014#p15014"/>
<title type="html"><![CDATA[is there any way to this...]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1742&amp;p=15014#p15014"><![CDATA[
Is there any way to proper get accurate emulaton of "Reading 1 PPU clock before VBL should suppress setting" (i taked that from the blargg's test) having a NOT "cycle by cycle" cpu? i mean cycle info of instructions is well in my emulator. Is there difference between docs about the cycles of the opcodes? cos nesdev's 6502 docs seems to agree.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=72">Anes</a> — Wed Jul 05, 2006 5:49 am</p><hr />
]]></content>
</entry>
</feed>