<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file fxbox_impl1_map.ncd.
Design name: box_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Mon Oct 01 17:52:56 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o FxBox_impl1.tw1 -gui -msgset C:/fpga/projects/FxBox/promote.xml FxBox_impl1_map.ncd FxBox_impl1.prf 
Design file:     fxbox_impl1_map.ncd
Preference file: fxbox_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY NET "M_CLK" 38.000000 MHz (0 errors)</A></LI>            121 items scored, 0 timing errors detected.
Report:  277.008MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>FREQUENCY NET "DD0/I2CC0/READY_I2CM" 0.011111 MHz (0 errors)</A></LI>            116 items scored, 0 timing errors detected.
Report:  146.929MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_2' Target='right'>FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_ADDR" 0.010000 MHz (0 errors)</A></LI>            1 item scored, 0 timing errors detected.
Report:  400.000MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_3' Target='right'>FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz (0 errors)</A></LI>            8 items scored, 0 timing errors detected.
Report:  400.000MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_4' Target='right'>FREQUENCY NET "BTN0/IN_DEBOUNCE" 0.001000 MHz (0 errors)</A></LI>            1 item scored, 0 timing errors detected.
Report:  241.080MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_5' Target='right'>FREQUENCY NET "BTN1/IN_DEBOUNCE" 0.001000 MHz (0 errors)</A></LI>            1 item scored, 0 timing errors detected.
Report:  241.080MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_6' Target='right'>FREQUENCY NET "I2SM/BCLK_SR" 6.144000 MHz (0 errors)</A></LI>            66 items scored, 0 timing errors detected.
Report:  300.933MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_7' Target='right'>FREQUENCY NET "I2SS/BCLK_SR_R" 6.144000 MHz (0 errors)</A></LI>            23 items scored, 0 timing errors detected.
Report:  400.000MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_8' Target='right'>Unconstrained: CLOCK_DOMAIN</A></LI>            1166 unconstrained paths found

<LI><A href='#map_twr_pref_0_9' Target='right'>Unconstrained: INPUT_SETUP</A></LI>            57 unconstrained paths found

<LI><A href='#map_twr_pref_0_10' Target='right'>Unconstrained: CLOCK_TO_OUT</A></LI>            12 unconstrained paths found

<LI><A href='#map_twr_pref_0_11' Target='right'>Unconstrained: MAXDELAY</A></LI>            4 unconstrained paths found

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "M_CLK" 38.000000 MHz ;
            121 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 22.706ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i0  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i14  (to M_CLK +)

   Delay:               3.444ns  (85.8% logic, 14.2% route), 9 logic levels.

 Constraint Details:

      3.444ns physical path delay SLICE_7 to SLICE_0 meets
     26.316ns delay constraint less
      0.166ns DIN_SET requirement (totaling 26.150ns) by 22.706ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    SLICE_7.CLK to     SLICE_7.Q1 SLICE_7 (from M_CLK)
ROUTE         1   e 0.480     SLICE_7.Q1 to     SLICE_7.A1 n15
C1TOFCO_DE  ---     0.889     SLICE_7.A1 to    SLICE_7.FCO SLICE_7
ROUTE         1   e 0.001    SLICE_7.FCO to    SLICE_6.FCI n2194
FCITOFCO_D  ---     0.162    SLICE_6.FCI to    SLICE_6.FCO SLICE_6
ROUTE         1   e 0.001    SLICE_6.FCO to    SLICE_5.FCI n2195
FCITOFCO_D  ---     0.162    SLICE_5.FCI to    SLICE_5.FCO SLICE_5
ROUTE         1   e 0.001    SLICE_5.FCO to    SLICE_4.FCI n2196
FCITOFCO_D  ---     0.162    SLICE_4.FCI to    SLICE_4.FCO SLICE_4
ROUTE         1   e 0.001    SLICE_4.FCO to    SLICE_3.FCI n2197
FCITOFCO_D  ---     0.162    SLICE_3.FCI to    SLICE_3.FCO SLICE_3
ROUTE         1   e 0.001    SLICE_3.FCO to    SLICE_2.FCI n2198
FCITOFCO_D  ---     0.162    SLICE_2.FCI to    SLICE_2.FCO SLICE_2
ROUTE         1   e 0.001    SLICE_2.FCO to    SLICE_1.FCI n2199
FCITOFCO_D  ---     0.162    SLICE_1.FCI to    SLICE_1.FCO SLICE_1
ROUTE         1   e 0.001    SLICE_1.FCO to    SLICE_0.FCI n2200
FCITOF1_DE  ---     0.643    SLICE_0.FCI to     SLICE_0.F1 SLICE_0
ROUTE         1   e 0.001     SLICE_0.F1 to    SLICE_0.DI1 n66 (to M_CLK)
                  --------
                    3.444   (85.8% logic, 14.2% route), 9 logic levels.

Report:  277.008MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: FREQUENCY NET "DD0/I2CC0/READY_I2CM" 0.011111 MHz ;
            116 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 89994.094ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           DD0/I2CC0/BUF0/ram_data_0_0_0(ASIC)  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/DATA_W_I2CM_i7  (to DD0/I2CC0/READY_I2CM +)

   Delay:               6.458ns  (80.9% logic, 19.1% route), 1 logic levels.

 Constraint Details:

      6.458ns physical path delay DD0/I2CC0/BUF0/ram_data_0_0_0 to DD0/I2CC0/SLICE_382 meets
    90000.900ns delay constraint less
      0.348ns M_SET requirement (totaling 90000.552ns) by 89994.094ns

 Physical Path Details:

      Data path DD0/I2CC0/BUF0/ram_data_0_0_0 to DD0/I2CC0/SLICE_382:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *ta_0_0_0.CLKB to *ta_0_0_0.DOB7 DD0/I2CC0/BUF0/ram_data_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ta_0_0_0.DOB7 to */SLICE_382.M0 DD0/I2CC0/DATA_OUT_BUF_7 (to DD0/I2CC0/READY_I2CM)
                  --------
                    6.458   (80.9% logic, 19.1% route), 1 logic levels.

Report:  146.929MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_ADDR" 0.010000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 99997.500ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            DD0/I2CC0/SLICE_147

   Delay:               2.500ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 99997.652ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/INIT_R_80  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/CMD_BYTE_R_i1  (to DD0/I2CC0/I2CM0/LOAD_ADDR +)

   Delay:               2.182ns  (43.4% logic, 56.6% route), 2 logic levels.

 Constraint Details:

      2.182ns physical path delay DD0/I2CC0/SLICE_178 to DD0/I2CC0/SLICE_147 meets
    100000.000ns delay constraint less
      0.166ns DIN_SET requirement (totaling 99999.834ns) by 99997.652ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_178 to DD0/I2CC0/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_178.CLK to */SLICE_178.Q1 DD0/I2CC0/SLICE_178 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_178.Q1 to */SLICE_147.A0 DD0/I2CC0/INIT_R
CTOF_DEL    ---     0.495 */SLICE_147.A0 to */SLICE_147.F0 DD0/I2CC0/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 DD0/I2CC0/CMD_I2CM_6 (to DD0/I2CC0/I2CM0/LOAD_ADDR)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Report:  400.000MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;
            8 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 89998.400ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            DD0/I2CC0/I2CM0/SLICE_383

   Delay:               2.500ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 89998.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i6  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i1  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               1.686ns  (26.8% logic, 73.2% route), 1 logic levels.

 Constraint Details:

      1.686ns physical path delay DD0/I2CC0/SLICE_382 to DD0/I2CC0/I2CM0/SLICE_383 meets
    90000.900ns delay constraint less
      0.348ns M_SET requirement (totaling 90000.552ns) by 89998.866ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_382 to DD0/I2CC0/I2CM0/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_382.CLK to */SLICE_382.Q1 DD0/I2CC0/SLICE_382 (from DD0/I2CC0/READY_I2CM)
ROUTE         1   e 1.234 */SLICE_382.Q1 to */SLICE_383.M0 DD0/I2CC0/DATA_W_I2CM_6 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Report:  400.000MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: FREQUENCY NET "BTN0/IN_DEBOUNCE" 0.001000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 999995.852ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/BUSY_86  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        BTN0/OUT_BUTTON_T_17  (to BTN0/IN_DEBOUNCE +)

   Delay:               3.415ns  (27.7% logic, 72.3% route), 2 logic levels.

 Constraint Details:

      3.415ns physical path delay SLICE_205 to BTN0/SLICE_62 meets
    1000000.000ns delay constraint less
      0.733ns LSRREC_SET requirement (totaling 999999.267ns) by 999995.852ns

 Physical Path Details:

      Data path SLICE_205 to BTN0/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_205.CLK to   SLICE_205.Q0 SLICE_205 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_205.Q0 to   SLICE_298.A1 DRV_BUSY
CTOF_DEL    ---     0.495   SLICE_298.A1 to   SLICE_298.F1 SLICE_298
ROUTE         2   e 1.234   SLICE_298.F1 to */SLICE_62.LSR BTN_CLR (to BTN0/IN_DEBOUNCE)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Report:  241.080MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_5"></A>Preference: FREQUENCY NET "BTN1/IN_DEBOUNCE" 0.001000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 999995.852ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/BUSY_86  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        BTN1/OUT_BUTTON_T_17  (to BTN1/IN_DEBOUNCE +)

   Delay:               3.415ns  (27.7% logic, 72.3% route), 2 logic levels.

 Constraint Details:

      3.415ns physical path delay SLICE_205 to BTN1/SLICE_64 meets
    1000000.000ns delay constraint less
      0.733ns LSRREC_SET requirement (totaling 999999.267ns) by 999995.852ns

 Physical Path Details:

      Data path SLICE_205 to BTN1/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_205.CLK to   SLICE_205.Q0 SLICE_205 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_205.Q0 to   SLICE_298.A1 DRV_BUSY
CTOF_DEL    ---     0.495   SLICE_298.A1 to   SLICE_298.F1 SLICE_298
ROUTE         2   e 1.234   SLICE_298.F1 to */SLICE_64.LSR BTN_CLR (to BTN1/IN_DEBOUNCE)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Report:  241.080MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_6"></A>Preference: FREQUENCY NET "I2SM/BCLK_SR" 6.144000 MHz ;
            66 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 159.437ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/BIT_CTR_503__i1  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/BIT_CTR_503__i4  (to I2SM/BCLK_SR +)

   Delay:               3.157ns  (45.7% logic, 54.3% route), 3 logic levels.

 Constraint Details:

      3.157ns physical path delay I2SM/SLICE_210 to I2SM/SLICE_212 meets
    162.760ns delay constraint less
      0.166ns DIN_SET requirement (totaling 162.594ns) by 159.437ns

 Physical Path Details:

      Data path I2SM/SLICE_210 to I2SM/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_210.CLK to */SLICE_210.Q1 I2SM/SLICE_210 (from I2SM/BCLK_SR)
ROUTE         5   e 1.234 */SLICE_210.Q1 to */SLICE_212.A1 I2SM/BIT_CTR_1
CTOF_DEL    ---     0.495 */SLICE_212.A1 to */SLICE_212.F1 I2SM/SLICE_212
ROUTE         1   e 0.480 */SLICE_212.F1 to */SLICE_212.B0 I2SM/n2657
CTOF_DEL    ---     0.495 */SLICE_212.B0 to */SLICE_212.F0 I2SM/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 I2SM/n26 (to I2SM/BCLK_SR)
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Report:  300.933MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_7"></A>Preference: FREQUENCY NET "I2SS/BCLK_SR_R" 6.144000 MHz ;
            23 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 160.260ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            I2SS/SLICE_123

   Delay:               2.500ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 160.726ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i2  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i3  (to I2SS/BCLK_SR_R +)

   Delay:               1.686ns  (26.8% logic, 73.2% route), 1 logic levels.

 Constraint Details:

      1.686ns physical path delay I2SS/SLICE_123 to I2SS/SLICE_367 meets
    162.760ns delay constraint less
      0.348ns M_SET requirement (totaling 162.412ns) by 160.726ns

 Physical Path Details:

      Data path I2SS/SLICE_123 to I2SS/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_123.CLK to */SLICE_123.Q1 I2SS/SLICE_123 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_123.Q1 to */SLICE_367.M0 DATA_IN_R_T_2 (to I2SS/BCLK_SR_R)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Report:  400.000MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_8"></A>Preference: Unconstrained: CLOCK_DOMAIN
            1166 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_1_2.CLKB to *le_0_1_2.DOB8 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOB8 to */SLICE_263.A0 DD0/DATA_ASCII_35
CTOOFX_DEL  ---     0.721 */SLICE_263.A0 to *LICE_263.OFX0 DD0/i2052/SLICE_263
ROUTE         1   e 0.001 *LICE_263.OFX0 to *SLICE_263.FXB DD0/n2802
FXTOOFX_DE  ---     0.241 *SLICE_263.FXB to *LICE_263.OFX1 DD0/i2052/SLICE_263
ROUTE         1   e 1.234 *LICE_263.OFX1 to *ta_0_0_0.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_1_2.CLKB to *le_0_1_2.DOB3 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOB3 to */SLICE_271.B1 DD0/DATA_ASCII_30
CTOOFX_DEL  ---     0.721 */SLICE_271.B1 to *LICE_271.OFX0 DD0/i2039/SLICE_271
ROUTE         1   e 0.001 *LICE_271.OFX0 to *SLICE_278.FXA DD0/n2770
FXTOOFX_DE  ---     0.241 *SLICE_278.FXA to *LICE_278.OFX1 DD0/i2036/SLICE_278
ROUTE         1   e 1.234 *LICE_278.OFX1 to *ta_0_0_0.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_0_3.CLKB to *le_0_0_3.DOB3 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOB3 to */SLICE_272.C1 DD0/DATA_ASCII_12
CTOOFX_DEL  ---     0.721 */SLICE_272.C1 to *LICE_272.OFX0 DD0/i2063/SLICE_272
ROUTE         1   e 0.001 *LICE_272.OFX0 to *SLICE_274.FXA DD0/n2812
FXTOOFX_DE  ---     0.241 *SLICE_274.FXA to *LICE_274.OFX1 DD0/i2060/SLICE_274
ROUTE         1   e 1.234 *LICE_274.OFX1 to *ta_0_0_0.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_0_3.CLKB to *le_0_0_3.DOB6 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOB6 to */SLICE_264.C1 DD0/DATA_ASCII_15
CTOOFX_DEL  ---     0.721 */SLICE_264.C1 to *LICE_264.OFX0 DD0/i2085/SLICE_264
ROUTE         1   e 0.001 *LICE_264.OFX0 to *SLICE_269.FXA DD0/n2831
FXTOOFX_DE  ---     0.241 *SLICE_269.FXA to *LICE_269.OFX1 DD0/i2082/SLICE_269
ROUTE         1   e 1.234 *LICE_269.OFX1 to *ta_0_0_0.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_0_3.CLKB to *le_0_0_3.DOB8 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOB8 to */SLICE_281.B0 DD0/DATA_ASCII_17
CTOOFX_DEL  ---     0.721 */SLICE_281.B0 to *LICE_281.OFX0 DD0/i2014/SLICE_281
ROUTE         1   e 0.001 *LICE_281.OFX0 to *SLICE_285.FXA DD0/n2709
FXTOOFX_DE  ---     0.241 *SLICE_285.FXA to *LICE_285.OFX1 DD0/i2011/SLICE_285
ROUTE         1   e 1.234 *LICE_285.OFX1 to *ta_0_0_0.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_0_3.CLKB to *le_0_0_3.DOB7 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOB7 to */SLICE_284.B0 DD0/DATA_ASCII_16
CTOOFX_DEL  ---     0.721 */SLICE_284.B0 to *LICE_284.OFX0 DD0/i2031/SLICE_284
ROUTE         1   e 0.001 *LICE_284.OFX0 to *SLICE_265.FXA DD0/n2759
FXTOOFX_DE  ---     0.241 *SLICE_265.FXA to *LICE_265.OFX1 DD0/i2028/SLICE_265
ROUTE         1   e 1.234 *LICE_265.OFX1 to *ta_0_0_0.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_1_2.CLKB to *le_0_1_2.DOB7 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOB7 to */SLICE_268.A0 DD0/DATA_ASCII_34
CTOOFX_DEL  ---     0.721 */SLICE_268.A0 to *LICE_268.OFX0 DD0/i2044/SLICE_268
ROUTE         1   e 0.001 *LICE_268.OFX0 to *SLICE_268.FXB DD0/n2792
FXTOOFX_DE  ---     0.241 *SLICE_268.FXB to *LICE_268.OFX1 DD0/i2044/SLICE_268
ROUTE         1   e 1.234 *LICE_268.OFX1 to *ta_0_0_0.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_0_3.CLKB to *le_0_0_3.DOB4 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOB4 to */SLICE_273.C1 DD0/DATA_ASCII_13
CTOOFX_DEL  ---     0.721 */SLICE_273.C1 to *LICE_273.OFX0 DD0/i2022/SLICE_273
ROUTE         1   e 0.001 *LICE_273.OFX0 to *SLICE_276.FXA DD0/n2727
FXTOOFX_DE  ---     0.241 *SLICE_276.FXA to *LICE_276.OFX1 DD0/i2019/SLICE_276
ROUTE         1   e 1.234 *LICE_276.OFX1 to *ta_0_0_0.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_2_1.CLKB to *le_0_2_1.DOB1 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOB1 to */SLICE_278.B1 DD0/DATA_ASCII_46
CTOOFX_DEL  ---     0.721 */SLICE_278.B1 to *LICE_278.OFX0 DD0/i2036/SLICE_278
ROUTE         1   e 0.001 *LICE_278.OFX0 to *SLICE_278.FXB DD0/n2767
FXTOOFX_DE  ---     0.241 *SLICE_278.FXB to *LICE_278.OFX1 DD0/i2036/SLICE_278
ROUTE         1   e 1.234 *LICE_278.OFX1 to *ta_0_0_0.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_3_0.CLKB to *le_0_3_0.DOB0 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_3_0.DOB0 to */SLICE_269.C1 DD0/DATA_ASCII_63
CTOOFX_DEL  ---     0.721 */SLICE_269.C1 to *LICE_269.OFX0 DD0/i2082/SLICE_269
ROUTE         1   e 0.001 *LICE_269.OFX0 to *SLICE_269.FXB DD0/n2828
FXTOOFX_DE  ---     0.241 *SLICE_269.FXB to *LICE_269.OFX1 DD0/i2082/SLICE_269
ROUTE         1   e 1.234 *LICE_269.OFX1 to *ta_0_0_0.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_2_1.CLKB to *le_0_2_1.DOB4 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOB4 to */SLICE_285.B0 DD0/DATA_ASCII_49
CTOOFX_DEL  ---     0.721 */SLICE_285.B0 to *LICE_285.OFX0 DD0/i2011/SLICE_285
ROUTE         1   e 0.001 *LICE_285.OFX0 to *SLICE_285.FXB DD0/n2706
FXTOOFX_DE  ---     0.241 *SLICE_285.FXB to *LICE_285.OFX1 DD0/i2011/SLICE_285
ROUTE         1   e 1.234 *LICE_285.OFX1 to *ta_0_0_0.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_2_1.CLKB to *le_0_2_1.DOB3 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOB3 to */SLICE_265.B0 DD0/DATA_ASCII_48
CTOOFX_DEL  ---     0.721 */SLICE_265.B0 to *LICE_265.OFX0 DD0/i2028/SLICE_265
ROUTE         1   e 0.001 *LICE_265.OFX0 to *SLICE_265.FXB DD0/n2756
FXTOOFX_DE  ---     0.241 *SLICE_265.FXB to *LICE_265.OFX1 DD0/i2028/SLICE_265
ROUTE         1   e 1.234 *LICE_265.OFX1 to *ta_0_0_0.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_1_2.CLKB to *le_0_1_2.DOB0 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOB0 to */SLICE_275.B1 DD0/DATA_ASCII_27
CTOOFX_DEL  ---     0.721 */SLICE_275.B1 to *LICE_275.OFX0 DD0/i2055/SLICE_275
ROUTE         1   e 0.001 *LICE_275.OFX0 to *SLICE_263.FXA DD0/n2805
FXTOOFX_DE  ---     0.241 *SLICE_263.FXA to *LICE_263.OFX1 DD0/i2052/SLICE_263
ROUTE         1   e 1.234 *LICE_263.OFX1 to *ta_0_0_0.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_2_1.CLKB to *le_0_2_1.DOB8 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOB8 to */SLICE_276.B0 DD0/DATA_ASCII_53
CTOOFX_DEL  ---     0.721 */SLICE_276.B0 to *LICE_276.OFX0 DD0/i2019/SLICE_276
ROUTE         1   e 0.001 *LICE_276.OFX0 to *SLICE_276.FXB DD0/n2724
FXTOOFX_DE  ---     0.241 *SLICE_276.FXB to *LICE_276.OFX1 DD0/i2019/SLICE_276
ROUTE         1   e 1.234 *LICE_276.OFX1 to *ta_0_0_0.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_1_2.CLKB to *le_0_1_2.DOB5 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOB5 to */SLICE_265.A0 DD0/DATA_ASCII_32
CTOOFX_DEL  ---     0.721 */SLICE_265.A0 to *LICE_265.OFX0 DD0/i2028/SLICE_265
ROUTE         1   e 0.001 *LICE_265.OFX0 to *SLICE_265.FXB DD0/n2756
FXTOOFX_DE  ---     0.241 *SLICE_265.FXB to *LICE_265.OFX1 DD0/i2028/SLICE_265
ROUTE         1   e 1.234 *LICE_265.OFX1 to *ta_0_0_0.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_0_3.CLKB to *le_0_0_3.DOB1 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOB1 to */SLICE_266.C1 DD0/DATA_ASCII_10
CTOOFX_DEL  ---     0.721 */SLICE_266.C1 to *LICE_266.OFX0 DD0/i2047/SLICE_266
ROUTE         1   e 0.001 *LICE_266.OFX0 to *SLICE_268.FXA DD0/n2795
FXTOOFX_DE  ---     0.241 *SLICE_268.FXA to *LICE_268.OFX1 DD0/i2044/SLICE_268
ROUTE         1   e 1.234 *LICE_268.OFX1 to *ta_0_0_0.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_1_2.CLKB to *le_0_1_2.DOB2 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOB2 to */SLICE_273.B1 DD0/DATA_ASCII_29
CTOOFX_DEL  ---     0.721 */SLICE_273.B1 to *LICE_273.OFX0 DD0/i2022/SLICE_273
ROUTE         1   e 0.001 *LICE_273.OFX0 to *SLICE_276.FXA DD0/n2727
FXTOOFX_DE  ---     0.241 *SLICE_276.FXA to *LICE_276.OFX1 DD0/i2019/SLICE_276
ROUTE         1   e 1.234 *LICE_276.OFX1 to *ta_0_0_0.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_0_3.CLKB to *le_0_0_3.DOB5 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOB5 to */SLICE_271.C1 DD0/DATA_ASCII_14
CTOOFX_DEL  ---     0.721 */SLICE_271.C1 to *LICE_271.OFX0 DD0/i2039/SLICE_271
ROUTE         1   e 0.001 *LICE_271.OFX0 to *SLICE_278.FXA DD0/n2770
FXTOOFX_DE  ---     0.241 *SLICE_278.FXA to *LICE_278.OFX1 DD0/i2036/SLICE_278
ROUTE         1   e 1.234 *LICE_278.OFX1 to *ta_0_0_0.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_1_2.CLKB to *le_0_1_2.DOB1 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOB1 to */SLICE_272.B1 DD0/DATA_ASCII_28
CTOOFX_DEL  ---     0.721 */SLICE_272.B1 to *LICE_272.OFX0 DD0/i2063/SLICE_272
ROUTE         1   e 0.001 *LICE_272.OFX0 to *SLICE_274.FXA DD0/n2812
FXTOOFX_DE  ---     0.241 *SLICE_274.FXA to *LICE_274.OFX1 DD0/i2060/SLICE_274
ROUTE         1   e 1.234 *LICE_274.OFX1 to *ta_0_0_0.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_1_2.CLKB to *le_0_1_2.DOB4 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOB4 to */SLICE_264.B1 DD0/DATA_ASCII_31
CTOOFX_DEL  ---     0.721 */SLICE_264.B1 to *LICE_264.OFX0 DD0/i2085/SLICE_264
ROUTE         1   e 0.001 *LICE_264.OFX0 to *SLICE_269.FXA DD0/n2831
FXTOOFX_DE  ---     0.241 *SLICE_269.FXA to *LICE_269.OFX1 DD0/i2082/SLICE_269
ROUTE         1   e 1.234 *LICE_269.OFX1 to *ta_0_0_0.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_0_3.CLKB to *le_0_0_3.DOB2 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOB2 to */SLICE_275.C1 DD0/DATA_ASCII_11
CTOOFX_DEL  ---     0.721 */SLICE_275.C1 to *LICE_275.OFX0 DD0/i2055/SLICE_275
ROUTE         1   e 0.001 *LICE_275.OFX0 to *SLICE_263.FXA DD0/n2805
FXTOOFX_DE  ---     0.241 *SLICE_263.FXA to *LICE_263.OFX1 DD0/i2052/SLICE_263
ROUTE         1   e 1.234 *LICE_263.OFX1 to *ta_0_0_0.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_2_1.CLKB to *le_0_2_1.DOB7 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOB7 to */SLICE_274.B0 DD0/DATA_ASCII_52
CTOOFX_DEL  ---     0.721 */SLICE_274.B0 to *LICE_274.OFX0 DD0/i2060/SLICE_274
ROUTE         1   e 0.001 *LICE_274.OFX0 to *SLICE_274.FXB DD0/n2809
FXTOOFX_DE  ---     0.241 *SLICE_274.FXB to *LICE_274.OFX1 DD0/i2060/SLICE_274
ROUTE         1   e 1.234 *LICE_274.OFX1 to *ta_0_0_0.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_1_2.CLKB to *le_0_1_2.DOB6 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOB6 to */SLICE_285.A0 DD0/DATA_ASCII_33
CTOOFX_DEL  ---     0.721 */SLICE_285.A0 to *LICE_285.OFX0 DD0/i2011/SLICE_285
ROUTE         1   e 0.001 *LICE_285.OFX0 to *SLICE_285.FXB DD0/n2706
FXTOOFX_DE  ---     0.241 *SLICE_285.FXB to *LICE_285.OFX1 DD0/i2011/SLICE_285
ROUTE         1   e 1.234 *LICE_285.OFX1 to *ta_0_0_0.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_2_1.CLKB to *le_0_2_1.DOB2 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOB2 to */SLICE_269.B1 DD0/DATA_ASCII_47
CTOOFX_DEL  ---     0.721 */SLICE_269.B1 to *LICE_269.OFX0 DD0/i2082/SLICE_269
ROUTE         1   e 0.001 *LICE_269.OFX0 to *SLICE_269.FXB DD0/n2828
FXTOOFX_DE  ---     0.241 *SLICE_269.FXB to *LICE_269.OFX1 DD0/i2082/SLICE_269
ROUTE         1   e 1.234 *LICE_269.OFX1 to *ta_0_0_0.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_0_3.CLKB to *le_0_0_3.DOB0 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOB0 to */SLICE_281.C1 DD0/DATA_ASCII_9
CTOOFX_DEL  ---     0.721 */SLICE_281.C1 to *LICE_281.OFX0 DD0/i2014/SLICE_281
ROUTE         1   e 0.001 *LICE_281.OFX0 to *SLICE_285.FXA DD0/n2709
FXTOOFX_DE  ---     0.241 *SLICE_285.FXA to *LICE_285.OFX1 DD0/i2011/SLICE_285
ROUTE         1   e 1.234 *LICE_285.OFX1 to *ta_0_0_0.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_2_1.CLKB to *le_0_2_1.DOB5 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOB5 to */SLICE_268.B0 DD0/DATA_ASCII_50
CTOOFX_DEL  ---     0.721 */SLICE_268.B0 to *LICE_268.OFX0 DD0/i2044/SLICE_268
ROUTE         1   e 0.001 *LICE_268.OFX0 to *SLICE_268.FXB DD0/n2792
FXTOOFX_DE  ---     0.241 *SLICE_268.FXB to *LICE_268.OFX1 DD0/i2044/SLICE_268
ROUTE         1   e 1.234 *LICE_268.OFX1 to *ta_0_0_0.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_2_1.CLKB to *le_0_2_1.DOB0 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOB0 to */SLICE_276.B1 DD0/DATA_ASCII_45
CTOOFX_DEL  ---     0.721 */SLICE_276.B1 to *LICE_276.OFX0 DD0/i2019/SLICE_276
ROUTE         1   e 0.001 *LICE_276.OFX0 to *SLICE_276.FXB DD0/n2724
FXTOOFX_DE  ---     0.241 *SLICE_276.FXB to *LICE_276.OFX1 DD0/i2019/SLICE_276
ROUTE         1   e 1.234 *LICE_276.OFX1 to *ta_0_0_0.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.604ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.655ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *le_0_2_1.CLKB to *le_0_2_1.DOB6 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOB6 to */SLICE_263.B0 DD0/DATA_ASCII_51
CTOOFX_DEL  ---     0.721 */SLICE_263.B0 to *LICE_263.OFX0 DD0/i2052/SLICE_263
ROUTE         1   e 0.001 *LICE_263.OFX0 to *SLICE_263.FXB DD0/n2802
FXTOOFX_DE  ---     0.241 *SLICE_263.FXB to *LICE_263.OFX1 DD0/i2052/SLICE_263
ROUTE         1   e 1.234 *LICE_263.OFX1 to *ta_0_0_0.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    8.655   (71.5% logic, 28.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_3_0.CLKA to *le_0_3_0.DOA8 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_3_0.DOA8 to */SLICE_278.C1 DD0/DATA_ASCII_62
CTOOFX_DEL  ---     0.721 */SLICE_278.C1 to *LICE_278.OFX0 DD0/i2036/SLICE_278
ROUTE         1   e 0.001 *LICE_278.OFX0 to *SLICE_278.FXB DD0/n2767
FXTOOFX_DE  ---     0.241 *SLICE_278.FXB to *LICE_278.OFX1 DD0/i2036/SLICE_278
ROUTE         1   e 1.234 *LICE_278.OFX1 to *ta_0_0_0.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_2_1.CLKA to *le_0_2_1.DOA3 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOA3 to */SLICE_269.A0 DD0/DATA_ASCII_39
CTOOFX_DEL  ---     0.721 */SLICE_269.A0 to *LICE_269.OFX0 DD0/i2082/SLICE_269
ROUTE         1   e 0.001 *LICE_269.OFX0 to *SLICE_269.FXB DD0/n2828
FXTOOFX_DE  ---     0.241 *SLICE_269.FXB to *LICE_269.OFX1 DD0/i2082/SLICE_269
ROUTE         1   e 1.234 *LICE_269.OFX1 to *ta_0_0_0.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_0_3.CLKA to *le_0_0_3.DOA3 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOA3 to */SLICE_275.A0 DD0/DATA_ASCII_3
CTOOFX_DEL  ---     0.721 */SLICE_275.A0 to *LICE_275.OFX0 DD0/i2055/SLICE_275
ROUTE         1   e 0.001 *LICE_275.OFX0 to *SLICE_263.FXA DD0/n2805
FXTOOFX_DE  ---     0.241 *SLICE_263.FXA to *LICE_263.OFX1 DD0/i2052/SLICE_263
ROUTE         1   e 1.234 *LICE_263.OFX1 to *ta_0_0_0.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_0_3.CLKA to *le_0_0_3.DOA7 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOA7 to */SLICE_264.A0 DD0/DATA_ASCII_7
CTOOFX_DEL  ---     0.721 */SLICE_264.A0 to *LICE_264.OFX0 DD0/i2085/SLICE_264
ROUTE         1   e 0.001 *LICE_264.OFX0 to *SLICE_269.FXA DD0/n2831
FXTOOFX_DE  ---     0.241 *SLICE_269.FXA to *LICE_269.OFX1 DD0/i2082/SLICE_269
ROUTE         1   e 1.234 *LICE_269.OFX1 to *ta_0_0_0.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_0_3.CLKA to *le_0_0_3.DOA1 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOA1 to */SLICE_281.A0 DD0/DATA_ASCII_1
CTOOFX_DEL  ---     0.721 */SLICE_281.A0 to *LICE_281.OFX0 DD0/i2014/SLICE_281
ROUTE         1   e 0.001 *LICE_281.OFX0 to *SLICE_285.FXA DD0/n2709
FXTOOFX_DE  ---     0.241 *SLICE_285.FXA to *LICE_285.OFX1 DD0/i2011/SLICE_285
ROUTE         1   e 1.234 *LICE_285.OFX1 to *ta_0_0_0.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_0_3.CLKA to *le_0_0_3.DOA8 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOA8 to */SLICE_284.C1 DD0/DATA_ASCII_8
CTOOFX_DEL  ---     0.721 */SLICE_284.C1 to *LICE_284.OFX0 DD0/i2031/SLICE_284
ROUTE         1   e 0.001 *LICE_284.OFX0 to *SLICE_265.FXA DD0/n2759
FXTOOFX_DE  ---     0.241 *SLICE_265.FXA to *LICE_265.OFX1 DD0/i2028/SLICE_265
ROUTE         1   e 1.234 *LICE_265.OFX1 to *ta_0_0_0.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_2_1.CLKA to *le_0_2_1.DOA8 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOA8 to */SLICE_274.B1 DD0/DATA_ASCII_44
CTOOFX_DEL  ---     0.721 */SLICE_274.B1 to *LICE_274.OFX0 DD0/i2060/SLICE_274
ROUTE         1   e 0.001 *LICE_274.OFX0 to *SLICE_274.FXB DD0/n2809
FXTOOFX_DE  ---     0.241 *SLICE_274.FXB to *LICE_274.OFX1 DD0/i2060/SLICE_274
ROUTE         1   e 1.234 *LICE_274.OFX1 to *ta_0_0_0.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_1_2.CLKA to *le_0_1_2.DOA4 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOA4 to */SLICE_271.B0 DD0/DATA_ASCII_22
CTOOFX_DEL  ---     0.721 */SLICE_271.B0 to *LICE_271.OFX0 DD0/i2039/SLICE_271
ROUTE         1   e 0.001 *LICE_271.OFX0 to *SLICE_278.FXA DD0/n2770
FXTOOFX_DE  ---     0.241 *SLICE_278.FXA to *LICE_278.OFX1 DD0/i2036/SLICE_278
ROUTE         1   e 1.234 *LICE_278.OFX1 to *ta_0_0_0.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_1_2.CLKA to *le_0_1_2.DOA0 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOA0 to */SLICE_266.B0 DD0/DATA_ASCII_18
CTOOFX_DEL  ---     0.721 */SLICE_266.B0 to *LICE_266.OFX0 DD0/i2047/SLICE_266
ROUTE         1   e 0.001 *LICE_266.OFX0 to *SLICE_268.FXA DD0/n2795
FXTOOFX_DE  ---     0.241 *SLICE_268.FXA to *LICE_268.OFX1 DD0/i2044/SLICE_268
ROUTE         1   e 1.234 *LICE_268.OFX1 to *ta_0_0_0.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_2_1.CLKA to *le_0_2_1.DOA6 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOA6 to */SLICE_268.B1 DD0/DATA_ASCII_42
CTOOFX_DEL  ---     0.721 */SLICE_268.B1 to *LICE_268.OFX0 DD0/i2044/SLICE_268
ROUTE         1   e 0.001 *LICE_268.OFX0 to *SLICE_268.FXB DD0/n2792
FXTOOFX_DE  ---     0.241 *SLICE_268.FXB to *LICE_268.OFX1 DD0/i2044/SLICE_268
ROUTE         1   e 1.234 *LICE_268.OFX1 to *ta_0_0_0.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_0_3.CLKA to *le_0_0_3.DOA2 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOA2 to */SLICE_266.A0 DD0/DATA_ASCII_2
CTOOFX_DEL  ---     0.721 */SLICE_266.A0 to *LICE_266.OFX0 DD0/i2047/SLICE_266
ROUTE         1   e 0.001 *LICE_266.OFX0 to *SLICE_268.FXA DD0/n2795
FXTOOFX_DE  ---     0.241 *SLICE_268.FXA to *LICE_268.OFX1 DD0/i2044/SLICE_268
ROUTE         1   e 1.234 *LICE_268.OFX1 to *ta_0_0_0.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_2_1.CLKA to *le_0_2_1.DOA1 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOA1 to */SLICE_276.A0 DD0/DATA_ASCII_37
CTOOFX_DEL  ---     0.721 */SLICE_276.A0 to *LICE_276.OFX0 DD0/i2019/SLICE_276
ROUTE         1   e 0.001 *LICE_276.OFX0 to *SLICE_276.FXB DD0/n2724
FXTOOFX_DE  ---     0.241 *SLICE_276.FXB to *LICE_276.OFX1 DD0/i2019/SLICE_276
ROUTE         1   e 1.234 *LICE_276.OFX1 to *ta_0_0_0.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_0_3.CLKA to *le_0_0_3.DOA5 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOA5 to */SLICE_273.A0 DD0/DATA_ASCII_5
CTOOFX_DEL  ---     0.721 */SLICE_273.A0 to *LICE_273.OFX0 DD0/i2022/SLICE_273
ROUTE         1   e 0.001 *LICE_273.OFX0 to *SLICE_276.FXA DD0/n2727
FXTOOFX_DE  ---     0.241 *SLICE_276.FXA to *LICE_276.OFX1 DD0/i2019/SLICE_276
ROUTE         1   e 1.234 *LICE_276.OFX1 to *ta_0_0_0.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_2_1.CLKA to *le_0_2_1.DOA5 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOA5 to */SLICE_285.B1 DD0/DATA_ASCII_41
CTOOFX_DEL  ---     0.721 */SLICE_285.B1 to *LICE_285.OFX0 DD0/i2011/SLICE_285
ROUTE         1   e 0.001 *LICE_285.OFX0 to *SLICE_285.FXB DD0/n2706
FXTOOFX_DE  ---     0.241 *SLICE_285.FXB to *LICE_285.OFX1 DD0/i2011/SLICE_285
ROUTE         1   e 1.234 *LICE_285.OFX1 to *ta_0_0_0.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_2_1.CLKA to *le_0_2_1.DOA7 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOA7 to */SLICE_263.B1 DD0/DATA_ASCII_43
CTOOFX_DEL  ---     0.721 */SLICE_263.B1 to *LICE_263.OFX0 DD0/i2052/SLICE_263
ROUTE         1   e 0.001 *LICE_263.OFX0 to *SLICE_263.FXB DD0/n2802
FXTOOFX_DE  ---     0.241 *SLICE_263.FXB to *LICE_263.OFX1 DD0/i2052/SLICE_263
ROUTE         1   e 1.234 *LICE_263.OFX1 to *ta_0_0_0.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_2_1.CLKA to *le_0_2_1.DOA0 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOA0 to */SLICE_274.A0 DD0/DATA_ASCII_36
CTOOFX_DEL  ---     0.721 */SLICE_274.A0 to *LICE_274.OFX0 DD0/i2060/SLICE_274
ROUTE         1   e 0.001 *LICE_274.OFX0 to *SLICE_274.FXB DD0/n2809
FXTOOFX_DE  ---     0.241 *SLICE_274.FXB to *LICE_274.OFX1 DD0/i2060/SLICE_274
ROUTE         1   e 1.234 *LICE_274.OFX1 to *ta_0_0_0.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_0_3.CLKA to *le_0_0_3.DOA4 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOA4 to */SLICE_272.A0 DD0/DATA_ASCII_4
CTOOFX_DEL  ---     0.721 */SLICE_272.A0 to *LICE_272.OFX0 DD0/i2063/SLICE_272
ROUTE         1   e 0.001 *LICE_272.OFX0 to *SLICE_274.FXA DD0/n2812
FXTOOFX_DE  ---     0.241 *SLICE_274.FXA to *LICE_274.OFX1 DD0/i2060/SLICE_274
ROUTE         1   e 1.234 *LICE_274.OFX1 to *ta_0_0_0.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_3_0.CLKA to *le_0_3_0.DOA2 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_3_0.DOA2 to */SLICE_265.C1 DD0/DATA_ASCII_56
CTOOFX_DEL  ---     0.721 */SLICE_265.C1 to *LICE_265.OFX0 DD0/i2028/SLICE_265
ROUTE         1   e 0.001 *LICE_265.OFX0 to *SLICE_265.FXB DD0/n2756
FXTOOFX_DE  ---     0.241 *SLICE_265.FXB to *LICE_265.OFX1 DD0/i2028/SLICE_265
ROUTE         1   e 1.234 *LICE_265.OFX1 to *ta_0_0_0.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_2_1.CLKA to *le_0_2_1.DOA4 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOA4 to */SLICE_265.B1 DD0/DATA_ASCII_40
CTOOFX_DEL  ---     0.721 */SLICE_265.B1 to *LICE_265.OFX0 DD0/i2028/SLICE_265
ROUTE         1   e 0.001 *LICE_265.OFX0 to *SLICE_265.FXB DD0/n2756
FXTOOFX_DE  ---     0.241 *SLICE_265.FXB to *LICE_265.OFX1 DD0/i2028/SLICE_265
ROUTE         1   e 1.234 *LICE_265.OFX1 to *ta_0_0_0.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_1_2.CLKA to *le_0_1_2.DOA8 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOA8 to */SLICE_266.B1 DD0/DATA_ASCII_26
CTOOFX_DEL  ---     0.721 */SLICE_266.B1 to *LICE_266.OFX0 DD0/i2047/SLICE_266
ROUTE         1   e 0.001 *LICE_266.OFX0 to *SLICE_268.FXA DD0/n2795
FXTOOFX_DE  ---     0.241 *SLICE_268.FXA to *LICE_268.OFX1 DD0/i2044/SLICE_268
ROUTE         1   e 1.234 *LICE_268.OFX1 to *ta_0_0_0.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_1_2.CLKA to *le_0_1_2.DOA3 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOA3 to */SLICE_273.B0 DD0/DATA_ASCII_21
CTOOFX_DEL  ---     0.721 */SLICE_273.B0 to *LICE_273.OFX0 DD0/i2022/SLICE_273
ROUTE         1   e 0.001 *LICE_273.OFX0 to *SLICE_276.FXA DD0/n2727
FXTOOFX_DE  ---     0.241 *SLICE_276.FXA to *LICE_276.OFX1 DD0/i2019/SLICE_276
ROUTE         1   e 1.234 *LICE_276.OFX1 to *ta_0_0_0.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_3_0.CLKA to *le_0_3_0.DOA0 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_3_0.DOA0 to */SLICE_278.B0 DD0/DATA_ASCII_54
CTOOFX_DEL  ---     0.721 */SLICE_278.B0 to *LICE_278.OFX0 DD0/i2036/SLICE_278
ROUTE         1   e 0.001 *LICE_278.OFX0 to *SLICE_278.FXB DD0/n2767
FXTOOFX_DE  ---     0.241 *SLICE_278.FXB to *LICE_278.OFX1 DD0/i2036/SLICE_278
ROUTE         1   e 1.234 *LICE_278.OFX1 to *ta_0_0_0.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_1_2.CLKA to *le_0_1_2.DOA1 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOA1 to */SLICE_275.B0 DD0/DATA_ASCII_19
CTOOFX_DEL  ---     0.721 */SLICE_275.B0 to *LICE_275.OFX0 DD0/i2055/SLICE_275
ROUTE         1   e 0.001 *LICE_275.OFX0 to *SLICE_263.FXA DD0/n2805
FXTOOFX_DE  ---     0.241 *SLICE_263.FXA to *LICE_263.OFX1 DD0/i2052/SLICE_263
ROUTE         1   e 1.234 *LICE_263.OFX1 to *ta_0_0_0.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_1_2.CLKA to *le_0_1_2.DOA6 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOA6 to */SLICE_284.B1 DD0/DATA_ASCII_24
CTOOFX_DEL  ---     0.721 */SLICE_284.B1 to *LICE_284.OFX0 DD0/i2031/SLICE_284
ROUTE         1   e 0.001 *LICE_284.OFX0 to *SLICE_265.FXA DD0/n2759
FXTOOFX_DE  ---     0.241 *SLICE_265.FXA to *LICE_265.OFX1 DD0/i2028/SLICE_265
ROUTE         1   e 1.234 *LICE_265.OFX1 to *ta_0_0_0.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_1_2.CLKA to *le_0_1_2.DOA5 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOA5 to */SLICE_264.B0 DD0/DATA_ASCII_23
CTOOFX_DEL  ---     0.721 */SLICE_264.B0 to *LICE_264.OFX0 DD0/i2085/SLICE_264
ROUTE         1   e 0.001 *LICE_264.OFX0 to *SLICE_269.FXA DD0/n2831
FXTOOFX_DE  ---     0.241 *SLICE_269.FXA to *LICE_269.OFX1 DD0/i2082/SLICE_269
ROUTE         1   e 1.234 *LICE_269.OFX1 to *ta_0_0_0.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_3_0.CLKA to *le_0_3_0.DOA3 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_3_0.DOA3 to */SLICE_285.C1 DD0/DATA_ASCII_57
CTOOFX_DEL  ---     0.721 */SLICE_285.C1 to *LICE_285.OFX0 DD0/i2011/SLICE_285
ROUTE         1   e 0.001 *LICE_285.OFX0 to *SLICE_285.FXB DD0/n2706
FXTOOFX_DE  ---     0.241 *SLICE_285.FXB to *LICE_285.OFX1 DD0/i2011/SLICE_285
ROUTE         1   e 1.234 *LICE_285.OFX1 to *ta_0_0_0.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_1_2.CLKA to *le_0_1_2.DOA7 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOA7 to */SLICE_281.B1 DD0/DATA_ASCII_25
CTOOFX_DEL  ---     0.721 */SLICE_281.B1 to *LICE_281.OFX0 DD0/i2014/SLICE_281
ROUTE         1   e 0.001 *LICE_281.OFX0 to *SLICE_285.FXA DD0/n2709
FXTOOFX_DE  ---     0.241 *SLICE_285.FXA to *LICE_285.OFX1 DD0/i2011/SLICE_285
ROUTE         1   e 1.234 *LICE_285.OFX1 to *ta_0_0_0.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_0_3.CLKA to *le_0_0_3.DOA0 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOA0 to */SLICE_284.A0 DD0/DATA_ASCII_0
CTOOFX_DEL  ---     0.721 */SLICE_284.A0 to *LICE_284.OFX0 DD0/i2031/SLICE_284
ROUTE         1   e 0.001 *LICE_284.OFX0 to *SLICE_265.FXA DD0/n2759
FXTOOFX_DE  ---     0.241 *SLICE_265.FXA to *LICE_265.OFX1 DD0/i2028/SLICE_265
ROUTE         1   e 1.234 *LICE_265.OFX1 to *ta_0_0_0.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_3_0.CLKA to *le_0_3_0.DOA1 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_3_0.DOA1 to */SLICE_269.B0 DD0/DATA_ASCII_55
CTOOFX_DEL  ---     0.721 */SLICE_269.B0 to *LICE_269.OFX0 DD0/i2082/SLICE_269
ROUTE         1   e 0.001 *LICE_269.OFX0 to *SLICE_269.FXB DD0/n2828
FXTOOFX_DE  ---     0.241 *SLICE_269.FXB to *LICE_269.OFX1 DD0/i2082/SLICE_269
ROUTE         1   e 1.234 *LICE_269.OFX1 to *ta_0_0_0.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_0_3.CLKA to *le_0_0_3.DOA6 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_0_3.DOA6 to */SLICE_271.A0 DD0/DATA_ASCII_6
CTOOFX_DEL  ---     0.721 */SLICE_271.A0 to *LICE_271.OFX0 DD0/i2039/SLICE_271
ROUTE         1   e 0.001 *LICE_271.OFX0 to *SLICE_278.FXA DD0/n2770
FXTOOFX_DE  ---     0.241 *SLICE_278.FXA to *LICE_278.OFX1 DD0/i2036/SLICE_278
ROUTE         1   e 1.234 *LICE_278.OFX1 to *ta_0_0_0.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_3_0.CLKA to *le_0_3_0.DOA7 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_3_0.DOA7 to */SLICE_276.C1 DD0/DATA_ASCII_61
CTOOFX_DEL  ---     0.721 */SLICE_276.C1 to *LICE_276.OFX0 DD0/i2019/SLICE_276
ROUTE         1   e 0.001 *LICE_276.OFX0 to *SLICE_276.FXB DD0/n2724
FXTOOFX_DE  ---     0.241 *SLICE_276.FXB to *LICE_276.OFX1 DD0/i2019/SLICE_276
ROUTE         1   e 1.234 *LICE_276.OFX1 to *ta_0_0_0.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_3_0.CLKA to *le_0_3_0.DOA6 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_3_0.DOA6 to */SLICE_274.C1 DD0/DATA_ASCII_60
CTOOFX_DEL  ---     0.721 */SLICE_274.C1 to *LICE_274.OFX0 DD0/i2060/SLICE_274
ROUTE         1   e 0.001 *LICE_274.OFX0 to *SLICE_274.FXB DD0/n2809
FXTOOFX_DE  ---     0.241 *SLICE_274.FXB to *LICE_274.OFX1 DD0/i2060/SLICE_274
ROUTE         1   e 1.234 *LICE_274.OFX1 to *ta_0_0_0.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_2_1.CLKA to *le_0_2_1.DOA2 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_2_1.DOA2 to */SLICE_278.A0 DD0/DATA_ASCII_38
CTOOFX_DEL  ---     0.721 */SLICE_278.A0 to *LICE_278.OFX0 DD0/i2036/SLICE_278
ROUTE         1   e 0.001 *LICE_278.OFX0 to *SLICE_278.FXB DD0/n2767
FXTOOFX_DE  ---     0.241 *SLICE_278.FXB to *LICE_278.OFX1 DD0/i2036/SLICE_278
ROUTE         1   e 1.234 *LICE_278.OFX1 to *ta_0_0_0.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_1_2.CLKA to *le_0_1_2.DOA2 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_1_2.DOA2 to */SLICE_272.B0 DD0/DATA_ASCII_20
CTOOFX_DEL  ---     0.721 */SLICE_272.B0 to *LICE_272.OFX0 DD0/i2063/SLICE_272
ROUTE         1   e 0.001 *LICE_272.OFX0 to *SLICE_274.FXA DD0/n2812
FXTOOFX_DE  ---     0.241 *SLICE_274.FXA to *LICE_274.OFX1 DD0/i2060/SLICE_274
ROUTE         1   e 1.234 *LICE_274.OFX1 to *ta_0_0_0.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_3_0.CLKA to *le_0_3_0.DOA5 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_3_0.DOA5 to */SLICE_263.C1 DD0/DATA_ASCII_59
CTOOFX_DEL  ---     0.721 */SLICE_263.C1 to *LICE_263.OFX0 DD0/i2052/SLICE_263
ROUTE         1   e 0.001 *LICE_263.OFX0 to *SLICE_263.FXB DD0/n2802
FXTOOFX_DE  ---     0.241 *SLICE_263.FXB to *LICE_263.OFX1 DD0/i2052/SLICE_263
ROUTE         1   e 1.234 *LICE_263.OFX1 to *ta_0_0_0.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.359ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.410ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *le_0_3_0.CLKA to *le_0_3_0.DOA4 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *le_0_3_0.DOA4 to */SLICE_268.C1 DD0/DATA_ASCII_58
CTOOFX_DEL  ---     0.721 */SLICE_268.C1 to *LICE_268.OFX0 DD0/i2044/SLICE_268
ROUTE         1   e 0.001 *LICE_268.OFX0 to *SLICE_268.FXB DD0/n2792
FXTOOFX_DE  ---     0.241 *SLICE_268.FXB to *LICE_268.OFX1 DD0/i2044/SLICE_268
ROUTE         1   e 1.234 *LICE_268.OFX1 to *ta_0_0_0.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    8.410   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA6 to */SLICE_283.C1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721 */SLICE_283.C1 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_0_3.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA0 to */SLICE_267.A0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721 */SLICE_267.A0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_3_0.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA0 to */SLICE_267.B0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721 */SLICE_267.B0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_1_2.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA0 to */SLICE_267.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721 */SLICE_267.C1 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_0_3.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA0 to */SLICE_267.A0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721 */SLICE_267.A0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_0_3.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA0 to */SLICE_267.B0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721 */SLICE_267.B0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_2_1.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA3 to */SLICE_270.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721 */SLICE_270.C1 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_3_0.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA3 to */SLICE_270.A0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721 */SLICE_270.A0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_3_0.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA3 to */SLICE_270.B0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721 */SLICE_270.B0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_1_2.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA3 to */SLICE_270.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721 */SLICE_270.C1 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_0_3.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA3 to */SLICE_270.A0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721 */SLICE_270.A0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_0_3.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA3 to */SLICE_270.B0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721 */SLICE_270.B0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_2_1.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA2 to */SLICE_277.C1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C1 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_3_0.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA2 to */SLICE_277.A0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721 */SLICE_277.A0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_3_0.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA2 to */SLICE_277.B0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721 */SLICE_277.B0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_1_2.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA2 to */SLICE_277.C1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C1 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_0_3.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA2 to */SLICE_277.A0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721 */SLICE_277.A0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_0_3.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA2 to */SLICE_277.B0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721 */SLICE_277.B0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_2_1.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA4 to */SLICE_279.C1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721 */SLICE_279.C1 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_3_0.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA4 to */SLICE_279.A0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721 */SLICE_279.A0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_3_0.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA6 to */SLICE_283.A0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721 */SLICE_283.A0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_0_3.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA4 to */SLICE_279.C1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721 */SLICE_279.C1 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_0_3.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA4 to */SLICE_279.A0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721 */SLICE_279.A0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_0_3.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA4 to */SLICE_279.B0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721 */SLICE_279.B0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_2_1.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA1 to */SLICE_280.C1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721 */SLICE_280.C1 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_3_0.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA1 to */SLICE_280.A0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721 */SLICE_280.A0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_3_0.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA1 to */SLICE_280.B0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721 */SLICE_280.B0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_1_2.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA1 to */SLICE_280.C1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721 */SLICE_280.C1 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_0_3.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA1 to */SLICE_280.A0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721 */SLICE_280.A0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_0_3.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA1 to */SLICE_280.B0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721 */SLICE_280.B0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_2_1.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA5 to */SLICE_282.C1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721 */SLICE_282.C1 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_3_0.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA5 to */SLICE_282.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721 */SLICE_282.A0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_3_0.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA5 to */SLICE_282.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721 */SLICE_282.B0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_1_2.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA5 to */SLICE_282.C1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721 */SLICE_282.C1 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_0_3.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA5 to */SLICE_282.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721 */SLICE_282.A0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_0_3.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA5 to */SLICE_282.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721 */SLICE_282.B0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_2_1.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA6 to */SLICE_283.B0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721 */SLICE_283.B0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_1_2.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA6 to */SLICE_283.B0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721 */SLICE_283.B0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_2_1.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA6 to */SLICE_283.C1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721 */SLICE_283.C1 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_3_0.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA6 to */SLICE_283.A0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721 */SLICE_283.A0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_3_0.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA4 to */SLICE_279.B0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721 */SLICE_279.B0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_1_2.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA0 to */SLICE_267.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721 */SLICE_267.C1 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_3_0.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA2 to */SLICE_277.C1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C1 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_2_1.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA4 to */SLICE_279.A0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721 */SLICE_279.A0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_2_1.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA1 to */SLICE_280.A0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721 */SLICE_280.A0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_1_2.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA1 to */SLICE_280.A0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721 */SLICE_280.A0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_2_1.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA5 to */SLICE_282.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721 */SLICE_282.B0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_3_0.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA5 to */SLICE_282.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721 */SLICE_282.B0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_0_3.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA0 to */SLICE_267.B0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721 */SLICE_267.B0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_3_0.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA0 to */SLICE_267.B0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721 */SLICE_267.B0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_0_3.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA5 to */SLICE_282.C1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721 */SLICE_282.C1 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_1_2.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA5 to */SLICE_282.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721 */SLICE_282.A0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_1_2.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA5 to */SLICE_282.C1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721 */SLICE_282.C1 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_2_1.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA5 to */SLICE_282.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721 */SLICE_282.A0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_2_1.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA6 to */SLICE_283.B0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721 */SLICE_283.B0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_3_0.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA6 to */SLICE_283.C1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721 */SLICE_283.C1 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_1_2.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA6 to */SLICE_283.A0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721 */SLICE_283.A0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_1_2.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA6 to */SLICE_283.B0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721 */SLICE_283.B0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_0_3.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA4 to */SLICE_279.A0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721 */SLICE_279.A0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_1_2.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA6 to */SLICE_283.A0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721 */SLICE_283.A0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_2_1.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA3 to */SLICE_270.B0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721 */SLICE_270.B0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_3_0.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA3 to */SLICE_270.B0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721 */SLICE_270.B0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_0_3.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA2 to */SLICE_277.B0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721 */SLICE_277.B0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_3_0.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA2 to */SLICE_277.A0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721 */SLICE_277.A0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_2_1.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA0 to */SLICE_267.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721 */SLICE_267.C1 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_1_2.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA0 to */SLICE_267.A0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721 */SLICE_267.A0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_1_2.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA0 to */SLICE_267.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721 */SLICE_267.C1 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_2_1.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA0 to */SLICE_267.A0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721 */SLICE_267.A0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_2_1.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA3 to */SLICE_270.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721 */SLICE_270.C1 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_1_2.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA3 to */SLICE_270.A0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721 */SLICE_270.A0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_1_2.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA3 to */SLICE_270.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721 */SLICE_270.C1 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_2_1.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA3 to */SLICE_270.A0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721 */SLICE_270.A0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_2_1.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA2 to */SLICE_277.C1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C1 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_1_2.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA2 to */SLICE_277.A0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721 */SLICE_277.A0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_1_2.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA6 to */SLICE_283.C1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721 */SLICE_283.C1 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_2_1.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA2 to */SLICE_277.B0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721 */SLICE_277.B0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_0_3.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA4 to */SLICE_279.C1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721 */SLICE_279.C1 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_2_1.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA4 to */SLICE_279.B0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721 */SLICE_279.B0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_3_0.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA1 to */SLICE_280.C1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721 */SLICE_280.C1 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_1_2.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA4 to */SLICE_279.B0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721 */SLICE_279.B0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_0_3.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA1 to */SLICE_280.C1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721 */SLICE_280.C1 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_2_1.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA1 to */SLICE_280.B0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721 */SLICE_280.B0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_3_0.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA1 to */SLICE_280.B0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721 */SLICE_280.B0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_0_3.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.142ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA4 to */SLICE_279.C1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721 */SLICE_279.C1 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_1_2.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA4 to */SLICE_279.C1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721 */SLICE_279.C1 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_3_0.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA3 to */SLICE_270.B0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721 */SLICE_270.B0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_1_2.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA3 to */SLICE_270.B0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721 */SLICE_270.B0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_2_1.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA5 to */SLICE_282.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721 */SLICE_282.B0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_2_1.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA2 to */SLICE_277.B0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721 */SLICE_277.B0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_1_2.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA2 to */SLICE_277.B0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721 */SLICE_277.B0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_2_1.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA1 to */SLICE_280.B0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721 */SLICE_280.B0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_2_1.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA5 to */SLICE_282.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721 */SLICE_282.A0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_3_0.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA5 to */SLICE_282.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721 */SLICE_282.B0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_1_2.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA6 to */SLICE_283.B0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721 */SLICE_283.B0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_1_2.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA6 to */SLICE_283.C1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721 */SLICE_283.C1 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_0_3.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA6 to */SLICE_283.A0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721 */SLICE_283.A0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_0_3.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA6 to */SLICE_283.B0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721 */SLICE_283.B0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_2_1.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA0 to */SLICE_267.B0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721 */SLICE_267.B0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_1_2.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA5 to */SLICE_282.C1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721 */SLICE_282.C1 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_3_0.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA5 to */SLICE_282.C1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721 */SLICE_282.C1 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_0_3.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA5 to */SLICE_282.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721 */SLICE_282.A0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_0_3.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA6 to */SLICE_283.C1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721 */SLICE_283.C1 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_3_0.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA6 to */SLICE_283.A0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721 */SLICE_283.A0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_3_0.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA4 to */SLICE_279.B0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721 */SLICE_279.B0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_1_2.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA4 to */SLICE_279.C1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721 */SLICE_279.C1 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_0_3.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA4 to */SLICE_279.A0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721 */SLICE_279.A0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_0_3.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA4 to */SLICE_279.B0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721 */SLICE_279.B0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_2_1.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA1 to */SLICE_280.C1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721 */SLICE_280.C1 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_3_0.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA4 to */SLICE_279.A0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721 */SLICE_279.A0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_3_0.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA1 to */SLICE_280.B0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721 */SLICE_280.B0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_1_2.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA1 to */SLICE_280.C1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721 */SLICE_280.C1 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_0_3.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA1 to */SLICE_280.A0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721 */SLICE_280.A0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_0_3.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA0 to */SLICE_267.B0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721 */SLICE_267.B0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_2_1.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA0 to */SLICE_267.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721 */SLICE_267.C1 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_3_0.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA0 to */SLICE_267.A0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721 */SLICE_267.A0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_3_0.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA0 to */SLICE_267.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721 */SLICE_267.C1 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_0_3.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA0 to */SLICE_267.A0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721 */SLICE_267.A0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_0_3.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA3 to */SLICE_270.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721 */SLICE_270.C1 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_3_0.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA3 to */SLICE_270.A0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721 */SLICE_270.A0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_3_0.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA3 to */SLICE_270.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721 */SLICE_270.C1 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_0_3.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA3 to */SLICE_270.A0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721 */SLICE_270.A0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_0_3.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA2 to */SLICE_277.C1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C1 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_3_0.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA2 to */SLICE_277.A0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721 */SLICE_277.A0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_3_0.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA2 to */SLICE_277.C1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C1 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_0_3.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA2 to */SLICE_277.A0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721 */SLICE_277.A0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_0_3.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA1 to */SLICE_280.A0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721 */SLICE_280.A0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_3_0.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA6 to */SLICE_283.A0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721 */SLICE_283.A0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_1_2.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA6 to */SLICE_283.A0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721 */SLICE_283.A0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_2_1.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA4 to */SLICE_279.B0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721 */SLICE_279.B0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_0_3.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA0 to */SLICE_267.B0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721 */SLICE_267.B0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_3_0.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA0 to */SLICE_267.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721 */SLICE_267.C1 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_1_2.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA0 to */SLICE_267.A0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721 */SLICE_267.A0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_1_2.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA0 to */SLICE_267.B0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721 */SLICE_267.B0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_0_3.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA0 to */SLICE_267.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721 */SLICE_267.C1 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_2_1.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA0 to */SLICE_267.A0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721 */SLICE_267.A0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_2_1.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA3 to */SLICE_270.B0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721 */SLICE_270.B0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_3_0.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA3 to */SLICE_270.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721 */SLICE_270.C1 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_1_2.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA3 to */SLICE_270.A0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721 */SLICE_270.A0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_1_2.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA3 to */SLICE_270.B0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721 */SLICE_270.B0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_0_3.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA3 to */SLICE_270.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721 */SLICE_270.C1 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_2_1.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA3 to */SLICE_270.A0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721 */SLICE_270.A0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_2_1.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA2 to */SLICE_277.B0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721 */SLICE_277.B0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_3_0.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA2 to */SLICE_277.C1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C1 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_1_2.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA2 to */SLICE_277.A0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721 */SLICE_277.A0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_1_2.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA2 to */SLICE_277.B0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721 */SLICE_277.B0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_0_3.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA2 to */SLICE_277.C1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C1 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_2_1.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA6 to */SLICE_283.C1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721 */SLICE_283.C1 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_2_1.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA4 to */SLICE_279.B0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721 */SLICE_279.B0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_3_0.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA4 to */SLICE_279.C1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721 */SLICE_279.C1 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_1_2.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA4 to */SLICE_279.A0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721 */SLICE_279.A0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_1_2.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA5 to */SLICE_282.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721 */SLICE_282.B0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_0_3.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA4 to */SLICE_279.A0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721 */SLICE_279.A0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_2_1.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA1 to */SLICE_280.C1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721 */SLICE_280.C1 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_1_2.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA1 to */SLICE_280.A0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721 */SLICE_280.A0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_1_2.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA5 to */SLICE_282.C1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721 */SLICE_282.C1 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_2_1.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA5 to */SLICE_282.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721 */SLICE_282.A0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_2_1.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA6 to */SLICE_283.B0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721 */SLICE_283.B0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_0_3.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA5 to */SLICE_282.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721 */SLICE_282.B0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_3_0.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA1 to */SLICE_280.B0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721 */SLICE_280.B0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_0_3.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA1 to */SLICE_280.C1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721 */SLICE_280.C1 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_2_1.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA1 to */SLICE_280.A0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721 */SLICE_280.A0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_2_1.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA1 to */SLICE_280.B0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721 */SLICE_280.B0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_3_0.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA5 to */SLICE_282.C1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721 */SLICE_282.C1 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_1_2.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA5 to */SLICE_282.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721 */SLICE_282.A0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_1_2.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *an_0_0_0.CLKA to *an_0_0_0.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *an_0_0_0.DOA6 to */SLICE_283.B0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721 */SLICE_283.B0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_3_0.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA6 to */SLICE_283.C1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721 */SLICE_283.C1 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_1_2.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *ho_0_0_0.CLKA to *ho_0_0_0.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *ho_0_0_0.DOA2 to */SLICE_277.A0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721 */SLICE_277.A0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_2_1.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.035ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.168ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *rb_0_0_0.CLKA to *rb_0_0_0.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *rb_0_0_0.DOA4 to */SLICE_279.C1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721 */SLICE_279.C1 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_2_1.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.168   (69.8% logic, 30.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    6.027ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_161 (5.861ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q1 to   SLICE_291.B0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_291.B0 to   SLICE_291.F0 SLICE_291
ROUTE         1   e 0.480   SLICE_291.F0 to   SLICE_291.D1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495   SLICE_291.D1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_161.B1 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_161.B1 to   SLICE_161.F1 SLICE_161
ROUTE         1   e 0.480   SLICE_161.F1 to   SLICE_161.D0 DD0/I2CC0/I2CM0/n4_adj_305
CTOF_DEL    ---     0.495   SLICE_161.D0 to   SLICE_161.F0 SLICE_161
ROUTE         1   e 0.001   SLICE_161.F0 to  SLICE_161.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    5.861   (41.5% logic, 58.5% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    6.027ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_161 (5.861ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 */SLICE_145.Q1 to   SLICE_291.A0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495   SLICE_291.A0 to   SLICE_291.F0 SLICE_291
ROUTE         1   e 0.480   SLICE_291.F0 to   SLICE_291.D1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495   SLICE_291.D1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_161.B1 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_161.B1 to   SLICE_161.F1 SLICE_161
ROUTE         1   e 0.480   SLICE_161.F1 to   SLICE_161.D0 DD0/I2CC0/I2CM0/n4_adj_305
CTOF_DEL    ---     0.495   SLICE_161.D0 to   SLICE_161.F0 SLICE_161
ROUTE         1   e 0.001   SLICE_161.F0 to  SLICE_161.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    5.861   (41.5% logic, 58.5% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.806ns delay DD0/CTR0/SLICE_132 to SLICE_186 (5.640ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q0 to   SLICE_126.B1 DD0/CTR_DRV_8
CTOF_DEL    ---     0.495   SLICE_126.B1 to   SLICE_126.F1 SLICE_126
ROUTE         1   e 1.234   SLICE_126.F1 to */SLICE_201.C0 DD0/n14
CTOF_DEL    ---     0.495 */SLICE_201.C0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 1.234 */SLICE_201.F0 to   SLICE_186.C0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495   SLICE_186.C0 to   SLICE_186.F0 SLICE_186
ROUTE         1   e 0.001   SLICE_186.F0 to  SLICE_186.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    5.640   (34.3% logic, 65.7% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.806ns delay DD0/CTR0/SLICE_128 to SLICE_186 (5.640ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to   SLICE_126.A1 DD0/CTR_DRV_0
CTOF_DEL    ---     0.495   SLICE_126.A1 to   SLICE_126.F1 SLICE_126
ROUTE         1   e 1.234   SLICE_126.F1 to */SLICE_201.C0 DD0/n14
CTOF_DEL    ---     0.495 */SLICE_201.C0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 1.234 */SLICE_201.F0 to   SLICE_186.C0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495   SLICE_186.C0 to   SLICE_186.F0 SLICE_186
ROUTE         1   e 0.001   SLICE_186.F0 to  SLICE_186.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    5.640   (34.3% logic, 65.7% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.806ns delay DD0/CTR0/SLICE_132 to SLICE_186 (5.640ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q1 to   SLICE_126.C1 DD0/CTR_DRV_9
CTOF_DEL    ---     0.495   SLICE_126.C1 to   SLICE_126.F1 SLICE_126
ROUTE         1   e 1.234   SLICE_126.F1 to */SLICE_201.C0 DD0/n14
CTOF_DEL    ---     0.495 */SLICE_201.C0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 1.234 */SLICE_201.F0 to   SLICE_186.C0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495   SLICE_186.C0 to   SLICE_186.F0 SLICE_186
ROUTE         1   e 0.001   SLICE_186.F0 to  SLICE_186.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    5.640   (34.3% logic, 65.7% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.806ns delay DD0/CTR0/SLICE_130 to SLICE_186 (5.640ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q1 to   SLICE_126.D1 DD0/CTR_DRV_5
CTOF_DEL    ---     0.495   SLICE_126.D1 to   SLICE_126.F1 SLICE_126
ROUTE         1   e 1.234   SLICE_126.F1 to */SLICE_201.C0 DD0/n14
CTOF_DEL    ---     0.495 */SLICE_201.C0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 1.234 */SLICE_201.F0 to   SLICE_186.C0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495   SLICE_186.C0 to   SLICE_186.F0 SLICE_186
ROUTE         1   e 0.001   SLICE_186.F0 to  SLICE_186.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    5.640   (34.3% logic, 65.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.709ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_132 (5.543ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to    SLICE_16.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889    SLICE_16.A1 to   SLICE_16.FCO SLICE_16
ROUTE         1   e 0.001   SLICE_16.FCO to   SLICE_15.FCI DD0/CTR0/n2189
FCITOFCO_D  ---     0.162   SLICE_15.FCI to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOFCO_D  ---     0.162   SLICE_18.FCI to   SLICE_18.FCO SLICE_18
ROUTE         1   e 0.001   SLICE_18.FCO to   SLICE_17.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585   SLICE_17.FCI to    SLICE_17.F0 SLICE_17
ROUTE         1   e 1.234    SLICE_17.F0 to */SLICE_132.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495 */SLICE_132.A1 to */SLICE_132.F1 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    5.543   (55.4% logic, 44.6% route), 8 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.680ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_132 (5.514ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to    SLICE_15.A0 DD0/CTR_DRV_1
C0TOFCO_DE  ---     1.023    SLICE_15.A0 to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOFCO_D  ---     0.162   SLICE_18.FCI to   SLICE_18.FCO SLICE_18
ROUTE         1   e 0.001   SLICE_18.FCO to   SLICE_17.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585   SLICE_17.FCI to    SLICE_17.F0 SLICE_17
ROUTE         1   e 1.234    SLICE_17.F0 to */SLICE_132.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495 */SLICE_132.A1 to */SLICE_132.F1 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    5.514   (55.2% logic, 44.8% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.604ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_132 (5.438ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to    SLICE_16.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889    SLICE_16.A1 to   SLICE_16.FCO SLICE_16
ROUTE         1   e 0.001   SLICE_16.FCO to   SLICE_15.FCI DD0/CTR0/n2189
FCITOFCO_D  ---     0.162   SLICE_15.FCI to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOF1_DE  ---     0.643   SLICE_18.FCI to    SLICE_18.F1 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F1 to */SLICE_132.A0 DD0/CTR0/n47
CTOF_DEL    ---     0.495 */SLICE_132.A0 to */SLICE_132.F0 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    5.438   (54.5% logic, 45.5% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.575ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_132 (5.409ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to    SLICE_15.A0 DD0/CTR_DRV_1
C0TOFCO_DE  ---     1.023    SLICE_15.A0 to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOF1_DE  ---     0.643   SLICE_18.FCI to    SLICE_18.F1 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F1 to */SLICE_132.A0 DD0/CTR0/n47
CTOF_DEL    ---     0.495 */SLICE_132.A0 to */SLICE_132.F0 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    5.409   (54.3% logic, 45.7% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.546ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_131 (5.380ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to    SLICE_16.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889    SLICE_16.A1 to   SLICE_16.FCO SLICE_16
ROUTE         1   e 0.001   SLICE_16.FCO to   SLICE_15.FCI DD0/CTR0/n2189
FCITOFCO_D  ---     0.162   SLICE_15.FCI to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOF0_DE  ---     0.585   SLICE_18.FCI to    SLICE_18.F0 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F0 to */SLICE_131.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495 */SLICE_131.A1 to */SLICE_131.F1 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F1 to *SLICE_131.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    5.380   (54.0% logic, 46.0% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.546ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_132 (5.380ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to    SLICE_15.A1 DD0/CTR_DRV_2
C1TOFCO_DE  ---     0.889    SLICE_15.A1 to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOFCO_D  ---     0.162   SLICE_18.FCI to   SLICE_18.FCO SLICE_18
ROUTE         1   e 0.001   SLICE_18.FCO to   SLICE_17.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585   SLICE_17.FCI to    SLICE_17.F0 SLICE_17
ROUTE         1   e 1.234    SLICE_17.F0 to */SLICE_132.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495 */SLICE_132.A1 to */SLICE_132.F1 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    5.380   (54.0% logic, 46.0% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.517ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_131 (5.351ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to    SLICE_15.A0 DD0/CTR_DRV_1
C0TOFCO_DE  ---     1.023    SLICE_15.A0 to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOF0_DE  ---     0.585   SLICE_18.FCI to    SLICE_18.F0 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F0 to */SLICE_131.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495 */SLICE_131.A1 to */SLICE_131.F1 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F1 to *SLICE_131.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    5.351   (53.8% logic, 46.2% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.517ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_132 (5.351ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_129.Q1 to    SLICE_14.A0 DD0/CTR_DRV_3
C0TOFCO_DE  ---     1.023    SLICE_14.A0 to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOFCO_D  ---     0.162   SLICE_18.FCI to   SLICE_18.FCO SLICE_18
ROUTE         1   e 0.001   SLICE_18.FCO to   SLICE_17.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585   SLICE_17.FCI to    SLICE_17.F0 SLICE_17
ROUTE         1   e 1.234    SLICE_17.F0 to */SLICE_132.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495 */SLICE_132.A1 to */SLICE_132.F1 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    5.351   (53.8% logic, 46.2% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.441ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_132 (5.275ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to    SLICE_15.A1 DD0/CTR_DRV_2
C1TOFCO_DE  ---     0.889    SLICE_15.A1 to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOF1_DE  ---     0.643   SLICE_18.FCI to    SLICE_18.F1 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F1 to */SLICE_132.A0 DD0/CTR0/n47
CTOF_DEL    ---     0.495 */SLICE_132.A0 to */SLICE_132.F0 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    5.275   (53.1% logic, 46.9% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.441ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_131 (5.275ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to    SLICE_16.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889    SLICE_16.A1 to   SLICE_16.FCO SLICE_16
ROUTE         1   e 0.001   SLICE_16.FCO to   SLICE_15.FCI DD0/CTR0/n2189
FCITOFCO_D  ---     0.162   SLICE_15.FCI to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOF1_DE  ---     0.643   SLICE_19.FCI to    SLICE_19.F1 SLICE_19
ROUTE         1   e 1.234    SLICE_19.F1 to */SLICE_131.A0 DD0/CTR0/n49
CTOF_DEL    ---     0.495 */SLICE_131.A0 to */SLICE_131.F0 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F0 to *SLICE_131.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    5.275   (53.1% logic, 46.9% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.412ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_132 (5.246ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_129.Q1 to    SLICE_14.A0 DD0/CTR_DRV_3
C0TOFCO_DE  ---     1.023    SLICE_14.A0 to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOF1_DE  ---     0.643   SLICE_18.FCI to    SLICE_18.F1 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F1 to */SLICE_132.A0 DD0/CTR0/n47
CTOF_DEL    ---     0.495 */SLICE_132.A0 to */SLICE_132.F0 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    5.246   (52.9% logic, 47.1% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.412ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_131 (5.246ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to    SLICE_15.A0 DD0/CTR_DRV_1
C0TOFCO_DE  ---     1.023    SLICE_15.A0 to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOF1_DE  ---     0.643   SLICE_19.FCI to    SLICE_19.F1 SLICE_19
ROUTE         1   e 1.234    SLICE_19.F1 to */SLICE_131.A0 DD0/CTR0/n49
CTOF_DEL    ---     0.495 */SLICE_131.A0 to */SLICE_131.F0 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F0 to *SLICE_131.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    5.246   (52.9% logic, 47.1% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.383ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_132 (5.217ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q0 to    SLICE_14.A1 DD0/CTR_DRV_4
C1TOFCO_DE  ---     0.889    SLICE_14.A1 to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOFCO_D  ---     0.162   SLICE_18.FCI to   SLICE_18.FCO SLICE_18
ROUTE         1   e 0.001   SLICE_18.FCO to   SLICE_17.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585   SLICE_17.FCI to    SLICE_17.F0 SLICE_17
ROUTE         1   e 1.234    SLICE_17.F0 to */SLICE_132.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495 */SLICE_132.A1 to */SLICE_132.F1 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    5.217   (52.6% logic, 47.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.383ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_131 (5.217ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to    SLICE_15.A1 DD0/CTR_DRV_2
C1TOFCO_DE  ---     0.889    SLICE_15.A1 to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOF0_DE  ---     0.585   SLICE_18.FCI to    SLICE_18.F0 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F0 to */SLICE_131.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495 */SLICE_131.A1 to */SLICE_131.F1 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F1 to *SLICE_131.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    5.217   (52.6% logic, 47.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.383ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_130 (5.217ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to    SLICE_16.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889    SLICE_16.A1 to   SLICE_16.FCO SLICE_16
ROUTE         1   e 0.001   SLICE_16.FCO to   SLICE_15.FCI DD0/CTR0/n2189
FCITOFCO_D  ---     0.162   SLICE_15.FCI to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOF0_DE  ---     0.585   SLICE_19.FCI to    SLICE_19.F0 SLICE_19
ROUTE         1   e 1.234    SLICE_19.F0 to */SLICE_130.A1 DD0/CTR0/n50
CTOF_DEL    ---     0.495 */SLICE_130.A1 to */SLICE_130.F1 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F1 to *SLICE_130.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    5.217   (52.6% logic, 47.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.354ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_130 (5.188ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to    SLICE_15.A0 DD0/CTR_DRV_1
C0TOFCO_DE  ---     1.023    SLICE_15.A0 to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOF0_DE  ---     0.585   SLICE_19.FCI to    SLICE_19.F0 SLICE_19
ROUTE         1   e 1.234    SLICE_19.F0 to */SLICE_130.A1 DD0/CTR0/n50
CTOF_DEL    ---     0.495 */SLICE_130.A1 to */SLICE_130.F1 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F1 to *SLICE_130.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    5.188   (52.4% logic, 47.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.354ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_131 (5.188ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_129.Q1 to    SLICE_14.A0 DD0/CTR_DRV_3
C0TOFCO_DE  ---     1.023    SLICE_14.A0 to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOF0_DE  ---     0.585   SLICE_18.FCI to    SLICE_18.F0 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F0 to */SLICE_131.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495 */SLICE_131.A1 to */SLICE_131.F1 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F1 to *SLICE_131.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    5.188   (52.4% logic, 47.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.354ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_132 (5.188ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q1 to    SLICE_19.A0 DD0/CTR_DRV_5
C0TOFCO_DE  ---     1.023    SLICE_19.A0 to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOFCO_D  ---     0.162   SLICE_18.FCI to   SLICE_18.FCO SLICE_18
ROUTE         1   e 0.001   SLICE_18.FCO to   SLICE_17.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585   SLICE_17.FCI to    SLICE_17.F0 SLICE_17
ROUTE         1   e 1.234    SLICE_17.F0 to */SLICE_132.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495 */SLICE_132.A1 to */SLICE_132.F1 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    5.188   (52.4% logic, 47.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.278ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_132 (5.112ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q0 to    SLICE_14.A1 DD0/CTR_DRV_4
C1TOFCO_DE  ---     0.889    SLICE_14.A1 to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOF1_DE  ---     0.643   SLICE_18.FCI to    SLICE_18.F1 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F1 to */SLICE_132.A0 DD0/CTR0/n47
CTOF_DEL    ---     0.495 */SLICE_132.A0 to */SLICE_132.F0 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    5.112   (51.7% logic, 48.3% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.278ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_130 (5.112ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to    SLICE_16.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889    SLICE_16.A1 to   SLICE_16.FCO SLICE_16
ROUTE         1   e 0.001   SLICE_16.FCO to   SLICE_15.FCI DD0/CTR0/n2189
FCITOFCO_D  ---     0.162   SLICE_15.FCI to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOF1_DE  ---     0.643   SLICE_14.FCI to    SLICE_14.F1 SLICE_14
ROUTE         1   e 1.234    SLICE_14.F1 to */SLICE_130.A0 DD0/CTR0/n51
CTOF_DEL    ---     0.495 */SLICE_130.A0 to */SLICE_130.F0 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F0 to *SLICE_130.DI0 DD0/CTR0/n63 (to DD0/CTR_MCLK)
                  --------
                    5.112   (51.7% logic, 48.3% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.278ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_131 (5.112ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to    SLICE_15.A1 DD0/CTR_DRV_2
C1TOFCO_DE  ---     0.889    SLICE_15.A1 to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOF1_DE  ---     0.643   SLICE_19.FCI to    SLICE_19.F1 SLICE_19
ROUTE         1   e 1.234    SLICE_19.F1 to */SLICE_131.A0 DD0/CTR0/n49
CTOF_DEL    ---     0.495 */SLICE_131.A0 to */SLICE_131.F0 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F0 to *SLICE_131.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    5.112   (51.7% logic, 48.3% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.249ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_131 (5.083ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_129.Q1 to    SLICE_14.A0 DD0/CTR_DRV_3
C0TOFCO_DE  ---     1.023    SLICE_14.A0 to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOF1_DE  ---     0.643   SLICE_19.FCI to    SLICE_19.F1 SLICE_19
ROUTE         1   e 1.234    SLICE_19.F1 to */SLICE_131.A0 DD0/CTR0/n49
CTOF_DEL    ---     0.495 */SLICE_131.A0 to */SLICE_131.F0 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F0 to *SLICE_131.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    5.083   (51.4% logic, 48.6% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.249ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_130 (5.083ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to    SLICE_15.A0 DD0/CTR_DRV_1
C0TOFCO_DE  ---     1.023    SLICE_15.A0 to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOF1_DE  ---     0.643   SLICE_14.FCI to    SLICE_14.F1 SLICE_14
ROUTE         1   e 1.234    SLICE_14.F1 to */SLICE_130.A0 DD0/CTR0/n51
CTOF_DEL    ---     0.495 */SLICE_130.A0 to */SLICE_130.F0 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F0 to *SLICE_130.DI0 DD0/CTR0/n63 (to DD0/CTR_MCLK)
                  --------
                    5.083   (51.4% logic, 48.6% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.249ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_132 (5.083ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q1 to    SLICE_19.A0 DD0/CTR_DRV_5
C0TOFCO_DE  ---     1.023    SLICE_19.A0 to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOF1_DE  ---     0.643   SLICE_18.FCI to    SLICE_18.F1 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F1 to */SLICE_132.A0 DD0/CTR0/n47
CTOF_DEL    ---     0.495 */SLICE_132.A0 to */SLICE_132.F0 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    5.083   (51.4% logic, 48.6% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.220ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_130 (5.054ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to    SLICE_15.A1 DD0/CTR_DRV_2
C1TOFCO_DE  ---     0.889    SLICE_15.A1 to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162   SLICE_14.FCI to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOF0_DE  ---     0.585   SLICE_19.FCI to    SLICE_19.F0 SLICE_19
ROUTE         1   e 1.234    SLICE_19.F0 to */SLICE_130.A1 DD0/CTR0/n50
CTOF_DEL    ---     0.495 */SLICE_130.A1 to */SLICE_130.F1 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F1 to *SLICE_130.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    5.054   (51.1% logic, 48.9% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.220ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_129 (5.054ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to    SLICE_16.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889    SLICE_16.A1 to   SLICE_16.FCO SLICE_16
ROUTE         1   e 0.001   SLICE_16.FCO to   SLICE_15.FCI DD0/CTR0/n2189
FCITOFCO_D  ---     0.162   SLICE_15.FCI to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOF0_DE  ---     0.585   SLICE_14.FCI to    SLICE_14.F0 SLICE_14
ROUTE         1   e 1.234    SLICE_14.F0 to */SLICE_129.A1 DD0/CTR0/n52
CTOF_DEL    ---     0.495 */SLICE_129.A1 to */SLICE_129.F1 DD0/CTR0/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F1 to *SLICE_129.DI1 DD0/CTR0/n64 (to DD0/CTR_MCLK)
                  --------
                    5.054   (51.1% logic, 48.9% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.220ns delay DD0/CTR0/SLICE_131 to DD0/CTR0/SLICE_132 (5.054ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q0 to    SLICE_19.A1 DD0/CTR_DRV_6
C1TOFCO_DE  ---     0.889    SLICE_19.A1 to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOFCO_D  ---     0.162   SLICE_18.FCI to   SLICE_18.FCO SLICE_18
ROUTE         1   e 0.001   SLICE_18.FCO to   SLICE_17.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585   SLICE_17.FCI to    SLICE_17.F0 SLICE_17
ROUTE         1   e 1.234    SLICE_17.F0 to */SLICE_132.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495 */SLICE_132.A1 to */SLICE_132.F1 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    5.054   (51.1% logic, 48.9% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.220ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_131 (5.054ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q0 to    SLICE_14.A1 DD0/CTR_DRV_4
C1TOFCO_DE  ---     0.889    SLICE_14.A1 to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162   SLICE_19.FCI to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOF0_DE  ---     0.585   SLICE_18.FCI to    SLICE_18.F0 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F0 to */SLICE_131.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495 */SLICE_131.A1 to */SLICE_131.F1 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F1 to *SLICE_131.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    5.054   (51.1% logic, 48.9% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.191ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_129 (5.025ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to    SLICE_15.A0 DD0/CTR_DRV_1
C0TOFCO_DE  ---     1.023    SLICE_15.A0 to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOF0_DE  ---     0.585   SLICE_14.FCI to    SLICE_14.F0 SLICE_14
ROUTE         1   e 1.234    SLICE_14.F0 to */SLICE_129.A1 DD0/CTR0/n52
CTOF_DEL    ---     0.495 */SLICE_129.A1 to */SLICE_129.F1 DD0/CTR0/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F1 to *SLICE_129.DI1 DD0/CTR0/n64 (to DD0/CTR_MCLK)
                  --------
                    5.025   (50.8% logic, 49.2% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.191ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_130 (5.025ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_129.Q1 to    SLICE_14.A0 DD0/CTR_DRV_3
C0TOFCO_DE  ---     1.023    SLICE_14.A0 to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOF0_DE  ---     0.585   SLICE_19.FCI to    SLICE_19.F0 SLICE_19
ROUTE         1   e 1.234    SLICE_19.F0 to */SLICE_130.A1 DD0/CTR0/n50
CTOF_DEL    ---     0.495 */SLICE_130.A1 to */SLICE_130.F1 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F1 to *SLICE_130.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    5.025   (50.8% logic, 49.2% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.191ns delay DD0/CTR0/SLICE_131 to DD0/CTR0/SLICE_132 (5.025ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q1 to    SLICE_18.A0 DD0/CTR_DRV_7
C0TOFCO_DE  ---     1.023    SLICE_18.A0 to   SLICE_18.FCO SLICE_18
ROUTE         1   e 0.001   SLICE_18.FCO to   SLICE_17.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585   SLICE_17.FCI to    SLICE_17.F0 SLICE_17
ROUTE         1   e 1.234    SLICE_17.F0 to */SLICE_132.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495 */SLICE_132.A1 to */SLICE_132.F1 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    5.025   (50.8% logic, 49.2% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.191ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_131 (5.025ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q1 to    SLICE_19.A0 DD0/CTR_DRV_5
C0TOFCO_DE  ---     1.023    SLICE_19.A0 to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOF0_DE  ---     0.585   SLICE_18.FCI to    SLICE_18.F0 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F0 to */SLICE_131.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495 */SLICE_131.A1 to */SLICE_131.F1 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F1 to *SLICE_131.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    5.025   (50.8% logic, 49.2% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.115ns delay DD0/CTR0/SLICE_131 to DD0/CTR0/SLICE_132 (4.949ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q0 to    SLICE_19.A1 DD0/CTR_DRV_6
C1TOFCO_DE  ---     0.889    SLICE_19.A1 to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOF1_DE  ---     0.643   SLICE_18.FCI to    SLICE_18.F1 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F1 to */SLICE_132.A0 DD0/CTR0/n47
CTOF_DEL    ---     0.495 */SLICE_132.A0 to */SLICE_132.F0 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    4.949   (50.1% logic, 49.9% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.115ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_131 (4.949ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q0 to    SLICE_14.A1 DD0/CTR_DRV_4
C1TOFCO_DE  ---     0.889    SLICE_14.A1 to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOF1_DE  ---     0.643   SLICE_19.FCI to    SLICE_19.F1 SLICE_19
ROUTE         1   e 1.234    SLICE_19.F1 to */SLICE_131.A0 DD0/CTR0/n49
CTOF_DEL    ---     0.495 */SLICE_131.A0 to */SLICE_131.F0 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F0 to *SLICE_131.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    4.949   (50.1% logic, 49.9% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.115ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_130 (4.949ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to    SLICE_15.A1 DD0/CTR_DRV_2
C1TOFCO_DE  ---     0.889    SLICE_15.A1 to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOF1_DE  ---     0.643   SLICE_14.FCI to    SLICE_14.F1 SLICE_14
ROUTE         1   e 1.234    SLICE_14.F1 to */SLICE_130.A0 DD0/CTR0/n51
CTOF_DEL    ---     0.495 */SLICE_130.A0 to */SLICE_130.F0 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F0 to *SLICE_130.DI0 DD0/CTR0/n63 (to DD0/CTR_MCLK)
                  --------
                    4.949   (50.1% logic, 49.9% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.115ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_129 (4.949ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to    SLICE_16.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889    SLICE_16.A1 to   SLICE_16.FCO SLICE_16
ROUTE         1   e 0.001   SLICE_16.FCO to   SLICE_15.FCI DD0/CTR0/n2189
FCITOF1_DE  ---     0.643   SLICE_15.FCI to    SLICE_15.F1 SLICE_15
ROUTE         1   e 1.234    SLICE_15.F1 to */SLICE_129.A0 DD0/CTR0/n53
CTOF_DEL    ---     0.495 */SLICE_129.A0 to */SLICE_129.F0 DD0/CTR0/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F0 to *SLICE_129.DI0 DD0/CTR0/n65 (to DD0/CTR_MCLK)
                  --------
                    4.949   (50.1% logic, 49.9% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.057ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_129 (4.891ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to    SLICE_15.A1 DD0/CTR_DRV_2
C1TOFCO_DE  ---     0.889    SLICE_15.A1 to   SLICE_15.FCO SLICE_15
ROUTE         1   e 0.001   SLICE_15.FCO to   SLICE_14.FCI DD0/CTR0/n2190
FCITOF0_DE  ---     0.585   SLICE_14.FCI to    SLICE_14.F0 SLICE_14
ROUTE         1   e 1.234    SLICE_14.F0 to */SLICE_129.A1 DD0/CTR0/n52
CTOF_DEL    ---     0.495 */SLICE_129.A1 to */SLICE_129.F1 DD0/CTR0/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F1 to *SLICE_129.DI1 DD0/CTR0/n64 (to DD0/CTR_MCLK)
                  --------
                    4.891   (49.5% logic, 50.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.057ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_128 (4.891ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to    SLICE_16.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889    SLICE_16.A1 to   SLICE_16.FCO SLICE_16
ROUTE         1   e 0.001   SLICE_16.FCO to   SLICE_15.FCI DD0/CTR0/n2189
FCITOF0_DE  ---     0.585   SLICE_15.FCI to    SLICE_15.F0 SLICE_15
ROUTE         1   e 1.234    SLICE_15.F0 to */SLICE_128.A1 DD0/CTR0/n54
CTOF_DEL    ---     0.495 */SLICE_128.A1 to */SLICE_128.F1 DD0/CTR0/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F1 to *SLICE_128.DI1 DD0/CTR0/n66 (to DD0/CTR_MCLK)
                  --------
                    4.891   (49.5% logic, 50.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.057ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_130 (4.891ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q0 to    SLICE_14.A1 DD0/CTR_DRV_4
C1TOFCO_DE  ---     0.889    SLICE_14.A1 to   SLICE_14.FCO SLICE_14
ROUTE         1   e 0.001   SLICE_14.FCO to   SLICE_19.FCI DD0/CTR0/n2191
FCITOF0_DE  ---     0.585   SLICE_19.FCI to    SLICE_19.F0 SLICE_19
ROUTE         1   e 1.234    SLICE_19.F0 to */SLICE_130.A1 DD0/CTR0/n50
CTOF_DEL    ---     0.495 */SLICE_130.A1 to */SLICE_130.F1 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F1 to *SLICE_130.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    4.891   (49.5% logic, 50.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.057ns delay DD0/CTR0/SLICE_132 to DD0/CTR0/SLICE_132 (4.891ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q0 to    SLICE_18.A1 DD0/CTR_DRV_8
C1TOFCO_DE  ---     0.889    SLICE_18.A1 to   SLICE_18.FCO SLICE_18
ROUTE         1   e 0.001   SLICE_18.FCO to   SLICE_17.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585   SLICE_17.FCI to    SLICE_17.F0 SLICE_17
ROUTE         1   e 1.234    SLICE_17.F0 to */SLICE_132.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495 */SLICE_132.A1 to */SLICE_132.F1 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    4.891   (49.5% logic, 50.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.057ns delay DD0/CTR0/SLICE_131 to DD0/CTR0/SLICE_131 (4.891ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q0 to    SLICE_19.A1 DD0/CTR_DRV_6
C1TOFCO_DE  ---     0.889    SLICE_19.A1 to   SLICE_19.FCO SLICE_19
ROUTE         1   e 0.001   SLICE_19.FCO to   SLICE_18.FCI DD0/CTR0/n2192
FCITOF0_DE  ---     0.585   SLICE_18.FCI to    SLICE_18.F0 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F0 to */SLICE_131.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495 */SLICE_131.A1 to */SLICE_131.F1 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F1 to *SLICE_131.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    4.891   (49.5% logic, 50.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.052ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_161 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q0 to   SLICE_291.C1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_291.C1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_161.B1 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_161.B1 to   SLICE_161.F1 SLICE_161
ROUTE         1   e 0.480   SLICE_161.F1 to   SLICE_161.D0 DD0/I2CC0/I2CM0/n4_adj_305
CTOF_DEL    ---     0.495   SLICE_161.D0 to   SLICE_161.F0 SLICE_161
ROUTE         1   e 0.001   SLICE_161.F0 to  SLICE_161.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.052ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_163 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q1 to   SLICE_291.B0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_291.B0 to   SLICE_291.F0 SLICE_291
ROUTE         1   e 0.480   SLICE_291.F0 to   SLICE_291.D1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495   SLICE_291.D1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_163.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_163.C0 to   SLICE_163.F0 SLICE_163
ROUTE         1   e 0.001   SLICE_163.F0 to  SLICE_163.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.052ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_163 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 */SLICE_145.Q1 to   SLICE_291.A0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495   SLICE_291.A0 to   SLICE_291.F0 SLICE_291
ROUTE         1   e 0.480   SLICE_291.F0 to   SLICE_291.D1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495   SLICE_291.D1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_163.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_163.C0 to   SLICE_163.F0 SLICE_163
ROUTE         1   e 0.001   SLICE_163.F0 to  SLICE_163.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.052ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_166 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 */SLICE_145.Q1 to   SLICE_291.A0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495   SLICE_291.A0 to   SLICE_291.F0 SLICE_291
ROUTE         1   e 0.480   SLICE_291.F0 to   SLICE_291.D1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495   SLICE_291.D1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_166.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_166.C0 to   SLICE_166.F0 SLICE_166
ROUTE         1   e 0.001   SLICE_166.F0 to  SLICE_166.DI0 DD0/I2CC0/I2CM0/n1317 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.052ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_166 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q1 to   SLICE_291.B0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_291.B0 to   SLICE_291.F0 SLICE_291
ROUTE         1   e 0.480   SLICE_291.F0 to   SLICE_291.D1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495   SLICE_291.D1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_166.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_166.C0 to   SLICE_166.F0 SLICE_166
ROUTE         1   e 0.001   SLICE_166.F0 to  SLICE_166.DI0 DD0/I2CC0/I2CM0/n1317 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.052ns delay DD0/CTR0/SLICE_130 to SLICE_186 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q0 to */SLICE_201.C1 DD0/CTR_DRV_4
CTOF_DEL    ---     0.495 */SLICE_201.C1 to */SLICE_201.F1 DD0/SLICE_201
ROUTE         1   e 0.480 */SLICE_201.F1 to */SLICE_201.A0 DD0/n13
CTOF_DEL    ---     0.495 */SLICE_201.A0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 1.234 */SLICE_201.F0 to   SLICE_186.C0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495   SLICE_186.C0 to   SLICE_186.F0 SLICE_186
ROUTE         1   e 0.001   SLICE_186.F0 to  SLICE_186.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.052ns delay DD0/CTR0/SLICE_129 to SLICE_186 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_129.Q1 to */SLICE_201.B1 DD0/CTR_DRV_3
CTOF_DEL    ---     0.495 */SLICE_201.B1 to */SLICE_201.F1 DD0/SLICE_201
ROUTE         1   e 0.480 */SLICE_201.F1 to */SLICE_201.A0 DD0/n13
CTOF_DEL    ---     0.495 */SLICE_201.A0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 1.234 */SLICE_201.F0 to   SLICE_186.C0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495   SLICE_186.C0 to   SLICE_186.F0 SLICE_186
ROUTE         1   e 0.001   SLICE_186.F0 to  SLICE_186.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.052ns delay DD0/CTR0/SLICE_131 to SLICE_186 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q1 to */SLICE_201.A1 DD0/CTR_DRV_7
CTOF_DEL    ---     0.495 */SLICE_201.A1 to */SLICE_201.F1 DD0/SLICE_201
ROUTE         1   e 0.480 */SLICE_201.F1 to */SLICE_201.A0 DD0/n13
CTOF_DEL    ---     0.495 */SLICE_201.A0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 1.234 */SLICE_201.F0 to   SLICE_186.C0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495   SLICE_186.C0 to   SLICE_186.F0 SLICE_186
ROUTE         1   e 0.001   SLICE_186.F0 to  SLICE_186.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.052ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_78 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q1 to   SLICE_295.A0 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_295.A0 to   SLICE_295.F0 SLICE_295
ROUTE         1   e 0.480   SLICE_295.F0 to   SLICE_295.D1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to    SLICE_78.B0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495    SLICE_78.B0 to    SLICE_78.F0 SLICE_78
ROUTE         1   e 0.001    SLICE_78.F0 to   SLICE_78.DI0 DAC0/I2CM1/n1238 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.052ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_78 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 *0/SLICE_70.Q1 to   SLICE_295.B0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495   SLICE_295.B0 to   SLICE_295.F0 SLICE_295
ROUTE         1   e 0.480   SLICE_295.F0 to   SLICE_295.D1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to    SLICE_78.B0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495    SLICE_78.B0 to    SLICE_78.F0 SLICE_78
ROUTE         1   e 0.001    SLICE_78.F0 to   SLICE_78.DI0 DAC0/I2CM1/n1238 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.052ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_82 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q1 to   SLICE_295.A0 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_295.A0 to   SLICE_295.F0 SLICE_295
ROUTE         1   e 0.480   SLICE_295.F0 to   SLICE_295.D1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to    SLICE_82.C0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495    SLICE_82.C0 to    SLICE_82.F0 SLICE_82
ROUTE         1   e 0.001    SLICE_82.F0 to   SLICE_82.DI0 DAC0/I2CM1/n1258 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.052ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_161 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_145.Q0 to   SLICE_291.B1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495   SLICE_291.B1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_161.B1 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_161.B1 to   SLICE_161.F1 SLICE_161
ROUTE         1   e 0.480   SLICE_161.F1 to   SLICE_161.D0 DD0/I2CC0/I2CM0/n4_adj_305
CTOF_DEL    ---     0.495   SLICE_161.D0 to   SLICE_161.F0 SLICE_161
ROUTE         1   e 0.001   SLICE_161.F0 to  SLICE_161.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.052ns delay DD0/CTR0/SLICE_131 to SLICE_186 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q0 to */SLICE_201.D1 DD0/CTR_DRV_6
CTOF_DEL    ---     0.495 */SLICE_201.D1 to */SLICE_201.F1 DD0/SLICE_201
ROUTE         1   e 0.480 */SLICE_201.F1 to */SLICE_201.A0 DD0/n13
CTOF_DEL    ---     0.495 */SLICE_201.A0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 1.234 */SLICE_201.F0 to   SLICE_186.C0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495   SLICE_186.C0 to   SLICE_186.F0 SLICE_186
ROUTE         1   e 0.001   SLICE_186.F0 to  SLICE_186.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.052ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_82 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 *0/SLICE_70.Q1 to   SLICE_295.B0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495   SLICE_295.B0 to   SLICE_295.F0 SLICE_295
ROUTE         1   e 0.480   SLICE_295.F0 to   SLICE_295.D1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to    SLICE_82.C0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495    SLICE_82.C0 to    SLICE_82.F0 SLICE_82
ROUTE         1   e 0.001    SLICE_82.F0 to   SLICE_82.DI0 DAC0/I2CM1/n1258 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.052ns delay SLICE_144 to SLICE_161 (4.886ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_144.CLK to   SLICE_144.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11   e 1.234   SLICE_144.Q0 to   SLICE_291.A1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495   SLICE_291.A1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_161.B1 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_161.B1 to   SLICE_161.F1 SLICE_161
ROUTE         1   e 0.480   SLICE_161.F1 to   SLICE_161.D0 DD0/I2CC0/I2CM0/n4_adj_305
CTOF_DEL    ---     0.495   SLICE_161.D0 to   SLICE_161.F0 SLICE_161
ROUTE         1   e 0.001   SLICE_161.F0 to  SLICE_161.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.672ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_342 (4.390ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q1 to   SLICE_295.A0 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_295.A0 to   SLICE_295.F0 SLICE_295
ROUTE         1   e 0.480   SLICE_295.F0 to   SLICE_295.D1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to */SLICE_342.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.390   (32.8% logic, 67.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.672ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_343 (4.390ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q1 to   SLICE_295.A0 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_295.A0 to   SLICE_295.F0 SLICE_295
ROUTE         1   e 0.480   SLICE_295.F0 to   SLICE_295.D1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to */SLICE_343.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.390   (32.8% logic, 67.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.672ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_164 (4.390ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 */SLICE_145.Q1 to   SLICE_291.A0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495   SLICE_291.A0 to   SLICE_291.F0 SLICE_291
ROUTE         1   e 0.480   SLICE_291.F0 to   SLICE_291.D1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495   SLICE_291.D1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_164.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.390   (32.8% logic, 67.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.672ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_388 (4.390ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 */SLICE_145.Q1 to   SLICE_291.A0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495   SLICE_291.A0 to   SLICE_291.F0 SLICE_291
ROUTE         1   e 0.480   SLICE_291.F0 to   SLICE_291.D1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495   SLICE_291.D1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_388.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.390   (32.8% logic, 67.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.672ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_389 (4.390ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 */SLICE_145.Q1 to   SLICE_291.A0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495   SLICE_291.A0 to   SLICE_291.F0 SLICE_291
ROUTE         1   e 0.480   SLICE_291.F0 to   SLICE_291.D1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495   SLICE_291.D1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_389.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.390   (32.8% logic, 67.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.672ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_164 (4.390ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q1 to   SLICE_291.B0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_291.B0 to   SLICE_291.F0 SLICE_291
ROUTE         1   e 0.480   SLICE_291.F0 to   SLICE_291.D1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495   SLICE_291.D1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_164.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.390   (32.8% logic, 67.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.672ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_388 (4.390ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q1 to   SLICE_291.B0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_291.B0 to   SLICE_291.F0 SLICE_291
ROUTE         1   e 0.480   SLICE_291.F0 to   SLICE_291.D1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495   SLICE_291.D1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_388.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.390   (32.8% logic, 67.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.672ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_342 (4.390ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 *0/SLICE_70.Q1 to   SLICE_295.B0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495   SLICE_295.B0 to   SLICE_295.F0 SLICE_295
ROUTE         1   e 0.480   SLICE_295.F0 to   SLICE_295.D1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to */SLICE_342.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.390   (32.8% logic, 67.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.672ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_389 (4.390ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q1 to   SLICE_291.B0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_291.B0 to   SLICE_291.F0 SLICE_291
ROUTE         1   e 0.480   SLICE_291.F0 to   SLICE_291.D1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495   SLICE_291.D1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_389.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.390   (32.8% logic, 67.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.672ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_343 (4.390ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 *0/SLICE_70.Q1 to   SLICE_295.B0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495   SLICE_295.B0 to   SLICE_295.F0 SLICE_295
ROUTE         1   e 0.480   SLICE_295.F0 to   SLICE_295.D1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to */SLICE_343.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.390   (32.8% logic, 67.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.672ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_298 (4.390ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 *0/SLICE_70.Q1 to   SLICE_295.B0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495   SLICE_295.B0 to   SLICE_295.F0 SLICE_295
ROUTE         1   e 0.480   SLICE_295.F0 to   SLICE_295.D1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to   SLICE_298.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.390   (32.8% logic, 67.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.672ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_298 (4.390ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q1 to   SLICE_295.A0 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_295.A0 to   SLICE_295.F0 SLICE_295
ROUTE         1   e 0.480   SLICE_295.F0 to   SLICE_295.D1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495   SLICE_295.D1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to   SLICE_298.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.390   (32.8% logic, 67.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.471ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_130 (4.305ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_129.Q1 to    SLICE_14.A0 DD0/CTR_DRV_3
CTOF1_DEL   ---     0.889    SLICE_14.A0 to    SLICE_14.F1 SLICE_14
ROUTE         1   e 1.234    SLICE_14.F1 to */SLICE_130.A0 DD0/CTR0/n51
CTOF_DEL    ---     0.495 */SLICE_130.A0 to */SLICE_130.F0 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F0 to *SLICE_130.DI0 DD0/CTR0/n63 (to DD0/CTR_MCLK)
                  --------
                    4.305   (42.6% logic, 57.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.471ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_129 (4.305ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to    SLICE_15.A0 DD0/CTR_DRV_1
CTOF1_DEL   ---     0.889    SLICE_15.A0 to    SLICE_15.F1 SLICE_15
ROUTE         1   e 1.234    SLICE_15.F1 to */SLICE_129.A0 DD0/CTR0/n53
CTOF_DEL    ---     0.495 */SLICE_129.A0 to */SLICE_129.F0 DD0/CTR0/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F0 to *SLICE_129.DI0 DD0/CTR0/n65 (to DD0/CTR_MCLK)
                  --------
                    4.305   (42.6% logic, 57.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.471ns delay DD0/CTR0/SLICE_131 to DD0/CTR0/SLICE_132 (4.305ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q1 to    SLICE_18.A0 DD0/CTR_DRV_7
CTOF1_DEL   ---     0.889    SLICE_18.A0 to    SLICE_18.F1 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F1 to */SLICE_132.A0 DD0/CTR0/n47
CTOF_DEL    ---     0.495 */SLICE_132.A0 to */SLICE_132.F0 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    4.305   (42.6% logic, 57.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.471ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_131 (4.305ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q1 to    SLICE_19.A0 DD0/CTR_DRV_5
CTOF1_DEL   ---     0.889    SLICE_19.A0 to    SLICE_19.F1 SLICE_19
ROUTE         1   e 1.234    SLICE_19.F1 to */SLICE_131.A0 DD0/CTR0/n49
CTOF_DEL    ---     0.495 */SLICE_131.A0 to */SLICE_131.F0 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F0 to *SLICE_131.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    4.305   (42.6% logic, 57.4% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    4.303ns delay DD0/I2CC0/I2CM0/SLICE_142 to DD0/I2CC0/I2CM0/SLICE_204 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_142.CLK to */SLICE_142.Q0 DD0/I2CC0/I2CM0/SLICE_142 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234 */SLICE_142.Q0 to   SLICE_158.A1 DD0/I2CC0/I2CM0/BUSY_N_90
CTOF_DEL    ---     0.495   SLICE_158.A1 to   SLICE_158.F1 SLICE_158
ROUTE         2   e 1.234   SLICE_158.F1 to */SLICE_204.A0 DD0/I2CC0/I2CM0/n1498
CTOOFX_DEL  ---     0.721 */SLICE_204.A0 to *LICE_204.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1   e 0.001 *LICE_204.OFX0 to *SLICE_204.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.303ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_74 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 *0/SLICE_70.Q1 to   SLICE_297.A1 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495   SLICE_297.A1 to   SLICE_297.F1 SLICE_297
ROUTE         1   e 1.234   SLICE_297.F1 to *1/SLICE_74.A1 DAC0/I2CM1/n2555
CTOOFX_DEL  ---     0.721 *1/SLICE_74.A1 to *SLICE_74.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1   e 0.001 *SLICE_74.OFX0 to */SLICE_74.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.303ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_154 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q1 to */SLICE_146.D1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495 */SLICE_146.D1 to */SLICE_146.F1 DD0/I2CC0/I2CM0/SLICE_146
ROUTE         1   e 1.234 */SLICE_146.F1 to */SLICE_154.A1 DD0/I2CC0/I2CM0/n2543
CTOOFX_DEL  ---     0.721 */SLICE_154.A1 to *LICE_154.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1   e 0.001 *LICE_154.OFX0 to *SLICE_154.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    4.303ns delay DAC0/I2CM1/SLICE_85 to DAC0/I2CM1/SLICE_110 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_85.CLK to *1/SLICE_85.Q0 DAC0/I2CM1/SLICE_85 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 *1/SLICE_85.Q0 to    SLICE_75.A1 DAC0/I2CM1/n715
CTOF_DEL    ---     0.495    SLICE_75.A1 to    SLICE_75.F1 SLICE_75
ROUTE         2   e 1.234    SLICE_75.F1 to */SLICE_110.A0 DAC0/I2CM1/n1500
CTOOFX_DEL  ---     0.721 */SLICE_110.A0 to *LICE_110.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1   e 0.001 *LICE_110.OFX0 to *SLICE_110.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    4.303ns delay DAC0/I2CM1/SLICE_76 to DAC0/I2CM1/SLICE_110 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_76.CLK to *1/SLICE_76.Q0 DAC0/I2CM1/SLICE_76 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 *1/SLICE_76.Q0 to    SLICE_75.D1 DAC0/I2CM1/n703
CTOF_DEL    ---     0.495    SLICE_75.D1 to    SLICE_75.F1 SLICE_75
ROUTE         2   e 1.234    SLICE_75.F1 to */SLICE_110.A0 DAC0/I2CM1/n1500
CTOOFX_DEL  ---     0.721 */SLICE_110.A0 to *LICE_110.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1   e 0.001 *LICE_110.OFX0 to *SLICE_110.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.303ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_154 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q0 to */SLICE_146.C1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495 */SLICE_146.C1 to */SLICE_146.F1 DD0/I2CC0/I2CM0/SLICE_146
ROUTE         1   e 1.234 */SLICE_146.F1 to */SLICE_154.A1 DD0/I2CC0/I2CM0/n2543
CTOOFX_DEL  ---     0.721 */SLICE_154.A1 to *LICE_154.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1   e 0.001 *LICE_154.OFX0 to *SLICE_154.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    4.303ns delay DD0/I2CC0/I2CM0/SLICE_167 to DD0/I2CC0/I2CM0/SLICE_204 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_167.CLK to */SLICE_167.Q1 DD0/I2CC0/I2CM0/SLICE_167 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_167.Q1 to   SLICE_158.C1 DD0/I2CC0/I2CM0/n860
CTOF_DEL    ---     0.495   SLICE_158.C1 to   SLICE_158.F1 SLICE_158
ROUTE         2   e 1.234   SLICE_158.F1 to */SLICE_204.A0 DD0/I2CC0/I2CM0/n1498
CTOOFX_DEL  ---     0.721 */SLICE_204.A0 to *LICE_204.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1   e 0.001 *LICE_204.OFX0 to *SLICE_204.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    4.303ns delay DD0/I2CC0/I2CM0/SLICE_159 to DD0/I2CC0/I2CM0/SLICE_204 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_159.CLK to */SLICE_159.Q0 DD0/I2CC0/I2CM0/SLICE_159 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_159.Q0 to   SLICE_158.D1 DD0/I2CC0/I2CM0/n859
CTOF_DEL    ---     0.495   SLICE_158.D1 to   SLICE_158.F1 SLICE_158
ROUTE         2   e 1.234   SLICE_158.F1 to */SLICE_204.A0 DD0/I2CC0/I2CM0/n1498
CTOOFX_DEL  ---     0.721 */SLICE_204.A0 to *LICE_204.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1   e 0.001 *LICE_204.OFX0 to *SLICE_204.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    4.303ns delay DD0/I2CC0/I2CM0/SLICE_383 to SLICE_148 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_383.CLK to */SLICE_383.Q0 DD0/I2CC0/I2CM0/SLICE_383 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1   e 1.234 */SLICE_383.Q0 to */SLICE_286.B0 DD0/I2CC0/I2CM0/DATA_BYTE_R_1
CTOOFX_DEL  ---     0.721 */SLICE_286.B0 to *LICE_286.OFX0 DD0/I2CC0/I2CM0/i1743/SLICE_286
ROUTE         1   e 1.234 *LICE_286.OFX0 to   SLICE_148.A0 DD0/I2CC0/I2CM0/n2386
CTOF_DEL    ---     0.495   SLICE_148.A0 to   SLICE_148.F0 SLICE_148
ROUTE         1   e 0.001   SLICE_148.F0 to  SLICE_148.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    4.303ns delay DD0/I2CC0/I2CM0/SLICE_385 to SLICE_148 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_385.CLK to */SLICE_385.Q1 DD0/I2CC0/I2CM0/SLICE_385 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1   e 1.234 */SLICE_385.Q1 to */SLICE_287.A0 DD0/I2CC0/I2CM0/DATA_BYTE_R_4
CTOOFX_DEL  ---     0.721 */SLICE_287.A0 to *LICE_287.OFX0 DD0/I2CC0/I2CM0/i1744/SLICE_287
ROUTE         1   e 1.234 *LICE_287.OFX0 to   SLICE_148.B0 DD0/I2CC0/I2CM0/n2387
CTOF_DEL    ---     0.495   SLICE_148.B0 to   SLICE_148.F0 SLICE_148
ROUTE         1   e 0.001   SLICE_148.F0 to  SLICE_148.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    4.303ns delay DD0/I2CC0/I2CM0/SLICE_386 to SLICE_148 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_386.CLK to */SLICE_386.Q0 DD0/I2CC0/I2CM0/SLICE_386 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1   e 1.234 */SLICE_386.Q0 to */SLICE_287.C1 DD0/I2CC0/I2CM0/DATA_BYTE_R_7
CTOOFX_DEL  ---     0.721 */SLICE_287.C1 to *LICE_287.OFX0 DD0/I2CC0/I2CM0/i1744/SLICE_287
ROUTE         1   e 1.234 *LICE_287.OFX0 to   SLICE_148.B0 DD0/I2CC0/I2CM0/n2387
CTOF_DEL    ---     0.495   SLICE_148.B0 to   SLICE_148.F0 SLICE_148
ROUTE         1   e 0.001   SLICE_148.F0 to  SLICE_148.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    4.303ns delay DD0/I2CC0/I2CM0/SLICE_384 to SLICE_148 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_384.CLK to */SLICE_384.Q0 DD0/I2CC0/I2CM0/SLICE_384 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1   e 1.234 */SLICE_384.Q0 to */SLICE_286.C1 DD0/I2CC0/I2CM0/DATA_BYTE_R_3
CTOOFX_DEL  ---     0.721 */SLICE_286.C1 to *LICE_286.OFX0 DD0/I2CC0/I2CM0/i1743/SLICE_286
ROUTE         1   e 1.234 *LICE_286.OFX0 to   SLICE_148.A0 DD0/I2CC0/I2CM0/n2386
CTOF_DEL    ---     0.495   SLICE_148.A0 to   SLICE_148.F0 SLICE_148
ROUTE         1   e 0.001   SLICE_148.F0 to  SLICE_148.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    4.303ns delay DD0/I2CC0/I2CM0/SLICE_386 to SLICE_148 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_386.CLK to */SLICE_386.Q1 DD0/I2CC0/I2CM0/SLICE_386 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1   e 1.234 */SLICE_386.Q1 to */SLICE_287.B1 DD0/I2CC0/I2CM0/DATA_BYTE_R_6
CTOOFX_DEL  ---     0.721 */SLICE_287.B1 to *LICE_287.OFX0 DD0/I2CC0/I2CM0/i1744/SLICE_287
ROUTE         1   e 1.234 *LICE_287.OFX0 to   SLICE_148.B0 DD0/I2CC0/I2CM0/n2387
CTOF_DEL    ---     0.495   SLICE_148.B0 to   SLICE_148.F0 SLICE_148
ROUTE         1   e 0.001   SLICE_148.F0 to  SLICE_148.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    4.303ns delay DD0/I2CC0/I2CM0/SLICE_385 to SLICE_148 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_385.CLK to */SLICE_385.Q0 DD0/I2CC0/I2CM0/SLICE_385 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1   e 1.234 */SLICE_385.Q0 to */SLICE_287.B0 DD0/I2CC0/I2CM0/DATA_BYTE_R_5
CTOOFX_DEL  ---     0.721 */SLICE_287.B0 to *LICE_287.OFX0 DD0/I2CC0/I2CM0/i1744/SLICE_287
ROUTE         1   e 1.234 *LICE_287.OFX0 to   SLICE_148.B0 DD0/I2CC0/I2CM0/n2387
CTOF_DEL    ---     0.495   SLICE_148.B0 to   SLICE_148.F0 SLICE_148
ROUTE         1   e 0.001   SLICE_148.F0 to  SLICE_148.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.303ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_74 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q1 to   SLICE_297.D1 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_297.D1 to   SLICE_297.F1 SLICE_297
ROUTE         1   e 1.234   SLICE_297.F1 to *1/SLICE_74.A1 DAC0/I2CM1/n2555
CTOOFX_DEL  ---     0.721 *1/SLICE_74.A1 to *SLICE_74.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1   e 0.001 *SLICE_74.OFX0 to */SLICE_74.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.303ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_154 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 */SLICE_145.Q1 to */SLICE_146.A1 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495 */SLICE_146.A1 to */SLICE_146.F1 DD0/I2CC0/I2CM0/SLICE_146
ROUTE         1   e 1.234 */SLICE_146.F1 to */SLICE_154.A1 DD0/I2CC0/I2CM0/n2543
CTOOFX_DEL  ---     0.721 */SLICE_154.A1 to *LICE_154.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1   e 0.001 *LICE_154.OFX0 to *SLICE_154.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.303ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_74 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q0 to   SLICE_297.C1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_297.C1 to   SLICE_297.F1 SLICE_297
ROUTE         1   e 1.234   SLICE_297.F1 to *1/SLICE_74.A1 DAC0/I2CM1/n2555
CTOOFX_DEL  ---     0.721 *1/SLICE_74.A1 to *SLICE_74.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1   e 0.001 *SLICE_74.OFX0 to */SLICE_74.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    4.303ns delay DD0/I2CC0/I2CM0/SLICE_384 to SLICE_148 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_384.CLK to */SLICE_384.Q1 DD0/I2CC0/I2CM0/SLICE_384 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1   e 1.234 */SLICE_384.Q1 to */SLICE_286.B1 DD0/I2CC0/I2CM0/DATA_BYTE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_286.B1 to *LICE_286.OFX0 DD0/I2CC0/I2CM0/i1743/SLICE_286
ROUTE         1   e 1.234 *LICE_286.OFX0 to   SLICE_148.A0 DD0/I2CC0/I2CM0/n2386
CTOF_DEL    ---     0.495   SLICE_148.A0 to   SLICE_148.F0 SLICE_148
ROUTE         1   e 0.001   SLICE_148.F0 to  SLICE_148.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    4.303ns delay DD0/I2CC0/I2CM0/SLICE_383 to SLICE_148 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_383.CLK to */SLICE_383.Q1 DD0/I2CC0/I2CM0/SLICE_383 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1   e 1.234 */SLICE_383.Q1 to */SLICE_286.A0 DD0/I2CC0/I2CM0/DATA_BYTE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_286.A0 to *LICE_286.OFX0 DD0/I2CC0/I2CM0/i1743/SLICE_286
ROUTE         1   e 1.234 *LICE_286.OFX0 to   SLICE_148.A0 DD0/I2CC0/I2CM0/n2386
CTOF_DEL    ---     0.495   SLICE_148.A0 to   SLICE_148.F0 SLICE_148
ROUTE         1   e 0.001   SLICE_148.F0 to  SLICE_148.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.303ns delay SLICE_144 to DD0/I2CC0/I2CM0/SLICE_154 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_144.CLK to   SLICE_144.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11   e 1.234   SLICE_144.Q0 to */SLICE_146.B1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495 */SLICE_146.B1 to */SLICE_146.F1 DD0/I2CC0/I2CM0/SLICE_146
ROUTE         1   e 1.234 */SLICE_146.F1 to */SLICE_154.A1 DD0/I2CC0/I2CM0/n2543
CTOOFX_DEL  ---     0.721 */SLICE_154.A1 to *LICE_154.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1   e 0.001 *LICE_154.OFX0 to *SLICE_154.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.303ns delay SLICE_144 to SLICE_148 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_144.CLK to   SLICE_144.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11   e 1.234   SLICE_144.Q0 to */SLICE_286.C0 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOOFX_DEL  ---     0.721 */SLICE_286.C0 to *LICE_286.OFX0 DD0/I2CC0/I2CM0/i1743/SLICE_286
ROUTE         1   e 1.234 *LICE_286.OFX0 to   SLICE_148.A0 DD0/I2CC0/I2CM0/n2386
CTOF_DEL    ---     0.495   SLICE_148.A0 to   SLICE_148.F0 SLICE_148
ROUTE         1   e 0.001   SLICE_148.F0 to  SLICE_148.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    4.303ns delay SLICE_155 to DD0/I2CC0/I2CM0/SLICE_204 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_155.CLK to   SLICE_155.Q0 SLICE_155 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234   SLICE_155.Q0 to   SLICE_158.B1 DD0/I2CC0/I2CM0/LOAD_ADDR
CTOF_DEL    ---     0.495   SLICE_158.B1 to   SLICE_158.F1 SLICE_158
ROUTE         2   e 1.234   SLICE_158.F1 to */SLICE_204.A0 DD0/I2CC0/I2CM0/n1498
CTOOFX_DEL  ---     0.721 */SLICE_204.A0 to *LICE_204.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1   e 0.001 *LICE_204.OFX0 to *SLICE_204.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    4.303ns delay SLICE_296 to DAC0/I2CM1/SLICE_110 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_296.CLK to   SLICE_296.Q0 SLICE_296 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234   SLICE_296.Q0 to    SLICE_75.C1 DAC0/I2CM1/n704
CTOF_DEL    ---     0.495    SLICE_75.C1 to    SLICE_75.F1 SLICE_75
ROUTE         2   e 1.234    SLICE_75.F1 to */SLICE_110.A0 DAC0/I2CM1/n1500
CTOOFX_DEL  ---     0.721 */SLICE_110.A0 to *LICE_110.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1   e 0.001 *LICE_110.OFX0 to *SLICE_110.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.303ns delay SLICE_69 to DAC0/I2CM1/SLICE_74 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_69.CLK to    SLICE_69.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234    SLICE_69.Q0 to   SLICE_297.B1 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495   SLICE_297.B1 to   SLICE_297.F1 SLICE_297
ROUTE         1   e 1.234   SLICE_297.F1 to *1/SLICE_74.A1 DAC0/I2CM1/n2555
CTOOFX_DEL  ---     0.721 *1/SLICE_74.A1 to *SLICE_74.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1   e 0.001 *SLICE_74.OFX0 to */SLICE_74.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    4.303ns delay SLICE_84 to DAC0/I2CM1/SLICE_110 (4.137ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_84.CLK to    SLICE_84.Q0 SLICE_84 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234    SLICE_84.Q0 to    SLICE_75.B1 DAC0/I2CM1/n714
CTOF_DEL    ---     0.495    SLICE_75.B1 to    SLICE_75.F1 SLICE_75
ROUTE         2   e 1.234    SLICE_75.F1 to */SLICE_110.A0 DAC0/I2CM1/n1500
CTOOFX_DEL  ---     0.721 */SLICE_110.A0 to *LICE_110.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1   e 0.001 *LICE_110.OFX0 to *SLICE_110.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    4.137   (40.3% logic, 59.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DAC0/DAC_DGOOD" 

Report:    4.148ns delay DAC0/I2CM1/SLICE_87 to DAC0/SLICE_86 (3.415ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_87.CLK to *1/SLICE_87.Q0 DAC0/I2CM1/SLICE_87 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *1/SLICE_87.Q0 to   SLICE_254.B0 DAC0/READY_I2CM
CTOF_DEL    ---     0.495   SLICE_254.B0 to   SLICE_254.F0 SLICE_254
ROUTE         1   e 1.234   SLICE_254.F0 to */SLICE_86.LSR DAC0/RUN_I2CM_N_31 (to DAC0/DAC_DGOOD)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DAC0/DAC_DGOOD" 

Report:    4.148ns delay ADC0/SLICE_111 to DAC0/SLICE_86 (3.415ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to   SLICE_254.A0 DAC_RST_N_c
CTOF_DEL    ---     0.495   SLICE_254.A0 to   SLICE_254.F0 SLICE_254
ROUTE         1   e 1.234   SLICE_254.F0 to */SLICE_86.LSR DAC0/RUN_I2CM_N_31 (to DAC0/DAC_DGOOD)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.077ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_128 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to    SLICE_15.A0 DD0/CTR_DRV_1
CTOF_DEL    ---     0.495    SLICE_15.A0 to    SLICE_15.F0 SLICE_15
ROUTE         1   e 1.234    SLICE_15.F0 to */SLICE_128.A1 DD0/CTR0/n54
CTOF_DEL    ---     0.495 */SLICE_128.A1 to */SLICE_128.F1 DD0/CTR0/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F1 to *SLICE_128.DI1 DD0/CTR0/n66 (to DD0/CTR_MCLK)
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.077ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_130 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q0 to    SLICE_14.A1 DD0/CTR_DRV_4
CTOF_DEL    ---     0.495    SLICE_14.A1 to    SLICE_14.F1 SLICE_14
ROUTE         1   e 1.234    SLICE_14.F1 to */SLICE_130.A0 DD0/CTR0/n51
CTOF_DEL    ---     0.495 */SLICE_130.A0 to */SLICE_130.F0 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F0 to *SLICE_130.DI0 DD0/CTR0/n63 (to DD0/CTR_MCLK)
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q1 to   SLICE_144.A1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_144.A1 to   SLICE_144.F1 SLICE_144
ROUTE         2   e 1.234   SLICE_144.F1 to */SLICE_145.B1 DD0/I2CC0/I2CM0/CT0/n2649
CTOF_DEL    ---     0.495 */SLICE_145.B1 to */SLICE_145.F1 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 DD0/I2CC0/I2CM0/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.077ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_128 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to    SLICE_16.A1 DD0/CTR_DRV_0
CTOF_DEL    ---     0.495    SLICE_16.A1 to    SLICE_16.F1 SLICE_16
ROUTE         1   e 1.234    SLICE_16.F1 to */SLICE_128.A0 DD0/CTR0/n55
CTOF_DEL    ---     0.495 */SLICE_128.A0 to */SLICE_128.F0 DD0/CTR0/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F0 to *SLICE_128.DI0 DD0/CTR0/n67 (to DD0/CTR_MCLK)
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/CT0/SLICE_70 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q1 to    SLICE_69.A1 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495    SLICE_69.A1 to    SLICE_69.F1 SLICE_69
ROUTE         2   e 1.234    SLICE_69.F1 to *0/SLICE_70.B1 DAC0/I2CM1/CT0/n2656
CTOF_DEL    ---     0.495 *0/SLICE_70.B1 to *0/SLICE_70.F1 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1   e 0.001 *0/SLICE_70.F1 to */SLICE_70.DI1 DAC0/I2CM1/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/I2CC0/SLICE_260 to DD0/SLICE_202 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_260.CLK to */SLICE_260.Q0 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_260.Q0 to   SLICE_125.C1 PS_DRV_3_N_209_3
CTOF_DEL    ---     0.495   SLICE_125.C1 to   SLICE_125.F1 SLICE_125
ROUTE         2   e 1.234   SLICE_125.F1 to */SLICE_202.A0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495 */SLICE_202.A0 to */SLICE_202.F0 DD0/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F0 to *SLICE_202.DI0 DD0/n606 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.077ns delay DD0/CTR0/SLICE_131 to DD0/CTR0/SLICE_131 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q0 to    SLICE_19.A1 DD0/CTR_DRV_6
CTOF_DEL    ---     0.495    SLICE_19.A1 to    SLICE_19.F1 SLICE_19
ROUTE         1   e 1.234    SLICE_19.F1 to */SLICE_131.A0 DD0/CTR0/n49
CTOF_DEL    ---     0.495 */SLICE_131.A0 to */SLICE_131.F0 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F0 to *SLICE_131.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.077ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_129 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to    SLICE_15.A1 DD0/CTR_DRV_2
CTOF_DEL    ---     0.495    SLICE_15.A1 to    SLICE_15.F1 SLICE_15
ROUTE         1   e 1.234    SLICE_15.F1 to */SLICE_129.A0 DD0/CTR0/n53
CTOF_DEL    ---     0.495 */SLICE_129.A0 to */SLICE_129.F0 DD0/CTR0/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F0 to *SLICE_129.DI0 DD0/CTR0/n65 (to DD0/CTR_MCLK)
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/CTR0/SLICE_130 to DD0/SLICE_201 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q1 to   SLICE_126.D1 DD0/CTR_DRV_5
CTOF_DEL    ---     0.495   SLICE_126.D1 to   SLICE_126.F1 SLICE_126
ROUTE         1   e 1.234   SLICE_126.F1 to */SLICE_201.C0 DD0/n14
CTOF_DEL    ---     0.495 */SLICE_201.C0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/CTR0/SLICE_132 to DD0/SLICE_201 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q1 to   SLICE_126.C1 DD0/CTR_DRV_9
CTOF_DEL    ---     0.495   SLICE_126.C1 to   SLICE_126.F1 SLICE_126
ROUTE         1   e 1.234   SLICE_126.F1 to */SLICE_201.C0 DD0/n14
CTOF_DEL    ---     0.495 */SLICE_201.C0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_155 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q0 to   SLICE_166.A1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_166.A1 to   SLICE_166.F1 SLICE_166
ROUTE         5   e 1.234   SLICE_166.F1 to   SLICE_155.C0 SYS_CLK_TREE[5]_enable_2
CTOF_DEL    ---     0.495   SLICE_155.C0 to   SLICE_155.F0 SLICE_155
ROUTE         1   e 0.001   SLICE_155.F0 to  SLICE_155.DI0 DD0/I2CC0/I2CM0/n1313 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_163 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_145.Q0 to   SLICE_291.B1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495   SLICE_291.B1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_163.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_163.C0 to   SLICE_163.F0 SLICE_163
ROUTE         1   e 0.001   SLICE_163.F0 to  SLICE_163.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_163 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q0 to   SLICE_291.C1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_291.C1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_163.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_163.C0 to   SLICE_163.F0 SLICE_163
ROUTE         1   e 0.001   SLICE_163.F0 to  SLICE_163.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_166 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_145.Q0 to   SLICE_291.B1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495   SLICE_291.B1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_166.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_166.C0 to   SLICE_166.F0 SLICE_166
ROUTE         1   e 0.001   SLICE_166.F0 to  SLICE_166.DI0 DD0/I2CC0/I2CM0/n1317 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/I2CC0/SLICE_174 to SLICE_171 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_174.CLK to */SLICE_174.Q0 DD0/I2CC0/SLICE_174 (from DD0/I2CC0/READY_I2CM)
ROUTE         1   e 1.234 */SLICE_174.Q0 to */SLICE_170.A0 DD0/I2CC0/PULSE_EOF_NORMAL
CTOF_DEL    ---     0.495 */SLICE_170.A0 to */SLICE_170.F0 DD0/I2CC0/SLICE_170
ROUTE         2   e 1.234 */SLICE_170.F0 to   SLICE_171.B0 DD0/I2CC0/PULSE_EOF
CTOF_DEL    ---     0.495   SLICE_171.B0 to   SLICE_171.F0 SLICE_171
ROUTE         1   e 0.001   SLICE_171.F0 to  SLICE_171.DI0 DD0/I2CC0/PS_FRAME_N_255 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/I2CC0/SLICE_178 to SLICE_171 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_178.CLK to */SLICE_178.Q1 DD0/I2CC0/SLICE_178 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_178.Q1 to */SLICE_170.C0 DD0/I2CC0/INIT_R
CTOF_DEL    ---     0.495 */SLICE_170.C0 to */SLICE_170.F0 DD0/I2CC0/SLICE_170
ROUTE         2   e 1.234 */SLICE_170.F0 to   SLICE_171.B0 DD0/I2CC0/PULSE_EOF
CTOF_DEL    ---     0.495   SLICE_171.B0 to   SLICE_171.F0 SLICE_171
ROUTE         1   e 0.001   SLICE_171.F0 to  SLICE_171.DI0 DD0/I2CC0/PS_FRAME_N_255 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/CTR0/SLICE_129 to SLICE_186 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to */SLICE_201.D0 DD0/CTR_DRV_2
CTOF_DEL    ---     0.495 */SLICE_201.D0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 1.234 */SLICE_201.F0 to   SLICE_186.C0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495   SLICE_186.C0 to   SLICE_186.F0 SLICE_186
ROUTE         1   e 0.001   SLICE_186.F0 to  SLICE_186.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_78 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 *0/SLICE_70.Q0 to   SLICE_295.A1 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495   SLICE_295.A1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to    SLICE_78.B0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495    SLICE_78.B0 to    SLICE_78.F0 SLICE_78
ROUTE         1   e 0.001    SLICE_78.F0 to   SLICE_78.DI0 DAC0/I2CM1/n1238 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_82 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q0 to    SLICE_84.A1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495    SLICE_84.A1 to    SLICE_84.F1 SLICE_84
ROUTE         5   e 1.234    SLICE_84.F1 to    SLICE_82.B0 SYS_CLK_TREE[5]_enable_4
CTOF_DEL    ---     0.495    SLICE_82.B0 to    SLICE_82.F0 SLICE_82
ROUTE         1   e 0.001    SLICE_82.F0 to   SLICE_82.DI0 DAC0/I2CM1/n1258 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_82 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 *0/SLICE_70.Q0 to   SLICE_295.A1 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495   SLICE_295.A1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to    SLICE_82.C0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495    SLICE_82.C0 to    SLICE_82.F0 SLICE_82
ROUTE         1   e 0.001    SLICE_82.F0 to   SLICE_82.DI0 DAC0/I2CM1/n1258 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.077ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_130 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q1 to    SLICE_19.A0 DD0/CTR_DRV_5
CTOF_DEL    ---     0.495    SLICE_19.A0 to    SLICE_19.F0 SLICE_19
ROUTE         1   e 1.234    SLICE_19.F0 to */SLICE_130.A1 DD0/CTR0/n50
CTOF_DEL    ---     0.495 */SLICE_130.A1 to */SLICE_130.F1 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F1 to *SLICE_130.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.077ns delay DD0/CTR0/SLICE_132 to DD0/CTR0/SLICE_132 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q1 to    SLICE_17.A0 DD0/CTR_DRV_9
CTOF_DEL    ---     0.495    SLICE_17.A0 to    SLICE_17.F0 SLICE_17
ROUTE         1   e 1.234    SLICE_17.F0 to */SLICE_132.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495 */SLICE_132.A1 to */SLICE_132.F1 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.077ns delay DD0/CTR0/SLICE_132 to DD0/CTR0/SLICE_132 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q0 to    SLICE_18.A1 DD0/CTR_DRV_8
CTOF_DEL    ---     0.495    SLICE_18.A1 to    SLICE_18.F1 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F1 to */SLICE_132.A0 DD0/CTR0/n47
CTOF_DEL    ---     0.495 */SLICE_132.A0 to */SLICE_132.F0 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/CT0/SLICE_70 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q0 to    SLICE_69.B1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495    SLICE_69.B1 to    SLICE_69.F1 SLICE_69
ROUTE         2   e 1.234    SLICE_69.F1 to *0/SLICE_70.B1 DAC0/I2CM1/CT0/n2656
CTOF_DEL    ---     0.495 *0/SLICE_70.B1 to *0/SLICE_70.F1 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1   e 0.001 *0/SLICE_70.F1 to */SLICE_70.DI1 DAC0/I2CM1/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q0 to   SLICE_144.B1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_144.B1 to   SLICE_144.F1 SLICE_144
ROUTE         2   e 1.234   SLICE_144.F1 to */SLICE_145.B1 DD0/I2CC0/I2CM0/CT0/n2649
CTOF_DEL    ---     0.495 */SLICE_145.B1 to */SLICE_145.F1 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 DD0/I2CC0/I2CM0/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/CTR0/SLICE_132 to DD0/SLICE_201 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q0 to   SLICE_126.B1 DD0/CTR_DRV_8
CTOF_DEL    ---     0.495   SLICE_126.B1 to   SLICE_126.F1 SLICE_126
ROUTE         1   e 1.234   SLICE_126.F1 to */SLICE_201.C0 DD0/n14
CTOF_DEL    ---     0.495 */SLICE_201.C0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.077ns delay DD0/CTR0/SLICE_131 to DD0/CTR0/SLICE_131 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q1 to    SLICE_18.A0 DD0/CTR_DRV_7
CTOF_DEL    ---     0.495    SLICE_18.A0 to    SLICE_18.F0 SLICE_18
ROUTE         1   e 1.234    SLICE_18.F0 to */SLICE_131.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495 */SLICE_131.A1 to */SLICE_131.F1 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F1 to *SLICE_131.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/CTR0/SLICE_128 to DD0/SLICE_201 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to   SLICE_126.A1 DD0/CTR_DRV_0
CTOF_DEL    ---     0.495   SLICE_126.A1 to   SLICE_126.F1 SLICE_126
ROUTE         1   e 1.234   SLICE_126.F1 to */SLICE_201.C0 DD0/n14
CTOF_DEL    ---     0.495 */SLICE_201.C0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.077ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_129 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_129.Q1 to    SLICE_14.A0 DD0/CTR_DRV_3
CTOF_DEL    ---     0.495    SLICE_14.A0 to    SLICE_14.F0 SLICE_14
ROUTE         1   e 1.234    SLICE_14.F0 to */SLICE_129.A1 DD0/CTR0/n52
CTOF_DEL    ---     0.495 */SLICE_129.A1 to */SLICE_129.F1 DD0/CTR0/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F1 to *SLICE_129.DI1 DD0/CTR0/n64 (to DD0/CTR_MCLK)
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_155 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q1 to   SLICE_166.B1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_166.B1 to   SLICE_166.F1 SLICE_166
ROUTE         5   e 1.234   SLICE_166.F1 to   SLICE_155.C0 SYS_CLK_TREE[5]_enable_2
CTOF_DEL    ---     0.495   SLICE_155.C0 to   SLICE_155.F0 SLICE_155
ROUTE         1   e 0.001   SLICE_155.F0 to  SLICE_155.DI0 DD0/I2CC0/I2CM0/n1313 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_166 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q0 to   SLICE_291.C1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_291.C1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_166.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_166.C0 to   SLICE_166.F0 SLICE_166
ROUTE         1   e 0.001   SLICE_166.F0 to  SLICE_166.DI0 DD0/I2CC0/I2CM0/n1317 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/I2CC0/SLICE_173 to SLICE_171 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_173.CLK to */SLICE_173.Q0 DD0/I2CC0/SLICE_173 (from DD0/I2CC0/READY_I2CM)
ROUTE         1   e 1.234 */SLICE_173.Q0 to */SLICE_170.B0 DD0/I2CC0/PULSE_EOF_INIT
CTOF_DEL    ---     0.495 */SLICE_170.B0 to */SLICE_170.F0 DD0/I2CC0/SLICE_170
ROUTE         2   e 1.234 */SLICE_170.F0 to   SLICE_171.B0 DD0/I2CC0/PULSE_EOF
CTOF_DEL    ---     0.495   SLICE_171.B0 to   SLICE_171.F0 SLICE_171
ROUTE         1   e 0.001   SLICE_171.F0 to  SLICE_171.DI0 DD0/I2CC0/PS_FRAME_N_255 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DD0/CTR0/SLICE_128 to SLICE_186 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to */SLICE_201.B0 DD0/CTR_DRV_1
CTOF_DEL    ---     0.495 */SLICE_201.B0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 1.234 */SLICE_201.F0 to   SLICE_186.C0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495   SLICE_186.C0 to   SLICE_186.F0 SLICE_186
ROUTE         1   e 0.001   SLICE_186.F0 to  SLICE_186.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_78 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q0 to    SLICE_84.A1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495    SLICE_84.A1 to    SLICE_84.F1 SLICE_84
ROUTE         5   e 1.234    SLICE_84.F1 to    SLICE_78.C0 SYS_CLK_TREE[5]_enable_4
CTOF_DEL    ---     0.495    SLICE_78.C0 to    SLICE_78.F0 SLICE_78
ROUTE         1   e 0.001    SLICE_78.F0 to   SLICE_78.DI0 DAC0/I2CM1/n1238 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay SLICE_133 to DD0/SLICE_202 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_133.CLK to   SLICE_133.Q1 SLICE_133 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234   SLICE_133.Q1 to   SLICE_125.B1 FX_DIR
CTOF_DEL    ---     0.495   SLICE_125.B1 to   SLICE_125.F1 SLICE_125
ROUTE         2   e 1.234   SLICE_125.F1 to */SLICE_202.A0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495 */SLICE_202.A0 to */SLICE_202.F0 DD0/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F0 to *SLICE_202.DI0 DD0/n606 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay SLICE_144 to SLICE_163 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_144.CLK to   SLICE_144.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11   e 1.234   SLICE_144.Q0 to   SLICE_291.A1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495   SLICE_291.A1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_163.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_163.C0 to   SLICE_163.F0 SLICE_163
ROUTE         1   e 0.001   SLICE_163.F0 to  SLICE_163.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay SLICE_144 to SLICE_166 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_144.CLK to   SLICE_144.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11   e 1.234   SLICE_144.Q0 to   SLICE_291.A1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495   SLICE_291.A1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to   SLICE_166.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495   SLICE_166.C0 to   SLICE_166.F0 SLICE_166
ROUTE         1   e 0.001   SLICE_166.F0 to  SLICE_166.DI0 DD0/I2CC0/I2CM0/n1317 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay SLICE_404 to DD0/SLICE_202 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_404.CLK to   SLICE_404.Q1 SLICE_404 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234   SLICE_404.Q1 to   SLICE_125.A1 BTN_LEFT_OUT_SR_1
CTOF_DEL    ---     0.495   SLICE_125.A1 to   SLICE_125.F1 SLICE_125
ROUTE         2   e 1.234   SLICE_125.F1 to */SLICE_202.A0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495 */SLICE_202.A0 to */SLICE_202.F0 DD0/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F0 to *SLICE_202.DI0 DD0/n606 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay SLICE_69 to SLICE_78 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_69.CLK to    SLICE_69.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234    SLICE_69.Q0 to   SLICE_295.B1 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495   SLICE_295.B1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to    SLICE_78.B0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495    SLICE_78.B0 to    SLICE_78.F0 SLICE_78
ROUTE         1   e 0.001    SLICE_78.F0 to   SLICE_78.DI0 DAC0/I2CM1/n1238 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.077ns delay SLICE_69 to SLICE_82 (3.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_69.CLK to    SLICE_69.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234    SLICE_69.Q0 to   SLICE_295.B1 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495   SLICE_295.B1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to    SLICE_82.C0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495    SLICE_82.C0 to    SLICE_82.F0 SLICE_82
ROUTE         1   e 0.001    SLICE_82.F0 to   SLICE_82.DI0 DAC0/I2CM1/n1258 (to SYS_CLK_TREE[5])
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.958ns delay DD0/I2CC0/I2CM0/SLICE_388 to DD0/I2CC0/I2CM0/SLICE_154 (3.792ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_388.CLK to */SLICE_388.Q1 DD0/I2CC0/I2CM0/SLICE_388 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_388.Q1 to   SLICE_153.A0 DD0/I2CC0/I2CM0/n866
CTOF_DEL    ---     0.495   SLICE_153.A0 to   SLICE_153.F0 SLICE_153
ROUTE         2   e 1.234   SLICE_153.F0 to */SLICE_154.M0 DD0/I2CC0/I2CM0/D_IN_4_N_32_2
MTOOFX_DEL  ---     0.376 */SLICE_154.M0 to *LICE_154.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1   e 0.001 *LICE_154.OFX0 to *SLICE_154.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.792   (34.9% logic, 65.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.958ns delay DD0/I2CC0/I2CM0/SLICE_389 to DD0/I2CC0/I2CM0/SLICE_154 (3.792ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_389.CLK to */SLICE_389.Q1 DD0/I2CC0/I2CM0/SLICE_389 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 */SLICE_389.Q1 to   SLICE_153.C0 DD0/I2CC0/I2CM0/n862
CTOF_DEL    ---     0.495   SLICE_153.C0 to   SLICE_153.F0 SLICE_153
ROUTE         2   e 1.234   SLICE_153.F0 to */SLICE_154.M0 DD0/I2CC0/I2CM0/D_IN_4_N_32_2
MTOOFX_DEL  ---     0.376 */SLICE_154.M0 to *LICE_154.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1   e 0.001 *LICE_154.OFX0 to *SLICE_154.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.792   (34.9% logic, 65.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.958ns delay DAC0/I2CM1/SLICE_343 to DAC0/I2CM1/SLICE_74 (3.792ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_343.CLK to */SLICE_343.Q1 DAC0/I2CM1/SLICE_343 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_343.Q1 to    SLICE_73.A0 DAC0/I2CM1/n710
CTOF_DEL    ---     0.495    SLICE_73.A0 to    SLICE_73.F0 SLICE_73
ROUTE         2   e 1.234    SLICE_73.F0 to *1/SLICE_74.M0 DAC0/I2CM1/D_IN_4_N_32_2
MTOOFX_DEL  ---     0.376 *1/SLICE_74.M0 to *SLICE_74.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1   e 0.001 *SLICE_74.OFX0 to */SLICE_74.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.792   (34.9% logic, 65.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    3.958ns delay DD0/I2CC0/I2CM0/SLICE_389 to DD0/I2CC0/I2CM0/SLICE_204 (3.792ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_389.CLK to */SLICE_389.Q0 DD0/I2CC0/I2CM0/SLICE_389 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 */SLICE_389.Q0 to   SLICE_259.A0 DD0/I2CC0/I2CM0/n867
CTOF_DEL    ---     0.495   SLICE_259.A0 to   SLICE_259.F0 SLICE_259
ROUTE         1   e 1.234   SLICE_259.F0 to */SLICE_204.M0 DD0/I2CC0/I2CM0/n2331
MTOOFX_DEL  ---     0.376 */SLICE_204.M0 to *LICE_204.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1   e 0.001 *LICE_204.OFX0 to *SLICE_204.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    3.792   (34.9% logic, 65.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.958ns delay DAC0/I2CM1/SLICE_342 to DAC0/I2CM1/SLICE_74 (3.792ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_342.CLK to */SLICE_342.Q1 DAC0/I2CM1/SLICE_342 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_342.Q1 to    SLICE_73.B0 DAC0/I2CM1/n708
CTOF_DEL    ---     0.495    SLICE_73.B0 to    SLICE_73.F0 SLICE_73
ROUTE         2   e 1.234    SLICE_73.F0 to *1/SLICE_74.M0 DAC0/I2CM1/D_IN_4_N_32_2
MTOOFX_DEL  ---     0.376 *1/SLICE_74.M0 to *SLICE_74.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1   e 0.001 *SLICE_74.OFX0 to */SLICE_74.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.792   (34.9% logic, 65.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    3.958ns delay DAC0/I2CM1/SLICE_342 to DAC0/I2CM1/SLICE_110 (3.792ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_342.CLK to */SLICE_342.Q0 DAC0/I2CM1/SLICE_342 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_342.Q0 to   SLICE_254.B1 DAC0/I2CM1/n707
CTOF_DEL    ---     0.495   SLICE_254.B1 to   SLICE_254.F1 SLICE_254
ROUTE         1   e 1.234   SLICE_254.F1 to */SLICE_110.M0 DAC0/I2CM1/n2327
MTOOFX_DEL  ---     0.376 */SLICE_110.M0 to *LICE_110.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1   e 0.001 *LICE_110.OFX0 to *SLICE_110.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    3.792   (34.9% logic, 65.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.958ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_148 (3.792ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_145.Q0 to */SLICE_286.M0 DD0/I2CC0/I2CM0/CLOCK_CT_3
MTOOFX_DEL  ---     0.376 */SLICE_286.M0 to *LICE_286.OFX0 DD0/I2CC0/I2CM0/i1743/SLICE_286
ROUTE         1   e 1.234 *LICE_286.OFX0 to   SLICE_148.A0 DD0/I2CC0/I2CM0/n2386
CTOF_DEL    ---     0.495   SLICE_148.A0 to   SLICE_148.F0 SLICE_148
ROUTE         1   e 0.001   SLICE_148.F0 to  SLICE_148.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    3.792   (34.9% logic, 65.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.958ns delay DD0/I2CC0/I2CM0/SLICE_164 to DD0/I2CC0/I2CM0/SLICE_154 (3.792ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_164.CLK to */SLICE_164.Q0 DD0/I2CC0/I2CM0/SLICE_164 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_164.Q0 to   SLICE_153.B0 DD0/I2CC0/I2CM0/n864
CTOF_DEL    ---     0.495   SLICE_153.B0 to   SLICE_153.F0 SLICE_153
ROUTE         2   e 1.234   SLICE_153.F0 to */SLICE_154.M0 DD0/I2CC0/I2CM0/D_IN_4_N_32_2
MTOOFX_DEL  ---     0.376 */SLICE_154.M0 to *LICE_154.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1   e 0.001 *LICE_154.OFX0 to *SLICE_154.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.792   (34.9% logic, 65.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    3.958ns delay SLICE_163 to DD0/I2CC0/I2CM0/SLICE_204 (3.792ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_163.CLK to   SLICE_163.Q0 SLICE_163 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234   SLICE_163.Q0 to   SLICE_259.B0 DD0/I2CC0/I2CM0/n863
CTOF_DEL    ---     0.495   SLICE_259.B0 to   SLICE_259.F0 SLICE_259
ROUTE         1   e 1.234   SLICE_259.F0 to */SLICE_204.M0 DD0/I2CC0/I2CM0/n2331
MTOOFX_DEL  ---     0.376 */SLICE_204.M0 to *LICE_204.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1   e 0.001 *LICE_204.OFX0 to *SLICE_204.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    3.792   (34.9% logic, 65.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.958ns delay SLICE_298 to DAC0/I2CM1/SLICE_74 (3.792ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_298.CLK to   SLICE_298.Q0 SLICE_298 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234   SLICE_298.Q0 to    SLICE_73.C0 DAC0/I2CM1/n706
CTOF_DEL    ---     0.495    SLICE_73.C0 to    SLICE_73.F0 SLICE_73
ROUTE         2   e 1.234    SLICE_73.F0 to *1/SLICE_74.M0 DAC0/I2CM1/D_IN_4_N_32_2
MTOOFX_DEL  ---     0.376 *1/SLICE_74.M0 to *SLICE_74.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1   e 0.001 *SLICE_74.OFX0 to */SLICE_74.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.792   (34.9% logic, 65.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    3.958ns delay SLICE_298 to DAC0/I2CM1/SLICE_110 (3.792ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_298.CLK to   SLICE_298.Q1 SLICE_298 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234   SLICE_298.Q1 to   SLICE_254.A1 DAC0/I2CM1/n711
CTOF_DEL    ---     0.495   SLICE_254.A1 to   SLICE_254.F1 SLICE_254
ROUTE         1   e 1.234   SLICE_254.F1 to */SLICE_110.M0 DAC0/I2CM1/n2327
MTOOFX_DEL  ---     0.376 */SLICE_110.M0 to *LICE_110.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1   e 0.001 *LICE_110.OFX0 to *SLICE_110.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    3.792   (34.9% logic, 65.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.832ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.883ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to */SLICE_264.C0 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721 */SLICE_264.C0 to *LICE_264.OFX0 DD0/i2085/SLICE_264
ROUTE         1   e 0.001 *LICE_264.OFX0 to *SLICE_269.FXA DD0/n2831
FXTOOFX_DE  ---     0.241 *SLICE_269.FXA to *LICE_269.OFX1 DD0/i2082/SLICE_269
ROUTE         1   e 1.234 *LICE_269.OFX1 to *ta_0_0_0.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    3.883   (36.4% logic, 63.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.832ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.883ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to */SLICE_284.C0 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721 */SLICE_284.C0 to *LICE_284.OFX0 DD0/i2031/SLICE_284
ROUTE         1   e 0.001 *LICE_284.OFX0 to *SLICE_265.FXA DD0/n2759
FXTOOFX_DE  ---     0.241 *SLICE_265.FXA to *LICE_265.OFX1 DD0/i2028/SLICE_265
ROUTE         1   e 1.234 *LICE_265.OFX1 to *ta_0_0_0.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    3.883   (36.4% logic, 63.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.832ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.883ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to */SLICE_273.C0 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721 */SLICE_273.C0 to *LICE_273.OFX0 DD0/i2022/SLICE_273
ROUTE         1   e 0.001 *LICE_273.OFX0 to *SLICE_276.FXA DD0/n2727
FXTOOFX_DE  ---     0.241 *SLICE_276.FXA to *LICE_276.OFX1 DD0/i2019/SLICE_276
ROUTE         1   e 1.234 *LICE_276.OFX1 to *ta_0_0_0.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    3.883   (36.4% logic, 63.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.832ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.883ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to */SLICE_272.C0 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721 */SLICE_272.C0 to *LICE_272.OFX0 DD0/i2063/SLICE_272
ROUTE         1   e 0.001 *LICE_272.OFX0 to *SLICE_274.FXA DD0/n2812
FXTOOFX_DE  ---     0.241 *SLICE_274.FXA to *LICE_274.OFX1 DD0/i2060/SLICE_274
ROUTE         1   e 1.234 *LICE_274.OFX1 to *ta_0_0_0.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    3.883   (36.4% logic, 63.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.832ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.883ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to */SLICE_271.C0 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721 */SLICE_271.C0 to *LICE_271.OFX0 DD0/i2039/SLICE_271
ROUTE         1   e 0.001 *LICE_271.OFX0 to *SLICE_278.FXA DD0/n2770
FXTOOFX_DE  ---     0.241 *SLICE_278.FXA to *LICE_278.OFX1 DD0/i2036/SLICE_278
ROUTE         1   e 1.234 *LICE_278.OFX1 to *ta_0_0_0.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    3.883   (36.4% logic, 63.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.832ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.883ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to */SLICE_266.C0 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721 */SLICE_266.C0 to *LICE_266.OFX0 DD0/i2047/SLICE_266
ROUTE         1   e 0.001 *LICE_266.OFX0 to *SLICE_268.FXA DD0/n2795
FXTOOFX_DE  ---     0.241 *SLICE_268.FXA to *LICE_268.OFX1 DD0/i2044/SLICE_268
ROUTE         1   e 1.234 *LICE_268.OFX1 to *ta_0_0_0.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    3.883   (36.4% logic, 63.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.832ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.883ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to */SLICE_281.C0 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721 */SLICE_281.C0 to *LICE_281.OFX0 DD0/i2014/SLICE_281
ROUTE         1   e 0.001 *LICE_281.OFX0 to *SLICE_285.FXA DD0/n2709
FXTOOFX_DE  ---     0.241 *SLICE_285.FXA to *LICE_285.OFX1 DD0/i2011/SLICE_285
ROUTE         1   e 1.234 *LICE_285.OFX1 to *ta_0_0_0.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    3.883   (36.4% logic, 63.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.832ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.883ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to */SLICE_275.C0 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721 */SLICE_275.C0 to *LICE_275.OFX0 DD0/i2055/SLICE_275
ROUTE         1   e 0.001 *LICE_275.OFX0 to *SLICE_263.FXA DD0/n2805
FXTOOFX_DE  ---     0.241 *SLICE_263.FXA to *LICE_263.OFX1 DD0/i2052/SLICE_263
ROUTE         1   e 1.234 *LICE_263.OFX1 to *ta_0_0_0.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    3.883   (36.4% logic, 63.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_218 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q1 to   SLICE_208.C1 FX_MODE_1
CTOF_DEL    ---     0.495   SLICE_208.C1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_218.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_406 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q1 to   SLICE_208.C1 FX_MODE_1
CTOF_DEL    ---     0.495   SLICE_208.C1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_406.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_408 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q1 to   SLICE_208.C1 FX_MODE_1
CTOF_DEL    ---     0.495   SLICE_208.C1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_408.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_410 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q1 to   SLICE_208.C1 FX_MODE_1
CTOF_DEL    ---     0.495   SLICE_208.C1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_410.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_412 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q1 to   SLICE_208.C1 FX_MODE_1
CTOF_DEL    ---     0.495   SLICE_208.C1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_412.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_224 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q1 to   SLICE_208.C1 FX_MODE_1
CTOF_DEL    ---     0.495   SLICE_208.C1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_224.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_405 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q1 to   SLICE_208.C1 FX_MODE_1
CTOF_DEL    ---     0.495   SLICE_208.C1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_405.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_407 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q1 to   SLICE_208.C1 FX_MODE_1
CTOF_DEL    ---     0.495   SLICE_208.C1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_407.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_409 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q1 to   SLICE_208.C1 FX_MODE_1
CTOF_DEL    ---     0.495   SLICE_208.C1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_409.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_411 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q1 to   SLICE_208.C1 FX_MODE_1
CTOF_DEL    ---     0.495   SLICE_208.C1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_411.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_413 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q1 to   SLICE_208.C1 FX_MODE_1
CTOF_DEL    ---     0.495   SLICE_208.C1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_413.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_224 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q0 to   SLICE_208.D1 FX_MODE_0
CTOF_DEL    ---     0.495   SLICE_208.D1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_224.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_225 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q1 to   SLICE_208.C1 FX_MODE_1
CTOF_DEL    ---     0.495   SLICE_208.C1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_225.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_407 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q0 to   SLICE_208.D1 FX_MODE_0
CTOF_DEL    ---     0.495   SLICE_208.D1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_407.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_409 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q0 to   SLICE_208.D1 FX_MODE_0
CTOF_DEL    ---     0.495   SLICE_208.D1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_409.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_411 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q0 to   SLICE_208.D1 FX_MODE_0
CTOF_DEL    ---     0.495   SLICE_208.D1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_411.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_413 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q0 to   SLICE_208.D1 FX_MODE_0
CTOF_DEL    ---     0.495   SLICE_208.D1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_413.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_405 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q0 to   SLICE_208.D1 FX_MODE_0
CTOF_DEL    ---     0.495   SLICE_208.D1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_405.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_225 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q0 to   SLICE_208.D1 FX_MODE_0
CTOF_DEL    ---     0.495   SLICE_208.D1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_225.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_410 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q0 to   SLICE_208.D1 FX_MODE_0
CTOF_DEL    ---     0.495   SLICE_208.D1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_410.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_408 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q0 to   SLICE_208.D1 FX_MODE_0
CTOF_DEL    ---     0.495   SLICE_208.D1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_408.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_218 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q0 to   SLICE_208.D1 FX_MODE_0
CTOF_DEL    ---     0.495   SLICE_208.D1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_218.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_406 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q0 to   SLICE_208.D1 FX_MODE_0
CTOF_DEL    ---     0.495   SLICE_208.D1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_406.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    3.700ns delay SLICE_207 to I2SM/SLICE_412 (3.415ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q0 to   SLICE_208.D1 FX_MODE_0
CTOF_DEL    ---     0.495   SLICE_208.D1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_412.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_342 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 *0/SLICE_70.Q0 to   SLICE_295.A1 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495   SLICE_295.A1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to */SLICE_342.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_167 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q1 to   SLICE_166.B1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_166.B1 to   SLICE_166.F1 SLICE_166
ROUTE         5   e 1.234   SLICE_166.F1 to */SLICE_167.CE SYS_CLK_TREE[5]_enable_2 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_389 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_145.Q0 to   SLICE_291.B1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495   SLICE_291.B1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_389.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_388 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q0 to   SLICE_291.C1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_291.C1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_388.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_389 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q0 to   SLICE_291.C1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_291.C1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_389.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_388 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_145.Q0 to   SLICE_291.B1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495   SLICE_291.B1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_388.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_164 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q0 to   SLICE_291.C1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_291.C1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_164.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_167 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q0 to   SLICE_166.A1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_166.A1 to   SLICE_166.F1 SLICE_166
ROUTE         5   e 1.234   SLICE_166.F1 to */SLICE_167.CE SYS_CLK_TREE[5]_enable_2 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_343 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q0 to   SLICE_295.C1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_295.C1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to */SLICE_343.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_296 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q0 to    SLICE_84.A1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495    SLICE_84.A1 to    SLICE_84.F1 SLICE_84
ROUTE         5   e 1.234    SLICE_84.F1 to   SLICE_296.CE SYS_CLK_TREE[5]_enable_4 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_298 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q0 to   SLICE_295.C1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_295.C1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to   SLICE_298.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_298 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 *0/SLICE_70.Q0 to   SLICE_295.A1 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495   SLICE_295.A1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to   SLICE_298.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_342 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q0 to   SLICE_295.C1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_295.C1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to */SLICE_342.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_343 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 *0/SLICE_70.Q0 to   SLICE_295.A1 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495   SLICE_295.A1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to */SLICE_343.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_164 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_145.Q0 to   SLICE_291.B1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495   SLICE_291.B1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_164.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_296 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q1 to    SLICE_84.B1 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495    SLICE_84.B1 to    SLICE_84.F1 SLICE_84
ROUTE         5   e 1.234    SLICE_84.F1 to   SLICE_296.CE SYS_CLK_TREE[5]_enable_4 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay SLICE_144 to DD0/I2CC0/I2CM0/SLICE_388 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_144.CLK to   SLICE_144.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11   e 1.234   SLICE_144.Q0 to   SLICE_291.A1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495   SLICE_291.A1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_388.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay SLICE_144 to DD0/I2CC0/I2CM0/SLICE_164 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_144.CLK to   SLICE_144.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11   e 1.234   SLICE_144.Q0 to   SLICE_291.A1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495   SLICE_291.A1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_164.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay SLICE_144 to DD0/I2CC0/I2CM0/SLICE_389 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_144.CLK to   SLICE_144.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11   e 1.234   SLICE_144.Q0 to   SLICE_291.A1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495   SLICE_291.A1 to   SLICE_291.F1 SLICE_291
ROUTE         6   e 1.234   SLICE_291.F1 to */SLICE_389.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay SLICE_69 to DAC0/I2CM1/SLICE_342 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_69.CLK to    SLICE_69.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234    SLICE_69.Q0 to   SLICE_295.B1 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495   SLICE_295.B1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to */SLICE_342.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay SLICE_69 to DAC0/I2CM1/SLICE_343 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_69.CLK to    SLICE_69.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234    SLICE_69.Q0 to   SLICE_295.B1 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495   SLICE_295.B1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to */SLICE_343.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.697ns delay SLICE_69 to SLICE_298 (3.415ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_69.CLK to    SLICE_69.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234    SLICE_69.Q0 to   SLICE_295.B1 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495   SLICE_295.B1 to   SLICE_295.F1 SLICE_295
ROUTE         5   e 1.234   SLICE_295.F1 to   SLICE_298.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.689ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_159 (3.415ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q1 to   SLICE_299.B0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_299.B0 to   SLICE_299.F0 SLICE_299
ROUTE         1   e 1.234   SLICE_299.F0 to *SLICE_159.LSR DD0/I2CC0/I2CM0/PS_I2CM_3_N_81_0 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.689ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_76 (3.415ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q1 to   SLICE_297.B0 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_297.B0 to   SLICE_297.F0 SLICE_297
ROUTE         1   e 1.234   SLICE_297.F0 to */SLICE_76.LSR DAC0/I2CM1/PS_I2CM_3_N_81_0 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.689ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_76 (3.415ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q0 to   SLICE_297.A0 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_297.A0 to   SLICE_297.F0 SLICE_297
ROUTE         1   e 1.234   SLICE_297.F0 to */SLICE_76.LSR DAC0/I2CM1/PS_I2CM_3_N_81_0 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.689ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_159 (3.415ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q0 to   SLICE_299.A0 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_299.A0 to   SLICE_299.F0 SLICE_299
ROUTE         1   e 1.234   SLICE_299.F0 to *SLICE_159.LSR DD0/I2CC0/I2CM0/PS_I2CM_3_N_81_0 (to SYS_CLK_TREE[5])
                  --------
                    3.415   (27.7% logic, 72.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_283.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_283.D0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_3_0.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_277.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_277.D0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_2_1.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_283.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_283.D0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_0_3.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_277.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_277.D0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_1_2.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_280.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_280.D0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_1_2.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_277.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_277.D0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_3_0.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_279.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_279.D0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_2_1.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_279.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_279.D0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_1_2.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_277.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_277.D0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_0_3.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_267.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_267.D0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_3_0.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_279.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_279.D0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_3_0.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_267.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_267.D0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_1_2.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_279.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_279.D0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_0_3.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_267.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_267.D0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_0_3.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_280.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_280.D0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_3_0.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_267.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_267.D0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_2_1.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_280.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_280.D0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_0_3.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_280.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_280.D0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_2_1.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_282.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_282.D0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_0_3.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_282.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_282.D0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_3_0.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_270.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_270.D0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_3_0.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_282.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_282.D0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_2_1.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_270.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_270.D0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_1_2.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_283.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_283.D0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_1_2.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_270.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_270.D0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_0_3.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_283.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_283.D0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_2_1.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_270.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_270.D0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_2_1.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_282.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_282.D0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_1_2.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_283.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_283.C0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_2_1.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_267.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_267.C0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_1_2.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_267.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_267.C0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_0_3.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_267.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_267.C0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_2_1.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_270.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_270.C0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_3_0.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_270.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_270.C0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_1_2.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_270.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_270.C0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_0_3.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_277.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_3_0.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_277.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_1_2.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_277.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_0_3.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_277.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_2_1.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_279.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_279.C0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_3_0.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_279.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_279.C0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_1_2.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_267.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_267.C0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_3_0.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_279.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_279.C0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_2_1.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_280.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_280.C0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_3_0.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_280.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_280.C0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_1_2.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_280.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_280.C0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_0_3.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_280.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_280.C0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_2_1.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_282.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_282.C0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_3_0.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_282.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_282.C0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_1_2.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_282.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_282.C0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_0_3.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_282.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_282.C0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_2_1.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_283.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_283.C0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_3_0.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_283.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_283.C0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_1_2.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_283.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_283.C0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_0_3.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_279.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_279.C0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_0_3.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.615ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_270.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_270.C0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_2_1.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_283.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_283.D0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_0_3.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_267.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_267.D0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_1_2.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_267.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_267.D0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_0_3.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_267.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_267.D0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_2_1.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_270.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_270.D0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_3_0.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_270.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_270.D0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_1_2.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_283.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_283.D0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_2_1.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_270.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_270.D0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_2_1.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_277.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_277.D0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_3_0.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_277.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_277.D0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_1_2.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_277.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_277.D0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_0_3.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_277.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_277.D0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_2_1.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_279.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_279.D0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_3_0.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_267.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_267.D0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_3_0.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_279.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_279.D0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_0_3.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_279.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_279.D0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_2_1.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_280.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_280.D0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_3_0.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_280.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_280.D0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_1_2.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_280.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_280.D0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_0_3.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_280.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_280.D0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_2_1.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_282.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_282.D0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_3_0.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_282.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_282.D0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_1_2.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_282.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_282.D0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_0_3.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_282.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_282.D0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_2_1.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_283.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_283.D0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_3_0.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_283.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_283.D0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_1_2.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_279.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_279.D0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_1_2.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_134.CLK to */SLICE_134.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_134.Q0 to */SLICE_270.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721 */SLICE_270.D0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_0_3.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_283.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_283.C0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_2_1.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_267.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_267.C0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_1_2.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_267.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_267.C0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_0_3.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_267.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_267.C0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_2_1.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_270.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_270.C0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_3_0.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_270.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_270.C0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_1_2.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_270.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_270.C0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_0_3.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_270.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_270.C0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_2_1.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_277.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_3_0.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_277.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_1_2.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_277.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_0_3.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_277.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_277.C0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_2_1.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_279.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_279.C0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_3_0.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_279.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_279.C0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_1_2.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_279.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_279.C0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_0_3.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_279.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_279.C0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_2_1.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_280.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_280.C0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_3_0.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_280.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_280.C0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_1_2.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_280.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_280.C0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_0_3.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_280.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_280.C0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_2_1.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_282.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_282.C0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_3_0.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_282.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_282.C0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_1_2.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_282.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_282.C0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_0_3.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_282.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_282.C0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_2_1.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_283.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_283.C0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_3_0.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_283.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_283.C0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_1_2.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_267.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_267.C0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_3_0.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.508ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.641ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14   e 1.234 */SLICE_135.Q0 to */SLICE_283.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721 */SLICE_283.C0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_0_3.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.641   (32.2% logic, 67.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.487ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.538ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to */SLICE_284.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376 */SLICE_284.M0 to *LICE_284.OFX0 DD0/i2031/SLICE_284
ROUTE         1   e 0.001 *LICE_284.OFX0 to *SLICE_265.FXA DD0/n2759
FXTOOFX_DE  ---     0.241 *SLICE_265.FXA to *LICE_265.OFX1 DD0/i2028/SLICE_265
ROUTE         1   e 1.234 *LICE_265.OFX1 to *ta_0_0_0.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    3.538   (30.2% logic, 69.8% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.487ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.538ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to */SLICE_273.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376 */SLICE_273.M0 to *LICE_273.OFX0 DD0/i2022/SLICE_273
ROUTE         1   e 0.001 *LICE_273.OFX0 to *SLICE_276.FXA DD0/n2727
FXTOOFX_DE  ---     0.241 *SLICE_276.FXA to *LICE_276.OFX1 DD0/i2019/SLICE_276
ROUTE         1   e 1.234 *LICE_276.OFX1 to *ta_0_0_0.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    3.538   (30.2% logic, 69.8% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.487ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.538ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to */SLICE_272.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376 */SLICE_272.M0 to *LICE_272.OFX0 DD0/i2063/SLICE_272
ROUTE         1   e 0.001 *LICE_272.OFX0 to *SLICE_274.FXA DD0/n2812
FXTOOFX_DE  ---     0.241 *SLICE_274.FXA to *LICE_274.OFX1 DD0/i2060/SLICE_274
ROUTE         1   e 1.234 *LICE_274.OFX1 to *ta_0_0_0.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    3.538   (30.2% logic, 69.8% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.487ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.538ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to */SLICE_264.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376 */SLICE_264.M0 to *LICE_264.OFX0 DD0/i2085/SLICE_264
ROUTE         1   e 0.001 *LICE_264.OFX0 to *SLICE_269.FXA DD0/n2831
FXTOOFX_DE  ---     0.241 *SLICE_269.FXA to *LICE_269.OFX1 DD0/i2082/SLICE_269
ROUTE         1   e 1.234 *LICE_269.OFX1 to *ta_0_0_0.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    3.538   (30.2% logic, 69.8% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.487ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.538ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to */SLICE_266.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376 */SLICE_266.M0 to *LICE_266.OFX0 DD0/i2047/SLICE_266
ROUTE         1   e 0.001 *LICE_266.OFX0 to *SLICE_268.FXA DD0/n2795
FXTOOFX_DE  ---     0.241 *SLICE_268.FXA to *LICE_268.OFX1 DD0/i2044/SLICE_268
ROUTE         1   e 1.234 *LICE_268.OFX1 to *ta_0_0_0.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    3.538   (30.2% logic, 69.8% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.487ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.538ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to */SLICE_281.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376 */SLICE_281.M0 to *LICE_281.OFX0 DD0/i2014/SLICE_281
ROUTE         1   e 0.001 *LICE_281.OFX0 to *SLICE_285.FXA DD0/n2709
FXTOOFX_DE  ---     0.241 *SLICE_285.FXA to *LICE_285.OFX1 DD0/i2011/SLICE_285
ROUTE         1   e 1.234 *LICE_285.OFX1 to *ta_0_0_0.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    3.538   (30.2% logic, 69.8% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.487ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.538ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to */SLICE_275.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376 */SLICE_275.M0 to *LICE_275.OFX0 DD0/i2055/SLICE_275
ROUTE         1   e 0.001 *LICE_275.OFX0 to *SLICE_263.FXA DD0/n2805
FXTOOFX_DE  ---     0.241 *SLICE_263.FXA to *LICE_263.OFX1 DD0/i2052/SLICE_263
ROUTE         1   e 1.234 *LICE_263.OFX1 to *ta_0_0_0.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    3.538   (30.2% logic, 69.8% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.487ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.538ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to */SLICE_271.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376 */SLICE_271.M0 to *LICE_271.OFX0 DD0/i2039/SLICE_271
ROUTE         1   e 0.001 *LICE_271.OFX0 to *SLICE_278.FXA DD0/n2770
FXTOOFX_DE  ---     0.241 *SLICE_278.FXA to *LICE_278.OFX1 DD0/i2036/SLICE_278
ROUTE         1   e 1.234 *LICE_278.OFX1 to *ta_0_0_0.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    3.538   (30.2% logic, 69.8% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    3.323ns delay I2SS/SLICE_255 to I2SS/SLICE_257 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_255.CLK to */SLICE_255.Q1 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         5   e 1.234 */SLICE_255.Q1 to */SLICE_257.A1 I2SS/BIT_CTR_1
CTOF_DEL    ---     0.495 */SLICE_257.A1 to */SLICE_257.F1 I2SS/SLICE_257
ROUTE         1   e 0.480 */SLICE_257.F1 to */SLICE_257.B0 I2SS/n2658
CTOF_DEL    ---     0.495 */SLICE_257.B0 to */SLICE_257.F0 I2SS/SLICE_257
ROUTE         1   e 0.001 */SLICE_257.F0 to *SLICE_257.DI0 I2SS/n26 (to DAC_BCK_c_c_derived_5)
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DD0/CTR0/SLICE_131 to DD0/SLICE_201 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q1 to */SLICE_201.A1 DD0/CTR_DRV_7
CTOF_DEL    ---     0.495 */SLICE_201.A1 to */SLICE_201.F1 DD0/SLICE_201
ROUTE         1   e 0.480 */SLICE_201.F1 to */SLICE_201.A0 DD0/n13
CTOF_DEL    ---     0.495 */SLICE_201.A0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c_derived_5" TO "DAC_BCK_c_c" 

Report:    3.323ns delay I2SS/SLICE_256 to I2SS/SLICE_258 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_256.CLK to */SLICE_256.Q1 I2SS/SLICE_256 (from DAC_BCK_c_c_derived_5)
ROUTE         3   e 1.234 */SLICE_256.Q1 to */SLICE_258.A1 I2SS/BIT_CTR_3
CTOF_DEL    ---     0.495 */SLICE_258.A1 to */SLICE_258.F1 I2SS/SLICE_258
ROUTE         1   e 0.480 */SLICE_258.F1 to */SLICE_258.D0 I2SS/n2315
CTOF_DEL    ---     0.495 */SLICE_258.D0 to */SLICE_258.F0 I2SS/SLICE_258
ROUTE         1   e 0.001 */SLICE_258.F0 to *SLICE_258.DI0 I2SS/DATA_FULL_N_116 (to DAC_BCK_c_c)
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SM/BCLK_SR" TO "DAC_BCK_c_c" 

Report:    3.323ns delay I2SM/SLICE_210 to I2SM/SLICE_213 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_210.CLK to */SLICE_210.Q1 I2SM/SLICE_210 (from I2SM/BCLK_SR)
ROUTE         5   e 1.234 */SLICE_210.Q1 to */SLICE_213.A1 I2SM/BIT_CTR_1
CTOF_DEL    ---     0.495 */SLICE_213.A1 to */SLICE_213.F1 I2SM/SLICE_213
ROUTE         1   e 0.480 */SLICE_213.F1 to */SLICE_213.C0 I2SM/n2317
CTOF_DEL    ---     0.495 */SLICE_213.C0 to */SLICE_213.F0 I2SM/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 I2SM/DATA_EMPTY_N_184 (to DAC_BCK_c_c)
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DD0/CTR0/SLICE_129 to DD0/SLICE_201 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_129.Q1 to */SLICE_201.B1 DD0/CTR_DRV_3
CTOF_DEL    ---     0.495 */SLICE_201.B1 to */SLICE_201.F1 DD0/SLICE_201
ROUTE         1   e 0.480 */SLICE_201.F1 to */SLICE_201.A0 DD0/n13
CTOF_DEL    ---     0.495 */SLICE_201.A0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DD0/CTR0/SLICE_131 to DD0/SLICE_201 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q0 to */SLICE_201.D1 DD0/CTR_DRV_6
CTOF_DEL    ---     0.495 */SLICE_201.D1 to */SLICE_201.F1 DD0/SLICE_201
ROUTE         1   e 0.480 */SLICE_201.F1 to */SLICE_201.A0 DD0/n13
CTOF_DEL    ---     0.495 */SLICE_201.A0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DD0/CTR0/SLICE_130 to DD0/SLICE_201 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q0 to */SLICE_201.C1 DD0/CTR_DRV_4
CTOF_DEL    ---     0.495 */SLICE_201.C1 to */SLICE_201.F1 DD0/SLICE_201
ROUTE         1   e 0.480 */SLICE_201.F1 to */SLICE_201.A0 DD0/n13
CTOF_DEL    ---     0.495 */SLICE_201.A0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DD0/I2CC0/SLICE_260 to SLICE_125 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_260.CLK to */SLICE_260.Q0 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_260.Q0 to   SLICE_125.C1 PS_DRV_3_N_209_3
CTOF_DEL    ---     0.495   SLICE_125.C1 to   SLICE_125.F1 SLICE_125
ROUTE         2   e 0.480   SLICE_125.F1 to   SLICE_125.C0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495   SLICE_125.C0 to   SLICE_125.F0 SLICE_125
ROUTE         1   e 0.001   SLICE_125.F0 to  SLICE_125.DI0 DD0/n1301 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_144 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q1 to   SLICE_144.A1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_144.A1 to   SLICE_144.F1 SLICE_144
ROUTE         2   e 0.480   SLICE_144.F1 to   SLICE_144.D0 DD0/I2CC0/I2CM0/CT0/n2649
CTOF_DEL    ---     0.495   SLICE_144.D0 to   SLICE_144.F0 SLICE_144
ROUTE         1   e 0.001   SLICE_144.F0 to  SLICE_144.DI0 DD0/I2CC0/I2CM0/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_144 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q0 to   SLICE_144.B1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495   SLICE_144.B1 to   SLICE_144.F1 SLICE_144
ROUTE         2   e 0.480   SLICE_144.F1 to   SLICE_144.D0 DD0/I2CC0/I2CM0/CT0/n2649
CTOF_DEL    ---     0.495   SLICE_144.D0 to   SLICE_144.F0 SLICE_144
ROUTE         1   e 0.001   SLICE_144.F0 to  SLICE_144.DI0 DD0/I2CC0/I2CM0/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DD0/I2CC0/I2CM0/SLICE_142 to SLICE_158 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_142.CLK to */SLICE_142.Q0 DD0/I2CC0/I2CM0/SLICE_142 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234 */SLICE_142.Q0 to   SLICE_158.A1 DD0/I2CC0/I2CM0/BUSY_N_90
CTOF_DEL    ---     0.495   SLICE_158.A1 to   SLICE_158.F1 SLICE_158
ROUTE         2   e 0.480   SLICE_158.F1 to   SLICE_158.B0 DD0/I2CC0/I2CM0/n1498
CTOF_DEL    ---     0.495   SLICE_158.B0 to   SLICE_158.F0 SLICE_158
ROUTE         1   e 0.001   SLICE_158.F0 to  SLICE_158.DI0 DD0/I2CC0/I2CM0/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DD0/I2CC0/I2CM0/SLICE_159 to SLICE_158 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_159.CLK to */SLICE_159.Q0 DD0/I2CC0/I2CM0/SLICE_159 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_159.Q0 to   SLICE_158.D1 DD0/I2CC0/I2CM0/n859
CTOF_DEL    ---     0.495   SLICE_158.D1 to   SLICE_158.F1 SLICE_158
ROUTE         2   e 0.480   SLICE_158.F1 to   SLICE_158.B0 DD0/I2CC0/I2CM0/n1498
CTOF_DEL    ---     0.495   SLICE_158.B0 to   SLICE_158.F0 SLICE_158
ROUTE         1   e 0.001   SLICE_158.F0 to  SLICE_158.DI0 DD0/I2CC0/I2CM0/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DD0/I2CC0/SLICE_170 to SLICE_161 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_170.CLK to */SLICE_170.Q0 DD0/I2CC0/SLICE_170 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_170.Q0 to   SLICE_161.A1 DD0/I2CC0/NEXT_I2CM
CTOF_DEL    ---     0.495   SLICE_161.A1 to   SLICE_161.F1 SLICE_161
ROUTE         1   e 0.480   SLICE_161.F1 to   SLICE_161.D0 DD0/I2CC0/I2CM0/n4_adj_305
CTOF_DEL    ---     0.495   SLICE_161.D0 to   SLICE_161.F0 SLICE_161
ROUTE         1   e 0.001   SLICE_161.F0 to  SLICE_161.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DD0/I2CC0/I2CM0/SLICE_389 to SLICE_163 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_389.CLK to */SLICE_389.Q1 DD0/I2CC0/I2CM0/SLICE_389 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 */SLICE_389.Q1 to   SLICE_163.B1 DD0/I2CC0/I2CM0/n862
CTOF_DEL    ---     0.495   SLICE_163.B1 to   SLICE_163.F1 SLICE_163
ROUTE         1   e 0.480   SLICE_163.F1 to   SLICE_163.D0 DD0/I2CC0/I2CM0/n4
CTOF_DEL    ---     0.495   SLICE_163.D0 to   SLICE_163.F0 SLICE_163
ROUTE         1   e 0.001   SLICE_163.F0 to  SLICE_163.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_69 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q0 to    SLICE_69.B1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495    SLICE_69.B1 to    SLICE_69.F1 SLICE_69
ROUTE         2   e 0.480    SLICE_69.F1 to    SLICE_69.D0 DAC0/I2CM1/CT0/n2656
CTOF_DEL    ---     0.495    SLICE_69.D0 to    SLICE_69.F0 SLICE_69
ROUTE         1   e 0.001    SLICE_69.F0 to   SLICE_69.DI0 DAC0/I2CM1/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DAC0/I2CM1/SLICE_85 to SLICE_75 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_85.CLK to *1/SLICE_85.Q0 DAC0/I2CM1/SLICE_85 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 *1/SLICE_85.Q0 to    SLICE_75.A1 DAC0/I2CM1/n715
CTOF_DEL    ---     0.495    SLICE_75.A1 to    SLICE_75.F1 SLICE_75
ROUTE         2   e 0.480    SLICE_75.F1 to    SLICE_75.B0 DAC0/I2CM1/n1500
CTOF_DEL    ---     0.495    SLICE_75.B0 to    SLICE_75.F0 SLICE_75
ROUTE         1   e 0.001    SLICE_75.F0 to   SLICE_75.DI0 DAC0/I2CM1/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_84 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q1 to    SLICE_84.B1 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495    SLICE_84.B1 to    SLICE_84.F1 SLICE_84
ROUTE         5   e 0.480    SLICE_84.F1 to    SLICE_84.C0 SYS_CLK_TREE[5]_enable_4
CTOF_DEL    ---     0.495    SLICE_84.C0 to    SLICE_84.F0 SLICE_84
ROUTE         1   e 0.001    SLICE_84.F0 to   SLICE_84.DI0 DAC0/I2CM1/n1262 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_84 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q0 to    SLICE_84.A1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495    SLICE_84.A1 to    SLICE_84.F1 SLICE_84
ROUTE         5   e 0.480    SLICE_84.F1 to    SLICE_84.C0 SYS_CLK_TREE[5]_enable_4
CTOF_DEL    ---     0.495    SLICE_84.C0 to    SLICE_84.F0 SLICE_84
ROUTE         1   e 0.001    SLICE_84.F0 to   SLICE_84.DI0 DAC0/I2CM1/n1262 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    3.323ns delay I2SS/SLICE_255 to I2SS/SLICE_257 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_255.CLK to */SLICE_255.Q0 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         6   e 1.234 */SLICE_255.Q0 to */SLICE_257.B1 I2SS/BIT_CTR_0
CTOF_DEL    ---     0.495 */SLICE_257.B1 to */SLICE_257.F1 I2SS/SLICE_257
ROUTE         1   e 0.480 */SLICE_257.F1 to */SLICE_257.B0 I2SS/n2658
CTOF_DEL    ---     0.495 */SLICE_257.B0 to */SLICE_257.F0 I2SS/SLICE_257
ROUTE         1   e 0.001 */SLICE_257.F0 to *SLICE_257.DI0 I2SS/n26 (to DAC_BCK_c_c_derived_5)
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SM/BCLK_SR" TO "DAC_BCK_c_c" 

Report:    3.323ns delay I2SM/SLICE_211 to I2SM/SLICE_213 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_211.CLK to */SLICE_211.Q0 I2SM/SLICE_211 (from I2SM/BCLK_SR)
ROUTE         4   e 1.234 */SLICE_211.Q0 to */SLICE_213.B1 I2SM/BIT_CTR_2
CTOF_DEL    ---     0.495 */SLICE_213.B1 to */SLICE_213.F1 I2SM/SLICE_213
ROUTE         1   e 0.480 */SLICE_213.F1 to */SLICE_213.C0 I2SM/n2317
CTOF_DEL    ---     0.495 */SLICE_213.C0 to */SLICE_213.F0 I2SM/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 I2SM/DATA_EMPTY_N_184 (to DAC_BCK_c_c)
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c_derived_5" TO "DAC_BCK_c_c" 

Report:    3.323ns delay I2SS/SLICE_257 to I2SS/SLICE_258 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_257.CLK to */SLICE_257.Q0 I2SS/SLICE_257 (from DAC_BCK_c_c_derived_5)
ROUTE         2   e 1.234 */SLICE_257.Q0 to */SLICE_258.B1 I2SS/BIT_CTR_4
CTOF_DEL    ---     0.495 */SLICE_258.B1 to */SLICE_258.F1 I2SS/SLICE_258
ROUTE         1   e 0.480 */SLICE_258.F1 to */SLICE_258.D0 I2SS/n2315
CTOF_DEL    ---     0.495 */SLICE_258.D0 to */SLICE_258.F0 I2SS/SLICE_258
ROUTE         1   e 0.001 */SLICE_258.F0 to *SLICE_258.DI0 I2SS/DATA_FULL_N_116 (to DAC_BCK_c_c)
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DD0/I2CC0/I2CM0/SLICE_167 to SLICE_158 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_167.CLK to */SLICE_167.Q1 DD0/I2CC0/I2CM0/SLICE_167 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_167.Q1 to   SLICE_158.C1 DD0/I2CC0/I2CM0/n860
CTOF_DEL    ---     0.495   SLICE_158.C1 to   SLICE_158.F1 SLICE_158
ROUTE         2   e 0.480   SLICE_158.F1 to   SLICE_158.B0 DD0/I2CC0/I2CM0/n1498
CTOF_DEL    ---     0.495   SLICE_158.B0 to   SLICE_158.F0 SLICE_158
ROUTE         1   e 0.001   SLICE_158.F0 to  SLICE_158.DI0 DD0/I2CC0/I2CM0/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DD0/I2CC0/SLICE_170 to SLICE_163 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_170.CLK to */SLICE_170.Q0 DD0/I2CC0/SLICE_170 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_170.Q0 to   SLICE_163.A1 DD0/I2CC0/NEXT_I2CM
CTOF_DEL    ---     0.495   SLICE_163.A1 to   SLICE_163.F1 SLICE_163
ROUTE         1   e 0.480   SLICE_163.F1 to   SLICE_163.D0 DD0/I2CC0/I2CM0/n4
CTOF_DEL    ---     0.495   SLICE_163.D0 to   SLICE_163.F0 SLICE_163
ROUTE         1   e 0.001   SLICE_163.F0 to  SLICE_163.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_69 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q1 to    SLICE_69.A1 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495    SLICE_69.A1 to    SLICE_69.F1 SLICE_69
ROUTE         2   e 0.480    SLICE_69.F1 to    SLICE_69.D0 DAC0/I2CM1/CT0/n2656
CTOF_DEL    ---     0.495    SLICE_69.D0 to    SLICE_69.F0 SLICE_69
ROUTE         1   e 0.001    SLICE_69.F0 to   SLICE_69.DI0 DAC0/I2CM1/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay DAC0/I2CM1/SLICE_76 to SLICE_75 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_76.CLK to *1/SLICE_76.Q0 DAC0/I2CM1/SLICE_76 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 *1/SLICE_76.Q0 to    SLICE_75.D1 DAC0/I2CM1/n703
CTOF_DEL    ---     0.495    SLICE_75.D1 to    SLICE_75.F1 SLICE_75
ROUTE         2   e 0.480    SLICE_75.F1 to    SLICE_75.B0 DAC0/I2CM1/n1500
CTOF_DEL    ---     0.495    SLICE_75.B0 to    SLICE_75.F0 SLICE_75
ROUTE         1   e 0.001    SLICE_75.F0 to   SLICE_75.DI0 DAC0/I2CM1/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay SLICE_133 to SLICE_125 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_133.CLK to   SLICE_133.Q1 SLICE_133 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234   SLICE_133.Q1 to   SLICE_125.B1 FX_DIR
CTOF_DEL    ---     0.495   SLICE_125.B1 to   SLICE_125.F1 SLICE_125
ROUTE         2   e 0.480   SLICE_125.F1 to   SLICE_125.C0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495   SLICE_125.C0 to   SLICE_125.F0 SLICE_125
ROUTE         1   e 0.001   SLICE_125.F0 to  SLICE_125.DI0 DD0/n1301 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay SLICE_155 to SLICE_158 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_155.CLK to   SLICE_155.Q0 SLICE_155 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234   SLICE_155.Q0 to   SLICE_158.B1 DD0/I2CC0/I2CM0/LOAD_ADDR
CTOF_DEL    ---     0.495   SLICE_158.B1 to   SLICE_158.F1 SLICE_158
ROUTE         2   e 0.480   SLICE_158.F1 to   SLICE_158.B0 DD0/I2CC0/I2CM0/n1498
CTOF_DEL    ---     0.495   SLICE_158.B0 to   SLICE_158.F0 SLICE_158
ROUTE         1   e 0.001   SLICE_158.F0 to  SLICE_158.DI0 DD0/I2CC0/I2CM0/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay SLICE_296 to SLICE_75 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_296.CLK to   SLICE_296.Q0 SLICE_296 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234   SLICE_296.Q0 to    SLICE_75.C1 DAC0/I2CM1/n704
CTOF_DEL    ---     0.495    SLICE_75.C1 to    SLICE_75.F1 SLICE_75
ROUTE         2   e 0.480    SLICE_75.F1 to    SLICE_75.B0 DAC0/I2CM1/n1500
CTOF_DEL    ---     0.495    SLICE_75.B0 to    SLICE_75.F0 SLICE_75
ROUTE         1   e 0.001    SLICE_75.F0 to   SLICE_75.DI0 DAC0/I2CM1/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay SLICE_404 to SLICE_125 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_404.CLK to   SLICE_404.Q1 SLICE_404 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234   SLICE_404.Q1 to   SLICE_125.A1 BTN_LEFT_OUT_SR_1
CTOF_DEL    ---     0.495   SLICE_125.A1 to   SLICE_125.F1 SLICE_125
ROUTE         2   e 0.480   SLICE_125.F1 to   SLICE_125.C0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495   SLICE_125.C0 to   SLICE_125.F0 SLICE_125
ROUTE         1   e 0.001   SLICE_125.F0 to  SLICE_125.DI0 DD0/n1301 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.323ns delay SLICE_84 to SLICE_75 (3.157ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_84.CLK to    SLICE_84.Q0 SLICE_84 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234    SLICE_84.Q0 to    SLICE_75.B1 DAC0/I2CM1/n714
CTOF_DEL    ---     0.495    SLICE_75.B1 to    SLICE_75.F1 SLICE_75
ROUTE         2   e 0.480    SLICE_75.F1 to    SLICE_75.B0 DAC0/I2CM1/n1500
CTOF_DEL    ---     0.495    SLICE_75.B0 to    SLICE_75.F0 SLICE_75
ROUTE         1   e 0.001    SLICE_75.F0 to   SLICE_75.DI0 DAC0/I2CM1/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    3.157   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_283.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_283.M0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_2_1.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_267.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_267.M0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_2_1.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_270.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_270.M0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_1_2.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_277.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_277.M0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_1_2.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_277.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_277.M0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_2_1.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_280.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_280.M0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_1_2.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_279.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_279.M0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_2_1.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_280.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_280.M0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_2_1.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_282.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_282.M0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_2_1.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_282.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_282.M0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_1_2.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_283.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_283.M0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_1_2.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_279.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_279.M0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_1_2.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_267.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_267.M0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_1_2.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_270.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_270.M0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_2_1.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_279.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_279.M0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_3_0.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_283.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_283.M0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_3_0.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_283.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_283.M0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_0_3.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_267.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_267.M0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_0_3.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_270.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_270.M0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_0_3.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_277.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_277.M0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_0_3.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_282.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_282.M0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_0_3.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_282.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_282.M0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_3_0.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_280.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_280.M0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_3_0.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_267.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_267.M0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_3_0.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_270.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_270.M0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_3_0.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_279.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_279.M0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_0_3.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_280.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_280.M0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_0_3.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.270ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.296ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_277.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_277.M0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_3_0.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.245ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.296ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to */SLICE_263.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376 */SLICE_263.M1 to *LICE_263.OFX1 DD0/i2052/SLICE_263
ROUTE         1   e 1.234 *LICE_263.OFX1 to *ta_0_0_0.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.245ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.296ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to */SLICE_285.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376 */SLICE_285.M1 to *LICE_285.OFX1 DD0/i2011/SLICE_285
ROUTE         1   e 1.234 *LICE_285.OFX1 to *ta_0_0_0.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.245ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.296ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to */SLICE_268.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376 */SLICE_268.M1 to *LICE_268.OFX1 DD0/i2044/SLICE_268
ROUTE         1   e 1.234 *LICE_268.OFX1 to *ta_0_0_0.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.245ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.296ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to */SLICE_278.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376 */SLICE_278.M1 to *LICE_278.OFX1 DD0/i2036/SLICE_278
ROUTE         1   e 1.234 *LICE_278.OFX1 to *ta_0_0_0.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.245ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.296ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to */SLICE_269.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376 */SLICE_269.M1 to *LICE_269.OFX1 DD0/i2082/SLICE_269
ROUTE         1   e 1.234 *LICE_269.OFX1 to *ta_0_0_0.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.245ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.296ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to */SLICE_276.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376 */SLICE_276.M1 to *LICE_276.OFX1 DD0/i2019/SLICE_276
ROUTE         1   e 1.234 *LICE_276.OFX1 to *ta_0_0_0.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.245ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.296ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to */SLICE_274.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376 */SLICE_274.M1 to *LICE_274.OFX1 DD0/i2060/SLICE_274
ROUTE         1   e 1.234 *LICE_274.OFX1 to *ta_0_0_0.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.245ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.296ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to */SLICE_265.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376 */SLICE_265.M1 to *LICE_265.OFX1 DD0/i2028/SLICE_265
ROUTE         1   e 1.234 *LICE_265.OFX1 to *ta_0_0_0.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_277.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_277.M0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_2_1.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_280.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_280.M0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_2_1.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_283.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_283.M0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_2_1.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_279.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_279.M0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_2_1.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_267.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_267.M0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_1_2.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_270.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_270.M0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_1_2.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_277.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_277.M0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_1_2.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_279.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_279.M0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_1_2.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_280.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_280.M0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_1_2.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_267.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_267.M0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_2_1.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_283.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_283.M0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_1_2.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_270.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_270.M0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_2_1.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_282.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_282.M0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_2_1.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_282.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_282.M0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_1_2.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_283.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_283.M0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_3_0.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_280.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_280.M0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_3_0.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_267.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_267.M0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_3_0.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_277.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_277.M0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_3_0.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_267.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_267.M0 to *LICE_267.OFX0 DD0/i1994/SLICE_267
ROUTE         8   e 1.234 *LICE_267.OFX0 to *le_0_0_3.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_270.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_270.M0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_3_0.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_283.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_283.M0 to *LICE_283.OFX0 DD0/i1980/SLICE_283
ROUTE         8   e 1.234 *LICE_283.OFX0 to *le_0_0_3.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_270.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_270.M0 to *LICE_270.OFX0 DD0/i1990/SLICE_270
ROUTE         8   e 1.234 *LICE_270.OFX0 to *le_0_0_3.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_279.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_279.M0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_3_0.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_277.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_277.M0 to *LICE_277.OFX0 DD0/i1988/SLICE_277
ROUTE         8   e 1.234 *LICE_277.OFX0 to *le_0_0_3.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_282.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_282.M0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_3_0.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_280.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_280.M0 to *LICE_280.OFX0 DD0/i1984/SLICE_280
ROUTE         8   e 1.234 *LICE_280.OFX0 to *le_0_0_3.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_282.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_282.M0 to *LICE_282.OFX0 DD0/i1982/SLICE_282
ROUTE         8   e 1.234 *LICE_282.OFX0 to *le_0_0_3.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.163ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.296ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_135.CLK to */SLICE_135.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_135.Q1 to */SLICE_279.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376 */SLICE_279.M0 to *LICE_279.OFX0 DD0/i1986/SLICE_279
ROUTE         8   e 1.234 *LICE_279.OFX0 to *le_0_0_3.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.296   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    2.946ns delay SLICE_208 to I2SM/SLICE_413 (2.661ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 0.480   SLICE_208.Q0 to   SLICE_208.A1 FX_MODE_2
CTOF_DEL    ---     0.495   SLICE_208.A1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_413.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    2.661   (35.6% logic, 64.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    2.946ns delay SLICE_208 to I2SM/SLICE_225 (2.661ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 0.480   SLICE_208.Q0 to   SLICE_208.A1 FX_MODE_2
CTOF_DEL    ---     0.495   SLICE_208.A1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_225.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    2.661   (35.6% logic, 64.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    2.946ns delay SLICE_208 to I2SM/SLICE_405 (2.661ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 0.480   SLICE_208.Q0 to   SLICE_208.A1 FX_MODE_2
CTOF_DEL    ---     0.495   SLICE_208.A1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_405.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    2.661   (35.6% logic, 64.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    2.946ns delay SLICE_208 to I2SM/SLICE_224 (2.661ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 0.480   SLICE_208.Q0 to   SLICE_208.A1 FX_MODE_2
CTOF_DEL    ---     0.495   SLICE_208.A1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_224.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    2.661   (35.6% logic, 64.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    2.946ns delay SLICE_208 to I2SM/SLICE_407 (2.661ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 0.480   SLICE_208.Q0 to   SLICE_208.A1 FX_MODE_2
CTOF_DEL    ---     0.495   SLICE_208.A1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_407.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    2.661   (35.6% logic, 64.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    2.946ns delay SLICE_208 to I2SM/SLICE_408 (2.661ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 0.480   SLICE_208.Q0 to   SLICE_208.A1 FX_MODE_2
CTOF_DEL    ---     0.495   SLICE_208.A1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_408.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    2.661   (35.6% logic, 64.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    2.946ns delay SLICE_208 to I2SM/SLICE_411 (2.661ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 0.480   SLICE_208.Q0 to   SLICE_208.A1 FX_MODE_2
CTOF_DEL    ---     0.495   SLICE_208.A1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_411.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    2.661   (35.6% logic, 64.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    2.946ns delay SLICE_208 to I2SM/SLICE_409 (2.661ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 0.480   SLICE_208.Q0 to   SLICE_208.A1 FX_MODE_2
CTOF_DEL    ---     0.495   SLICE_208.A1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_409.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    2.661   (35.6% logic, 64.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    2.946ns delay SLICE_208 to I2SM/SLICE_412 (2.661ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 0.480   SLICE_208.Q0 to   SLICE_208.A1 FX_MODE_2
CTOF_DEL    ---     0.495   SLICE_208.A1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_412.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    2.661   (35.6% logic, 64.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    2.946ns delay SLICE_208 to I2SM/SLICE_218 (2.661ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 0.480   SLICE_208.Q0 to   SLICE_208.A1 FX_MODE_2
CTOF_DEL    ---     0.495   SLICE_208.A1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_218.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    2.661   (35.6% logic, 64.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    2.946ns delay SLICE_208 to I2SM/SLICE_410 (2.661ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 0.480   SLICE_208.Q0 to   SLICE_208.A1 FX_MODE_2
CTOF_DEL    ---     0.495   SLICE_208.A1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_410.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    2.661   (35.6% logic, 64.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    2.946ns delay SLICE_208 to I2SM/SLICE_406 (2.661ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 0.480   SLICE_208.Q0 to   SLICE_208.A1 FX_MODE_2
CTOF_DEL    ---     0.495   SLICE_208.A1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_406.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    2.661   (35.6% logic, 64.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.574ns delay DD0/I2CC0/I2CM0/SLICE_159 to DD0/I2CC0/I2CM0/SLICE_154 (2.408ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_159.CLK to */SLICE_159.Q0 DD0/I2CC0/I2CM0/SLICE_159 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_159.Q0 to */SLICE_154.B0 DD0/I2CC0/I2CM0/n859
CTOOFX_DEL  ---     0.721 */SLICE_154.B0 to *LICE_154.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1   e 0.001 *LICE_154.OFX0 to *SLICE_154.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    2.408   (48.7% logic, 51.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.574ns delay DAC0/I2CM1/SLICE_76 to DAC0/I2CM1/SLICE_74 (2.408ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_76.CLK to *1/SLICE_76.Q0 DAC0/I2CM1/SLICE_76 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 *1/SLICE_76.Q0 to *1/SLICE_74.B0 DAC0/I2CM1/n703
CTOOFX_DEL  ---     0.721 *1/SLICE_74.B0 to *SLICE_74.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1   e 0.001 *SLICE_74.OFX0 to */SLICE_74.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    2.408   (48.7% logic, 51.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    2.574ns delay DD0/I2CC0/I2CM0/SLICE_146 to DD0/I2CC0/I2CM0/SLICE_204 (2.408ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_146.CLK to */SLICE_146.Q0 DD0/I2CC0/I2CM0/SLICE_146 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_146.Q0 to */SLICE_204.B0 DD0/I2CC0/I2CM0/CMD_BIT_R
CTOOFX_DEL  ---     0.721 */SLICE_204.B0 to *LICE_204.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1   e 0.001 *LICE_204.OFX0 to *SLICE_204.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    2.408   (48.7% logic, 51.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    2.574ns delay DAC0/I2CM1/SLICE_343 to DAC0/I2CM1/SLICE_110 (2.408ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_343.CLK to */SLICE_343.Q0 DAC0/I2CM1/SLICE_343 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_343.Q0 to */SLICE_110.C0 DAC0/I2CM1/n709
CTOOFX_DEL  ---     0.721 */SLICE_110.C0 to *LICE_110.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1   e 0.001 *LICE_110.OFX0 to *SLICE_110.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    2.408   (48.7% logic, 51.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.574ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_154 (2.408ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_145.Q0 to */SLICE_154.B1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOOFX_DEL  ---     0.721 */SLICE_154.B1 to *LICE_154.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1   e 0.001 *LICE_154.OFX0 to *SLICE_154.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    2.408   (48.7% logic, 51.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.574ns delay DD0/I2CC0/I2CM0/SLICE_142 to DD0/I2CC0/I2CM0/SLICE_154 (2.408ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_142.CLK to */SLICE_142.Q0 DD0/I2CC0/I2CM0/SLICE_142 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234 */SLICE_142.Q0 to */SLICE_154.A0 DD0/I2CC0/I2CM0/BUSY_N_90
CTOOFX_DEL  ---     0.721 */SLICE_154.A0 to *LICE_154.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1   e 0.001 *LICE_154.OFX0 to *SLICE_154.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    2.408   (48.7% logic, 51.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    2.574ns delay DD0/I2CC0/I2CM0/SLICE_388 to DD0/I2CC0/I2CM0/SLICE_204 (2.408ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_388.CLK to */SLICE_388.Q0 DD0/I2CC0/I2CM0/SLICE_388 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_388.Q0 to */SLICE_204.C0 DD0/I2CC0/I2CM0/n865
CTOOFX_DEL  ---     0.721 */SLICE_204.C0 to *LICE_204.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1   e 0.001 *LICE_204.OFX0 to *SLICE_204.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    2.408   (48.7% logic, 51.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.574ns delay DAC0/I2CM1/SLICE_85 to DAC0/I2CM1/SLICE_74 (2.408ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_85.CLK to *1/SLICE_85.Q0 DAC0/I2CM1/SLICE_85 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 *1/SLICE_85.Q0 to *1/SLICE_74.A0 DAC0/I2CM1/n715
CTOOFX_DEL  ---     0.721 *1/SLICE_74.A0 to *SLICE_74.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1   e 0.001 *SLICE_74.OFX0 to */SLICE_74.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    2.408   (48.7% logic, 51.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.574ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_74 (2.408ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 *0/SLICE_70.Q0 to *1/SLICE_74.B1 DAC0/I2CM1/CLOCK_CT_3
CTOOFX_DEL  ---     0.721 *1/SLICE_74.B1 to *SLICE_74.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1   e 0.001 *SLICE_74.OFX0 to */SLICE_74.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    2.408   (48.7% logic, 51.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    2.574ns delay DAC0/I2CM1/SLICE_72 to DAC0/I2CM1/SLICE_110 (2.408ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_72.CLK to *1/SLICE_72.Q0 DAC0/I2CM1/SLICE_72 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *1/SLICE_72.Q0 to */SLICE_110.B1 DAC0/I2CM1/DATA_BIT_R
CTOOFX_DEL  ---     0.721 */SLICE_110.B1 to *LICE_110.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1   e 0.001 *LICE_110.OFX0 to *SLICE_110.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    2.408   (48.7% logic, 51.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    2.574ns delay DAC0/I2CM1/SLICE_71 to DAC0/I2CM1/SLICE_110 (2.408ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_71.CLK to *1/SLICE_71.Q0 DAC0/I2CM1/SLICE_71 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *1/SLICE_71.Q0 to */SLICE_110.B0 DAC0/I2CM1/CMD_BIT_R
CTOOFX_DEL  ---     0.721 */SLICE_110.B0 to *LICE_110.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1   e 0.001 *LICE_110.OFX0 to *SLICE_110.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    2.408   (48.7% logic, 51.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    2.574ns delay SLICE_141 to DD0/I2CC0/I2CM0/SLICE_204 (2.408ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_141.CLK to   SLICE_141.Q0 SLICE_141 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_141.Q0 to */SLICE_204.C1 DD0/I2CC0/I2CM0/ADDR_BIT_R
CTOOFX_DEL  ---     0.721 */SLICE_204.C1 to *LICE_204.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1   e 0.001 *LICE_204.OFX0 to *SLICE_204.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    2.408   (48.7% logic, 51.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    2.574ns delay SLICE_148 to DD0/I2CC0/I2CM0/SLICE_204 (2.408ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_148.CLK to   SLICE_148.Q0 SLICE_148 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_148.Q0 to */SLICE_204.B1 DD0/I2CC0/I2CM0/DATA_BIT_R
CTOOFX_DEL  ---     0.721 */SLICE_204.B1 to *LICE_204.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1   e 0.001 *LICE_204.OFX0 to *SLICE_204.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    2.408   (48.7% logic, 51.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    2.574ns delay SLICE_67 to DAC0/I2CM1/SLICE_110 (2.408ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_67.CLK to    SLICE_67.Q0 SLICE_67 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234    SLICE_67.Q0 to */SLICE_110.C1 DAC0/I2CM1/ADDR_BIT_R
CTOOFX_DEL  ---     0.721 */SLICE_110.C1 to *LICE_110.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1   e 0.001 *LICE_110.OFX0 to *SLICE_110.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    2.408   (48.7% logic, 51.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_108 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_108.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_351 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_351.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_99 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to */SLICE_99.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_345 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_345.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_360 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_360.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_349 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_349.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c" TO "DAC_BCK_c_c_derived_5" 

Report:    2.419ns delay I2SS/SLICE_258 to I2SS/SLICE_256 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_258.CLK to */SLICE_258.Q0 I2SS/SLICE_258 (from DAC_BCK_c_c)
ROUTE         4   e 1.234 */SLICE_258.Q0 to *SLICE_256.LSR I2SS/BIT_CTR_RST_N (to DAC_BCK_c_c_derived_5)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_353 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_353.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[14]" TO "SYS_CLK_TREE[5]" 

Report:    2.419ns delay DD0/SLICE_197 to DD0/I2CC0/SLICE_260 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_197.CLK to */SLICE_197.Q0 DD0/SLICE_197 (from SYS_CLK_TREE[14])
ROUTE         3   e 1.234 */SLICE_197.Q0 to *SLICE_260.LSR DD0/PS_DRV_3_N_233_0 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_362 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_362.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_92 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to */SLICE_92.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_101 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_101.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_88 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to */SLICE_88.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_100 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_100.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_109 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_109.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_348 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_348.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_350 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_350.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_352 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_352.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_359 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_359.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c" TO "DAC_BCK_c_c_derived_5" 

Report:    2.419ns delay I2SS/SLICE_258 to I2SS/SLICE_255 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_258.CLK to */SLICE_258.Q0 I2SS/SLICE_258 (from DAC_BCK_c_c)
ROUTE         4   e 1.234 */SLICE_258.Q0 to *SLICE_255.LSR I2SS/BIT_CTR_RST_N (to DAC_BCK_c_c_derived_5)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c" TO "DAC_BCK_c_c_derived_5" 

Report:    2.419ns delay I2SS/SLICE_258 to I2SS/SLICE_257 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_258.CLK to */SLICE_258.Q0 I2SS/SLICE_258 (from DAC_BCK_c_c)
ROUTE         4   e 1.234 */SLICE_258.Q0 to *SLICE_257.LSR I2SS/BIT_CTR_RST_N (to DAC_BCK_c_c_derived_5)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_102 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_102.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_66 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to */SLICE_66.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_91 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to */SLICE_91.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_361 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_361.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_363 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to *SLICE_363.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.419ns delay ADC0/SLICE_111 to DAC0/SLICE_98 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to */SLICE_98.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c" TO "I2SS/BCLK_GATE_RELEASE" 

Report:    2.419ns delay I2SM/SLICE_213 to I2SM/SLICE_209 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_213.CLK to */SLICE_213.Q0 I2SM/SLICE_213 (from DAC_BCK_c_c)
ROUTE         4   e 1.234 */SLICE_213.Q0 to *SLICE_209.LSR I2SM/BIT_CTR_RST_N (to I2SS/BCLK_GATE_RELEASE)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c" TO "I2SS/BCLK_GATE_RELEASE" 

Report:    2.419ns delay I2SS/SLICE_258 to SLICE_253 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_258.CLK to */SLICE_258.Q0 I2SS/SLICE_258 (from DAC_BCK_c_c)
ROUTE         4   e 1.234 */SLICE_258.Q0 to  SLICE_253.LSR I2SS/BIT_CTR_RST_N (to I2SS/BCLK_GATE_RELEASE)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_LRCK_c_c" TO "DAC_BCK_c_c" 

Report:    2.419ns delay SLICE_252 to I2SS/SLICE_258 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_252.CLK to   SLICE_252.Q0 SLICE_252 (from DAC_LRCK_c_c)
ROUTE         4   e 1.234   SLICE_252.Q0 to *SLICE_258.LSR I2SM/READY_FLAG (to DAC_BCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_LRCK_c_c" TO "DAC_BCK_c_c" 

Report:    2.419ns delay SLICE_252 to I2SM/SLICE_213 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_252.CLK to   SLICE_252.Q0 SLICE_252 (from DAC_LRCK_c_c)
ROUTE         4   e 1.234   SLICE_252.Q0 to *SLICE_213.LSR I2SM/READY_FLAG (to DAC_BCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_LRCK_c_c" TO "DAC_BCK_c_c" 

Report:    2.419ns delay SLICE_252 to SLICE_254 (1.686ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_252.CLK to   SLICE_252.Q0 SLICE_252 (from DAC_LRCK_c_c)
ROUTE         4   e 1.234   SLICE_252.Q0 to  SLICE_254.LSR I2SM/READY_FLAG (to DAC_BCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    2.348ns delay I2SS/SLICE_256 to I2SS/SLICE_257 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_256.CLK to */SLICE_256.Q0 I2SS/SLICE_256 (from DAC_BCK_c_c_derived_5)
ROUTE         4   e 1.234 */SLICE_256.Q0 to */SLICE_257.A0 I2SS/BIT_CTR_2
CTOF_DEL    ---     0.495 */SLICE_257.A0 to */SLICE_257.F0 I2SS/SLICE_257
ROUTE         1   e 0.001 */SLICE_257.F0 to *SLICE_257.DI0 I2SS/n26 (to DAC_BCK_c_c_derived_5)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay DD0/SLICE_185 to DD0/CTR0/SLICE_132 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_185.CLK to */SLICE_185.Q0 DD0/SLICE_185 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_185.Q0 to */SLICE_132.B0 DD0/LOAD_CTR_D_DRV_8
CTOF_DEL    ---     0.495 */SLICE_132.B0 to */SLICE_132.F0 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay DD0/SLICE_394 to DD0/CTR0/SLICE_132 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_394.CLK to */SLICE_394.Q0 DD0/SLICE_394 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_394.Q0 to */SLICE_132.B1 DD0/LOAD_CTR_D_DRV_9
CTOF_DEL    ---     0.495 */SLICE_132.B1 to */SLICE_132.F1 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/SLICE_154 to DD0/I2CC0/I2CM0/CT0/SLICE_143 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_154.CLK to */SLICE_154.Q0 DD0/I2CC0/I2CM0/SLICE_154 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234 */SLICE_154.Q0 to */SLICE_143.C1 DD0/I2CC0/I2CM0/LOAD
CTOF_DEL    ---     0.495 */SLICE_143.C1 to */SLICE_143.F1 DD0/I2CC0/I2CM0/CT0/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F1 to *SLICE_143.DI1 DD0/I2CC0/I2CM0/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/CTR0/SLICE_128 to DD0/SLICE_201 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to */SLICE_201.B0 DD0/CTR_DRV_1
CTOF_DEL    ---     0.495 */SLICE_201.B0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay DD0/SLICE_184 to DD0/CTR0/SLICE_131 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_184.CLK to */SLICE_184.Q0 DD0/SLICE_184 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_184.Q0 to */SLICE_131.B0 DD0/LOAD_CTR_D_DRV_6
CTOF_DEL    ---     0.495 */SLICE_131.B0 to */SLICE_131.F0 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F0 to *SLICE_131.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    2.348ns delay I2SS/SLICE_255 to I2SS/SLICE_256 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_255.CLK to */SLICE_255.Q1 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         5   e 1.234 */SLICE_255.Q1 to */SLICE_256.A0 I2SS/BIT_CTR_1
CTOF_DEL    ---     0.495 */SLICE_256.A0 to */SLICE_256.F0 I2SS/SLICE_256
ROUTE         1   e 0.001 */SLICE_256.F0 to *SLICE_256.DI0 I2SS/n28 (to DAC_BCK_c_c_derived_5)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    2.348ns delay I2SS/SLICE_255 to I2SS/SLICE_256 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_255.CLK to */SLICE_255.Q1 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         5   e 1.234 */SLICE_255.Q1 to */SLICE_256.A1 I2SS/BIT_CTR_1
CTOF_DEL    ---     0.495 */SLICE_256.A1 to */SLICE_256.F1 I2SS/SLICE_256
ROUTE         1   e 0.001 */SLICE_256.F1 to *SLICE_256.DI1 I2SS/n27 (to DAC_BCK_c_c_derived_5)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/SLICE_260 to DD0/SLICE_200 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_260.CLK to */SLICE_260.Q0 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_260.Q0 to */SLICE_200.C1 PS_DRV_3_N_209_3
CTOF_DEL    ---     0.495 */SLICE_200.C1 to */SLICE_200.F1 DD0/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 DD0/n1297 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SM/BCLK_SR" TO "DAC_BCK_c_c" 

Report:    2.348ns delay I2SM/SLICE_211 to I2SM/SLICE_213 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_211.CLK to */SLICE_211.Q1 I2SM/SLICE_211 (from I2SM/BCLK_SR)
ROUTE         3   e 1.234 */SLICE_211.Q1 to */SLICE_213.B0 I2SM/BIT_CTR_3
CTOF_DEL    ---     0.495 */SLICE_213.B0 to */SLICE_213.F0 I2SM/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 I2SM/DATA_EMPTY_N_184 (to DAC_BCK_c_c)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/SLICE_178 to DD0/I2CC0/SLICE_169 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_178.CLK to */SLICE_178.Q1 DD0/I2CC0/SLICE_178 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_178.Q1 to */SLICE_169.C0 DD0/I2CC0/INIT_R
CTOF_DEL    ---     0.495 */SLICE_169.C0 to */SLICE_169.F0 DD0/I2CC0/SLICE_169
ROUTE         1   e 0.001 */SLICE_169.F0 to *SLICE_169.DI0 DD0/I2CC0/PULSE_LOAD (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SM/BCLK_SR" TO "DAC_BCK_c_c" 

Report:    2.348ns delay I2SM/SLICE_210 to I2SM/SLICE_213 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_210.CLK to */SLICE_210.Q0 I2SM/SLICE_210 (from I2SM/BCLK_SR)
ROUTE         6   e 1.234 */SLICE_210.Q0 to */SLICE_213.D0 I2SM/BIT_CTR_0
CTOF_DEL    ---     0.495 */SLICE_213.D0 to */SLICE_213.F0 I2SM/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 I2SM/DATA_EMPTY_N_184 (to DAC_BCK_c_c)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay DD0/SLICE_201 to DD0/CTR0/SLICE_128 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_201.CLK to */SLICE_201.Q1 DD0/SLICE_201 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_201.Q1 to */SLICE_128.B0 DD0/LOAD_CTR_D_DRV_0
CTOF_DEL    ---     0.495 */SLICE_128.B0 to */SLICE_128.F0 DD0/CTR0/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F0 to *SLICE_128.DI0 DD0/CTR0/n67 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/CT0/SLICE_70 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q0 to *0/SLICE_70.B0 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495 *0/SLICE_70.B0 to *0/SLICE_70.F0 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1   e 0.001 *0/SLICE_70.F0 to */SLICE_70.DI0 DAC0/I2CM1/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[14]" TO "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/SLICE_197 to DD0/SLICE_203 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_197.CLK to */SLICE_197.Q0 DD0/SLICE_197 (from SYS_CLK_TREE[14])
ROUTE         3   e 1.234 */SLICE_197.Q0 to */SLICE_203.A1 DD0/PS_DRV_3_N_233_0
CTOF_DEL    ---     0.495 */SLICE_203.A1 to */SLICE_203.F1 DD0/SLICE_203
ROUTE         1   e 0.001 */SLICE_203.F1 to *SLICE_203.DI1 DD0/n1306 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/SLICE_174 to DD0/I2CC0/SLICE_170 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_174.CLK to */SLICE_174.Q0 DD0/I2CC0/SLICE_174 (from DD0/I2CC0/READY_I2CM)
ROUTE         1   e 1.234 */SLICE_174.Q0 to */SLICE_170.A0 DD0/I2CC0/PULSE_EOF_NORMAL
CTOF_DEL    ---     0.495 */SLICE_170.A0 to */SLICE_170.F0 DD0/I2CC0/SLICE_170
ROUTE         2   e 0.001 */SLICE_170.F0 to *SLICE_170.DI0 DD0/I2CC0/PULSE_EOF (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/SLICE_176 to DD0/I2CC0/SLICE_169 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_176.CLK to */SLICE_176.Q0 DD0/I2CC0/SLICE_176 (from DD0/I2CC0/READY_I2CM)
ROUTE         1   e 1.234 */SLICE_176.Q0 to */SLICE_169.A0 DD0/I2CC0/PULSE_LOAD_NORMAL
CTOF_DEL    ---     0.495 */SLICE_169.A0 to */SLICE_169.F0 DD0/I2CC0/SLICE_169
ROUTE         1   e 0.001 */SLICE_169.F0 to *SLICE_169.DI0 DD0/I2CC0/PULSE_LOAD (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c_derived_5" TO "DAC_BCK_c_c" 

Report:    2.348ns delay I2SS/SLICE_256 to I2SS/SLICE_258 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_256.CLK to */SLICE_256.Q0 I2SS/SLICE_256 (from DAC_BCK_c_c_derived_5)
ROUTE         4   e 1.234 */SLICE_256.Q0 to */SLICE_258.B0 I2SS/BIT_CTR_2
CTOF_DEL    ---     0.495 */SLICE_258.B0 to */SLICE_258.F0 I2SS/SLICE_258
ROUTE         1   e 0.001 */SLICE_258.F0 to *SLICE_258.DI0 I2SS/DATA_FULL_N_116 (to DAC_BCK_c_c)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/SLICE_260 to DD0/SLICE_200 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_260.CLK to */SLICE_260.Q0 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_260.Q0 to */SLICE_200.A0 PS_DRV_3_N_209_3
CTOF_DEL    ---     0.495 */SLICE_200.A0 to */SLICE_200.F0 DD0/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 DD0/n1370 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay DD0/SLICE_185 to DD0/CTR0/SLICE_131 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_185.CLK to */SLICE_185.Q1 DD0/SLICE_185 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_185.Q1 to */SLICE_131.B1 DD0/LOAD_CTR_D_DRV_7
CTOF_DEL    ---     0.495 */SLICE_131.B1 to */SLICE_131.F1 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F1 to *SLICE_131.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[14]" TO "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/SLICE_197 to DD0/SLICE_203 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_197.CLK to */SLICE_197.Q0 DD0/SLICE_197 (from SYS_CLK_TREE[14])
ROUTE         3   e 1.234 */SLICE_197.Q0 to */SLICE_203.B0 DD0/PS_DRV_3_N_233_0
CTOF_DEL    ---     0.495 */SLICE_203.B0 to */SLICE_203.F0 DD0/SLICE_203
ROUTE         1   e 0.001 */SLICE_203.F0 to *SLICE_203.DI0 DD0/n1305 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/SLICE_203 to DD0/SLICE_179 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_203.CLK to */SLICE_203.Q1 DD0/SLICE_203 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_203.Q1 to */SLICE_179.B0 DD0/n583
CTOF_DEL    ---     0.495 */SLICE_179.B0 to */SLICE_179.F0 DD0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 DD0/n4 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_146 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 */SLICE_145.Q1 to */SLICE_146.C0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495 */SLICE_146.C0 to */SLICE_146.F0 DD0/I2CC0/I2CM0/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 DD0/I2CC0/I2CM0/n2304 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/SLICE_260 to DD0/I2CC0/I2CM0/SLICE_142 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_260.CLK to */SLICE_260.Q1 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_260.Q1 to */SLICE_142.B0 DD0/I2CC0/PS_I2CM_3_N_85_0
CTOF_DEL    ---     0.495 */SLICE_142.B0 to */SLICE_142.F0 DD0/I2CC0/I2CM0/SLICE_142
ROUTE         1   e 0.001 */SLICE_142.F0 to *SLICE_142.DI0 DD0/I2CC0/I2CM0/n1310 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_71 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 *0/SLICE_70.Q1 to *1/SLICE_71.A0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495 *1/SLICE_71.A0 to *1/SLICE_71.F0 DAC0/I2CM1/SLICE_71
ROUTE         1   e 0.001 *1/SLICE_71.F0 to */SLICE_71.DI0 DAC0/I2CM1/n6_adj_304 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/SLICE_203 to DD0/SLICE_202 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_203.CLK to */SLICE_203.Q0 DD0/SLICE_203 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 */SLICE_203.Q0 to */SLICE_202.C1 DD0/n582
CTOF_DEL    ---     0.495 */SLICE_202.C1 to */SLICE_202.F1 DD0/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F1 to *SLICE_202.DI1 DD0/n1364 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q1 to */SLICE_145.A0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495 */SLICE_145.A0 to */SLICE_145.F0 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 DD0/I2CC0/I2CM0/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/SLICE_154 to DD0/I2CC0/I2CM0/CT0/SLICE_143 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_154.CLK to */SLICE_154.Q0 DD0/I2CC0/I2CM0/SLICE_154 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234 */SLICE_154.Q0 to */SLICE_143.C0 DD0/I2CC0/I2CM0/LOAD
CTOF_DEL    ---     0.495 */SLICE_143.C0 to */SLICE_143.F0 DD0/I2CC0/I2CM0/CT0/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F0 to *SLICE_143.DI0 DD0/I2CC0/I2CM0/CT0/n37 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/CTR0/SLICE_129 to DD0/SLICE_201 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to */SLICE_201.D0 DD0/CTR_DRV_2
CTOF_DEL    ---     0.495 */SLICE_201.D0 to */SLICE_201.F0 DD0/SLICE_201
ROUTE         2   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/SLICE_260 to DD0/SLICE_203 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_260.CLK to */SLICE_260.Q0 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_260.Q0 to */SLICE_203.C0 PS_DRV_3_N_209_3
CTOF_DEL    ---     0.495 */SLICE_203.C0 to */SLICE_203.F0 DD0/SLICE_203
ROUTE         1   e 0.001 */SLICE_203.F0 to *SLICE_203.DI0 DD0/n1305 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/SLICE_260 to DD0/SLICE_202 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_260.CLK to */SLICE_260.Q0 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 */SLICE_260.Q0 to */SLICE_202.A1 PS_DRV_3_N_209_3
CTOF_DEL    ---     0.495 */SLICE_202.A1 to */SLICE_202.F1 DD0/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F1 to *SLICE_202.DI1 DD0/n1364 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q0 to */SLICE_145.B0 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495 */SLICE_145.B0 to */SLICE_145.F0 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 DD0/I2CC0/I2CM0/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay DD0/SLICE_184 to DD0/CTR0/SLICE_130 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_184.CLK to */SLICE_184.Q1 DD0/SLICE_184 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_184.Q1 to */SLICE_130.B1 DD0/LOAD_CTR_D_DRV_5
CTOF_DEL    ---     0.495 */SLICE_130.B1 to */SLICE_130.F1 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F1 to *SLICE_130.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay DD0/SLICE_183 to DD0/CTR0/SLICE_129 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_183.CLK to */SLICE_183.Q1 DD0/SLICE_183 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_183.Q1 to */SLICE_129.B1 DD0/LOAD_CTR_D_DRV_3
CTOF_DEL    ---     0.495 */SLICE_129.B1 to */SLICE_129.F1 DD0/CTR0/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F1 to *SLICE_129.DI1 DD0/CTR0/n64 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/SLICE_202 to DD0/SLICE_179 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_202.CLK to */SLICE_202.Q1 DD0/SLICE_202 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_202.Q1 to */SLICE_179.A0 DD0/n581
CTOF_DEL    ---     0.495 */SLICE_179.A0 to */SLICE_179.F0 DD0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 DD0/n4 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/SLICE_200 to SLICE_125 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_200.CLK to */SLICE_200.Q0 DD0/SLICE_200 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_200.Q0 to   SLICE_125.D0 DD0/n575
CTOF_DEL    ---     0.495   SLICE_125.D0 to   SLICE_125.F0 SLICE_125
ROUTE         1   e 0.001   SLICE_125.F0 to  SLICE_125.DI0 DD0/n1301 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/CTR0/SLICE_129 to SLICE_126 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to   SLICE_126.B0 DD0/CTR_DRV_2
CTOF_DEL    ---     0.495   SLICE_126.B0 to   SLICE_126.F0 SLICE_126
ROUTE         1   e 0.001   SLICE_126.F0 to  SLICE_126.DI0 DD0/CLK_GTA_N_244 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/CTR0/SLICE_128 to SLICE_126 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to   SLICE_126.A0 DD0/CTR_DRV_1
CTOF_DEL    ---     0.495   SLICE_126.A0 to   SLICE_126.F0 SLICE_126
ROUTE         1   e 0.001   SLICE_126.F0 to  SLICE_126.DI0 DD0/CLK_GTA_N_244 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/CTR0/SLICE_128 to SLICE_126 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to   SLICE_126.C0 DD0/CTR_DRV_0
CTOF_DEL    ---     0.495   SLICE_126.C0 to   SLICE_126.F0 SLICE_126
ROUTE         1   e 0.001   SLICE_126.F0 to  SLICE_126.DI0 DD0/CLK_GTA_N_244 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/SLICE_142 to SLICE_136 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_142.CLK to */SLICE_142.Q0 DD0/I2CC0/I2CM0/SLICE_142 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234 */SLICE_142.Q0 to   SLICE_136.A0 DD0/I2CC0/I2CM0/BUSY_N_90
CTOF_DEL    ---     0.495   SLICE_136.A0 to   SLICE_136.F0 SLICE_136
ROUTE         1   e 0.001   SLICE_136.F0 to  SLICE_136.DI0 DD0/I2CC0/I2CM0/BUSY_N_89 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_141 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 */SLICE_145.Q1 to   SLICE_141.B0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495   SLICE_141.B0 to   SLICE_141.F0 SLICE_141
ROUTE         1   e 0.001   SLICE_141.F0 to  SLICE_141.DI0 DD0/I2CC0/I2CM0/ADDR_BIT_R_N_95 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_148 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 */SLICE_145.Q1 to   SLICE_148.C0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495   SLICE_148.C0 to   SLICE_148.F0 SLICE_148
ROUTE         1   e 0.001   SLICE_148.F0 to  SLICE_148.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/SLICE_389 to SLICE_153 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_389.CLK to */SLICE_389.Q1 DD0/I2CC0/I2CM0/SLICE_389 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 */SLICE_389.Q1 to   SLICE_153.C0 DD0/I2CC0/I2CM0/n862
CTOF_DEL    ---     0.495   SLICE_153.C0 to   SLICE_153.F0 SLICE_153
ROUTE         2   e 0.001   SLICE_153.F0 to  SLICE_153.DI0 DD0/I2CC0/I2CM0/D_IN_4_N_32_2 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/SLICE_388 to SLICE_153 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_388.CLK to */SLICE_388.Q1 DD0/I2CC0/I2CM0/SLICE_388 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_388.Q1 to   SLICE_153.A0 DD0/I2CC0/I2CM0/n866
CTOF_DEL    ---     0.495   SLICE_153.A0 to   SLICE_153.F0 SLICE_153
ROUTE         2   e 0.001   SLICE_153.F0 to  SLICE_153.DI0 DD0/I2CC0/I2CM0/D_IN_4_N_32_2 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/SLICE_260 to SLICE_155 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_260.CLK to */SLICE_260.Q1 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_260.Q1 to   SLICE_155.B0 DD0/I2CC0/PS_I2CM_3_N_85_0
CTOF_DEL    ---     0.495   SLICE_155.B0 to   SLICE_155.F0 SLICE_155
ROUTE         1   e 0.001   SLICE_155.F0 to  SLICE_155.DI0 DD0/I2CC0/I2CM0/n1313 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/SLICE_167 to SLICE_158 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_167.CLK to */SLICE_167.Q0 DD0/I2CC0/I2CM0/SLICE_167 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_167.Q0 to   SLICE_158.A0 DD0/I2CC0/I2CM0/n869
CTOF_DEL    ---     0.495   SLICE_158.A0 to   SLICE_158.F0 SLICE_158
ROUTE         1   e 0.001   SLICE_158.F0 to  SLICE_158.DI0 DD0/I2CC0/I2CM0/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/SLICE_389 to SLICE_161 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_389.CLK to */SLICE_389.Q1 DD0/I2CC0/I2CM0/SLICE_389 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 */SLICE_389.Q1 to   SLICE_161.B0 DD0/I2CC0/I2CM0/n862
CTOF_DEL    ---     0.495   SLICE_161.B0 to   SLICE_161.F0 SLICE_161
ROUTE         1   e 0.001   SLICE_161.F0 to  SLICE_161.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/SLICE_167 to SLICE_166 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_167.CLK to */SLICE_167.Q0 DD0/I2CC0/I2CM0/SLICE_167 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_167.Q0 to   SLICE_166.D0 DD0/I2CC0/I2CM0/n869
CTOF_DEL    ---     0.495   SLICE_166.D0 to   SLICE_166.F0 SLICE_166
ROUTE         1   e 0.001   SLICE_166.F0 to  SLICE_166.DI0 DD0/I2CC0/I2CM0/n1317 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/SLICE_203 to SLICE_198 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_203.CLK to */SLICE_203.Q0 DD0/SLICE_203 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 */SLICE_203.Q0 to   SLICE_198.A0 DD0/n582
CTOF_DEL    ---     0.495   SLICE_198.A0 to   SLICE_198.F0 SLICE_198
ROUTE         1   e 0.001   SLICE_198.F0 to  SLICE_198.DI0 DD0/RUN_I2CC_N_241 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/SLICE_200 to SLICE_198 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_200.CLK to */SLICE_200.Q1 DD0/SLICE_200 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_200.Q1 to   SLICE_198.B0 DD0/n576
CTOF_DEL    ---     0.495   SLICE_198.B0 to   SLICE_198.F0 SLICE_198
ROUTE         1   e 0.001   SLICE_198.F0 to  SLICE_198.DI0 DD0/RUN_I2CC_N_241 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_67 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 *0/SLICE_70.Q1 to    SLICE_67.B0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495    SLICE_67.B0 to    SLICE_67.F0 SLICE_67
ROUTE         1   e 0.001    SLICE_67.F0 to   SLICE_67.DI0 DAC0/I2CM1/ADDR_BIT_R_N_95 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_67 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 *0/SLICE_70.Q0 to    SLICE_67.A0 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495    SLICE_67.A0 to    SLICE_67.F0 SLICE_67
ROUTE         1   e 0.001    SLICE_67.F0 to   SLICE_67.DI0 DAC0/I2CM1/ADDR_BIT_R_N_95 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DAC0/I2CM1/SLICE_74 to SLICE_69 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_74.CLK to *1/SLICE_74.Q0 DAC0/I2CM1/SLICE_74 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 *1/SLICE_74.Q0 to    SLICE_69.C0 DAC0/I2CM1/LOAD
CTOF_DEL    ---     0.495    SLICE_69.C0 to    SLICE_69.F0 SLICE_69
ROUTE         1   e 0.001    SLICE_69.F0 to   SLICE_69.DI0 DAC0/I2CM1/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DAC0/I2CM1/SLICE_343 to SLICE_73 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_343.CLK to */SLICE_343.Q1 DAC0/I2CM1/SLICE_343 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_343.Q1 to    SLICE_73.A0 DAC0/I2CM1/n710
CTOF_DEL    ---     0.495    SLICE_73.A0 to    SLICE_73.F0 SLICE_73
ROUTE         2   e 0.001    SLICE_73.F0 to   SLICE_73.DI0 DAC0/I2CM1/D_IN_4_N_32_2 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC0/DAC_DGOOD" TO "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DAC0/SLICE_86 to SLICE_84 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_86.CLK to *0/SLICE_86.Q0 DAC0/SLICE_86 (from DAC0/DAC_DGOOD)
ROUTE         2   e 1.234 *0/SLICE_86.Q0 to    SLICE_84.B0 DAC0/PS_I2CM_3_N_85_0
CTOF_DEL    ---     0.495    SLICE_84.B0 to    SLICE_84.F0 SLICE_84
ROUTE         1   e 0.001    SLICE_84.F0 to   SLICE_84.DI0 DAC0/I2CM1/n1262 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DAC0/I2CM1/SLICE_74 to DAC0/I2CM1/CT0/SLICE_68 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_74.CLK to *1/SLICE_74.Q0 DAC0/I2CM1/SLICE_74 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 *1/SLICE_74.Q0 to *0/SLICE_68.C1 DAC0/I2CM1/LOAD
CTOF_DEL    ---     0.495 *0/SLICE_68.C1 to *0/SLICE_68.F1 DAC0/I2CM1/CT0/SLICE_68
ROUTE         1   e 0.001 *0/SLICE_68.F1 to */SLICE_68.DI1 DAC0/I2CM1/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/SLICE_175 to DD0/I2CC0/SLICE_169 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_175.CLK to */SLICE_175.Q0 DD0/I2CC0/SLICE_175 (from DD0/I2CC0/READY_I2CM)
ROUTE         1   e 1.234 */SLICE_175.Q0 to */SLICE_169.B0 DD0/I2CC0/PULSE_LOAD_INIT
CTOF_DEL    ---     0.495 */SLICE_169.B0 to */SLICE_169.F0 DD0/I2CC0/SLICE_169
ROUTE         1   e 0.001 */SLICE_169.F0 to *SLICE_169.DI0 DD0/I2CC0/PULSE_LOAD (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    2.348ns delay I2SS/SLICE_255 to I2SS/SLICE_256 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_255.CLK to */SLICE_255.Q0 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         6   e 1.234 */SLICE_255.Q0 to */SLICE_256.B0 I2SS/BIT_CTR_0
CTOF_DEL    ---     0.495 */SLICE_256.B0 to */SLICE_256.F0 I2SS/SLICE_256
ROUTE         1   e 0.001 */SLICE_256.F0 to *SLICE_256.DI0 I2SS/n28 (to DAC_BCK_c_c_derived_5)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay DD0/SLICE_182 to DD0/CTR0/SLICE_128 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_182.CLK to */SLICE_182.Q1 DD0/SLICE_182 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_182.Q1 to */SLICE_128.B1 DD0/LOAD_CTR_D_DRV_1
CTOF_DEL    ---     0.495 */SLICE_128.B1 to */SLICE_128.F1 DD0/CTR0/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F1 to *SLICE_128.DI1 DD0/CTR0/n66 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_72 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6   e 1.234 *0/SLICE_70.Q1 to *1/SLICE_72.A0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495 *1/SLICE_72.A0 to *1/SLICE_72.F0 DAC0/I2CM1/SLICE_72
ROUTE         1   e 0.001 *1/SLICE_72.F0 to */SLICE_72.DI0 DAC0/I2CM1/n1749 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    2.348ns delay I2SS/SLICE_255 to I2SS/SLICE_256 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_255.CLK to */SLICE_255.Q0 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         6   e 1.234 */SLICE_255.Q0 to */SLICE_256.B1 I2SS/BIT_CTR_0
CTOF_DEL    ---     0.495 */SLICE_256.B1 to */SLICE_256.F1 I2SS/SLICE_256
ROUTE         1   e 0.001 */SLICE_256.F1 to *SLICE_256.DI1 I2SS/n27 (to DAC_BCK_c_c_derived_5)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/SLICE_173 to DD0/I2CC0/SLICE_170 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_173.CLK to */SLICE_173.Q0 DD0/I2CC0/SLICE_173 (from DD0/I2CC0/READY_I2CM)
ROUTE         1   e 1.234 */SLICE_173.Q0 to */SLICE_170.B0 DD0/I2CC0/PULSE_EOF_INIT
CTOF_DEL    ---     0.495 */SLICE_170.B0 to */SLICE_170.F0 DD0/I2CC0/SLICE_170
ROUTE         2   e 0.001 */SLICE_170.F0 to *SLICE_170.DI0 DD0/I2CC0/PULSE_EOF (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/SLICE_178 to DD0/I2CC0/SLICE_170 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_178.CLK to */SLICE_178.Q1 DD0/I2CC0/SLICE_178 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_178.Q1 to */SLICE_170.C0 DD0/I2CC0/INIT_R
CTOF_DEL    ---     0.495 */SLICE_170.C0 to */SLICE_170.F0 DD0/I2CC0/SLICE_170
ROUTE         2   e 0.001 */SLICE_170.F0 to *SLICE_170.DI0 DD0/I2CC0/PULSE_EOF (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_146 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_145.Q0 to */SLICE_146.B0 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495 */SLICE_146.B0 to */SLICE_146.F0 DD0/I2CC0/I2CM0/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 DD0/I2CC0/I2CM0/n2304 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    2.348ns delay I2SS/SLICE_256 to I2SS/SLICE_257 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_256.CLK to */SLICE_256.Q1 I2SS/SLICE_256 (from DAC_BCK_c_c_derived_5)
ROUTE         3   e 1.234 */SLICE_256.Q1 to */SLICE_257.C0 I2SS/BIT_CTR_3
CTOF_DEL    ---     0.495 */SLICE_257.C0 to */SLICE_257.F0 I2SS/SLICE_257
ROUTE         1   e 0.001 */SLICE_257.F0 to *SLICE_257.DI0 I2SS/n26 (to DAC_BCK_c_c_derived_5)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SM/BCLK_SR" TO "DAC_BCK_c_c" 

Report:    2.348ns delay I2SM/SLICE_212 to I2SM/SLICE_213 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_212.CLK to */SLICE_212.Q0 I2SM/SLICE_212 (from I2SM/BCLK_SR)
ROUTE         2   e 1.234 */SLICE_212.Q0 to */SLICE_213.A0 I2SM/BIT_CTR_4
CTOF_DEL    ---     0.495 */SLICE_213.A0 to */SLICE_213.F0 I2SM/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 I2SM/DATA_EMPTY_N_184 (to DAC_BCK_c_c)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c_derived_5" TO "DAC_BCK_c_c" 

Report:    2.348ns delay I2SS/SLICE_255 to I2SS/SLICE_258 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_255.CLK to */SLICE_255.Q0 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         6   e 1.234 */SLICE_255.Q0 to */SLICE_258.A0 I2SS/BIT_CTR_0
CTOF_DEL    ---     0.495 */SLICE_258.A0 to */SLICE_258.F0 I2SS/SLICE_258
ROUTE         1   e 0.001 */SLICE_258.F0 to *SLICE_258.DI0 I2SS/DATA_FULL_N_116 (to DAC_BCK_c_c)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/SLICE_201 to DD0/SLICE_200 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_201.CLK to */SLICE_201.Q0 DD0/SLICE_201 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_201.Q0 to */SLICE_200.B1 DD0/n577
CTOF_DEL    ---     0.495 */SLICE_200.B1 to */SLICE_200.F1 DD0/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 DD0/n1297 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/CT0/SLICE_70 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q1 to *0/SLICE_70.A0 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495 *0/SLICE_70.A0 to *0/SLICE_70.F0 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1   e 0.001 *0/SLICE_70.F0 to */SLICE_70.DI0 DAC0/I2CM1/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DAC0/I2CM1/SLICE_74 to DAC0/I2CM1/CT0/SLICE_68 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_74.CLK to *1/SLICE_74.Q0 DAC0/I2CM1/SLICE_74 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 *1/SLICE_74.Q0 to *0/SLICE_68.C0 DAC0/I2CM1/LOAD
CTOF_DEL    ---     0.495 *0/SLICE_68.C0 to *0/SLICE_68.F0 DAC0/I2CM1/CT0/SLICE_68
ROUTE         1   e 0.001 *0/SLICE_68.F0 to */SLICE_68.DI0 DAC0/I2CM1/CT0/n37 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay DD0/SLICE_182 to DD0/CTR0/SLICE_129 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_182.CLK to */SLICE_182.Q0 DD0/SLICE_182 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_182.Q0 to */SLICE_129.B0 DD0/LOAD_CTR_D_DRV_2
CTOF_DEL    ---     0.495 */SLICE_129.B0 to */SLICE_129.F0 DD0/CTR0/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F0 to *SLICE_129.DI0 DD0/CTR0/n65 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c_derived_5" TO "DAC_BCK_c_c" 

Report:    2.348ns delay I2SS/SLICE_255 to I2SS/SLICE_258 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_255.CLK to */SLICE_255.Q1 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         5   e 1.234 */SLICE_255.Q1 to */SLICE_258.C0 I2SS/BIT_CTR_1
CTOF_DEL    ---     0.495 */SLICE_258.C0 to */SLICE_258.F0 I2SS/SLICE_258
ROUTE         1   e 0.001 */SLICE_258.F0 to *SLICE_258.DI0 I2SS/DATA_FULL_N_116 (to DAC_BCK_c_c)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay DD0/SLICE_183 to DD0/CTR0/SLICE_130 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_183.CLK to */SLICE_183.Q0 DD0/SLICE_183 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_183.Q0 to */SLICE_130.B0 DD0/LOAD_CTR_D_DRV_4
CTOF_DEL    ---     0.495 */SLICE_130.B0 to */SLICE_130.F0 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F0 to *SLICE_130.DI0 DD0/CTR0/n63 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC0/DAC_DGOOD" TO "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DAC0/SLICE_86 to DAC0/I2CM1/SLICE_85 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_86.CLK to *0/SLICE_86.Q0 DAC0/SLICE_86 (from DAC0/DAC_DGOOD)
ROUTE         2   e 1.234 *0/SLICE_86.Q0 to *1/SLICE_85.B0 DAC0/PS_I2CM_3_N_85_0
CTOF_DEL    ---     0.495 *1/SLICE_85.B0 to *1/SLICE_85.F0 DAC0/I2CM1/SLICE_85
ROUTE         1   e 0.001 *1/SLICE_85.F0 to */SLICE_85.DI0 DAC0/I2CM1/n1263 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_141 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_145.Q0 to   SLICE_141.C0 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495   SLICE_141.C0 to   SLICE_141.F0 SLICE_141
ROUTE         1   e 0.001   SLICE_141.F0 to  SLICE_141.DI0 DD0/I2CC0/I2CM0/ADDR_BIT_R_N_95 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/SLICE_154 to SLICE_144 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_154.CLK to */SLICE_154.Q0 DD0/I2CC0/I2CM0/SLICE_154 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234 */SLICE_154.Q0 to   SLICE_144.C0 DD0/I2CC0/I2CM0/LOAD
CTOF_DEL    ---     0.495   SLICE_144.C0 to   SLICE_144.F0 SLICE_144
ROUTE         1   e 0.001   SLICE_144.F0 to  SLICE_144.DI0 DD0/I2CC0/I2CM0/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/SLICE_164 to SLICE_153 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_164.CLK to */SLICE_164.Q0 DD0/I2CC0/I2CM0/SLICE_164 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_164.Q0 to   SLICE_153.B0 DD0/I2CC0/I2CM0/n864
CTOF_DEL    ---     0.495   SLICE_153.B0 to   SLICE_153.F0 SLICE_153
ROUTE         2   e 0.001   SLICE_153.F0 to  SLICE_153.DI0 DD0/I2CC0/I2CM0/D_IN_4_N_32_2 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/SLICE_142 to SLICE_155 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_142.CLK to */SLICE_142.Q0 DD0/I2CC0/I2CM0/SLICE_142 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234 */SLICE_142.Q0 to   SLICE_155.D0 DD0/I2CC0/I2CM0/BUSY_N_90
CTOF_DEL    ---     0.495   SLICE_155.D0 to   SLICE_155.F0 SLICE_155
ROUTE         1   e 0.001   SLICE_155.F0 to  SLICE_155.DI0 DD0/I2CC0/I2CM0/n1313 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/I2CC0/I2CM0/SLICE_164 to SLICE_163 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_164.CLK to */SLICE_164.Q0 DD0/I2CC0/I2CM0/SLICE_164 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_164.Q0 to   SLICE_163.A0 DD0/I2CC0/I2CM0/n864
CTOF_DEL    ---     0.495   SLICE_163.A0 to   SLICE_163.F0 SLICE_163
ROUTE         1   e 0.001   SLICE_163.F0 to  SLICE_163.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DD0/SLICE_202 to SLICE_186 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_202.CLK to */SLICE_202.Q0 DD0/SLICE_202 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_202.Q0 to   SLICE_186.B0 DD0/n579
CTOF_DEL    ---     0.495   SLICE_186.B0 to   SLICE_186.F0 SLICE_186
ROUTE         1   e 0.001   SLICE_186.F0 to  SLICE_186.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DAC0/I2CM1/SLICE_342 to SLICE_73 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_342.CLK to */SLICE_342.Q1 DAC0/I2CM1/SLICE_342 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_342.Q1 to    SLICE_73.B0 DAC0/I2CM1/n708
CTOF_DEL    ---     0.495    SLICE_73.B0 to    SLICE_73.F0 SLICE_73
ROUTE         2   e 0.001    SLICE_73.F0 to   SLICE_73.DI0 DAC0/I2CM1/D_IN_4_N_32_2 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay DAC0/I2CM1/SLICE_85 to SLICE_84 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_85.CLK to *1/SLICE_85.Q0 DAC0/I2CM1/SLICE_85 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 *1/SLICE_85.Q0 to    SLICE_84.D0 DAC0/I2CM1/n715
CTOF_DEL    ---     0.495    SLICE_84.D0 to    SLICE_84.F0 SLICE_84
ROUTE         1   e 0.001    SLICE_84.F0 to   SLICE_84.DI0 DAC0/I2CM1/n1262 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_125 to DD0/SLICE_202 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_125.CLK to   SLICE_125.Q0 SLICE_125 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234   SLICE_125.Q0 to */SLICE_202.C0 DD0/BUSY_N_238
CTOF_DEL    ---     0.495 */SLICE_202.C0 to */SLICE_202.F0 DD0/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F0 to *SLICE_202.DI0 DD0/n606 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_125 to SLICE_205 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_125.CLK to   SLICE_125.Q0 SLICE_125 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234   SLICE_125.Q0 to   SLICE_205.A0 DD0/BUSY_N_238
CTOF_DEL    ---     0.495   SLICE_205.A0 to   SLICE_205.F0 SLICE_205
ROUTE         1   e 0.001   SLICE_205.F0 to  SLICE_205.DI0 DD0/BUSY_N_237 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DRV_RUN" 

Report:    2.348ns delay SLICE_133 to SLICE_207 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_133.CLK to   SLICE_133.Q1 SLICE_133 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234   SLICE_133.Q1 to   SLICE_207.C0 FX_DIR
CTOF_DEL    ---     0.495   SLICE_207.C0 to   SLICE_207.F0 SLICE_207
ROUTE         1   e 0.001   SLICE_207.F0 to  SLICE_207.DI0 FX_MODE_2_N_18_0 (to DRV_RUN)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DRV_RUN" 

Report:    2.348ns delay SLICE_133 to SLICE_207 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_133.CLK to   SLICE_133.Q1 SLICE_133 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234   SLICE_133.Q1 to   SLICE_207.C1 FX_DIR
CTOF_DEL    ---     0.495   SLICE_207.C1 to   SLICE_207.F1 SLICE_207
ROUTE         1   e 0.001   SLICE_207.F1 to  SLICE_207.DI1 FX_MODE_2_N_18_1 (to DRV_RUN)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DRV_RUN" 

Report:    2.348ns delay SLICE_133 to SLICE_208 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_133.CLK to   SLICE_133.Q1 SLICE_133 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234   SLICE_133.Q1 to   SLICE_208.C0 FX_DIR
CTOF_DEL    ---     0.495   SLICE_208.C0 to   SLICE_208.F0 SLICE_208
ROUTE         1   e 0.001   SLICE_208.F0 to  SLICE_208.DI0 FX_MODE_2_N_18_2 (to DRV_RUN)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_136 to DD0/I2CC0/SLICE_260 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_136.CLK to   SLICE_136.Q0 SLICE_136 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234   SLICE_136.Q0 to */SLICE_260.A0 DD0/I2CC0/BUSY_I2CM
CTOF_DEL    ---     0.495 */SLICE_260.A0 to */SLICE_260.F0 DD0/I2CC0/SLICE_260
ROUTE         1   e 0.001 */SLICE_260.F0 to *SLICE_260.DI0 DD0/I2CC0/BUSY_N_245 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_136 to SLICE_171 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_136.CLK to   SLICE_136.Q0 SLICE_136 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234   SLICE_136.Q0 to   SLICE_171.D0 DD0/I2CC0/BUSY_I2CM
CTOF_DEL    ---     0.495   SLICE_171.D0 to   SLICE_171.F0 SLICE_171
ROUTE         1   e 0.001   SLICE_171.F0 to  SLICE_171.DI0 DD0/I2CC0/PS_FRAME_N_255 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_144 to DD0/I2CC0/I2CM0/SLICE_146 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_144.CLK to   SLICE_144.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11   e 1.234   SLICE_144.Q0 to */SLICE_146.A0 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495 */SLICE_146.A0 to */SLICE_146.F0 DD0/I2CC0/I2CM0/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 DD0/I2CC0/I2CM0/n2304 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_144 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_144.CLK to   SLICE_144.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11   e 1.234   SLICE_144.Q0 to */SLICE_145.D0 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495 */SLICE_145.D0 to */SLICE_145.F0 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 DD0/I2CC0/I2CM0/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_144 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_144.CLK to   SLICE_144.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11   e 1.234   SLICE_144.Q0 to */SLICE_145.A1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495 */SLICE_145.A1 to */SLICE_145.F1 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 DD0/I2CC0/I2CM0/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_144 to SLICE_141 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_144.CLK to   SLICE_144.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11   e 1.234   SLICE_144.Q0 to   SLICE_141.A0 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495   SLICE_141.A0 to   SLICE_141.F0 SLICE_141
ROUTE         1   e 0.001   SLICE_141.F0 to  SLICE_141.DI0 DD0/I2CC0/I2CM0/ADDR_BIT_R_N_95 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_153 to DD0/I2CC0/I2CM0/CT0/SLICE_143 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_153.CLK to   SLICE_153.Q0 SLICE_153 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234   SLICE_153.Q0 to */SLICE_143.B0 DD0/I2CC0/I2CM0/D_IN_2
CTOF_DEL    ---     0.495 */SLICE_143.B0 to */SLICE_143.F0 DD0/I2CC0/I2CM0/CT0/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F0 to *SLICE_143.DI0 DD0/I2CC0/I2CM0/CT0/n37 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_153 to DD0/I2CC0/I2CM0/CT0/SLICE_143 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_153.CLK to   SLICE_153.Q0 SLICE_153 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234   SLICE_153.Q0 to */SLICE_143.B1 DD0/I2CC0/I2CM0/D_IN_2
CTOF_DEL    ---     0.495 */SLICE_143.B1 to */SLICE_143.F1 DD0/I2CC0/I2CM0/CT0/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F1 to *SLICE_143.DI1 DD0/I2CC0/I2CM0/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_153 to SLICE_144 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_153.CLK to   SLICE_153.Q0 SLICE_153 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234   SLICE_153.Q0 to   SLICE_144.B0 DD0/I2CC0/I2CM0/D_IN_2
CTOF_DEL    ---     0.495   SLICE_144.B0 to   SLICE_144.F0 SLICE_144
ROUTE         1   e 0.001   SLICE_144.F0 to  SLICE_144.DI0 DD0/I2CC0/I2CM0/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_171 to DD0/I2CC0/SLICE_260 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_171.CLK to   SLICE_171.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_171.Q0 to */SLICE_260.B0 DD0/I2CC0/PS_FRAME
CTOF_DEL    ---     0.495 */SLICE_260.B0 to */SLICE_260.F0 DD0/I2CC0/SLICE_260
ROUTE         1   e 0.001 */SLICE_260.F0 to *SLICE_260.DI0 DD0/I2CC0/BUSY_N_245 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay SLICE_180 to DD0/CTR0/SLICE_132 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_180.CLK to   SLICE_180.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_180.Q0 to */SLICE_132.C0 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495 */SLICE_132.C0 to */SLICE_132.F0 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay SLICE_180 to DD0/CTR0/SLICE_130 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_180.CLK to   SLICE_180.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_180.Q0 to */SLICE_130.C0 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495 */SLICE_130.C0 to */SLICE_130.F0 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F0 to *SLICE_130.DI0 DD0/CTR0/n63 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay SLICE_180 to DD0/CTR0/SLICE_129 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_180.CLK to   SLICE_180.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_180.Q0 to */SLICE_129.C1 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495 */SLICE_129.C1 to */SLICE_129.F1 DD0/CTR0/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F1 to *SLICE_129.DI1 DD0/CTR0/n64 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay SLICE_180 to DD0/CTR0/SLICE_130 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_180.CLK to   SLICE_180.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_180.Q0 to */SLICE_130.C1 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495 */SLICE_130.C1 to */SLICE_130.F1 DD0/CTR0/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F1 to *SLICE_130.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay SLICE_180 to DD0/CTR0/SLICE_131 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_180.CLK to   SLICE_180.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_180.Q0 to */SLICE_131.C1 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495 */SLICE_131.C1 to */SLICE_131.F1 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F1 to *SLICE_131.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay SLICE_180 to DD0/CTR0/SLICE_129 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_180.CLK to   SLICE_180.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_180.Q0 to */SLICE_129.C0 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495 */SLICE_129.C0 to */SLICE_129.F0 DD0/CTR0/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F0 to *SLICE_129.DI0 DD0/CTR0/n65 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay SLICE_180 to DD0/CTR0/SLICE_132 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_180.CLK to   SLICE_180.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_180.Q0 to */SLICE_132.C1 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495 */SLICE_132.C1 to */SLICE_132.F1 DD0/CTR0/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay SLICE_180 to DD0/CTR0/SLICE_128 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_180.CLK to   SLICE_180.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_180.Q0 to */SLICE_128.C1 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495 */SLICE_128.C1 to */SLICE_128.F1 DD0/CTR0/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F1 to *SLICE_128.DI1 DD0/CTR0/n66 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay SLICE_180 to DD0/CTR0/SLICE_131 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_180.CLK to   SLICE_180.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_180.Q0 to */SLICE_131.C0 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495 */SLICE_131.C0 to */SLICE_131.F0 DD0/CTR0/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F0 to *SLICE_131.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.348ns delay SLICE_180 to DD0/CTR0/SLICE_128 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_180.CLK to   SLICE_180.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_180.Q0 to */SLICE_128.C0 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495 */SLICE_128.C0 to */SLICE_128.F0 DD0/CTR0/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F0 to *SLICE_128.DI0 DD0/CTR0/n67 (to DD0/CTR_MCLK)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_186 to SLICE_180 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_186.CLK to   SLICE_186.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9   e 1.234   SLICE_186.Q0 to   SLICE_180.A0 DD0/LOAD_CTR_D_DRV_9__N_208
CTOF_DEL    ---     0.495   SLICE_180.A0 to   SLICE_180.F0 SLICE_180
ROUTE         1   e 0.001   SLICE_180.F0 to  SLICE_180.DI0 DD0/LOAD_CTR_D_DRV_9__N_240 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_198 to SLICE_171 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_198.CLK to   SLICE_198.Q0 SLICE_198 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_198.Q0 to   SLICE_171.A0 DD0/RUN_I2CC
CTOF_DEL    ---     0.495   SLICE_171.A0 to   SLICE_171.F0 SLICE_171
ROUTE         1   e 0.001   SLICE_171.F0 to  SLICE_171.DI0 DD0/I2CC0/PS_FRAME_N_255 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DRV_RUN" 

Report:    2.348ns delay SLICE_207 to SLICE_208 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q1 to   SLICE_208.A0 FX_MODE_1
CTOF_DEL    ---     0.495   SLICE_208.A0 to   SLICE_208.F0 SLICE_208
ROUTE         1   e 0.001   SLICE_208.F0 to  SLICE_208.DI0 FX_MODE_2_N_18_2 (to DRV_RUN)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DRV_RUN" 

Report:    2.348ns delay SLICE_207 to SLICE_208 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q0 to   SLICE_208.B0 FX_MODE_0
CTOF_DEL    ---     0.495   SLICE_208.B0 to   SLICE_208.F0 SLICE_208
ROUTE         1   e 0.001   SLICE_208.F0 to  SLICE_208.DI0 FX_MODE_2_N_18_2 (to DRV_RUN)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DRV_RUN" 

Report:    2.348ns delay SLICE_208 to SLICE_207 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_208.Q0 to   SLICE_207.A0 FX_MODE_2
CTOF_DEL    ---     0.495   SLICE_207.A0 to   SLICE_207.F0 SLICE_207
ROUTE         1   e 0.001   SLICE_207.F0 to  SLICE_207.DI0 FX_MODE_2_N_18_0 (to DRV_RUN)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DRV_RUN" 

Report:    2.348ns delay SLICE_208 to SLICE_207 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_208.Q0 to   SLICE_207.B1 FX_MODE_2
CTOF_DEL    ---     0.495   SLICE_207.B1 to   SLICE_207.F1 SLICE_207
ROUTE         1   e 0.001   SLICE_207.F1 to  SLICE_207.DI1 FX_MODE_2_N_18_1 (to DRV_RUN)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY PORT "ADC_BCK" 

Report:    2.348ns delay SLICE_262 to SLICE_261 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_262.CLK to   SLICE_262.Q0 SLICE_262 (from DAC_BCK_c_c)
ROUTE         1   e 1.234   SLICE_262.Q0 to   SLICE_261.B0 WCLK_R
CTOF_DEL    ---     0.495   SLICE_261.B0 to   SLICE_261.F0 SLICE_261
ROUTE         1   e 0.001   SLICE_261.F0 to  SLICE_261.DI0 WCLK_EDGE_N_123 (to DAC_BCK_c_c)
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_296 to SLICE_75 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_296.CLK to   SLICE_296.Q1 SLICE_296 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234   SLICE_296.Q1 to    SLICE_75.A0 DAC0/I2CM1/n713
CTOF_DEL    ---     0.495    SLICE_75.A0 to    SLICE_75.F0 SLICE_75
ROUTE         1   e 0.001    SLICE_75.F0 to   SLICE_75.DI0 DAC0/I2CM1/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_296 to SLICE_82 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_296.CLK to   SLICE_296.Q1 SLICE_296 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234   SLICE_296.Q1 to    SLICE_82.D0 DAC0/I2CM1/n713
CTOF_DEL    ---     0.495    SLICE_82.D0 to    SLICE_82.F0 SLICE_82
ROUTE         1   e 0.001    SLICE_82.F0 to   SLICE_82.DI0 DAC0/I2CM1/n1258 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_298 to SLICE_73 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_298.CLK to   SLICE_298.Q0 SLICE_298 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234   SLICE_298.Q0 to    SLICE_73.C0 DAC0/I2CM1/n706
CTOF_DEL    ---     0.495    SLICE_73.C0 to    SLICE_73.F0 SLICE_73
ROUTE         2   e 0.001    SLICE_73.F0 to   SLICE_73.DI0 DAC0/I2CM1/D_IN_4_N_32_2 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_298 to SLICE_78 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_298.CLK to   SLICE_298.Q0 SLICE_298 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234   SLICE_298.Q0 to    SLICE_78.D0 DAC0/I2CM1/n706
CTOF_DEL    ---     0.495    SLICE_78.D0 to    SLICE_78.F0 SLICE_78
ROUTE         1   e 0.001    SLICE_78.F0 to   SLICE_78.DI0 DAC0/I2CM1/n1238 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_69 to DAC0/I2CM1/SLICE_72 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_69.CLK to    SLICE_69.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234    SLICE_69.Q0 to *1/SLICE_72.B0 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495 *1/SLICE_72.B0 to *1/SLICE_72.F0 DAC0/I2CM1/SLICE_72
ROUTE         1   e 0.001 *1/SLICE_72.F0 to */SLICE_72.DI0 DAC0/I2CM1/n1749 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_69 to DAC0/I2CM1/CT0/SLICE_70 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_69.CLK to    SLICE_69.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234    SLICE_69.Q0 to *0/SLICE_70.A1 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495 *0/SLICE_70.A1 to *0/SLICE_70.F1 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1   e 0.001 *0/SLICE_70.F1 to */SLICE_70.DI1 DAC0/I2CM1/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_69 to DAC0/I2CM1/SLICE_71 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_69.CLK to    SLICE_69.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234    SLICE_69.Q0 to *1/SLICE_71.B0 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495 *1/SLICE_71.B0 to *1/SLICE_71.F0 DAC0/I2CM1/SLICE_71
ROUTE         1   e 0.001 *1/SLICE_71.F0 to */SLICE_71.DI0 DAC0/I2CM1/n6_adj_304 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_69 to DAC0/I2CM1/CT0/SLICE_70 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_69.CLK to    SLICE_69.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234    SLICE_69.Q0 to *0/SLICE_70.D0 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495 *0/SLICE_70.D0 to *0/SLICE_70.F0 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1   e 0.001 *0/SLICE_70.F0 to */SLICE_70.DI0 DAC0/I2CM1/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_69 to SLICE_67 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_69.CLK to    SLICE_69.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234    SLICE_69.Q0 to    SLICE_67.C0 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495    SLICE_67.C0 to    SLICE_67.F0 SLICE_67
ROUTE         1   e 0.001    SLICE_67.F0 to   SLICE_67.DI0 DAC0/I2CM1/ADDR_BIT_R_N_95 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_73 to DAC0/I2CM1/CT0/SLICE_68 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_73.CLK to    SLICE_73.Q0 SLICE_73 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234    SLICE_73.Q0 to *0/SLICE_68.B1 DAC0/I2CM1/D_IN_2
CTOF_DEL    ---     0.495 *0/SLICE_68.B1 to *0/SLICE_68.F1 DAC0/I2CM1/CT0/SLICE_68
ROUTE         1   e 0.001 *0/SLICE_68.F1 to */SLICE_68.DI1 DAC0/I2CM1/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_73 to DAC0/I2CM1/CT0/SLICE_68 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_73.CLK to    SLICE_73.Q0 SLICE_73 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234    SLICE_73.Q0 to *0/SLICE_68.B0 DAC0/I2CM1/D_IN_2
CTOF_DEL    ---     0.495 *0/SLICE_68.B0 to *0/SLICE_68.F0 DAC0/I2CM1/CT0/SLICE_68
ROUTE         1   e 0.001 *0/SLICE_68.F0 to */SLICE_68.DI0 DAC0/I2CM1/CT0/n37 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.348ns delay SLICE_73 to SLICE_69 (2.182ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_73.CLK to    SLICE_73.Q0 SLICE_73 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234    SLICE_73.Q0 to    SLICE_69.B0 DAC0/I2CM1/D_IN_2
CTOF_DEL    ---     0.495    SLICE_69.B0 to    SLICE_69.F0 SLICE_69
ROUTE         1   e 0.001    SLICE_69.F0 to   SLICE_69.DI0 DAC0/I2CM1/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    2.182   (43.4% logic, 56.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_372 to I2SM/SLICE_411 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_372.CLK to */SLICE_372.Q0 I2SS/SLICE_372 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_372.Q0 to */SLICE_411.M0 DATA_IN_R_T_13 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay DD0/SLICE_397 to DD0/SLICE_398 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_397.CLK to */SLICE_397.Q0 DD0/SLICE_397 (from SYS_CLK_TREE[14])
ROUTE         1   e 1.234 */SLICE_397.Q0 to */SLICE_398.M1 DD0/PON_DELAY_SR_7 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay DD0/SLICE_395 to DD0/SLICE_396 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_395.CLK to */SLICE_395.Q0 DD0/SLICE_395 (from SYS_CLK_TREE[14])
ROUTE         1   e 1.234 */SLICE_395.Q0 to */SLICE_396.M1 DD0/PON_DELAY_SR_3 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/CTR0/SLICE_128 to DD0/SLICE_201 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to */SLICE_201.M1 DD0/CTR_DRV_0 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/CTR0/SLICE_132 to DD0/SLICE_394 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q1 to */SLICE_394.M0 DD0/CTR_DRV_9 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/SLICE_179 to DD0/I2CC0/SLICE_178 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_179.CLK to */SLICE_179.Q0 DD0/SLICE_179 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_179.Q0 to */SLICE_178.M1 DD0/INIT_I2CC (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay DD0/SLICE_399 to DD0/SLICE_400 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_399.CLK to */SLICE_399.Q0 DD0/SLICE_399 (from SYS_CLK_TREE[14])
ROUTE         1   e 1.234 */SLICE_399.Q0 to */SLICE_400.M1 DD0/PON_DELAY_SR_11 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/CTR0/SLICE_129 to DD0/SLICE_183 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_129.Q1 to */SLICE_183.M1 DD0/CTR_DRV_3 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_108 to DAC0/SLICE_109 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_108.CLK to */SLICE_108.Q0 DAC0/SLICE_108 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_108.Q0 to */SLICE_109.M1 DAC0/RST_WAIT_SR_40 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_374 to I2SM/SLICE_413 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_374.CLK to */SLICE_374.Q0 I2SS/SLICE_374 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_374.Q0 to */SLICE_413.M0 DATA_IN_R_T_17 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay DD0/SLICE_401 to DD0/SLICE_402 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_401.CLK to */SLICE_401.Q0 DD0/SLICE_401 (from SYS_CLK_TREE[14])
ROUTE         1   e 1.234 */SLICE_401.Q0 to */SLICE_402.M1 DD0/PON_DELAY_SR_15 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_369 to I2SM/SLICE_408 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_369.CLK to */SLICE_369.Q0 I2SS/SLICE_369 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_369.Q0 to */SLICE_408.M0 DATA_IN_R_T_7 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_366 to I2SM/SLICE_409 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_366.CLK to */SLICE_366.Q1 I2SS/SLICE_366 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_366.Q1 to */SLICE_409.M1 DATA_IN_R_T_0 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay ADC0/SLICE_40 to ADC0/SLICE_41 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_40.CLK to *0/SLICE_40.Q0 ADC0/SLICE_40 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *0/SLICE_40.Q0 to *0/SLICE_41.M1 ADC0/RST_WAIT_SR_40 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay ADC0/SLICE_317 to ADC0/SLICE_318 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_317.CLK to */SLICE_317.Q0 ADC0/SLICE_317 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_317.Q0 to */SLICE_318.M1 ADC0/RST_WAIT_SR_33 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_108 to DAC0/SLICE_91 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_108.CLK to */SLICE_108.Q1 DAC0/SLICE_108 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_108.Q1 to *0/SLICE_91.M1 DAC0/RST_WAIT_SR_4 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_367 to I2SM/SLICE_406 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_367.CLK to */SLICE_367.Q0 I2SS/SLICE_367 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_367.Q0 to */SLICE_406.M0 DATA_IN_R_T_3 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay ADC0/SLICE_23 to ADC0/SLICE_24 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_23.CLK to *0/SLICE_23.Q0 ADC0/SLICE_23 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *0/SLICE_23.Q0 to *0/SLICE_24.M1 ADC0/RST_WAIT_SR_6 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_98 to DAC0/SLICE_345 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_98.CLK to *0/SLICE_98.Q1 DAC0/SLICE_98 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *0/SLICE_98.Q1 to */SLICE_345.M0 DAC0/RST_WAIT_SR_2 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay BTN0/SLICE_289 to BTN0/SLICE_288 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_289.CLK to */SLICE_289.Q1 BTN0/SLICE_289 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234 */SLICE_289.Q1 to */SLICE_288.M0 BTN0/IN_BUTTON_SR_15 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/CTR0/SLICE_129 to DD0/SLICE_182 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to */SLICE_182.M0 DD0/CTR_DRV_2 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay BTN0/SLICE_301 to BTN0/SLICE_290 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_301.CLK to */SLICE_301.Q1 BTN0/SLICE_301 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234 */SLICE_301.Q1 to */SLICE_290.M0 BTN0/IN_BUTTON_SR_11 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/CTR0/SLICE_131 to DD0/SLICE_184 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q0 to */SLICE_184.M0 DD0/CTR_DRV_6 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/I2CC0/I2CM0/SLICE_154 to DD0/I2CC0/I2CM0/SLICE_387 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_154.CLK to */SLICE_154.Q0 DD0/I2CC0/I2CM0/SLICE_154 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234 */SLICE_154.Q0 to */SLICE_387.M1 DD0/I2CC0/I2CM0/LOAD (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_375 to I2SM/SLICE_224 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_375.CLK to */SLICE_375.Q0 I2SS/SLICE_375 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_375.Q0 to */SLICE_224.M1 DATA_IN_R_T_19 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_362 to DAC0/SLICE_363 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_362.CLK to */SLICE_362.Q0 DAC0/SLICE_362 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_362.Q0 to */SLICE_363.M1 DAC0/RST_WAIT_SR_37 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_373 to I2SM/SLICE_412 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_373.CLK to */SLICE_373.Q0 I2SS/SLICE_373 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_373.Q0 to */SLICE_412.M0 DATA_IN_R_T_15 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_360 to DAC0/SLICE_361 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_360.CLK to */SLICE_360.Q0 DAC0/SLICE_360 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_360.Q0 to */SLICE_361.M1 DAC0/RST_WAIT_SR_33 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_371 to I2SM/SLICE_410 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_371.CLK to */SLICE_371.Q0 I2SS/SLICE_371 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_371.Q0 to */SLICE_410.M0 DATA_IN_R_T_11 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_345 to DAC0/SLICE_359 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_345.CLK to */SLICE_345.Q1 DAC0/SLICE_345 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_345.Q1 to */SLICE_359.M1 DAC0/RST_WAIT_SR_29 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_368 to I2SM/SLICE_407 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_368.CLK to */SLICE_368.Q0 I2SS/SLICE_368 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_368.Q0 to */SLICE_407.M0 DATA_IN_R_T_5 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_101 to DAC0/SLICE_102 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_101.CLK to */SLICE_101.Q0 DAC0/SLICE_101 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_101.Q0 to */SLICE_102.M1 DAC0/RST_WAIT_SR_26 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_370 to I2SM/SLICE_409 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_370.CLK to */SLICE_370.Q0 I2SS/SLICE_370 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_370.Q0 to */SLICE_409.M0 DATA_IN_R_T_9 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/I2CC0/I2CM0/SLICE_388 to DD0/I2CC0/I2CM0/SLICE_164 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_388.CLK to */SLICE_388.Q0 DD0/I2CC0/I2CM0/SLICE_388 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_388.Q0 to */SLICE_164.M0 DD0/I2CC0/I2CM0/n865 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay ADC0/SLICE_319 to ADC0/SLICE_320 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_319.CLK to */SLICE_319.Q0 ADC0/SLICE_319 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_319.Q0 to */SLICE_320.M1 ADC0/RST_WAIT_SR_37 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_353 to DAC0/SLICE_98 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_353.CLK to */SLICE_353.Q0 DAC0/SLICE_353 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_353.Q0 to *0/SLICE_98.M0 DAC0/RST_WAIT_SR_19 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_367 to I2SM/SLICE_225 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_367.CLK to */SLICE_367.Q1 I2SS/SLICE_367 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_367.Q1 to */SLICE_225.M1 DATA_IN_R_T_21 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_351 to DAC0/SLICE_352 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_351.CLK to */SLICE_351.Q0 DAC0/SLICE_351 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_351.Q0 to */SLICE_352.M1 DAC0/RST_WAIT_SR_15 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_366 to I2SM/SLICE_405 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_366.CLK to */SLICE_366.Q0 I2SS/SLICE_366 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_366.Q0 to */SLICE_405.M0 DATA_IN_R_T_1 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_349 to DAC0/SLICE_350 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_349.CLK to */SLICE_349.Q0 DAC0/SLICE_349 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_349.Q0 to */SLICE_350.M1 DAC0/RST_WAIT_SR_11 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_92 to DAC0/SLICE_348 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_92.CLK to *0/SLICE_92.Q0 DAC0/SLICE_92 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *0/SLICE_92.Q0 to */SLICE_348.M0 DAC0/RST_WAIT_SR_8 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_99 to DAC0/SLICE_100 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_99.CLK to *0/SLICE_99.Q0 DAC0/SLICE_99 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *0/SLICE_99.Q0 to */SLICE_100.M1 DAC0/RST_WAIT_SR_22 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay DD0/SLICE_402 to DD0/SLICE_197 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_402.CLK to */SLICE_402.Q0 DD0/SLICE_402 (from SYS_CLK_TREE[14])
ROUTE         1   e 1.234 */SLICE_402.Q0 to */SLICE_197.M1 DD0/PON_DELAY_SR_17 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay DD0/SLICE_187 to DD0/SLICE_395 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_187.CLK to */SLICE_187.Q1 DD0/SLICE_187 (from SYS_CLK_TREE[14])
ROUTE         1   e 1.234 */SLICE_187.Q1 to */SLICE_395.M1 DD0/PON_DELAY_SR_1 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay DD0/SLICE_398 to DD0/SLICE_399 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_398.CLK to */SLICE_398.Q0 DD0/SLICE_398 (from SYS_CLK_TREE[14])
ROUTE         1   e 1.234 */SLICE_398.Q0 to */SLICE_399.M1 DD0/PON_DELAY_SR_9 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/I2CC0/I2CM0/SLICE_389 to DD0/I2CC0/I2CM0/SLICE_388 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_389.CLK to */SLICE_389.Q0 DD0/I2CC0/I2CM0/SLICE_389 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 */SLICE_389.Q0 to */SLICE_388.M1 DD0/I2CC0/I2CM0/n867 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay DD0/SLICE_400 to DD0/SLICE_401 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_400.CLK to */SLICE_400.Q0 DD0/SLICE_400 (from SYS_CLK_TREE[14])
ROUTE         1   e 1.234 */SLICE_400.Q0 to */SLICE_401.M1 DD0/PON_DELAY_SR_13 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay DD0/SLICE_396 to DD0/SLICE_397 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_396.CLK to */SLICE_396.Q0 DD0/SLICE_396 (from SYS_CLK_TREE[14])
ROUTE         1   e 1.234 */SLICE_396.Q0 to */SLICE_397.M1 DD0/PON_DELAY_SR_5 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/I2CC0/I2CM0/SLICE_167 to DD0/I2CC0/I2CM0/SLICE_159 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_167.CLK to */SLICE_167.Q1 DD0/I2CC0/I2CM0/SLICE_167 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_167.Q1 to */SLICE_159.M0 DD0/I2CC0/I2CM0/n860 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay ADC0/SLICE_20 to SLICE_141 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_20.CLK to *0/SLICE_20.Q1 ADC0/SLICE_20 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *0/SLICE_20.Q1 to   SLICE_141.M1 ADC0/RST_WAIT_SR_1 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay BTN1/SLICE_52 to SLICE_19 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_52.CLK to *1/SLICE_52.Q1 BTN1/SLICE_52 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234 *1/SLICE_52.Q1 to    SLICE_19.M0 BTN1/IN_BUTTON_SR_1 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/I2CM1/SLICE_342 to SLICE_298 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_342.CLK to */SLICE_342.Q0 DAC0/I2CM1/SLICE_342 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_342.Q0 to   SLICE_298.M0 DAC0/I2CM1/n707 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay BTN0/SLICE_288 to SLICE_300 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_288.CLK to */SLICE_288.Q1 BTN0/SLICE_288 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234 */SLICE_288.Q1 to   SLICE_300.M0 BTN0/IN_BUTTON_SR_17 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "BTN0/IN_DEBOUNCE" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay BTN0/SLICE_62 to SLICE_63 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_62.CLK to *0/SLICE_62.Q0 BTN0/SLICE_62 (from BTN0/IN_DEBOUNCE)
ROUTE         1   e 1.234 *0/SLICE_62.Q0 to    SLICE_63.M0 BTN_LEFT_OUT_H (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_345 to DAC0/SLICE_108 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_345.CLK to */SLICE_345.Q0 DAC0/SLICE_345 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_345.Q0 to */SLICE_108.M1 DAC0/RST_WAIT_SR_3 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay BTN0/SLICE_290 to BTN0/SLICE_289 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_290.CLK to */SLICE_290.Q1 BTN0/SLICE_290 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234 */SLICE_290.Q1 to */SLICE_289.M0 BTN0/IN_BUTTON_SR_13 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/I2CC0/I2CM0/SLICE_389 to DD0/I2CC0/I2CM0/SLICE_177 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_389.CLK to */SLICE_389.Q1 DD0/I2CC0/I2CM0/SLICE_389 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 */SLICE_389.Q1 to */SLICE_177.M0 DD0/I2CC0/I2CM0/n862 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_363 to DAC0/SLICE_108 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_363.CLK to */SLICE_363.Q0 DAC0/SLICE_363 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_363.Q0 to */SLICE_108.M0 DAC0/RST_WAIT_SR_39 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_361 to DAC0/SLICE_362 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_361.CLK to */SLICE_361.Q0 DAC0/SLICE_361 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_361.Q0 to */SLICE_362.M1 DAC0/RST_WAIT_SR_35 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_359 to DAC0/SLICE_360 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_359.CLK to */SLICE_359.Q0 DAC0/SLICE_359 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_359.Q0 to */SLICE_360.M1 DAC0/RST_WAIT_SR_31 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_102 to DAC0/SLICE_345 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_102.CLK to */SLICE_102.Q0 DAC0/SLICE_102 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_102.Q0 to */SLICE_345.M1 DAC0/RST_WAIT_SR_28 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_98 to DAC0/SLICE_99 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_98.CLK to *0/SLICE_98.Q0 DAC0/SLICE_98 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *0/SLICE_98.Q0 to *0/SLICE_99.M1 DAC0/RST_WAIT_SR_20 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_352 to DAC0/SLICE_353 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_352.CLK to */SLICE_352.Q0 DAC0/SLICE_352 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_352.Q0 to */SLICE_353.M1 DAC0/RST_WAIT_SR_17 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_350 to DAC0/SLICE_351 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_350.CLK to */SLICE_350.Q0 DAC0/SLICE_350 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_350.Q0 to */SLICE_351.M1 DAC0/RST_WAIT_SR_13 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_91 to DAC0/SLICE_92 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_91.CLK to *0/SLICE_91.Q0 DAC0/SLICE_91 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *0/SLICE_91.Q0 to *0/SLICE_92.M1 DAC0/RST_WAIT_SR_6 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_88 to DAC0/SLICE_98 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_88.CLK to *0/SLICE_88.Q1 DAC0/SLICE_88 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *0/SLICE_88.Q1 to *0/SLICE_98.M1 DAC0/RST_WAIT_SR_1 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay ADC0/SLICE_40 to ADC0/SLICE_23 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_40.CLK to *0/SLICE_40.Q1 ADC0/SLICE_40 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *0/SLICE_40.Q1 to *0/SLICE_23.M1 ADC0/RST_WAIT_SR_4 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/CTR0/SLICE_128 to DD0/SLICE_182 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to */SLICE_182.M1 DD0/CTR_DRV_1 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_100 to DAC0/SLICE_101 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_100.CLK to */SLICE_100.Q0 DAC0/SLICE_100 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_100.Q0 to */SLICE_101.M1 DAC0/RST_WAIT_SR_24 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay ADC0/SLICE_318 to ADC0/SLICE_319 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_318.CLK to */SLICE_318.Q0 ADC0/SLICE_318 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_318.Q0 to */SLICE_319.M1 ADC0/RST_WAIT_SR_35 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_109 to DAC0/SLICE_66 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_109.CLK to */SLICE_109.Q0 DAC0/SLICE_109 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_109.Q0 to *0/SLICE_66.M1 DAC0/RST_WAIT_SR_42 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_373 to I2SM/SLICE_412 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_373.CLK to */SLICE_373.Q1 I2SS/SLICE_373 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_373.Q1 to */SLICE_412.M1 DATA_IN_R_T_14 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_372 to I2SM/SLICE_411 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_372.CLK to */SLICE_372.Q1 I2SS/SLICE_372 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_372.Q1 to */SLICE_411.M1 DATA_IN_R_T_12 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_371 to I2SM/SLICE_410 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_371.CLK to */SLICE_371.Q1 I2SS/SLICE_371 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_371.Q1 to */SLICE_410.M1 DATA_IN_R_T_10 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_370 to I2SM/SLICE_218 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_370.CLK to */SLICE_370.Q1 I2SS/SLICE_370 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_370.Q1 to */SLICE_218.M0 DATA_IN_R_T_8 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_369 to I2SM/SLICE_408 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_369.CLK to */SLICE_369.Q1 I2SS/SLICE_369 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_369.Q1 to */SLICE_408.M1 DATA_IN_R_T_6 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_368 to I2SM/SLICE_407 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_368.CLK to */SLICE_368.Q1 I2SS/SLICE_368 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_368.Q1 to */SLICE_407.M1 DATA_IN_R_T_4 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_123 to I2SM/SLICE_406 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_123.CLK to */SLICE_123.Q1 I2SS/SLICE_123 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_123.Q1 to */SLICE_406.M1 DATA_IN_R_T_2 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/SLICE_348 to DAC0/SLICE_349 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_348.CLK to */SLICE_348.Q0 DAC0/SLICE_348 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_348.Q0 to */SLICE_349.M1 DAC0/RST_WAIT_SR_9 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DAC0/I2CM1/SLICE_343 to DAC0/I2CM1/SLICE_342 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_343.CLK to */SLICE_343.Q0 DAC0/I2CM1/SLICE_343 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_343.Q0 to */SLICE_342.M1 DAC0/I2CM1/n709 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/CTR0/SLICE_131 to DD0/SLICE_185 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q1 to */SLICE_185.M1 DD0/CTR_DRV_7 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/CTR0/SLICE_130 to DD0/SLICE_183 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q0 to */SLICE_183.M0 DD0/CTR_DRV_4 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/CTR0/SLICE_130 to DD0/SLICE_184 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q1 to */SLICE_184.M1 DD0/CTR_DRV_5 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay DD0/CTR0/SLICE_132 to DD0/SLICE_185 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q0 to */SLICE_185.M0 DD0/CTR_DRV_8 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_123 to I2SM/SLICE_224 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_123.CLK to */SLICE_123.Q0 I2SS/SLICE_123 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_123.Q0 to */SLICE_224.M0 DATA_IN_R_T_20 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay ADC0/SLICE_320 to ADC0/SLICE_40 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_320.CLK to */SLICE_320.Q0 ADC0/SLICE_320 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 */SLICE_320.Q0 to *0/SLICE_40.M0 ADC0/RST_WAIT_SR_39 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_375 to I2SM/SLICE_405 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_375.CLK to */SLICE_375.Q1 I2SS/SLICE_375 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_375.Q1 to */SLICE_405.M1 DATA_IN_R_T_18 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay I2SS/SLICE_374 to I2SM/SLICE_413 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_374.CLK to */SLICE_374.Q1 I2SS/SLICE_374 (from I2SS/BCLK_SR_R)
ROUTE         2   e 1.234 */SLICE_374.Q1 to */SLICE_413.M1 DATA_IN_R_T_16 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay ADC0/SLICE_41 to ADC0/SLICE_111 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_41.CLK to *0/SLICE_41.Q0 ADC0/SLICE_41 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *0/SLICE_41.Q0 to */SLICE_111.M1 ADC0/RST_WAIT_SR_42 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay BTN0/SLICE_42 to SLICE_294 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_42.CLK to *0/SLICE_42.Q1 BTN0/SLICE_42 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234 *0/SLICE_42.Q1 to   SLICE_294.M0 BTN0/IN_BUTTON_SR_1 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "BTN1/IN_DEBOUNCE" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay BTN1/SLICE_64 to SLICE_404 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_64.CLK to *1/SLICE_64.Q0 BTN1/SLICE_64 (from BTN1/IN_DEBOUNCE)
ROUTE         1   e 1.234 *1/SLICE_64.Q0 to   SLICE_404.M0 BTN_RIGHT_OUT_H (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay ADC0/SLICE_24 to SLICE_63 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_24.CLK to *0/SLICE_24.Q0 ADC0/SLICE_24 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234 *0/SLICE_24.Q0 to    SLICE_63.M1 ADC0/RST_WAIT_SR_8 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_125 to ADC0/SLICE_40 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_125.CLK to   SLICE_125.Q1 SLICE_125 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_125.Q1 to *0/SLICE_40.M1 ADC0/RST_WAIT_SR_3 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_126 to SLICE_133 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_126.CLK to   SLICE_126.Q0 SLICE_126 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234   SLICE_126.Q0 to   SLICE_133.M0 DD0/CLK_GTA (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_126 to SLICE_148 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_126.CLK to   SLICE_126.Q1 SLICE_126 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_126.Q1 to   SLICE_148.M1 ADC0/RST_WAIT_SR_18 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_133 to DD0/SLICE_134 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_133.CLK to   SLICE_133.Q0 SLICE_133 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_133.Q0 to */SLICE_134.M1 DD0/DELAY_SR_0 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_136 to SLICE_144 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_136.CLK to   SLICE_136.Q1 SLICE_136 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_136.Q1 to   SLICE_144.M1 ADC0/RST_WAIT_SR_20 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_141 to SLICE_125 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_141.CLK to   SLICE_141.Q1 SLICE_141 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_141.Q1 to   SLICE_125.M1 ADC0/RST_WAIT_SR_2 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_144 to SLICE_153 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_144.CLK to   SLICE_144.Q1 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_144.Q1 to   SLICE_153.M1 ADC0/RST_WAIT_SR_21 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_148 to SLICE_136 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_148.CLK to   SLICE_148.Q1 SLICE_148 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_148.Q1 to   SLICE_136.M1 ADC0/RST_WAIT_SR_19 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay SLICE_15 to SLICE_14 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_15.CLK to    SLICE_15.Q1 SLICE_15 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234    SLICE_15.Q1 to    SLICE_14.M0 BTN1/IN_BUTTON_SR_17 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_153 to SLICE_161 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_153.CLK to   SLICE_153.Q1 SLICE_153 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_153.Q1 to   SLICE_161.M1 ADC0/RST_WAIT_SR_22 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_155 to DD0/I2CC0/I2CM0/SLICE_167 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_155.CLK to   SLICE_155.Q0 SLICE_155 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234   SLICE_155.Q0 to */SLICE_167.M0 DD0/I2CC0/I2CM0/LOAD_ADDR (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_155 to SLICE_166 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_155.CLK to   SLICE_155.Q1 SLICE_155 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_155.Q1 to   SLICE_166.M1 ADC0/RST_WAIT_SR_24 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_158 to SLICE_171 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_158.CLK to   SLICE_158.Q1 SLICE_158 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_158.Q1 to   SLICE_171.M1 ADC0/RST_WAIT_SR_27 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay SLICE_16 to SLICE_17 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_16.CLK to    SLICE_16.Q1 SLICE_16 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234    SLICE_16.Q1 to    SLICE_17.M0 BTN1/IN_BUTTON_SR_13 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_161 to DD0/I2CC0/I2CM0/SLICE_167 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_161.CLK to   SLICE_161.Q0 SLICE_161 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234   SLICE_161.Q0 to */SLICE_167.M1 DD0/I2CC0/I2CM0/n861 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_161 to SLICE_155 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_161.CLK to   SLICE_161.Q1 SLICE_161 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_161.Q1 to   SLICE_155.M1 ADC0/RST_WAIT_SR_23 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_163 to DD0/I2CC0/I2CM0/SLICE_389 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_163.CLK to   SLICE_163.Q0 SLICE_163 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234   SLICE_163.Q0 to */SLICE_389.M1 DD0/I2CC0/I2CM0/n863 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_163 to SLICE_158 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_163.CLK to   SLICE_163.Q1 SLICE_163 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_163.Q1 to   SLICE_158.M1 ADC0/RST_WAIT_SR_26 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_166 to DD0/I2CC0/I2CM0/SLICE_389 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_166.CLK to   SLICE_166.Q0 SLICE_166 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234   SLICE_166.Q0 to */SLICE_389.M0 DD0/I2CC0/I2CM0/n868 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_166 to SLICE_163 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_166.CLK to   SLICE_166.Q1 SLICE_166 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_166.Q1 to   SLICE_163.M1 ADC0/RST_WAIT_SR_25 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay SLICE_17 to SLICE_15 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_17.CLK to    SLICE_17.Q1 SLICE_17 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234    SLICE_17.Q1 to    SLICE_15.M0 BTN1/IN_BUTTON_SR_15 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_171 to DD0/I2CC0/SLICE_260 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_171.CLK to   SLICE_171.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_171.Q0 to */SLICE_260.M1 DD0/I2CC0/PS_FRAME (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_171 to DD0/I2CC0/SLICE_178 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_171.CLK to   SLICE_171.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_171.Q0 to */SLICE_178.M0 DD0/I2CC0/PS_FRAME (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_171 to SLICE_180 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_171.CLK to   SLICE_171.Q1 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_171.Q1 to   SLICE_180.M1 ADC0/RST_WAIT_SR_28 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay SLICE_18 to SLICE_291 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_18.CLK to    SLICE_18.Q1 SLICE_18 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234    SLICE_18.Q1 to   SLICE_291.M0 BTN1/IN_BUTTON_SR_5 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_180 to SLICE_186 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_180.CLK to   SLICE_180.Q1 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_180.Q1 to   SLICE_186.M1 ADC0/RST_WAIT_SR_29 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_186 to DD0/SLICE_199 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_186.CLK to   SLICE_186.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9   e 1.234   SLICE_186.Q0 to */SLICE_199.M0 DD0/LOAD_CTR_D_DRV_9__N_208 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_186 to SLICE_198 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_186.CLK to   SLICE_186.Q1 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_186.Q1 to   SLICE_198.M1 ADC0/RST_WAIT_SR_30 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay SLICE_19 to SLICE_18 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_19.CLK to    SLICE_19.Q1 SLICE_19 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234    SLICE_19.Q1 to    SLICE_18.M0 BTN1/IN_BUTTON_SR_3 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_198 to ADC0/SLICE_317 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_198.CLK to   SLICE_198.Q1 SLICE_198 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_198.Q1 to */SLICE_317.M1 ADC0/RST_WAIT_SR_31 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_205 to SLICE_126 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_205.CLK to   SLICE_205.Q1 SLICE_205 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_205.Q1 to   SLICE_126.M1 ADC0/RST_WAIT_SR_17 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_207 to DD0/SLICE_134 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q0 to */SLICE_134.M0 FX_MODE_0 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_207 to DD0/SLICE_135 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_207.Q1 to */SLICE_135.M1 FX_MODE_1 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_208 to DD0/SLICE_135 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_208.CLK to   SLICE_208.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4   e 1.234   SLICE_208.Q0 to */SLICE_135.M0 FX_MODE_2 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.034ns delay SLICE_259 to I2SM/SLICE_225 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_259.CLK to   SLICE_259.Q1 SLICE_259 (from I2SS/BCLK_SR_R)
ROUTE         1   e 1.234   SLICE_259.Q1 to */SLICE_225.M0 DATA_IN_R_T_23 (to DAC_LRCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY PORT "ADC_BCK" 

Report:    2.034ns delay SLICE_261 to SLICE_254 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_261.CLK to   SLICE_261.Q0 SLICE_261 (from DAC_BCK_c_c)
ROUTE         1   e 1.234   SLICE_261.Q0 to   SLICE_254.M0 WCLK_EDGE (to DAC_BCK_c_c)
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay SLICE_291 to SLICE_299 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_291.CLK to   SLICE_291.Q1 SLICE_291 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234   SLICE_291.Q1 to   SLICE_299.M0 BTN1/IN_BUTTON_SR_7 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay SLICE_292 to SLICE_295 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_292.CLK to   SLICE_292.Q1 SLICE_292 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234   SLICE_292.Q1 to   SLICE_295.M0 BTN0/IN_BUTTON_SR_7 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay SLICE_293 to SLICE_292 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_293.CLK to   SLICE_293.Q1 SLICE_293 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234   SLICE_293.Q1 to   SLICE_292.M0 BTN0/IN_BUTTON_SR_5 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay SLICE_294 to SLICE_293 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_294.CLK to   SLICE_294.Q1 SLICE_294 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234   SLICE_294.Q1 to   SLICE_293.M0 BTN0/IN_BUTTON_SR_3 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay SLICE_295 to BTN0/SLICE_301 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_295.CLK to   SLICE_295.Q1 SLICE_295 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234   SLICE_295.Q1 to */SLICE_301.M0 BTN0/IN_BUTTON_SR_9 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_296 to DAC0/I2CM1/SLICE_76 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_296.CLK to   SLICE_296.Q0 SLICE_296 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234   SLICE_296.Q0 to *1/SLICE_76.M0 DAC0/I2CM1/n704 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay SLICE_297 to SLICE_16 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_297.CLK to   SLICE_297.Q1 SLICE_297 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234   SLICE_297.Q1 to    SLICE_16.M0 BTN1/IN_BUTTON_SR_11 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_298 to DAC0/I2CM1/SLICE_87 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_298.CLK to   SLICE_298.Q0 SLICE_298 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234   SLICE_298.Q0 to *1/SLICE_87.M0 DAC0/I2CM1/n706 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_298 to DAC0/I2CM1/SLICE_343 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_298.CLK to   SLICE_298.Q1 SLICE_298 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234   SLICE_298.Q1 to */SLICE_343.M1 DAC0/I2CM1/n711 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.034ns delay SLICE_299 to SLICE_297 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_299.CLK to   SLICE_299.Q1 SLICE_299 (from SYS_CLK_TREE[14])
ROUTE         2   e 1.234   SLICE_299.Q1 to   SLICE_297.M0 BTN1/IN_BUTTON_SR_9 (to SYS_CLK_TREE[14])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_404 to SLICE_133 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_404.CLK to   SLICE_404.Q0 SLICE_404 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_404.Q0 to   SLICE_133.M1 BTN_RIGHT_OUT_SR_0 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_63 to SLICE_404 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_63.CLK to    SLICE_63.Q0 SLICE_63 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234    SLICE_63.Q0 to   SLICE_404.M1 BTN_LEFT_OUT_SR_0 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_63 to SLICE_67 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_63.CLK to    SLICE_63.Q1 SLICE_63 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234    SLICE_63.Q1 to    SLICE_67.M1 ADC0/RST_WAIT_SR_9 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_67 to SLICE_69 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_67.CLK to    SLICE_67.Q1 SLICE_67 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234    SLICE_67.Q1 to    SLICE_69.M1 ADC0/RST_WAIT_SR_10 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_69 to SLICE_73 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_69.CLK to    SLICE_69.Q1 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234    SLICE_69.Q1 to    SLICE_73.M1 ADC0/RST_WAIT_SR_11 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_73 to SLICE_78 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_73.CLK to    SLICE_73.Q1 SLICE_73 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234    SLICE_73.Q1 to    SLICE_78.M1 ADC0/RST_WAIT_SR_12 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_75 to SLICE_205 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_75.CLK to    SLICE_75.Q1 SLICE_75 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234    SLICE_75.Q1 to   SLICE_205.M1 ADC0/RST_WAIT_SR_16 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_78 to SLICE_296 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_78.CLK to    SLICE_78.Q0 SLICE_78 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234    SLICE_78.Q0 to   SLICE_296.M0 DAC0/I2CM1/n705 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_78 to SLICE_84 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_78.CLK to    SLICE_78.Q1 SLICE_78 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234    SLICE_78.Q1 to    SLICE_84.M1 ADC0/RST_WAIT_SR_13 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_82 to SLICE_298 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_82.CLK to    SLICE_82.Q0 SLICE_82 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234    SLICE_82.Q0 to   SLICE_298.M1 DAC0/I2CM1/n712 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_82 to SLICE_75 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_82.CLK to    SLICE_82.Q1 SLICE_82 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234    SLICE_82.Q1 to    SLICE_75.M1 ADC0/RST_WAIT_SR_15 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_84 to SLICE_296 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_84.CLK to    SLICE_84.Q0 SLICE_84 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234    SLICE_84.Q0 to   SLICE_296.M1 DAC0/I2CM1/n714 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.034ns delay SLICE_84 to SLICE_82 (1.686ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_84.CLK to    SLICE_84.Q1 SLICE_84 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234    SLICE_84.Q1 to    SLICE_82.M1 ADC0/RST_WAIT_SR_14 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_ADDR" TO "SYS_CLK_TREE[5]" 

Report:    1.960ns delay DD0/I2CC0/SLICE_147 to DD0/I2CC0/I2CM0/SLICE_146 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_147.CLK to */SLICE_147.Q0 DD0/I2CC0/SLICE_147 (from DD0/I2CC0/I2CM0/LOAD_ADDR)
ROUTE         1   e 1.234 */SLICE_147.Q0 to *SLICE_146.LSR DD0/I2CC0/I2CM0/CMD_BYTE_R_1 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay DD0/SLICE_202 to DD0/SLICE_199 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_202.CLK to */SLICE_202.Q0 DD0/SLICE_202 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_202.Q0 to *SLICE_199.LSR DD0/n579 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay DAC0/I2CM1/SLICE_74 to DAC0/I2CM1/CT0/SLICE_70 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_74.CLK to *1/SLICE_74.Q0 DAC0/I2CM1/SLICE_74 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 *1/SLICE_74.Q0 to */SLICE_70.LSR DAC0/I2CM1/LOAD (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay DAC0/I2CM1/SLICE_76 to DAC0/I2CM1/SLICE_85 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_76.CLK to *1/SLICE_76.Q0 DAC0/I2CM1/SLICE_76 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 *1/SLICE_76.Q0 to */SLICE_85.LSR DAC0/I2CM1/n703 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_72 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 *0/SLICE_70.Q0 to */SLICE_72.LSR DAC0/I2CM1/CLOCK_CT_3 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay DD0/I2CC0/I2CM0/SLICE_154 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_154.CLK to */SLICE_154.Q0 DD0/I2CC0/I2CM0/SLICE_154 (from SYS_CLK_TREE[5])
ROUTE         5   e 1.234 */SLICE_154.Q0 to *SLICE_145.LSR DD0/I2CC0/I2CM0/LOAD (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay DAC0/I2CM1/SLICE_342 to DAC0/I2CM1/SLICE_87 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_342.CLK to */SLICE_342.Q1 DAC0/I2CM1/SLICE_342 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_342.Q1 to */SLICE_87.LSR DAC0/I2CM1/n708 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay DD0/SLICE_203 to DD0/SLICE_179 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_203.CLK to */SLICE_203.Q0 DD0/SLICE_203 (from SYS_CLK_TREE[5])
ROUTE         4   e 1.234 */SLICE_203.Q0 to *SLICE_179.LSR DD0/n582 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_71 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7   e 1.234 *0/SLICE_70.Q0 to */SLICE_71.LSR DAC0/I2CM1/CLOCK_CT_3 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay DD0/I2CC0/I2CM0/SLICE_164 to DD0/I2CC0/I2CM0/SLICE_177 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_164.CLK to */SLICE_164.Q0 DD0/I2CC0/I2CM0/SLICE_164 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_164.Q0 to *SLICE_177.LSR DD0/I2CC0/I2CM0/n864 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay DD0/I2CC0/I2CM0/SLICE_159 to DD0/I2CC0/I2CM0/SLICE_142 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_159.CLK to */SLICE_159.Q0 DD0/I2CC0/I2CM0/SLICE_159 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_159.Q0 to *SLICE_142.LSR DD0/I2CC0/I2CM0/n859 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay SLICE_171 to DD0/I2CC0/SLICE_170 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_171.CLK to   SLICE_171.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_171.Q0 to *SLICE_170.LSR DD0/I2CC0/PS_FRAME (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay SLICE_171 to DD0/I2CC0/SLICE_169 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_171.CLK to   SLICE_171.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10   e 1.234   SLICE_171.Q0 to *SLICE_169.LSR DD0/I2CC0/PS_FRAME (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay SLICE_186 to DD0/SLICE_201 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_186.CLK to   SLICE_186.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9   e 1.234   SLICE_186.Q0 to *SLICE_201.LSR DD0/LOAD_CTR_D_DRV_9__N_208 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay SLICE_186 to DD0/SLICE_184 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_186.CLK to   SLICE_186.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9   e 1.234   SLICE_186.Q0 to *SLICE_184.LSR DD0/LOAD_CTR_D_DRV_9__N_208 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay SLICE_186 to DD0/SLICE_185 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_186.CLK to   SLICE_186.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9   e 1.234   SLICE_186.Q0 to *SLICE_185.LSR DD0/LOAD_CTR_D_DRV_9__N_208 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay SLICE_186 to DD0/SLICE_182 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_186.CLK to   SLICE_186.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9   e 1.234   SLICE_186.Q0 to *SLICE_182.LSR DD0/LOAD_CTR_D_DRV_9__N_208 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay SLICE_186 to DD0/SLICE_394 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_186.CLK to   SLICE_186.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9   e 1.234   SLICE_186.Q0 to *SLICE_394.LSR DD0/LOAD_CTR_D_DRV_9__N_208 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.960ns delay SLICE_186 to DD0/SLICE_183 (1.686ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_186.CLK to   SLICE_186.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9   e 1.234   SLICE_186.Q0 to *SLICE_183.LSR DD0/LOAD_CTR_D_DRV_9__N_208 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.936ns delay DD0/I2CC0/SLICE_178 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and 0.250ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_178.CLK to */SLICE_178.Q0 DD0/I2CC0/SLICE_178 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_178.Q0 to *ata_0_0_0.CEB DD0/I2CC0/READ_EN_BUF (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.912ns delay DD0/SLICE_199 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_199.CLK to */SLICE_199.Q0 DD0/SLICE_199 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_199.Q0 to *ata_0_0_0.CEA DD0/WRITE_EN_BUF (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.814ns delay DD0/SLICE_199 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and 0.128ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_199.CLK to */SLICE_199.Q0 DD0/SLICE_199 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_199.Q0 to *ata_0_0_0.WEA DD0/WRITE_EN_BUF (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_129 to DD0/ROM3/screen_echo_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_129.Q1 to *ho_0_0_0.ADA3 DD0/CTR_DRV_3 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_132 to DD0/ROM1/screen_clean_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q0 to *an_0_0_0.ADA8 DD0/CTR_DRV_8 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_131 to DD0/ROM3/screen_echo_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q1 to *ho_0_0_0.ADA7 DD0/CTR_DRV_7 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_132 to DD0/ROM1/screen_clean_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q1 to *an_0_0_0.ADA9 DD0/CTR_DRV_9 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37   e 1.234 */SLICE_128.Q1 to *ta_0_0_0.ADA4 DD0/CTR_DRV_1 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_131 to DD0/ROM1/screen_clean_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q1 to *an_0_0_0.ADA7 DD0/CTR_DRV_7 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_131 to DD0/ROM3/screen_echo_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q0 to *ho_0_0_0.ADA6 DD0/CTR_DRV_6 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_129 to DD0/ROM1/screen_clean_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_129.Q1 to *an_0_0_0.ADA3 DD0/CTR_DRV_3 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_130 to DD0/ROM3/screen_echo_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q0 to *ho_0_0_0.ADA4 DD0/CTR_DRV_4 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_132 to DD0/ROM3/screen_echo_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q1 to *ho_0_0_0.ADA9 DD0/CTR_DRV_9 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_132 to DD0/ROM3/screen_echo_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q0 to *ho_0_0_0.ADA8 DD0/CTR_DRV_8 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_130 to DD0/ROM1/screen_clean_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q0 to *an_0_0_0.ADA4 DD0/CTR_DRV_4 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_130 to DD0/ROM3/screen_echo_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q1 to *ho_0_0_0.ADA5 DD0/CTR_DRV_5 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_131 to DD0/ROM1/screen_clean_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q0 to *an_0_0_0.ADA6 DD0/CTR_DRV_6 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_130 to DD0/ROM1/screen_clean_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q1 to *an_0_0_0.ADA5 DD0/CTR_DRV_5 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_132 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q1 to *a_0_0_0.ADA12 DD0/CTR_DRV_9 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_129.Q1 to *ta_0_0_0.ADA6 DD0/CTR_DRV_3 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_132 to DD0/ROM2/screen_reverb_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q1 to *rb_0_0_0.ADA9 DD0/CTR_DRV_9 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_130 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q0 to *ta_0_0_0.ADA7 DD0/CTR_DRV_4 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_131 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q0 to *ta_0_0_0.ADA9 DD0/CTR_DRV_6 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_129 to DD0/ROM2/screen_reverb_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_129.Q1 to *rb_0_0_0.ADA3 DD0/CTR_DRV_3 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_130 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q1 to *ta_0_0_0.ADA8 DD0/CTR_DRV_5 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_131 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q1 to *a_0_0_0.ADA10 DD0/CTR_DRV_7 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_130 to DD0/ROM2/screen_reverb_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q1 to *rb_0_0_0.ADA5 DD0/CTR_DRV_5 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_132 to DD0/ROM2/screen_reverb_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q0 to *rb_0_0_0.ADA8 DD0/CTR_DRV_8 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_129.CLK to */SLICE_129.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13   e 1.234 */SLICE_129.Q0 to *ta_0_0_0.ADA5 DD0/CTR_DRV_2 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_131 to DD0/ROM2/screen_reverb_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q0 to *rb_0_0_0.ADA6 DD0/CTR_DRV_6 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_131 to DD0/ROM2/screen_reverb_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_131.CLK to */SLICE_131.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_131.Q1 to *rb_0_0_0.ADA7 DD0/CTR_DRV_7 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_130 to DD0/ROM2/screen_reverb_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_130.CLK to */SLICE_130.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_130.Q0 to *rb_0_0_0.ADA4 DD0/CTR_DRV_4 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_128.CLK to */SLICE_128.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21   e 1.234 */SLICE_128.Q0 to *ta_0_0_0.ADA3 DD0/CTR_DRV_0 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.660ns delay DD0/CTR0/SLICE_132 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_132.CLK to */SLICE_132.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7   e 1.234 */SLICE_132.Q0 to *a_0_0_0.ADA11 DD0/CTR_DRV_8 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.607ns delay DD0/SLICE_199 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.079ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_199.CLK to */SLICE_199.Q0 DD0/SLICE_199 (from SYS_CLK_TREE[5])
ROUTE         3   e 1.234 */SLICE_199.Q0 to *ta_0_0_0.OCEA DD0/WRITE_EN_BUF (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DAC0/I2CM1/SLICE_85 to DAC0/I2CM1/SLICE_85 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_85.CLK to *1/SLICE_85.Q0 DAC0/I2CM1/SLICE_85 (from SYS_CLK_TREE[5])
ROUTE         4   e 0.480 *1/SLICE_85.Q0 to *1/SLICE_85.A0 DAC0/I2CM1/n715
CTOF_DEL    ---     0.495 *1/SLICE_85.A0 to *1/SLICE_85.F0 DAC0/I2CM1/SLICE_85
ROUTE         1   e 0.001 *1/SLICE_85.F0 to */SLICE_85.DI0 DAC0/I2CM1/n1263 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/SLICE_202 to DD0/SLICE_202 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_202.CLK to */SLICE_202.Q1 DD0/SLICE_202 (from SYS_CLK_TREE[5])
ROUTE         3   e 0.480 */SLICE_202.Q1 to */SLICE_202.B1 DD0/n581
CTOF_DEL    ---     0.495 */SLICE_202.B1 to */SLICE_202.F1 DD0/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F1 to *SLICE_202.DI1 DD0/n1364 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/SLICE_200 to DD0/SLICE_200 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_200.CLK to */SLICE_200.Q1 DD0/SLICE_200 (from SYS_CLK_TREE[5])
ROUTE         3   e 0.480 */SLICE_200.Q1 to */SLICE_200.A1 DD0/n576
CTOF_DEL    ---     0.495 */SLICE_200.A1 to */SLICE_200.F1 DD0/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 DD0/n1297 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/CT0/SLICE_143 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 0.480 */SLICE_143.Q0 to */SLICE_143.A0 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495 */SLICE_143.A0 to */SLICE_143.F0 DD0/I2CC0/I2CM0/CT0/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F0 to *SLICE_143.DI0 DD0/I2CC0/I2CM0/CT0/n37 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/CT0/SLICE_143 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 0.480 */SLICE_143.Q0 to */SLICE_143.D1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495 */SLICE_143.D1 to */SLICE_143.F1 DD0/I2CC0/I2CM0/CT0/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F1 to *SLICE_143.DI1 DD0/I2CC0/I2CM0/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/SLICE_203 to DD0/SLICE_203 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_203.CLK to */SLICE_203.Q0 DD0/SLICE_203 (from SYS_CLK_TREE[5])
ROUTE         4   e 0.480 */SLICE_203.Q0 to */SLICE_203.A0 DD0/n582
CTOF_DEL    ---     0.495 */SLICE_203.A0 to */SLICE_203.F0 DD0/SLICE_203
ROUTE         1   e 0.001 */SLICE_203.F0 to *SLICE_203.DI0 DD0/n1305 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/CT0/SLICE_70 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6   e 0.480 *0/SLICE_70.Q1 to *0/SLICE_70.D1 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495 *0/SLICE_70.D1 to *0/SLICE_70.F1 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1   e 0.001 *0/SLICE_70.F1 to */SLICE_70.DI1 DAC0/I2CM1/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.594ns delay I2SS/SLICE_256 to I2SS/SLICE_256 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_256.CLK to */SLICE_256.Q0 I2SS/SLICE_256 (from DAC_BCK_c_c_derived_5)
ROUTE         4   e 0.480 */SLICE_256.Q0 to */SLICE_256.D1 I2SS/BIT_CTR_2
CTOF_DEL    ---     0.495 */SLICE_256.D1 to */SLICE_256.F1 I2SS/SLICE_256
ROUTE         1   e 0.001 */SLICE_256.F1 to *SLICE_256.DI1 I2SS/n27 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.594ns delay I2SS/SLICE_255 to I2SS/SLICE_255 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_255.CLK to */SLICE_255.Q0 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         6   e 0.480 */SLICE_255.Q0 to */SLICE_255.B1 I2SS/BIT_CTR_0
CTOF_DEL    ---     0.495 */SLICE_255.B1 to */SLICE_255.F1 I2SS/SLICE_255
ROUTE         1   e 0.001 */SLICE_255.F1 to *SLICE_255.DI1 I2SS/n29 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/SLICE_200 to DD0/SLICE_200 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_200.CLK to */SLICE_200.Q1 DD0/SLICE_200 (from SYS_CLK_TREE[5])
ROUTE         3   e 0.480 */SLICE_200.Q1 to */SLICE_200.C0 DD0/n576
CTOF_DEL    ---     0.495 */SLICE_200.C0 to */SLICE_200.F0 DD0/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 DD0/n1370 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6   e 0.480 */SLICE_145.Q1 to */SLICE_145.D1 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495 */SLICE_145.D1 to */SLICE_145.F1 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 DD0/I2CC0/I2CM0/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/CT0/SLICE_70 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7   e 0.480 *0/SLICE_70.Q0 to *0/SLICE_70.C0 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495 *0/SLICE_70.C0 to *0/SLICE_70.F0 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1   e 0.001 *0/SLICE_70.F0 to */SLICE_70.DI0 DAC0/I2CM1/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/CT0/SLICE_68 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 0.480 *0/SLICE_68.Q0 to *0/SLICE_68.D1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495 *0/SLICE_68.D1 to *0/SLICE_68.F1 DAC0/I2CM1/CT0/SLICE_68
ROUTE         1   e 0.001 *0/SLICE_68.F1 to */SLICE_68.DI1 DAC0/I2CM1/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.594ns delay I2SS/SLICE_256 to I2SS/SLICE_256 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_256.CLK to */SLICE_256.Q0 I2SS/SLICE_256 (from DAC_BCK_c_c_derived_5)
ROUTE         4   e 0.480 */SLICE_256.Q0 to */SLICE_256.C0 I2SS/BIT_CTR_2
CTOF_DEL    ---     0.495 */SLICE_256.C0 to */SLICE_256.F0 I2SS/SLICE_256
ROUTE         1   e 0.001 */SLICE_256.F0 to *SLICE_256.DI0 I2SS/n28 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.594ns delay I2SS/SLICE_255 to I2SS/SLICE_255 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_255.CLK to */SLICE_255.Q0 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         6   e 0.480 */SLICE_255.Q0 to */SLICE_255.A0 I2SS/BIT_CTR_0
CTOF_DEL    ---     0.495 */SLICE_255.A0 to */SLICE_255.F0 I2SS/SLICE_255
ROUTE         1   e 0.001 */SLICE_255.F0 to *SLICE_255.DI0 I2SS/n30 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.594ns delay I2SS/SLICE_256 to I2SS/SLICE_256 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_256.CLK to */SLICE_256.Q1 I2SS/SLICE_256 (from DAC_BCK_c_c_derived_5)
ROUTE         3   e 0.480 */SLICE_256.Q1 to */SLICE_256.C1 I2SS/BIT_CTR_3
CTOF_DEL    ---     0.495 */SLICE_256.C1 to */SLICE_256.F1 I2SS/SLICE_256
ROUTE         1   e 0.001 */SLICE_256.F1 to *SLICE_256.DI1 I2SS/n27 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.594ns delay I2SS/SLICE_255 to I2SS/SLICE_255 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_255.CLK to */SLICE_255.Q1 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         5   e 0.480 */SLICE_255.Q1 to */SLICE_255.A1 I2SS/BIT_CTR_1
CTOF_DEL    ---     0.495 */SLICE_255.A1 to */SLICE_255.F1 I2SS/SLICE_255
ROUTE         1   e 0.001 */SLICE_255.F1 to *SLICE_255.DI1 I2SS/n29 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/SLICE_203 to DD0/SLICE_203 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_203.CLK to */SLICE_203.Q1 DD0/SLICE_203 (from SYS_CLK_TREE[5])
ROUTE         3   e 0.480 */SLICE_203.Q1 to */SLICE_203.B1 DD0/n583
CTOF_DEL    ---     0.495 */SLICE_203.B1 to */SLICE_203.F1 DD0/SLICE_203
ROUTE         1   e 0.001 */SLICE_203.F1 to *SLICE_203.DI1 DD0/n1306 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.594ns delay I2SS/SLICE_257 to I2SS/SLICE_257 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_257.CLK to */SLICE_257.Q0 I2SS/SLICE_257 (from DAC_BCK_c_c_derived_5)
ROUTE         2   e 0.480 */SLICE_257.Q0 to */SLICE_257.D0 I2SS/BIT_CTR_4
CTOF_DEL    ---     0.495 */SLICE_257.D0 to */SLICE_257.F0 I2SS/SLICE_257
ROUTE         1   e 0.001 */SLICE_257.F0 to *SLICE_257.DI0 I2SS/n26 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/I2CC0/I2CM0/SLICE_142 to DD0/I2CC0/I2CM0/SLICE_142 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_142.CLK to */SLICE_142.Q0 DD0/I2CC0/I2CM0/SLICE_142 (from SYS_CLK_TREE[5])
ROUTE         5   e 0.480 */SLICE_142.Q0 to */SLICE_142.A0 DD0/I2CC0/I2CM0/BUSY_N_90
CTOF_DEL    ---     0.495 */SLICE_142.A0 to */SLICE_142.F0 DD0/I2CC0/I2CM0/SLICE_142
ROUTE         1   e 0.001 */SLICE_142.F0 to *SLICE_142.DI0 DD0/I2CC0/I2CM0/n1310 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/CT0/SLICE_68 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 0.480 *0/SLICE_68.Q1 to *0/SLICE_68.A1 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495 *0/SLICE_68.A1 to *0/SLICE_68.F1 DAC0/I2CM1/CT0/SLICE_68
ROUTE         1   e 0.001 *0/SLICE_68.F1 to */SLICE_68.DI1 DAC0/I2CM1/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/CT0/SLICE_70 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_70.CLK to *0/SLICE_70.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7   e 0.480 *0/SLICE_70.Q0 to *0/SLICE_70.C1 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495 *0/SLICE_70.C1 to *0/SLICE_70.F1 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1   e 0.001 *0/SLICE_70.F1 to */SLICE_70.DI1 DAC0/I2CM1/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/SLICE_200 to DD0/SLICE_200 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_200.CLK to */SLICE_200.Q0 DD0/SLICE_200 (from SYS_CLK_TREE[5])
ROUTE         2   e 0.480 */SLICE_200.Q0 to */SLICE_200.B0 DD0/n575
CTOF_DEL    ---     0.495 */SLICE_200.B0 to */SLICE_200.F0 DD0/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 DD0/n1370 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/CT0/SLICE_68 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 0.480 *0/SLICE_68.Q0 to *0/SLICE_68.A0 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495 *0/SLICE_68.A0 to *0/SLICE_68.F0 DAC0/I2CM1/CT0/SLICE_68
ROUTE         1   e 0.001 *0/SLICE_68.F0 to */SLICE_68.DI0 DAC0/I2CM1/CT0/n37 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/CT0/SLICE_143 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 0.480 */SLICE_143.Q1 to */SLICE_143.A1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495 */SLICE_143.A1 to */SLICE_143.F1 DD0/I2CC0/I2CM0/CT0/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F1 to *SLICE_143.DI1 DD0/I2CC0/I2CM0/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8   e 0.480 */SLICE_145.Q0 to */SLICE_145.C0 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495 */SLICE_145.C0 to */SLICE_145.F0 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 DD0/I2CC0/I2CM0/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/SLICE_202 to DD0/SLICE_202 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_202.CLK to */SLICE_202.Q1 DD0/SLICE_202 (from SYS_CLK_TREE[5])
ROUTE         3   e 0.480 */SLICE_202.Q1 to */SLICE_202.D0 DD0/n581
CTOF_DEL    ---     0.495 */SLICE_202.D0 to */SLICE_202.F0 DD0/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F0 to *SLICE_202.DI0 DD0/n606 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_145.CLK to */SLICE_145.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8   e 0.480 */SLICE_145.Q0 to */SLICE_145.C1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495 */SLICE_145.C1 to */SLICE_145.F1 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 DD0/I2CC0/I2CM0/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay DD0/SLICE_203 to DD0/SLICE_203 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_203.CLK to */SLICE_203.Q1 DD0/SLICE_203 (from SYS_CLK_TREE[5])
ROUTE         3   e 0.480 */SLICE_203.Q1 to */SLICE_203.D0 DD0/n583
CTOF_DEL    ---     0.495 */SLICE_203.D0 to */SLICE_203.F0 DD0/SLICE_203
ROUTE         1   e 0.001 */SLICE_203.F0 to *SLICE_203.DI0 DD0/n1305 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay SLICE_125 to SLICE_125 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_125.CLK to   SLICE_125.Q0 SLICE_125 (from SYS_CLK_TREE[5])
ROUTE         3   e 0.480   SLICE_125.Q0 to   SLICE_125.A0 DD0/BUSY_N_238
CTOF_DEL    ---     0.495   SLICE_125.A0 to   SLICE_125.F0 SLICE_125
ROUTE         1   e 0.001   SLICE_125.F0 to  SLICE_125.DI0 DD0/n1301 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay SLICE_144 to SLICE_144 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_144.CLK to   SLICE_144.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11   e 0.480   SLICE_144.Q0 to   SLICE_144.A0 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495   SLICE_144.A0 to   SLICE_144.F0 SLICE_144
ROUTE         1   e 0.001   SLICE_144.F0 to  SLICE_144.DI0 DD0/I2CC0/I2CM0/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay SLICE_155 to SLICE_155 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_155.CLK to   SLICE_155.Q0 SLICE_155 (from SYS_CLK_TREE[5])
ROUTE         4   e 0.480   SLICE_155.Q0 to   SLICE_155.A0 DD0/I2CC0/I2CM0/LOAD_ADDR
CTOF_DEL    ---     0.495   SLICE_155.A0 to   SLICE_155.F0 SLICE_155
ROUTE         1   e 0.001   SLICE_155.F0 to  SLICE_155.DI0 DD0/I2CC0/I2CM0/n1313 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay SLICE_161 to SLICE_161 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_161.CLK to   SLICE_161.Q0 SLICE_161 (from SYS_CLK_TREE[5])
ROUTE         2   e 0.480   SLICE_161.Q0 to   SLICE_161.A0 DD0/I2CC0/I2CM0/n861
CTOF_DEL    ---     0.495   SLICE_161.A0 to   SLICE_161.F0 SLICE_161
ROUTE         1   e 0.001   SLICE_161.F0 to  SLICE_161.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay SLICE_163 to SLICE_163 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_163.CLK to   SLICE_163.Q0 SLICE_163 (from SYS_CLK_TREE[5])
ROUTE         3   e 0.480   SLICE_163.Q0 to   SLICE_163.B0 DD0/I2CC0/I2CM0/n863
CTOF_DEL    ---     0.495   SLICE_163.B0 to   SLICE_163.F0 SLICE_163
ROUTE         1   e 0.001   SLICE_163.F0 to  SLICE_163.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay SLICE_166 to SLICE_166 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_166.CLK to   SLICE_166.Q0 SLICE_166 (from SYS_CLK_TREE[5])
ROUTE         2   e 0.480   SLICE_166.Q0 to   SLICE_166.A0 DD0/I2CC0/I2CM0/n868
CTOF_DEL    ---     0.495   SLICE_166.A0 to   SLICE_166.F0 SLICE_166
ROUTE         1   e 0.001   SLICE_166.F0 to  SLICE_166.DI0 DD0/I2CC0/I2CM0/n1317 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay SLICE_171 to SLICE_171 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_171.CLK to   SLICE_171.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10   e 0.480   SLICE_171.Q0 to   SLICE_171.C0 DD0/I2CC0/PS_FRAME
CTOF_DEL    ---     0.495   SLICE_171.C0 to   SLICE_171.F0 SLICE_171
ROUTE         1   e 0.001   SLICE_171.F0 to  SLICE_171.DI0 DD0/I2CC0/PS_FRAME_N_255 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay SLICE_186 to SLICE_186 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_186.CLK to   SLICE_186.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9   e 0.480   SLICE_186.Q0 to   SLICE_186.A0 DD0/LOAD_CTR_D_DRV_9__N_208
CTOF_DEL    ---     0.495   SLICE_186.A0 to   SLICE_186.F0 SLICE_186
ROUTE         1   e 0.001   SLICE_186.F0 to  SLICE_186.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DRV_RUN" 

Report:    1.594ns delay SLICE_207 to SLICE_207 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4   e 0.480   SLICE_207.Q0 to   SLICE_207.A1 FX_MODE_0
CTOF_DEL    ---     0.495   SLICE_207.A1 to   SLICE_207.F1 SLICE_207
ROUTE         1   e 0.001   SLICE_207.F1 to  SLICE_207.DI1 FX_MODE_2_N_18_1 (to DRV_RUN)
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DRV_RUN" 

Report:    1.594ns delay SLICE_207 to SLICE_207 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_207.CLK to   SLICE_207.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4   e 0.480   SLICE_207.Q1 to   SLICE_207.B0 FX_MODE_1
CTOF_DEL    ---     0.495   SLICE_207.B0 to   SLICE_207.F0 SLICE_207
ROUTE         1   e 0.001   SLICE_207.F0 to  SLICE_207.DI0 FX_MODE_2_N_18_0 (to DRV_RUN)
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay SLICE_69 to SLICE_69 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_69.CLK to    SLICE_69.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8   e 0.480    SLICE_69.Q0 to    SLICE_69.A0 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495    SLICE_69.A0 to    SLICE_69.F0 SLICE_69
ROUTE         1   e 0.001    SLICE_69.F0 to   SLICE_69.DI0 DAC0/I2CM1/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay SLICE_78 to SLICE_78 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_78.CLK to    SLICE_78.Q0 SLICE_78 (from SYS_CLK_TREE[5])
ROUTE         2   e 0.480    SLICE_78.Q0 to    SLICE_78.A0 DAC0/I2CM1/n705
CTOF_DEL    ---     0.495    SLICE_78.A0 to    SLICE_78.F0 SLICE_78
ROUTE         1   e 0.001    SLICE_78.F0 to   SLICE_78.DI0 DAC0/I2CM1/n1238 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay SLICE_82 to SLICE_82 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_82.CLK to    SLICE_82.Q0 SLICE_82 (from SYS_CLK_TREE[5])
ROUTE         2   e 0.480    SLICE_82.Q0 to    SLICE_82.A0 DAC0/I2CM1/n712
CTOF_DEL    ---     0.495    SLICE_82.A0 to    SLICE_82.F0 SLICE_82
ROUTE         1   e 0.001    SLICE_82.F0 to   SLICE_82.DI0 DAC0/I2CM1/n1258 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.594ns delay SLICE_84 to SLICE_84 (1.428ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_84.CLK to    SLICE_84.Q0 SLICE_84 (from SYS_CLK_TREE[5])
ROUTE         3   e 0.480    SLICE_84.Q0 to    SLICE_84.A0 DAC0/I2CM1/n714
CTOF_DEL    ---     0.495    SLICE_84.A0 to    SLICE_84.F0 SLICE_84
ROUTE         1   e 0.001    SLICE_84.F0 to   SLICE_84.DI0 DAC0/I2CM1/n1262 (to SYS_CLK_TREE[5])
                  --------
                    1.428   (66.3% logic, 33.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.568ns delay DD0/I2CC0/SLICE_178 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.118ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_178.CLK to */SLICE_178.Q0 DD0/I2CC0/SLICE_178 (from SYS_CLK_TREE[5])
ROUTE         2   e 1.234 */SLICE_178.Q0 to *ta_0_0_0.OCEB DD0/I2CC0/READ_EN_BUF (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.553ns delay DD0/I2CC0/CTR0/SLICE_11 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_11.CLK to *0/SLICE_11.Q0 DD0/I2CC0/CTR0/SLICE_11 (from DD0/I2CC0/READY_I2CM)
ROUTE         4   e 1.234 *0/SLICE_11.Q0 to *ta_0_0_0.ADB6 DD0/I2CC0/CTR_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.553ns delay DD0/I2CC0/CTR0/SLICE_9 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *0/SLICE_9.CLK to *R0/SLICE_9.Q0 DD0/I2CC0/CTR0/SLICE_9 (from DD0/I2CC0/READY_I2CM)
ROUTE         4   e 1.234 *R0/SLICE_9.Q0 to *ta_0_0_0.ADB8 DD0/I2CC0/CTR_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.553ns delay DD0/I2CC0/CTR0/SLICE_12 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_12.CLK to *0/SLICE_12.Q1 DD0/I2CC0/CTR0/SLICE_12 (from DD0/I2CC0/READY_I2CM)
ROUTE         4   e 1.234 *0/SLICE_12.Q1 to *ta_0_0_0.ADB5 DD0/I2CC0/CTR_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.553ns delay DD0/I2CC0/CTR0/SLICE_8 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *0/SLICE_8.CLK to *R0/SLICE_8.Q1 DD0/I2CC0/CTR0/SLICE_8 (from DD0/I2CC0/READY_I2CM)
ROUTE         4   e 1.234 *R0/SLICE_8.Q1 to *a_0_0_0.ADB11 DD0/I2CC0/CTR_BUF_8 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.553ns delay DD0/I2CC0/CTR0/SLICE_13 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_13.CLK to *0/SLICE_13.Q1 DD0/I2CC0/CTR0/SLICE_13 (from DD0/I2CC0/READY_I2CM)
ROUTE         5   e 1.234 *0/SLICE_13.Q1 to *ta_0_0_0.ADB3 DD0/I2CC0/CTR_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.553ns delay DD0/I2CC0/CTR0/SLICE_12 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_12.CLK to *0/SLICE_12.Q0 DD0/I2CC0/CTR0/SLICE_12 (from DD0/I2CC0/READY_I2CM)
ROUTE         4   e 1.234 *0/SLICE_12.Q0 to *ta_0_0_0.ADB4 DD0/I2CC0/CTR_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.553ns delay DD0/I2CC0/CTR0/SLICE_10 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_10.CLK to *0/SLICE_10.Q0 DD0/I2CC0/CTR0/SLICE_10 (from DD0/I2CC0/READY_I2CM)
ROUTE         4   e 1.234 *0/SLICE_10.Q0 to *a_0_0_0.ADB12 DD0/I2CC0/CTR_BUF_9 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.553ns delay DD0/I2CC0/CTR0/SLICE_9 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *0/SLICE_9.CLK to *R0/SLICE_9.Q1 DD0/I2CC0/CTR0/SLICE_9 (from DD0/I2CC0/READY_I2CM)
ROUTE         4   e 1.234 *R0/SLICE_9.Q1 to *ta_0_0_0.ADB9 DD0/I2CC0/CTR_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.553ns delay DD0/I2CC0/CTR0/SLICE_11 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_11.CLK to *0/SLICE_11.Q1 DD0/I2CC0/CTR0/SLICE_11 (from DD0/I2CC0/READY_I2CM)
ROUTE         4   e 1.234 *0/SLICE_11.Q1 to *ta_0_0_0.ADB7 DD0/I2CC0/CTR_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.553ns delay DD0/I2CC0/CTR0/SLICE_8 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.686ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *0/SLICE_8.CLK to *R0/SLICE_8.Q0 DD0/I2CC0/CTR0/SLICE_8 (from DD0/I2CC0/READY_I2CM)
ROUTE         4   e 1.234 *R0/SLICE_8.Q0 to *a_0_0_0.ADB10 DD0/I2CC0/CTR_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    1.686   (26.8% logic, 73.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_353 to DAC0/SLICE_353 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_353.CLK to */SLICE_353.Q1 DAC0/SLICE_353 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_353.Q1 to */SLICE_353.M0 DAC0/RST_WAIT_SR_18 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay ADC0/SLICE_111 to ADC0/SLICE_111 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q1 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_111.Q1 to */SLICE_111.M0 ADC0/RST_WAIT_SR_43 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay BTN0/SLICE_290 to BTN0/SLICE_290 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_290.CLK to */SLICE_290.Q0 BTN0/SLICE_290 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480 */SLICE_290.Q0 to */SLICE_290.M1 BTN0/IN_BUTTON_SR_12 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay BTN0/SLICE_288 to BTN0/SLICE_288 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_288.CLK to */SLICE_288.Q0 BTN0/SLICE_288 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480 */SLICE_288.Q0 to */SLICE_288.M1 BTN0/IN_BUTTON_SR_16 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay DD0/SLICE_395 to DD0/SLICE_395 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_395.CLK to */SLICE_395.Q1 DD0/SLICE_395 (from SYS_CLK_TREE[14])
ROUTE         1   e 0.480 */SLICE_395.Q1 to */SLICE_395.M0 DD0/PON_DELAY_SR_2 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay DD0/SLICE_397 to DD0/SLICE_397 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_397.CLK to */SLICE_397.Q1 DD0/SLICE_397 (from SYS_CLK_TREE[14])
ROUTE         1   e 0.480 */SLICE_397.Q1 to */SLICE_397.M0 DD0/PON_DELAY_SR_6 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay DD0/SLICE_399 to DD0/SLICE_399 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_399.CLK to */SLICE_399.Q1 DD0/SLICE_399 (from SYS_CLK_TREE[14])
ROUTE         1   e 0.480 */SLICE_399.Q1 to */SLICE_399.M0 DD0/PON_DELAY_SR_10 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_88 to DAC0/SLICE_88 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_88.CLK to *0/SLICE_88.Q0 DAC0/SLICE_88 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 *0/SLICE_88.Q0 to *0/SLICE_88.M1 DAC0/RST_WAIT_SR_0 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_109 to DAC0/SLICE_109 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_109.CLK to */SLICE_109.Q1 DAC0/SLICE_109 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_109.Q1 to */SLICE_109.M0 DAC0/RST_WAIT_SR_41 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_100 to DAC0/SLICE_100 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_100.CLK to */SLICE_100.Q1 DAC0/SLICE_100 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_100.Q1 to */SLICE_100.M0 DAC0/RST_WAIT_SR_23 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_349 to DAC0/SLICE_349 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_349.CLK to */SLICE_349.Q1 DAC0/SLICE_349 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_349.Q1 to */SLICE_349.M0 DAC0/RST_WAIT_SR_10 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_351 to DAC0/SLICE_351 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_351.CLK to */SLICE_351.Q1 DAC0/SLICE_351 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_351.Q1 to */SLICE_351.M0 DAC0/RST_WAIT_SR_14 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/I2CM1/SLICE_343 to DAC0/I2CM1/SLICE_343 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_343.CLK to */SLICE_343.Q1 DAC0/I2CM1/SLICE_343 (from SYS_CLK_TREE[5])
ROUTE         2   e 0.480 */SLICE_343.Q1 to */SLICE_343.M0 DAC0/I2CM1/n710 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay ADC0/SLICE_320 to ADC0/SLICE_320 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_320.CLK to */SLICE_320.Q1 ADC0/SLICE_320 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_320.Q1 to */SLICE_320.M0 ADC0/RST_WAIT_SR_38 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay ADC0/SLICE_318 to ADC0/SLICE_318 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_318.CLK to */SLICE_318.Q1 ADC0/SLICE_318 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_318.Q1 to */SLICE_318.M0 ADC0/RST_WAIT_SR_34 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay ADC0/SLICE_24 to ADC0/SLICE_24 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_24.CLK to *0/SLICE_24.Q1 ADC0/SLICE_24 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 *0/SLICE_24.Q1 to *0/SLICE_24.M0 ADC0/RST_WAIT_SR_7 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay BTN0/SLICE_42 to BTN0/SLICE_42 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_42.CLK to *0/SLICE_42.Q0 BTN0/SLICE_42 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480 *0/SLICE_42.Q0 to *0/SLICE_42.M1 BTN0/IN_BUTTON_SR_0 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay DD0/SLICE_401 to DD0/SLICE_401 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_401.CLK to */SLICE_401.Q1 DD0/SLICE_401 (from SYS_CLK_TREE[14])
ROUTE         1   e 0.480 */SLICE_401.Q1 to */SLICE_401.M0 DD0/PON_DELAY_SR_14 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay DD0/SLICE_197 to DD0/SLICE_197 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_197.CLK to */SLICE_197.Q1 DD0/SLICE_197 (from SYS_CLK_TREE[14])
ROUTE         1   e 0.480 */SLICE_197.Q1 to */SLICE_197.M0 DD0/PON_DELAY_SR_18 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DD0/I2CC0/I2CM0/SLICE_388 to DD0/I2CC0/I2CM0/SLICE_388 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_388.CLK to */SLICE_388.Q1 DD0/I2CC0/I2CM0/SLICE_388 (from SYS_CLK_TREE[5])
ROUTE         2   e 0.480 */SLICE_388.Q1 to */SLICE_388.M0 DD0/I2CC0/I2CM0/n866 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_362 to DAC0/SLICE_362 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_362.CLK to */SLICE_362.Q1 DAC0/SLICE_362 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_362.Q1 to */SLICE_362.M0 DAC0/RST_WAIT_SR_36 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_360 to DAC0/SLICE_360 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_360.CLK to */SLICE_360.Q1 DAC0/SLICE_360 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_360.Q1 to */SLICE_360.M0 DAC0/RST_WAIT_SR_32 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_102 to DAC0/SLICE_102 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_102.CLK to */SLICE_102.Q1 DAC0/SLICE_102 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_102.Q1 to */SLICE_102.M0 DAC0/RST_WAIT_SR_27 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_91 to DAC0/SLICE_91 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_91.CLK to *0/SLICE_91.Q1 DAC0/SLICE_91 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 *0/SLICE_91.Q1 to *0/SLICE_91.M0 DAC0/RST_WAIT_SR_5 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay DD0/SLICE_187 to DD0/SLICE_187 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_187.CLK to */SLICE_187.Q0 DD0/SLICE_187 (from SYS_CLK_TREE[14])
ROUTE         1   e 0.480 */SLICE_187.Q0 to */SLICE_187.M1 DD0/PON_DELAY_SR_0 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_359 to DAC0/SLICE_359 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_359.CLK to */SLICE_359.Q1 DAC0/SLICE_359 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_359.Q1 to */SLICE_359.M0 DAC0/RST_WAIT_SR_30 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_101 to DAC0/SLICE_101 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_101.CLK to */SLICE_101.Q1 DAC0/SLICE_101 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_101.Q1 to */SLICE_101.M0 DAC0/RST_WAIT_SR_25 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_99 to DAC0/SLICE_99 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_99.CLK to *0/SLICE_99.Q1 DAC0/SLICE_99 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 *0/SLICE_99.Q1 to *0/SLICE_99.M0 DAC0/RST_WAIT_SR_21 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_352 to DAC0/SLICE_352 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_352.CLK to */SLICE_352.Q1 DAC0/SLICE_352 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_352.Q1 to */SLICE_352.M0 DAC0/RST_WAIT_SR_16 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_350 to DAC0/SLICE_350 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_350.CLK to */SLICE_350.Q1 DAC0/SLICE_350 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_350.Q1 to */SLICE_350.M0 DAC0/RST_WAIT_SR_12 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_92 to DAC0/SLICE_92 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_92.CLK to *0/SLICE_92.Q1 DAC0/SLICE_92 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 *0/SLICE_92.Q1 to *0/SLICE_92.M0 DAC0/RST_WAIT_SR_7 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/I2CM1/SLICE_342 to DAC0/I2CM1/SLICE_342 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_342.CLK to */SLICE_342.Q1 DAC0/I2CM1/SLICE_342 (from SYS_CLK_TREE[5])
ROUTE         3   e 0.480 */SLICE_342.Q1 to */SLICE_342.M0 DAC0/I2CM1/n708 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay DD0/SLICE_396 to DD0/SLICE_396 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_396.CLK to */SLICE_396.Q1 DD0/SLICE_396 (from SYS_CLK_TREE[14])
ROUTE         1   e 0.480 */SLICE_396.Q1 to */SLICE_396.M0 DD0/PON_DELAY_SR_4 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_361 to DAC0/SLICE_361 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_361.CLK to */SLICE_361.Q1 DAC0/SLICE_361 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_361.Q1 to */SLICE_361.M0 DAC0/RST_WAIT_SR_34 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay ADC0/SLICE_41 to ADC0/SLICE_41 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_41.CLK to *0/SLICE_41.Q1 ADC0/SLICE_41 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 *0/SLICE_41.Q1 to *0/SLICE_41.M0 ADC0/RST_WAIT_SR_41 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay ADC0/SLICE_319 to ADC0/SLICE_319 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_319.CLK to */SLICE_319.Q1 ADC0/SLICE_319 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_319.Q1 to */SLICE_319.M0 ADC0/RST_WAIT_SR_36 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay ADC0/SLICE_317 to ADC0/SLICE_317 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_317.CLK to */SLICE_317.Q1 ADC0/SLICE_317 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_317.Q1 to */SLICE_317.M0 ADC0/RST_WAIT_SR_32 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay ADC0/SLICE_23 to ADC0/SLICE_23 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_23.CLK to *0/SLICE_23.Q1 ADC0/SLICE_23 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 *0/SLICE_23.Q1 to *0/SLICE_23.M0 ADC0/RST_WAIT_SR_5 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay BTN0/SLICE_301 to BTN0/SLICE_301 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_301.CLK to */SLICE_301.Q0 BTN0/SLICE_301 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480 */SLICE_301.Q0 to */SLICE_301.M1 BTN0/IN_BUTTON_SR_10 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DD0/I2CC0/I2CM0/SLICE_387 to DD0/I2CC0/I2CM0/SLICE_387 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_387.CLK to */SLICE_387.Q1 DD0/I2CC0/I2CM0/SLICE_387 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_387.Q1 to */SLICE_387.M0 DD0/I2CC0/I2CM0/LOAD_DATA_0 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay DD0/SLICE_398 to DD0/SLICE_398 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_398.CLK to */SLICE_398.Q1 DD0/SLICE_398 (from SYS_CLK_TREE[14])
ROUTE         1   e 0.480 */SLICE_398.Q1 to */SLICE_398.M0 DD0/PON_DELAY_SR_8 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay DD0/SLICE_402 to DD0/SLICE_402 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_402.CLK to */SLICE_402.Q1 DD0/SLICE_402 (from SYS_CLK_TREE[14])
ROUTE         1   e 0.480 */SLICE_402.Q1 to */SLICE_402.M0 DD0/PON_DELAY_SR_16 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay ADC0/SLICE_20 to ADC0/SLICE_20 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_20.CLK to *0/SLICE_20.Q0 ADC0/SLICE_20 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 *0/SLICE_20.Q0 to *0/SLICE_20.M1 ADC0/RST_WAIT_SR_0 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay BTN1/SLICE_52 to BTN1/SLICE_52 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_52.CLK to *1/SLICE_52.Q0 BTN1/SLICE_52 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480 *1/SLICE_52.Q0 to *1/SLICE_52.M1 BTN1/IN_BUTTON_SR_0 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay BTN0/SLICE_289 to BTN0/SLICE_289 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_289.CLK to */SLICE_289.Q0 BTN0/SLICE_289 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480 */SLICE_289.Q0 to */SLICE_289.M1 BTN0/IN_BUTTON_SR_14 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_66 to DAC0/SLICE_66 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_66.CLK to *0/SLICE_66.Q1 DAC0/SLICE_66 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 *0/SLICE_66.Q1 to *0/SLICE_66.M0 DAC0/RST_WAIT_SR_43 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.280ns delay DAC0/SLICE_363 to DAC0/SLICE_363 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_363.CLK to */SLICE_363.Q1 DAC0/SLICE_363 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.480 */SLICE_363.Q1 to */SLICE_363.M0 DAC0/RST_WAIT_SR_38 (to SYS_CLK_TREE[5])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay DD0/SLICE_400 to DD0/SLICE_400 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_400.CLK to */SLICE_400.Q1 DD0/SLICE_400 (from SYS_CLK_TREE[14])
ROUTE         1   e 0.480 */SLICE_400.Q1 to */SLICE_400.M0 DD0/PON_DELAY_SR_12 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay SLICE_14 to SLICE_14 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_14.CLK to    SLICE_14.Q0 SLICE_14 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480    SLICE_14.Q0 to    SLICE_14.M1 BTN1/IN_BUTTON_SR_18 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay SLICE_15 to SLICE_15 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_15.CLK to    SLICE_15.Q0 SLICE_15 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480    SLICE_15.Q0 to    SLICE_15.M1 BTN1/IN_BUTTON_SR_16 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay SLICE_16 to SLICE_16 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_16.CLK to    SLICE_16.Q0 SLICE_16 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480    SLICE_16.Q0 to    SLICE_16.M1 BTN1/IN_BUTTON_SR_12 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay SLICE_17 to SLICE_17 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_17.CLK to    SLICE_17.Q0 SLICE_17 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480    SLICE_17.Q0 to    SLICE_17.M1 BTN1/IN_BUTTON_SR_14 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay SLICE_18 to SLICE_18 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_18.CLK to    SLICE_18.Q0 SLICE_18 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480    SLICE_18.Q0 to    SLICE_18.M1 BTN1/IN_BUTTON_SR_4 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay SLICE_19 to SLICE_19 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_19.CLK to    SLICE_19.Q0 SLICE_19 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480    SLICE_19.Q0 to    SLICE_19.M1 BTN1/IN_BUTTON_SR_2 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY PORT "ADC_LRCK" 

Report:    1.280ns delay SLICE_252 to SLICE_252 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_252.CLK to   SLICE_252.Q0 SLICE_252 (from DAC_LRCK_c_c)
ROUTE         4   e 0.480   SLICE_252.Q0 to   SLICE_252.M1 I2SM/READY_FLAG (to DAC_LRCK_c_c)
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay SLICE_291 to SLICE_291 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_291.CLK to   SLICE_291.Q0 SLICE_291 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480   SLICE_291.Q0 to   SLICE_291.M1 BTN1/IN_BUTTON_SR_6 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay SLICE_292 to SLICE_292 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_292.CLK to   SLICE_292.Q0 SLICE_292 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480   SLICE_292.Q0 to   SLICE_292.M1 BTN0/IN_BUTTON_SR_6 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay SLICE_293 to SLICE_293 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_293.CLK to   SLICE_293.Q0 SLICE_293 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480   SLICE_293.Q0 to   SLICE_293.M1 BTN0/IN_BUTTON_SR_4 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay SLICE_294 to SLICE_294 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_294.CLK to   SLICE_294.Q0 SLICE_294 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480   SLICE_294.Q0 to   SLICE_294.M1 BTN0/IN_BUTTON_SR_2 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay SLICE_295 to SLICE_295 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_295.CLK to   SLICE_295.Q0 SLICE_295 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480   SLICE_295.Q0 to   SLICE_295.M1 BTN0/IN_BUTTON_SR_8 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay SLICE_297 to SLICE_297 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_297.CLK to   SLICE_297.Q0 SLICE_297 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480   SLICE_297.Q0 to   SLICE_297.M1 BTN1/IN_BUTTON_SR_10 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay SLICE_299 to SLICE_299 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_299.CLK to   SLICE_299.Q0 SLICE_299 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480   SLICE_299.Q0 to   SLICE_299.M1 BTN1/IN_BUTTON_SR_8 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.280ns delay SLICE_300 to SLICE_300 (0.932ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_300.CLK to   SLICE_300.Q0 SLICE_300 (from SYS_CLK_TREE[14])
ROUTE         2   e 0.480   SLICE_300.Q0 to   SLICE_300.M1 BTN0/IN_BUTTON_SR_18 (to SYS_CLK_TREE[14])
                  --------
                    0.932   (48.5% logic, 51.5% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_9"></A>Preference: Unconstrained: INPUT_SETUP
            57 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKNET "BTN1/IN_DEBOUNCE" 

Report:    5.068ns delay RESET to BTN1/SLICE_64 (4.335ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_298.B1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_298.B1 to   SLICE_298.F1 SLICE_298
ROUTE         2   e 1.234   SLICE_298.F1 to */SLICE_64.LSR BTN_CLR (to BTN1/IN_DEBOUNCE)
                  --------
                    4.335   (43.1% logic, 56.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKNET "BTN0/IN_DEBOUNCE" 

Report:    5.068ns delay RESET to BTN0/SLICE_62 (4.335ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_298.B1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_298.B1 to   SLICE_298.F1 SLICE_298
ROUTE         2   e 1.234   SLICE_298.F1 to */SLICE_62.LSR BTN_CLR (to BTN0/IN_DEBOUNCE)
                  --------
                    4.335   (43.1% logic, 56.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKNET "SYS_CLK_TREE[5]" 

Report:    4.997ns delay RESET to DD0/SLICE_202 (4.831ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_125.D1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_125.D1 to   SLICE_125.F1 SLICE_125
ROUTE         2   e 1.234   SLICE_125.F1 to */SLICE_202.A0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495 */SLICE_202.A0 to */SLICE_202.F0 DD0/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F0 to *SLICE_202.DI0 DD0/n606 (to SYS_CLK_TREE[5])
                  --------
                    4.831   (48.9% logic, 51.1% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:    4.620ns delay RESET to I2SM/SLICE_410 (4.335ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_208.B1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_208.B1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_410.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.335   (43.1% logic, 56.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:    4.620ns delay RESET to I2SM/SLICE_412 (4.335ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_208.B1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_208.B1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_412.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.335   (43.1% logic, 56.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:    4.620ns delay RESET to I2SM/SLICE_408 (4.335ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_208.B1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_208.B1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_408.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.335   (43.1% logic, 56.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:    4.620ns delay RESET to I2SM/SLICE_407 (4.335ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_208.B1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_208.B1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_407.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.335   (43.1% logic, 56.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:    4.620ns delay RESET to I2SM/SLICE_218 (4.335ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_208.B1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_208.B1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_218.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.335   (43.1% logic, 56.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:    4.620ns delay RESET to I2SM/SLICE_409 (4.335ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_208.B1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_208.B1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_409.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.335   (43.1% logic, 56.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:    4.620ns delay RESET to I2SM/SLICE_225 (4.335ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_208.B1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_208.B1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_225.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.335   (43.1% logic, 56.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:    4.620ns delay RESET to I2SM/SLICE_411 (4.335ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_208.B1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_208.B1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_411.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.335   (43.1% logic, 56.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:    4.620ns delay RESET to I2SM/SLICE_405 (4.335ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_208.B1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_208.B1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_405.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.335   (43.1% logic, 56.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:    4.620ns delay RESET to I2SM/SLICE_413 (4.335ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_208.B1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_208.B1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_413.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.335   (43.1% logic, 56.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:    4.620ns delay RESET to I2SM/SLICE_406 (4.335ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_208.B1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_208.B1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_406.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.335   (43.1% logic, 56.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:    4.620ns delay RESET to I2SM/SLICE_224 (4.335ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_208.B1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_208.B1 to   SLICE_208.F1 SLICE_208
ROUTE        12   e 1.234   SLICE_208.F1 to *SLICE_224.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.335   (43.1% logic, 56.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKNET "SYS_CLK_TREE[5]" 

Report:    4.243ns delay RESET to SLICE_125 (4.077ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 1.234       95.PADDI to   SLICE_125.D1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495   SLICE_125.D1 to   SLICE_125.F1 SLICE_125
ROUTE         2   e 0.480   SLICE_125.F1 to   SLICE_125.C0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495   SLICE_125.C0 to   SLICE_125.F0 SLICE_125
ROUTE         1   e 0.001   SLICE_125.F0 to  SLICE_125.DI0 DD0/n1301 (to SYS_CLK_TREE[5])
                  --------
                    4.077   (57.9% logic, 42.1% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_230 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_230.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_230.C1 to */SLICE_230.F1 I2SM/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 I2SM/DATA_OUT_SR_L_23_N_124_8 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_235 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_235.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_235.C1 to */SLICE_235.F1 I2SM/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 I2SM/DATA_OUT_SR_L_23_N_124_18 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_233 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_233.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_233.C1 to */SLICE_233.F1 I2SM/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 I2SM/DATA_OUT_SR_L_23_N_124_14 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_236 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_236.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_236.C0 to */SLICE_236.F0 I2SM/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 I2SM/DATA_OUT_SR_L_23_N_124_19 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_234 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_234.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_234.C1 to */SLICE_234.F1 I2SM/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 I2SM/DATA_OUT_SR_L_23_N_124_16 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_227 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_227.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_227.C1 to */SLICE_227.F1 I2SM/SLICE_227
ROUTE         1   e 0.001 */SLICE_227.F1 to *SLICE_227.DI1 I2SM/DATA_OUT_SR_L_23_N_124_2 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_234 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_234.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_234.C0 to */SLICE_234.F0 I2SM/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 I2SM/DATA_OUT_SR_L_23_N_124_15 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_230 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_230.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_230.C0 to */SLICE_230.F0 I2SM/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 I2SM/DATA_OUT_SR_L_23_N_124_7 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_232 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_232.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_232.C1 to */SLICE_232.F1 I2SM/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 I2SM/DATA_OUT_SR_L_23_N_124_12 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_228 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_228.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_228.C1 to */SLICE_228.F1 I2SM/SLICE_228
ROUTE         1   e 0.001 */SLICE_228.F1 to *SLICE_228.DI1 I2SM/DATA_OUT_SR_L_23_N_124_4 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_228 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_228.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_228.C0 to */SLICE_228.F0 I2SM/SLICE_228
ROUTE         1   e 0.001 */SLICE_228.F0 to *SLICE_228.DI0 I2SM/DATA_OUT_SR_L_23_N_124_3 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_231 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_231.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_231.C1 to */SLICE_231.F1 I2SM/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 I2SM/DATA_OUT_SR_L_23_N_124_10 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_229 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_229.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_229.C0 to */SLICE_229.F0 I2SM/SLICE_229
ROUTE         1   e 0.001 */SLICE_229.F0 to *SLICE_229.DI0 I2SM/DATA_OUT_SR_L_23_N_124_5 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_232 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_232.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_232.C0 to */SLICE_232.F0 I2SM/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 I2SM/DATA_OUT_SR_L_23_N_124_11 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_237 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_237.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_237.C1 to */SLICE_237.F1 I2SM/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 I2SM/DATA_OUT_SR_L_23_N_124_22 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_227 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_227.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_227.C0 to */SLICE_227.F0 I2SM/SLICE_227
ROUTE         1   e 0.001 */SLICE_227.F0 to *SLICE_227.DI0 I2SM/DATA_OUT_SR_L_23_N_124_1 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_238 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_238.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_238.C0 to */SLICE_238.F0 I2SM/SLICE_238
ROUTE         1   e 0.001 */SLICE_238.F0 to *SLICE_238.DI0 I2SM/DATA_OUT_SR_L_23_N_124_23 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_236 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_236.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_236.C1 to */SLICE_236.F1 I2SM/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 I2SM/DATA_OUT_SR_L_23_N_124_20 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_235 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_235.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_235.C0 to */SLICE_235.F0 I2SM/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 I2SM/DATA_OUT_SR_L_23_N_124_17 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_233 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_233.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_233.C0 to */SLICE_233.F0 I2SM/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 I2SM/DATA_OUT_SR_L_23_N_124_13 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_237 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_237.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_237.C0 to */SLICE_237.F0 I2SM/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 I2SM/DATA_OUT_SR_L_23_N_124_21 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_231 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_231.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_231.C0 to */SLICE_231.F0 I2SM/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 I2SM/DATA_OUT_SR_L_23_N_124_9 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    3.268ns delay ADC_LRCK to I2SM/SLICE_229 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to */SLICE_229.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495 */SLICE_229.C1 to */SLICE_229.F1 I2SM/SLICE_229
ROUTE         1   e 0.001 */SLICE_229.F1 to *SLICE_229.DI1 I2SM/DATA_OUT_SR_L_23_N_124_6 (to I2SM/BCLK_SR)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKPORT "ADC_BCK" 

Report:    3.268ns delay ADC_LRCK to SLICE_261 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to   SLICE_261.A0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495   SLICE_261.A0 to   SLICE_261.F0 SLICE_261
ROUTE         1   e 0.001   SLICE_261.F0 to  SLICE_261.DI0 WCLK_EDGE_N_123 (to DAC_BCK_c_c)
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "BTN_LEFT_IN" CLKNET "SYS_CLK_TREE[14]" 

Report:    3.268ns delay BTN_LEFT_IN to BTN0/SLICE_42 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         74.PAD to       74.PADDI BTN_LEFT_IN
ROUTE         1   e 1.234       74.PADDI to *0/SLICE_42.A0 BTN_LEFT_IN_c
CTOF_DEL    ---     0.495 *0/SLICE_42.A0 to *0/SLICE_42.F0 BTN0/SLICE_42
ROUTE         1   e 0.001 *0/SLICE_42.F0 to */SLICE_42.DI0 BTN0/IN_BUTTON_N_302 (to SYS_CLK_TREE[14])
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "BTN_RIGHT_IN" CLKNET "SYS_CLK_TREE[14]" 

Report:    3.268ns delay BTN_RIGHT_IN to BTN1/SLICE_52 (3.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         76.PAD to       76.PADDI BTN_RIGHT_IN
ROUTE         1   e 1.234       76.PADDI to *1/SLICE_52.A0 BTN_RIGHT_IN_c
CTOF_DEL    ---     0.495 *1/SLICE_52.A0 to *1/SLICE_52.F0 BTN1/SLICE_52
ROUTE         1   e 0.001 *1/SLICE_52.F0 to */SLICE_52.DI0 BTN1/IN_BUTTON_N_302 (to SYS_CLK_TREE[14])
                  --------
                    3.102   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_DATA" CLKNET "I2SS/BCLK_SR_R" 

Report:    2.954ns delay ADC_DATA to I2SS/SLICE_366 (2.606ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         85.PAD to       85.PADDI ADC_DATA
ROUTE         1   e 1.234       85.PADDI to */SLICE_366.M1 ADC_DATA_c (to I2SS/BCLK_SR_R)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKPORT "ADC_BCK" 

Report:    2.954ns delay ADC_LRCK to SLICE_262 (2.606ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to   SLICE_262.M0 DAC_LRCK_c_c (to DAC_BCK_c_c)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    2.880ns delay ADC_LRCK to I2SM/SLICE_420 (2.606ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to *SLICE_420.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    2.880ns delay ADC_LRCK to I2SM/SLICE_249 (2.606ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to *SLICE_249.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    2.880ns delay ADC_LRCK to I2SM/SLICE_416 (2.606ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to *SLICE_416.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    2.880ns delay ADC_LRCK to I2SM/SLICE_226 (2.606ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to *SLICE_226.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    2.880ns delay ADC_LRCK to I2SM/SLICE_418 (2.606ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to *SLICE_418.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    2.880ns delay ADC_LRCK to I2SM/SLICE_250 (2.606ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to *SLICE_250.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    2.880ns delay ADC_LRCK to I2SM/SLICE_419 (2.606ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to *SLICE_419.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    2.880ns delay ADC_LRCK to I2SM/SLICE_421 (2.606ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to *SLICE_421.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    2.880ns delay ADC_LRCK to I2SM/SLICE_422 (2.606ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to *SLICE_422.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    2.880ns delay ADC_LRCK to I2SM/SLICE_423 (2.606ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to *SLICE_423.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    2.880ns delay ADC_LRCK to I2SM/SLICE_424 (2.606ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to *SLICE_424.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    2.880ns delay ADC_LRCK to I2SM/SLICE_425 (2.606ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to *SLICE_425.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    2.880ns delay ADC_LRCK to I2SM/SLICE_417 (2.606ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to *SLICE_417.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    2.606   (52.6% logic, 47.4% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_10"></A>Preference: Unconstrained: CLOCK_TO_OUT
            12 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_DATA" CLKNET "I2SM/BCLK_SR" 

Report:    6.863ns delay I2SM/SLICE_417 to DAC_DATA

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_417.CLK to */SLICE_417.Q1 I2SM/SLICE_417 (from I2SM/BCLK_SR)
ROUTE         2   e 1.234 */SLICE_417.Q1 to   SLICE_261.C1 I2SM/DATA_OUT_SR_R_23
CTOF_DEL    ---     0.495   SLICE_261.C1 to   SLICE_261.F1 SLICE_261
ROUTE         1   e 1.234   SLICE_261.F1 to       93.PADDO DAC_DATA_c
DOPAD_DEL   ---     3.448       93.PADDO to         93.PAD DAC_DATA
                  --------
                    6.863   (64.0% logic, 36.0% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_I2C_SCL" CLKNET "SYS_CLK_TREE[5]" 

Report:    6.863ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC_I2C_SCL

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_68.CLK to *0/SLICE_68.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 *0/SLICE_68.Q1 to *1/SLICE_72.A1 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495 *1/SLICE_72.A1 to *1/SLICE_72.F1 DAC0/I2CM1/SLICE_72
ROUTE         1   e 1.234 *1/SLICE_72.F1 to       77.PADDO DAC_I2C_SCL_c
DOPAD_DEL   ---     3.448       77.PADDO to         77.PAD DAC_I2C_SCL
                  --------
                    6.863   (64.0% logic, 36.0% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_DATA" CLKNET "I2SM/BCLK_SR" 

Report:    6.863ns delay I2SM/SLICE_238 to DAC_DATA

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_238.CLK to */SLICE_238.Q0 I2SM/SLICE_238 (from I2SM/BCLK_SR)
ROUTE         2   e 1.234 */SLICE_238.Q0 to   SLICE_261.A1 I2SM/DATA_OUT_SR_L_23
CTOF_DEL    ---     0.495   SLICE_261.A1 to   SLICE_261.F1 SLICE_261
ROUTE         1   e 1.234   SLICE_261.F1 to       93.PADDO DAC_DATA_c
DOPAD_DEL   ---     3.448       93.PADDO to         93.PAD DAC_DATA
                  --------
                    6.863   (64.0% logic, 36.0% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DISP_I2C_SCL" CLKNET "SYS_CLK_TREE[5]" 

Report:    6.863ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DISP_I2C_SCL

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_143.CLK to */SLICE_143.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8   e 1.234 */SLICE_143.Q1 to   SLICE_299.A1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495   SLICE_299.A1 to   SLICE_299.F1 SLICE_299
ROUTE         1   e 1.234   SLICE_299.F1 to       78.PADDO DISP_I2C_SCL_c
DOPAD_DEL   ---     3.448       78.PADDO to         78.PAD DISP_I2C_SCL
                  --------
                    6.863   (64.0% logic, 36.0% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DISP_I2C_SCL" CLKNET "SYS_CLK_TREE[5]" 

Report:    6.863ns delay SLICE_158 to DISP_I2C_SCL

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_158.CLK to   SLICE_158.Q0 SLICE_158 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234   SLICE_158.Q0 to   SLICE_299.B1 DD0/I2CC0/I2CM0/SCL_EN
CTOF_DEL    ---     0.495   SLICE_299.B1 to   SLICE_299.F1 SLICE_299
ROUTE         1   e 1.234   SLICE_299.F1 to       78.PADDO DISP_I2C_SCL_c
DOPAD_DEL   ---     3.448       78.PADDO to         78.PAD DISP_I2C_SCL
                  --------
                    6.863   (64.0% logic, 36.0% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_DATA" CLKPORT "ADC_LRCK" 

Report:    6.863ns delay SLICE_252 to DAC_DATA

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_252.CLK to   SLICE_252.Q1 SLICE_252 (from DAC_LRCK_c_c)
ROUTE         1   e 1.234   SLICE_252.Q1 to   SLICE_261.B1 I2SM/READY
CTOF_DEL    ---     0.495   SLICE_261.B1 to   SLICE_261.F1 SLICE_261
ROUTE         1   e 1.234   SLICE_261.F1 to       93.PADDO DAC_DATA_c
DOPAD_DEL   ---     3.448       93.PADDO to         93.PAD DAC_DATA
                  --------
                    6.863   (64.0% logic, 36.0% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_I2C_SCL" CLKNET "SYS_CLK_TREE[5]" 

Report:    6.863ns delay SLICE_75 to DAC_I2C_SCL

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_75.CLK to    SLICE_75.Q0 SLICE_75 (from SYS_CLK_TREE[5])
ROUTE         1   e 1.234    SLICE_75.Q0 to *1/SLICE_72.B1 DAC0/I2CM1/SCL_EN
CTOF_DEL    ---     0.495 *1/SLICE_72.B1 to *1/SLICE_72.F1 DAC0/I2CM1/SLICE_72
ROUTE         1   e 1.234 *1/SLICE_72.F1 to       77.PADDO DAC_I2C_SCL_c
DOPAD_DEL   ---     3.448       77.PADDO to         77.PAD DAC_I2C_SCL
                  --------
                    6.863   (64.0% logic, 36.0% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_I2C_SDA" CLKNET "SYS_CLK_TREE[5]_enable_4" 

Report:    5.134ns delay DAC0/I2CM1/SLICE_110 to DAC_I2C_SDA

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_110.CLK to */SLICE_110.Q0 DAC0/I2CM1/SLICE_110 (from SYS_CLK_TREE[5]_enable_4)
ROUTE         1   e 1.234 */SLICE_110.Q0 to       81.PADDO DAC_I2C_SDA_c
DOPAD_DEL   ---     3.448       81.PADDO to         81.PAD DAC_I2C_SDA
                  --------
                    5.134   (76.0% logic, 24.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_RST_N" CLKNET "SYS_CLK_TREE[5]" 

Report:    5.134ns delay ADC0/SLICE_111 to DAC_RST_N

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_111.CLK to */SLICE_111.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25   e 1.234 */SLICE_111.Q0 to       60.PADDO DAC_RST_N_c
DOPAD_DEL   ---     3.448       60.PADDO to         60.PAD DAC_RST_N
                  --------
                    5.134   (76.0% logic, 24.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DISP_I2C_SDA" CLKNET "SYS_CLK_TREE[5]_enable_2" 

Report:    5.134ns delay DD0/I2CC0/I2CM0/SLICE_204 to DISP_I2C_SDA

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_204.CLK to */SLICE_204.Q0 DD0/I2CC0/I2CM0/SLICE_204 (from SYS_CLK_TREE[5]_enable_2)
ROUTE         1   e 1.234 */SLICE_204.Q0 to       82.PADDO DISP_I2C_SDA_c
DOPAD_DEL   ---     3.448       82.PADDO to         82.PAD DISP_I2C_SDA
                  --------
                    5.134   (76.0% logic, 24.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "ADC_SCK" CLKNET "M_CLK" 

Report:    5.134ns delay SLICE_112 to ADC_SCK

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_112.CLK to   SLICE_112.Q0 SLICE_112 (from M_CLK)
ROUTE         3   e 1.234   SLICE_112.Q0 to       84.PADDO DAC_SCK_c
DOPAD_DEL   ---     3.448       84.PADDO to         84.PAD ADC_SCK
                  --------
                    5.134   (76.0% logic, 24.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_SCK" CLKNET "M_CLK" 

Report:    5.134ns delay SLICE_112 to DAC_SCK

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_112.CLK to   SLICE_112.Q0 SLICE_112 (from M_CLK)
ROUTE         3   e 1.234   SLICE_112.Q0 to       92.PADDO DAC_SCK_c
DOPAD_DEL   ---     3.448       92.PADDO to         92.PAD DAC_SCK
                  --------
                    5.134   (76.0% logic, 24.0% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_11"></A>Preference: Unconstrained: MAXDELAY
            4 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   MAXDELAY FROM PORT "RESET" TO PORT "ADC_RST_N" 

Report:    7.813ns delay RESET to ADC_RST_N

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6   e 2.993       95.PADDI to       58.PADDO ADC_RST_N_c_c
DOPAD_DEL   ---     3.448       58.PADDO to         58.PAD ADC_RST_N
                  --------
                    7.813   (61.7% logic, 38.3% route), 2 logic levels.

Unconstrained Preference:
   MAXDELAY FROM PORT "ADC_LRCK" TO PORT "DAC_DATA" 

Report:    7.783ns delay ADC_LRCK to DAC_DATA

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.234       83.PADDI to   SLICE_261.D1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495   SLICE_261.D1 to   SLICE_261.F1 SLICE_261
ROUTE         1   e 1.234   SLICE_261.F1 to       93.PADDO DAC_DATA_c
DOPAD_DEL   ---     3.448       93.PADDO to         93.PAD DAC_DATA
                  --------
                    7.783   (68.3% logic, 31.7% route), 3 logic levels.

Unconstrained Preference:
   MAXDELAY FROM PORT "ADC_BCK" TO PORT "DAC_BCK" 

Report:    6.093ns delay ADC_BCK to DAC_BCK

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         86.PAD to       86.PADDI ADC_BCK
ROUTE         9   e 1.273       86.PADDI to       94.PADDO DAC_BCK_c_c
DOPAD_DEL   ---     3.448       94.PADDO to         94.PAD DAC_BCK
                  --------
                    6.093   (79.1% logic, 20.9% route), 2 logic levels.

Unconstrained Preference:
   MAXDELAY FROM PORT "ADC_LRCK" TO PORT "DAC_LRCK" 

Report:    6.093ns delay ADC_LRCK to DAC_LRCK

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54   e 1.273       83.PADDI to       91.PADDO DAC_LRCK_c_c
DOPAD_DEL   ---     3.448       91.PADDO to         91.PAD DAC_LRCK
                  --------
                    6.093   (79.1% logic, 20.9% route), 2 logic levels.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "M_CLK" 38.000000 MHz ;   |   38.000 MHz|  277.008 MHz|   9  
                                        |             |             |
FREQUENCY NET "DD0/I2CC0/READY_I2CM"    |             |             |
0.011111 MHz ;                          |    0.011 MHz|  146.929 MHz|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"DD0/I2CC0/I2CM0/LOAD_ADDR" 0.010000    |             |             |
MHz ;                                   |    0.010 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 |             |             |
MHz ;                                   |    0.011 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "BTN0/IN_DEBOUNCE"        |             |             |
0.001000 MHz ;                          |    0.001 MHz|  241.080 MHz|   2  
                                        |             |             |
FREQUENCY NET "BTN1/IN_DEBOUNCE"        |             |             |
0.001000 MHz ;                          |    0.001 MHz|  241.080 MHz|   2  
                                        |             |             |
FREQUENCY NET "I2SM/BCLK_SR" 6.144000   |             |             |
MHz ;                                   |    6.144 MHz|  300.933 MHz|   3  
                                        |             |             |
FREQUENCY NET "I2SS/BCLK_SR_R" 6.144000 |             |             |
MHz ;                                   |    6.144 MHz|  400.000 MHz|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 83 clocks:

Clock Domain: DAC0/DAC_DGOOD   Source: DAC0/SLICE_66.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_DATA[1]   Source: DD0/I2CC0/I2CM0/SLICE_387.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_ADDR   Source: SLICE_155.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_GATE_RELEASE   Source: SLICE_254.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: DAC_LRCK_c_c   Source: ADC_LRCK.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: DAC_BCK_c_c   Source: ADC_BCK.PAD
      Covered under: FREQUENCY NET "I2SM/BCLK_SR" 6.144000 MHz ;   Transfers: 1

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "BTN1/IN_DEBOUNCE" 0.001000 MHz ;   Transfers: 1

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "BTN0/IN_DEBOUNCE" 0.001000 MHz ;   Transfers: 1

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_DATA[1]   Source: DD0/I2CC0/I2CM0/SLICE_387.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

Clock Domain: SYS_CLK_TREE[5]_enable_4   Source: SLICE_84.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_DATA[1]   Source: DD0/I2CC0/I2CM0/SLICE_387.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_ADDR   Source: SLICE_155.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_ADDR" 0.010000 MHz ;   Transfers: 1

Clock Domain: I2SS/BCLK_GATE_RELEASE   Source: SLICE_254.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

Clock Domain: DAC0/DAC_DGOOD   Source: DAC0/SLICE_66.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_GATE_RELEASE   Source: SLICE_254.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_ADDR   Source: SLICE_155.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0   Loads: 14
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/READY_I2CM" 0.011111 MHz ;   Transfers: 10

Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

Clock Domain: SYS_CLK_TREE[14]   Source: SLICE_0.Q1   Loads: 31
   No transfer within this clock domain is found

Clock Domain: DAC_LRCK_c_c   Source: ADC_LRCK.PAD   Loads: 54
   No transfer within this clock domain is found

Clock Domain: DAC_BCK_c_c_derived_5   Source: SLICE_296.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: DAC_BCK_c_c   Source: ADC_BCK.PAD   Loads: 9
   No transfer within this clock domain is found

Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0   Loads: 116
   No transfer within this clock domain is found

Clock Domain: DRV_RUN   Source: SLICE_298.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: M_CLK   Source: OSC0.OSC   Loads: 9
   Covered under: FREQUENCY NET "M_CLK" 38.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.001ns         SLICE_207.F0 to        SLICE_207.DI0 FX_MODE_2_N_18_0
  e 1.234ns         SLICE_298.F0 to        SLICE_207.CLK DRV_RUN
  e 1.234ns         SLICE_298.F0 to        SLICE_208.CLK DRV_RUN
  e 1.234ns         SLICE_207.Q0 to     DD0/SLICE_134.M0 FX_MODE_0
  e 0.480ns         SLICE_207.Q0 to         SLICE_207.A1 FX_MODE_0
  e 1.234ns         SLICE_207.Q0 to         SLICE_208.B0 FX_MODE_0
  e 1.234ns         SLICE_207.Q0 to         SLICE_208.D1 FX_MODE_0
  e 1.234ns          RESET.PADDI to         SLICE_125.D1 ADC_RST_N_c_c
  e 1.234ns          RESET.PADDI to         SLICE_208.B1 ADC_RST_N_c_c
  e 1.234ns          RESET.PADDI to         SLICE_298.C0 ADC_RST_N_c_c
  e 1.234ns          RESET.PADDI to         SLICE_298.B1 ADC_RST_N_c_c
  e 2.993ns          RESET.PADDI to      ADC_RST_N.PADDO ADC_RST_N_c_c
  e 0.480ns         SLICE_125.F1 to         SLICE_125.C0 PS_DRV_3_N_221_2
  e 1.234ns         SLICE_125.F1 to     DD0/SLICE_202.A0 PS_DRV_3_N_221_2
  e 0.001ns    I2SS/SLICE_258.F0 to   I2SS/SLICE_258.DI0 I2SS/DATA_FULL_N_116
  e 1.234ns    I2SS/SLICE_258.Q0 to        SLICE_253.LSR I2SS/BIT_CTR_RST_N
  e 1.234ns    I2SS/SLICE_258.Q0 to   I2SS/SLICE_255.LSR I2SS/BIT_CTR_RST_N
  e 1.234ns    I2SS/SLICE_258.Q0 to   I2SS/SLICE_256.LSR I2SS/BIT_CTR_RST_N
  e 1.234ns    I2SS/SLICE_258.Q0 to   I2SS/SLICE_257.LSR I2SS/BIT_CTR_RST_N
  e 1.234ns         SLICE_254.Q0 to   I2SM/SLICE_209.CLK I2SS/BCLK_GATE_RELEASE
  e 1.234ns         SLICE_254.Q0 to        SLICE_253.CLK I2SS/BCLK_GATE_RELEASE
  e 1.234ns         SLICE_253.Q0 to         SLICE_296.B0 I2SS/BCLK_GATE
  e 1.234ns         SLICE_253.Q0 to         SLICE_296.B1 I2SS/BCLK_GATE
  e 1.234ns       ADC_DATA.PADDI to    I2SS/SLICE_366.M1 ADC_DATA_c
  e 1.234ns    I2SS/SLICE_366.Q1 to    I2SM/SLICE_409.M1 DATA_IN_R_T_0
  e 1.234ns         SLICE_261.Q0 to         SLICE_254.M0 WCLK_EDGE
  e 1.234ns        ADC_BCK.PADDI to        SLICE_254.CLK DAC_BCK_c_c
  e 1.234ns        ADC_BCK.PADDI to   I2SS/SLICE_258.CLK DAC_BCK_c_c
  e 1.234ns        ADC_BCK.PADDI to        SLICE_261.CLK DAC_BCK_c_c
  e 1.234ns        ADC_BCK.PADDI to        SLICE_262.CLK DAC_BCK_c_c
  e 1.234ns        ADC_BCK.PADDI to         SLICE_296.A0 DAC_BCK_c_c
  e 1.234ns        ADC_BCK.PADDI to         SLICE_296.A1 DAC_BCK_c_c
  e 1.273ns        ADC_BCK.PADDI to        DAC_BCK.PADDO DAC_BCK_c_c
  e 0.001ns    I2SS/SLICE_255.F0 to   I2SS/SLICE_255.DI0 I2SS/n30
  e 1.234ns         SLICE_296.F0 to   I2SS/SLICE_255.CLK DAC_BCK_c_c_derived_5
  e 1.234ns         SLICE_296.F0 to   I2SS/SLICE_256.CLK DAC_BCK_c_c_derived_5
  e 1.234ns         SLICE_296.F0 to   I2SS/SLICE_257.CLK DAC_BCK_c_c_derived_5
  e 0.480ns    I2SS/SLICE_255.Q0 to    I2SS/SLICE_255.A0 I2SS/BIT_CTR_0
  e 0.480ns    I2SS/SLICE_255.Q0 to    I2SS/SLICE_255.B1 I2SS/BIT_CTR_0
  e 1.234ns    I2SS/SLICE_255.Q0 to    I2SS/SLICE_256.B0 I2SS/BIT_CTR_0
  e 1.234ns    I2SS/SLICE_255.Q0 to    I2SS/SLICE_256.B1 I2SS/BIT_CTR_0
  e 1.234ns    I2SS/SLICE_255.Q0 to    I2SS/SLICE_257.B1 I2SS/BIT_CTR_0
  e 1.234ns    I2SS/SLICE_255.Q0 to    I2SS/SLICE_258.A0 I2SS/BIT_CTR_0
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_218.CLK DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_224.CLK DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_225.CLK DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_226.LSR DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_227.C0 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_227.C1 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_228.C0 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_228.C1 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_229.C0 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_229.C1 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_230.C0 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_230.C1 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_231.C0 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_231.C1 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_232.C0 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_232.C1 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_233.C0 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_233.C1 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_234.C0 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_234.C1 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_235.C0 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_235.C1 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_236.C0 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_236.C1 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_237.C0 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_237.C1 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to    I2SM/SLICE_238.C0 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_249.LSR DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_250.LSR DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to        SLICE_252.CLK DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to         SLICE_261.A0 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to         SLICE_261.D1 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to         SLICE_262.M0 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to         SLICE_296.C1 DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_405.CLK DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_406.CLK DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_407.CLK DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_408.CLK DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_409.CLK DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_410.CLK DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_411.CLK DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_412.CLK DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_413.CLK DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_416.LSR DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_417.LSR DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_418.LSR DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_419.LSR DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_420.LSR DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_421.LSR DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_422.LSR DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_423.LSR DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_424.LSR DAC_LRCK_c_c
  e 1.234ns       ADC_LRCK.PADDI to   I2SM/SLICE_425.LSR DAC_LRCK_c_c
  e 1.273ns       ADC_LRCK.PADDI to       DAC_LRCK.PADDO DAC_LRCK_c_c
  e 0.480ns    I2SS/SLICE_255.Q1 to    I2SS/SLICE_255.A1 I2SS/BIT_CTR_1
  e 1.234ns    I2SS/SLICE_255.Q1 to    I2SS/SLICE_256.A0 I2SS/BIT_CTR_1
  e 1.234ns    I2SS/SLICE_255.Q1 to    I2SS/SLICE_256.A1 I2SS/BIT_CTR_1
  e 1.234ns    I2SS/SLICE_255.Q1 to    I2SS/SLICE_257.A1 I2SS/BIT_CTR_1
  e 1.234ns    I2SS/SLICE_255.Q1 to    I2SS/SLICE_258.C0 I2SS/BIT_CTR_1
  e 0.480ns    I2SS/SLICE_257.F1 to    I2SS/SLICE_257.B0 I2SS/n2658
  e 0.480ns    I2SS/SLICE_256.Q0 to    I2SS/SLICE_256.C0 I2SS/BIT_CTR_2
  e 0.480ns    I2SS/SLICE_256.Q0 to    I2SS/SLICE_256.D1 I2SS/BIT_CTR_2
  e 1.234ns    I2SS/SLICE_256.Q0 to    I2SS/SLICE_257.A0 I2SS/BIT_CTR_2
  e 1.234ns    I2SS/SLICE_256.Q0 to    I2SS/SLICE_258.B0 I2SS/BIT_CTR_2
  e 0.001ns    I2SS/SLICE_256.F0 to   I2SS/SLICE_256.DI0 I2SS/n28
  e 0.480ns    I2SS/SLICE_256.Q1 to    I2SS/SLICE_256.C1 I2SS/BIT_CTR_3
  e 1.234ns    I2SS/SLICE_256.Q1 to    I2SS/SLICE_257.C0 I2SS/BIT_CTR_3
  e 1.234ns    I2SS/SLICE_256.Q1 to    I2SS/SLICE_258.A1 I2SS/BIT_CTR_3
  e 0.001ns    I2SS/SLICE_256.F1 to   I2SS/SLICE_256.DI1 I2SS/n27
  e 1.234ns         SLICE_259.Q1 to    I2SM/SLICE_225.M0 DATA_IN_R_T_23
  e 1.234ns    I2SS/SLICE_367.Q1 to    I2SM/SLICE_225.M1 DATA_IN_R_T_21
  e 1.234ns    I2SS/SLICE_123.Q0 to    I2SM/SLICE_224.M0 DATA_IN_R_T_20
  e 1.234ns    I2SS/SLICE_375.Q0 to    I2SM/SLICE_224.M1 DATA_IN_R_T_19
  e 1.234ns    I2SS/SLICE_375.Q1 to    I2SM/SLICE_405.M1 DATA_IN_R_T_18
  e 1.234ns    I2SS/SLICE_374.Q0 to    I2SM/SLICE_413.M0 DATA_IN_R_T_17
  e 1.234ns    I2SS/SLICE_374.Q1 to    I2SM/SLICE_413.M1 DATA_IN_R_T_16
  e 1.234ns    I2SS/SLICE_373.Q0 to    I2SM/SLICE_412.M0 DATA_IN_R_T_15
  e 1.234ns    I2SS/SLICE_373.Q1 to    I2SM/SLICE_412.M1 DATA_IN_R_T_14
  e 1.234ns    I2SS/SLICE_372.Q0 to    I2SM/SLICE_411.M0 DATA_IN_R_T_13
  e 1.234ns    I2SS/SLICE_372.Q1 to    I2SM/SLICE_411.M1 DATA_IN_R_T_12
  e 1.234ns    I2SS/SLICE_371.Q0 to    I2SM/SLICE_410.M0 DATA_IN_R_T_11
  e 1.234ns    I2SS/SLICE_371.Q1 to    I2SM/SLICE_410.M1 DATA_IN_R_T_10
  e 1.234ns    I2SS/SLICE_370.Q0 to    I2SM/SLICE_409.M0 DATA_IN_R_T_9
  e 1.234ns    I2SS/SLICE_370.Q1 to    I2SM/SLICE_218.M0 DATA_IN_R_T_8
  e 1.234ns    I2SS/SLICE_369.Q0 to    I2SM/SLICE_408.M0 DATA_IN_R_T_7
  e 1.234ns    I2SS/SLICE_369.Q1 to    I2SM/SLICE_408.M1 DATA_IN_R_T_6
  e 1.234ns    I2SS/SLICE_368.Q0 to    I2SM/SLICE_407.M0 DATA_IN_R_T_5
  e 1.234ns    I2SS/SLICE_368.Q1 to    I2SM/SLICE_407.M1 DATA_IN_R_T_4
  e 1.234ns    I2SS/SLICE_367.Q0 to    I2SM/SLICE_406.M0 DATA_IN_R_T_3
  e 1.234ns    I2SS/SLICE_123.Q1 to    I2SM/SLICE_406.M1 DATA_IN_R_T_2
  e 1.234ns    I2SS/SLICE_366.Q0 to    I2SM/SLICE_405.M0 DATA_IN_R_T_1
  e 1.234ns         SLICE_262.Q0 to         SLICE_261.B0 WCLK_R
  e 0.001ns         SLICE_261.F0 to        SLICE_261.DI0 WCLK_EDGE_N_123
  e 0.001ns    I2SS/SLICE_255.F1 to   I2SS/SLICE_255.DI1 I2SS/n29
  e 0.001ns    I2SS/SLICE_257.F0 to   I2SS/SLICE_257.DI0 I2SS/n26
  e 0.480ns    I2SS/SLICE_257.Q0 to    I2SS/SLICE_257.D0 I2SS/BIT_CTR_4
  e 1.234ns    I2SS/SLICE_257.Q0 to    I2SS/SLICE_258.B1 I2SS/BIT_CTR_4
  e 0.480ns    I2SS/SLICE_258.F1 to    I2SS/SLICE_258.D0 I2SS/n2315
  e 1.234ns         SLICE_208.Q0 to     DD0/SLICE_135.M0 FX_MODE_2
  e 1.234ns         SLICE_208.Q0 to         SLICE_207.A0 FX_MODE_2
  e 1.234ns         SLICE_208.Q0 to         SLICE_207.B1 FX_MODE_2
  e 0.480ns         SLICE_208.Q0 to         SLICE_208.A1 FX_MODE_2
  e 1.234ns         SLICE_207.Q1 to     DD0/SLICE_135.M1 FX_MODE_1
  e 0.480ns         SLICE_207.Q1 to         SLICE_207.B0 FX_MODE_1
  e 1.234ns         SLICE_207.Q1 to         SLICE_208.A0 FX_MODE_1
  e 1.234ns         SLICE_207.Q1 to         SLICE_208.C1 FX_MODE_1
  e 0.001ns         SLICE_207.F1 to        SLICE_207.DI1 FX_MODE_2_N_18_1
  e 1.234ns         SLICE_208.F1 to   I2SM/SLICE_218.LSR n1531
  e 1.234ns         SLICE_208.F1 to   I2SM/SLICE_224.LSR n1531
  e 1.234ns         SLICE_208.F1 to   I2SM/SLICE_225.LSR n1531
  e 1.234ns         SLICE_208.F1 to   I2SM/SLICE_405.LSR n1531
  e 1.234ns         SLICE_208.F1 to   I2SM/SLICE_406.LSR n1531
  e 1.234ns         SLICE_208.F1 to   I2SM/SLICE_407.LSR n1531
  e 1.234ns         SLICE_208.F1 to   I2SM/SLICE_408.LSR n1531
  e 1.234ns         SLICE_208.F1 to   I2SM/SLICE_409.LSR n1531
  e 1.234ns         SLICE_208.F1 to   I2SM/SLICE_410.LSR n1531
  e 1.234ns         SLICE_208.F1 to   I2SM/SLICE_411.LSR n1531
  e 1.234ns         SLICE_208.F1 to   I2SM/SLICE_412.LSR n1531
  e 1.234ns         SLICE_208.F1 to   I2SM/SLICE_413.LSR n1531
  e 0.001ns         SLICE_208.F0 to        SLICE_208.DI0 FX_MODE_2_N_18_2
  e 1.234ns         SLICE_261.F1 to       DAC_DATA.PADDO DAC_DATA_c
  e 1.234ns    BTN_LEFT_IN.PADDI to     BTN0/SLICE_42.A0 BTN_LEFT_IN_c
  e 1.234ns   BTN_RIGHT_IN.PADDI to     BTN1/SLICE_52.A0 BTN_RIGHT_IN_c
  e 0.001ns     BTN0/SLICE_42.F0 to    BTN0/SLICE_42.DI0 BTN0/IN_BUTTON_N_302
  e 0.001ns         SLICE_125.F0 to        SLICE_125.DI0 DD0/n1301
  e 0.001ns     DD0/SLICE_202.F0 to    DD0/SLICE_202.DI0 DD0/n606
  e 1.234ns    I2SM/SLICE_238.Q0 to         SLICE_261.A1 I2SM/DATA_OUT_SR_L_23
  e 1.234ns         SLICE_252.Q1 to         SLICE_261.B1 I2SM/READY
  e 1.234ns    I2SM/SLICE_417.Q1 to         SLICE_261.C1 I2SM/DATA_OUT_SR_R_23
  e 1.234ns    I2SM/SLICE_411.Q1 to    I2SM/SLICE_233.A0 I2SM/DATA_OUT_L_BUF_13
  e 1.234ns    I2SM/SLICE_410.Q1 to    I2SM/SLICE_232.A0 I2SM/DATA_OUT_L_BUF_11
  e 1.234ns         SLICE_252.Q0 to   I2SM/SLICE_213.LSR I2SM/READY_FLAG
  e 0.480ns         SLICE_252.Q0 to         SLICE_252.M1 I2SM/READY_FLAG
  e 1.234ns         SLICE_252.Q0 to        SLICE_254.LSR I2SM/READY_FLAG
  e 1.234ns         SLICE_252.Q0 to   I2SS/SLICE_258.LSR I2SM/READY_FLAG
  e 0.001ns    I2SM/SLICE_213.F0 to   I2SM/SLICE_213.DI0 I2SM/DATA_EMPTY_N_184
  e 1.234ns    I2SM/SLICE_213.Q0 to   I2SM/SLICE_209.LSR I2SM/BIT_CTR_RST_N
  e 1.234ns    I2SM/SLICE_209.Q0 to    I2SM/SLICE_238.B1 I2SM/BCLK_GATE
  e 1.234ns    I2SM/SLICE_210.Q0 to    I2SM/SLICE_213.D0 I2SM/BIT_CTR_0
  e 1.234ns    I2SM/SLICE_410.Q0 to    I2SM/SLICE_232.A1 I2SM/DATA_OUT_L_BUF_12
  e 1.234ns    I2SM/SLICE_210.Q1 to    I2SM/SLICE_213.A1 I2SM/BIT_CTR_1
  e 1.234ns    I2SM/SLICE_211.Q0 to    I2SM/SLICE_213.B1 I2SM/BIT_CTR_2
  e 1.234ns    I2SM/SLICE_211.Q1 to    I2SM/SLICE_213.B0 I2SM/BIT_CTR_3
  e 1.234ns    I2SM/SLICE_218.Q0 to    I2SM/SLICE_231.A0 I2SM/DATA_OUT_L_BUF_9
  e 1.234ns    I2SM/SLICE_408.Q0 to    I2SM/SLICE_230.A1 I2SM/DATA_OUT_L_BUF_8
  e 1.234ns    I2SM/SLICE_408.Q1 to    I2SM/SLICE_230.A0 I2SM/DATA_OUT_L_BUF_7
  e 1.234ns    I2SM/SLICE_407.Q0 to    I2SM/SLICE_229.A1 I2SM/DATA_OUT_L_BUF_6
  e 1.234ns    I2SM/SLICE_407.Q1 to    I2SM/SLICE_229.A0 I2SM/DATA_OUT_L_BUF_5
  e 1.234ns    I2SM/SLICE_406.Q0 to    I2SM/SLICE_228.A1 I2SM/DATA_OUT_L_BUF_4
  e 1.234ns    I2SM/SLICE_406.Q1 to    I2SM/SLICE_228.A0 I2SM/DATA_OUT_L_BUF_3
  e 1.234ns    I2SM/SLICE_212.Q0 to    I2SM/SLICE_213.A0 I2SM/BIT_CTR_4
  e 0.480ns    I2SM/SLICE_213.F1 to    I2SM/SLICE_213.C0 I2SM/n2317
  e 1.234ns    I2SM/SLICE_405.Q0 to    I2SM/SLICE_227.A1 I2SM/DATA_OUT_L_BUF_2
  e 1.234ns    I2SM/SLICE_409.Q1 to    I2SM/SLICE_227.A0 I2SM/DATA_OUT_L_BUF_1
  e 1.234ns    I2SM/SLICE_225.Q0 to    I2SM/SLICE_238.A0 I2SM/DATA_OUT_L_BUF_23
  e 1.234ns    I2SM/SLICE_225.Q1 to    I2SM/SLICE_237.A1 I2SM/DATA_OUT_L_BUF_22
  e 1.234ns    I2SM/SLICE_224.Q0 to    I2SM/SLICE_237.A0 I2SM/DATA_OUT_L_BUF_21
  e 1.234ns    I2SM/SLICE_224.Q1 to    I2SM/SLICE_236.A1 I2SM/DATA_OUT_L_BUF_20
  e 1.234ns    I2SM/SLICE_405.Q1 to    I2SM/SLICE_236.A0 I2SM/DATA_OUT_L_BUF_19
  e 1.234ns    I2SM/SLICE_413.Q0 to    I2SM/SLICE_235.A1 I2SM/DATA_OUT_L_BUF_18
  e 1.234ns    I2SM/SLICE_413.Q1 to    I2SM/SLICE_235.A0 I2SM/DATA_OUT_L_BUF_17
  e 1.234ns    I2SM/SLICE_412.Q0 to    I2SM/SLICE_234.A1 I2SM/DATA_OUT_L_BUF_16
  e 1.234ns    I2SM/SLICE_412.Q1 to    I2SM/SLICE_234.A0 I2SM/DATA_OUT_L_BUF_15
  e 1.234ns    I2SM/SLICE_411.Q0 to    I2SM/SLICE_233.A1 I2SM/DATA_OUT_L_BUF_14
  e 1.234ns    I2SM/SLICE_409.Q0 to    I2SM/SLICE_231.A1 I2SM/DATA_OUT_L_BUF_10
  e 0.001ns     BTN1/SLICE_52.F0 to    BTN1/SLICE_52.DI0 BTN1/IN_BUTTON_N_302

--------------------------------------------------------------------------------


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 337 paths, 12 nets, and 1463 connections (87.50% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Mon Oct 01 17:52:57 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o FxBox_impl1.tw1 -gui -msgset C:/fpga/projects/FxBox/promote.xml FxBox_impl1_map.ncd FxBox_impl1.prf 
Design file:     fxbox_impl1_map.ncd
Preference file: fxbox_impl1.prf
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "M_CLK" 38.000000 MHz (0 errors)</A></LI>            121 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>FREQUENCY NET "DD0/I2CC0/READY_I2CM" 0.011111 MHz (0 errors)</A></LI>            116 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_2' Target='right'>FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_ADDR" 0.010000 MHz (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_3' Target='right'>FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz (0 errors)</A></LI>            8 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_4' Target='right'>FREQUENCY NET "BTN0/IN_DEBOUNCE" 0.001000 MHz (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_5' Target='right'>FREQUENCY NET "BTN1/IN_DEBOUNCE" 0.001000 MHz (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_6' Target='right'>FREQUENCY NET "I2SM/BCLK_SR" 6.144000 MHz (0 errors)</A></LI>            66 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_7' Target='right'>FREQUENCY NET "I2SS/BCLK_SR_R" 6.144000 MHz (0 errors)</A></LI>            23 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "M_CLK" 38.000000 MHz ;
            121 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i13  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i13  (to M_CLK +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    SLICE_0.CLK to     SLICE_0.Q0 SLICE_0 (from M_CLK)
ROUTE         1   e 0.199     SLICE_0.Q0 to     SLICE_0.A0 n2
CTOF_DEL    ---     0.101     SLICE_0.A0 to     SLICE_0.F0 SLICE_0
ROUTE         1   e 0.001     SLICE_0.F0 to    SLICE_0.DI0 n67 (to M_CLK)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: FREQUENCY NET "DD0/I2CC0/READY_I2CM" 0.011111 MHz ;
            116 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/CTR0/CLOCK_R_506__i9  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/CTR0/CLOCK_R_506__i9  (to DD0/I2CC0/READY_I2CM +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay DD0/I2CC0/CTR0/SLICE_10 to DD0/I2CC0/CTR0/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path DD0/I2CC0/CTR0/SLICE_10 to DD0/I2CC0/CTR0/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 */SLICE_10.CLK to *0/SLICE_10.Q0 DD0/I2CC0/CTR0/SLICE_10 (from DD0/I2CC0/READY_I2CM)
ROUTE         4   e 0.199 *0/SLICE_10.Q0 to *0/SLICE_10.A0 DD0/I2CC0/CTR_BUF_9
CTOF_DEL    ---     0.101 *0/SLICE_10.A0 to *0/SLICE_10.F0 DD0/I2CC0/CTR0/SLICE_10
ROUTE         1   e 0.001 *0/SLICE_10.F0 to */SLICE_10.DI0 DD0/I2CC0/CTR0/n51 (to DD0/I2CC0/READY_I2CM)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_2"></A>Preference: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_ADDR" 0.010000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.763ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/INIT_R_80  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/CMD_BYTE_R_i1  (to DD0/I2CC0/I2CM0/LOAD_ADDR +)

   Delay:               0.750ns  (31.2% logic, 68.8% route), 2 logic levels.

 Constraint Details:

      0.750ns physical path delay DD0/I2CC0/SLICE_178 to DD0/I2CC0/SLICE_147 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.763ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_178 to DD0/I2CC0/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_178.CLK to */SLICE_178.Q1 DD0/I2CC0/SLICE_178 (from SYS_CLK_TREE[5])
ROUTE         3   e 0.515 */SLICE_178.Q1 to */SLICE_147.A0 DD0/I2CC0/INIT_R
CTOF_DEL    ---     0.101 */SLICE_147.A0 to */SLICE_147.F0 DD0/I2CC0/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 DD0/I2CC0/CMD_I2CM_6 (to DD0/I2CC0/I2CM0/LOAD_ADDR)
                  --------
                    0.750   (31.2% logic, 68.8% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_3"></A>Preference: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;
            8 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.667ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i6  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i1  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               0.648ns  (20.5% logic, 79.5% route), 1 logic levels.

 Constraint Details:

      0.648ns physical path delay DD0/I2CC0/SLICE_382 to DD0/I2CC0/I2CM0/SLICE_383 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.667ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_382 to DD0/I2CC0/I2CM0/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_382.CLK to */SLICE_382.Q1 DD0/I2CC0/SLICE_382 (from DD0/I2CC0/READY_I2CM)
ROUTE         1   e 0.515 */SLICE_382.Q1 to */SLICE_383.M0 DD0/I2CC0/DATA_W_I2CM_6 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    0.648   (20.5% logic, 79.5% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_4"></A>Preference: FREQUENCY NET "BTN0/IN_DEBOUNCE" 0.001000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/BUSY_86  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        BTN0/OUT_BUTTON_T_17  (to BTN0/IN_DEBOUNCE +)

   Delay:               1.264ns  (18.5% logic, 81.5% route), 2 logic levels.

 Constraint Details:

      1.264ns physical path delay SLICE_205 to BTN0/SLICE_62 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint requirement (totaling 0.000ns) by 1.264ns

 Physical Path Details:

      Data path SLICE_205 to BTN0/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133  SLICE_205.CLK to   SLICE_205.Q0 SLICE_205 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.515   SLICE_205.Q0 to   SLICE_298.A1 DRV_BUSY
CTOF_DEL    ---     0.101   SLICE_298.A1 to   SLICE_298.F1 SLICE_298
ROUTE         2   e 0.515   SLICE_298.F1 to */SLICE_62.LSR BTN_CLR (to BTN0/IN_DEBOUNCE)
                  --------
                    1.264   (18.5% logic, 81.5% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_5"></A>Preference: FREQUENCY NET "BTN1/IN_DEBOUNCE" 0.001000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/BUSY_86  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        BTN1/OUT_BUTTON_T_17  (to BTN1/IN_DEBOUNCE +)

   Delay:               1.264ns  (18.5% logic, 81.5% route), 2 logic levels.

 Constraint Details:

      1.264ns physical path delay SLICE_205 to BTN1/SLICE_64 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint requirement (totaling 0.000ns) by 1.264ns

 Physical Path Details:

      Data path SLICE_205 to BTN1/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133  SLICE_205.CLK to   SLICE_205.Q0 SLICE_205 (from SYS_CLK_TREE[5])
ROUTE         1   e 0.515   SLICE_205.Q0 to   SLICE_298.A1 DRV_BUSY
CTOF_DEL    ---     0.101   SLICE_298.A1 to   SLICE_298.F1 SLICE_298
ROUTE         2   e 0.515   SLICE_298.F1 to */SLICE_64.LSR BTN_CLR (to BTN1/IN_DEBOUNCE)
                  --------
                    1.264   (18.5% logic, 81.5% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_6"></A>Preference: FREQUENCY NET "I2SM/BCLK_SR" 6.144000 MHz ;
            66 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_R__i0  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_R__i1  (to I2SM/BCLK_SR +)

   Delay:               0.332ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.332ns physical path delay I2SM/SLICE_416 to I2SM/SLICE_416 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.351ns

 Physical Path Details:

      Data path I2SM/SLICE_416 to I2SM/SLICE_416:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_416.CLK to */SLICE_416.Q1 I2SM/SLICE_416 (from I2SM/BCLK_SR)
ROUTE         1   e 0.199 */SLICE_416.Q1 to */SLICE_416.M0 I2SM/DATA_OUT_SR_R_0 (to I2SM/BCLK_SR)
                  --------
                    0.332   (40.1% logic, 59.9% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_7"></A>Preference: FREQUENCY NET "I2SS/BCLK_SR_R" 6.144000 MHz ;
            23 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i0  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i1  (to I2SS/BCLK_SR_R +)

   Delay:               0.332ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.332ns physical path delay I2SS/SLICE_366 to I2SS/SLICE_366 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.351ns

 Physical Path Details:

      Data path I2SS/SLICE_366 to I2SS/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_366.CLK to */SLICE_366.Q1 I2SS/SLICE_366 (from I2SS/BCLK_SR_R)
ROUTE         2   e 0.199 */SLICE_366.Q1 to */SLICE_366.M0 DATA_IN_R_T_0 (to I2SS/BCLK_SR_R)
                  --------
                    0.332   (40.1% logic, 59.9% route), 1 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "M_CLK" 38.000000 MHz ;   |     0.000 ns|     0.447 ns|   2  
                                        |             |             |
FREQUENCY NET "DD0/I2CC0/READY_I2CM"    |             |             |
0.011111 MHz ;                          |     0.000 ns|     0.447 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"DD0/I2CC0/I2CM0/LOAD_ADDR" 0.010000    |             |             |
MHz ;                                   |     0.000 ns|     0.763 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 |             |             |
MHz ;                                   |     0.000 ns|     0.667 ns|   1  
                                        |             |             |
FREQUENCY NET "BTN0/IN_DEBOUNCE"        |             |             |
0.001000 MHz ;                          |     0.000 ns|     1.264 ns|   2  
                                        |             |             |
FREQUENCY NET "BTN1/IN_DEBOUNCE"        |             |             |
0.001000 MHz ;                          |     0.000 ns|     1.264 ns|   2  
                                        |             |             |
FREQUENCY NET "I2SM/BCLK_SR" 6.144000   |             |             |
MHz ;                                   |     0.000 ns|     0.351 ns|   1  
                                        |             |             |
FREQUENCY NET "I2SS/BCLK_SR_R" 6.144000 |             |             |
MHz ;                                   |     0.000 ns|     0.351 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 84 clocks:

Clock Domain: DAC0/DAC_DGOOD   Source: DAC0/SLICE_66.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_DATA[1]   Source: DD0/I2CC0/I2CM0/SLICE_387.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_ADDR   Source: SLICE_155.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_GATE_RELEASE   Source: SLICE_254.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: DAC_LRCK_c_c   Source: ADC_LRCK.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: DAC_BCK_c_c   Source: ADC_BCK.PAD
      Covered under: FREQUENCY NET "I2SM/BCLK_SR" 6.144000 MHz ;   Transfers: 1

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "BTN1/IN_DEBOUNCE" 0.001000 MHz ;   Transfers: 1

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "BTN0/IN_DEBOUNCE" 0.001000 MHz ;   Transfers: 1

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_DATA[1]   Source: DD0/I2CC0/I2CM0/SLICE_387.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

Clock Domain: DD0/I2CC0/I2CM0/LOAD_DATA[1]   Source: DD0/I2CC0/I2CM0/SLICE_387.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_ADDR   Source: SLICE_155.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_ADDR" 0.010000 MHz ;   Transfers: 1

Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0   Loads: 14
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/READY_I2CM" 0.011111 MHz ;   Transfers: 10

Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SYS_CLK_TREE[5]_enable_4   Source: SLICE_84.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_ADDR   Source: SLICE_155.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_GATE_RELEASE   Source: SLICE_254.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: DAC0/DAC_DGOOD   Source: DAC0/SLICE_66.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_GATE_RELEASE   Source: SLICE_254.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

Clock Domain: SYS_CLK_TREE[14]   Source: SLICE_0.Q1   Loads: 31
   No transfer within this clock domain is found

Clock Domain: DAC_LRCK_c_c   Source: ADC_LRCK.PAD   Loads: 54
   No transfer within this clock domain is found

Clock Domain: DAC_BCK_c_c_derived_5   Source: SLICE_296.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: DAC_BCK_c_c   Source: ADC_BCK.PAD   Loads: 9
   No transfer within this clock domain is found

Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0   Loads: 116
   No transfer within this clock domain is found

Clock Domain: DRV_RUN   Source: SLICE_298.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: M_CLK   Source: OSC0.OSC   Loads: 9
   Covered under: FREQUENCY NET "M_CLK" 38.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.001ns         SLICE_207.F0 to        SLICE_207.DI0 FX_MODE_2_N_18_0
  e 0.515ns         SLICE_298.F0 to        SLICE_207.CLK DRV_RUN
  e 0.515ns         SLICE_298.F0 to        SLICE_208.CLK DRV_RUN
  e 0.515ns         SLICE_207.Q0 to     DD0/SLICE_134.M0 FX_MODE_0
  e 0.199ns         SLICE_207.Q0 to         SLICE_207.A1 FX_MODE_0
  e 0.515ns         SLICE_207.Q0 to         SLICE_208.B0 FX_MODE_0
  e 0.515ns         SLICE_207.Q0 to         SLICE_208.D1 FX_MODE_0
  e 0.515ns          RESET.PADDI to         SLICE_125.D1 ADC_RST_N_c_c
  e 0.515ns          RESET.PADDI to         SLICE_208.B1 ADC_RST_N_c_c
  e 0.515ns          RESET.PADDI to         SLICE_298.C0 ADC_RST_N_c_c
  e 0.515ns          RESET.PADDI to         SLICE_298.B1 ADC_RST_N_c_c
  e 0.840ns          RESET.PADDI to      ADC_RST_N.PADDO ADC_RST_N_c_c
  e 0.199ns         SLICE_125.F1 to         SLICE_125.C0 PS_DRV_3_N_221_2
  e 0.515ns         SLICE_125.F1 to     DD0/SLICE_202.A0 PS_DRV_3_N_221_2
  e 0.001ns    I2SS/SLICE_258.F0 to   I2SS/SLICE_258.DI0 I2SS/DATA_FULL_N_116
  e 0.515ns    I2SS/SLICE_258.Q0 to        SLICE_253.LSR I2SS/BIT_CTR_RST_N
  e 0.515ns    I2SS/SLICE_258.Q0 to   I2SS/SLICE_255.LSR I2SS/BIT_CTR_RST_N
  e 0.515ns    I2SS/SLICE_258.Q0 to   I2SS/SLICE_256.LSR I2SS/BIT_CTR_RST_N
  e 0.515ns    I2SS/SLICE_258.Q0 to   I2SS/SLICE_257.LSR I2SS/BIT_CTR_RST_N
  e 0.515ns         SLICE_254.Q0 to        SLICE_253.CLK I2SS/BCLK_GATE_RELEASE
  e 0.515ns         SLICE_253.Q0 to         SLICE_296.B0 I2SS/BCLK_GATE
  e 0.515ns         SLICE_253.Q0 to         SLICE_296.B1 I2SS/BCLK_GATE
  e 0.515ns       ADC_DATA.PADDI to    I2SS/SLICE_366.M1 ADC_DATA_c
  e 0.515ns    I2SS/SLICE_366.Q1 to    I2SM/SLICE_409.M1 DATA_IN_R_T_0
  e 0.515ns         SLICE_261.Q0 to         SLICE_254.M0 WCLK_EDGE
  e 0.515ns        ADC_BCK.PADDI to    I2SM/SLICE_238.A1 DAC_BCK_c_c
  e 0.515ns        ADC_BCK.PADDI to   I2SS/SLICE_258.CLK DAC_BCK_c_c
  e 0.515ns        ADC_BCK.PADDI to        SLICE_261.CLK DAC_BCK_c_c
  e 0.515ns        ADC_BCK.PADDI to        SLICE_262.CLK DAC_BCK_c_c
  e 0.515ns        ADC_BCK.PADDI to         SLICE_296.A0 DAC_BCK_c_c
  e 0.515ns        ADC_BCK.PADDI to         SLICE_296.A1 DAC_BCK_c_c
  e 0.360ns        ADC_BCK.PADDI to        DAC_BCK.PADDO DAC_BCK_c_c
  e 0.001ns    I2SS/SLICE_255.F0 to   I2SS/SLICE_255.DI0 I2SS/n30
  e 0.515ns         SLICE_296.F0 to   I2SS/SLICE_255.CLK DAC_BCK_c_c_derived_5
  e 0.515ns         SLICE_296.F0 to   I2SS/SLICE_256.CLK DAC_BCK_c_c_derived_5
  e 0.515ns         SLICE_296.F0 to   I2SS/SLICE_257.CLK DAC_BCK_c_c_derived_5
  e 0.199ns    I2SS/SLICE_255.Q0 to    I2SS/SLICE_255.A0 I2SS/BIT_CTR_0
  e 0.199ns    I2SS/SLICE_255.Q0 to    I2SS/SLICE_255.B1 I2SS/BIT_CTR_0
  e 0.515ns    I2SS/SLICE_255.Q0 to    I2SS/SLICE_256.B0 I2SS/BIT_CTR_0
  e 0.515ns    I2SS/SLICE_255.Q0 to    I2SS/SLICE_256.B1 I2SS/BIT_CTR_0
  e 0.515ns    I2SS/SLICE_255.Q0 to    I2SS/SLICE_257.B1 I2SS/BIT_CTR_0
  e 0.515ns    I2SS/SLICE_255.Q0 to    I2SS/SLICE_258.A0 I2SS/BIT_CTR_0
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_218.CLK DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_224.CLK DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_225.CLK DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_226.LSR DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_227.C0 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_227.C1 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_228.C0 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_228.C1 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_229.C0 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_229.C1 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_230.C0 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_230.C1 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_231.C0 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_231.C1 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_232.C0 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_232.C1 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_233.C0 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_233.C1 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_234.C0 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_234.C1 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_235.C0 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_235.C1 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_236.C0 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_236.C1 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_237.C0 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_237.C1 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to    I2SM/SLICE_238.C0 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_249.LSR DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_250.LSR DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to        SLICE_252.CLK DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to         SLICE_261.A0 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to         SLICE_261.D1 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to         SLICE_262.M0 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to         SLICE_296.C1 DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_405.CLK DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_406.CLK DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_407.CLK DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_408.CLK DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_409.CLK DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_410.CLK DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_411.CLK DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_412.CLK DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_413.CLK DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_416.LSR DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_417.LSR DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_418.LSR DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_419.LSR DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_420.LSR DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_421.LSR DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_422.LSR DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_423.LSR DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_424.LSR DAC_LRCK_c_c
  e 0.515ns       ADC_LRCK.PADDI to   I2SM/SLICE_425.LSR DAC_LRCK_c_c
  e 0.360ns       ADC_LRCK.PADDI to       DAC_LRCK.PADDO DAC_LRCK_c_c
  e 0.199ns    I2SS/SLICE_255.Q1 to    I2SS/SLICE_255.A1 I2SS/BIT_CTR_1
  e 0.515ns    I2SS/SLICE_255.Q1 to    I2SS/SLICE_256.A0 I2SS/BIT_CTR_1
  e 0.515ns    I2SS/SLICE_255.Q1 to    I2SS/SLICE_256.A1 I2SS/BIT_CTR_1
  e 0.515ns    I2SS/SLICE_255.Q1 to    I2SS/SLICE_257.A1 I2SS/BIT_CTR_1
  e 0.515ns    I2SS/SLICE_255.Q1 to    I2SS/SLICE_258.C0 I2SS/BIT_CTR_1
  e 0.199ns    I2SS/SLICE_257.F1 to    I2SS/SLICE_257.B0 I2SS/n2658
  e 0.199ns    I2SS/SLICE_256.Q0 to    I2SS/SLICE_256.C0 I2SS/BIT_CTR_2
  e 0.199ns    I2SS/SLICE_256.Q0 to    I2SS/SLICE_256.D1 I2SS/BIT_CTR_2
  e 0.515ns    I2SS/SLICE_256.Q0 to    I2SS/SLICE_257.A0 I2SS/BIT_CTR_2
  e 0.515ns    I2SS/SLICE_256.Q0 to    I2SS/SLICE_258.B0 I2SS/BIT_CTR_2
  e 0.001ns    I2SS/SLICE_256.F0 to   I2SS/SLICE_256.DI0 I2SS/n28
  e 0.199ns    I2SS/SLICE_256.Q1 to    I2SS/SLICE_256.C1 I2SS/BIT_CTR_3
  e 0.515ns    I2SS/SLICE_256.Q1 to    I2SS/SLICE_257.C0 I2SS/BIT_CTR_3
  e 0.515ns    I2SS/SLICE_256.Q1 to    I2SS/SLICE_258.A1 I2SS/BIT_CTR_3
  e 0.001ns    I2SS/SLICE_256.F1 to   I2SS/SLICE_256.DI1 I2SS/n27
  e 0.515ns         SLICE_259.Q1 to    I2SM/SLICE_225.M0 DATA_IN_R_T_23
  e 0.515ns    I2SS/SLICE_367.Q1 to    I2SM/SLICE_225.M1 DATA_IN_R_T_21
  e 0.515ns    I2SS/SLICE_123.Q0 to    I2SM/SLICE_224.M0 DATA_IN_R_T_20
  e 0.515ns    I2SS/SLICE_375.Q0 to    I2SM/SLICE_224.M1 DATA_IN_R_T_19
  e 0.515ns    I2SS/SLICE_375.Q1 to    I2SM/SLICE_405.M1 DATA_IN_R_T_18
  e 0.515ns    I2SS/SLICE_374.Q0 to    I2SM/SLICE_413.M0 DATA_IN_R_T_17
  e 0.515ns    I2SS/SLICE_374.Q1 to    I2SM/SLICE_413.M1 DATA_IN_R_T_16
  e 0.515ns    I2SS/SLICE_373.Q0 to    I2SM/SLICE_412.M0 DATA_IN_R_T_15
  e 0.515ns    I2SS/SLICE_373.Q1 to    I2SM/SLICE_412.M1 DATA_IN_R_T_14
  e 0.515ns    I2SS/SLICE_372.Q0 to    I2SM/SLICE_411.M0 DATA_IN_R_T_13
  e 0.515ns    I2SS/SLICE_372.Q1 to    I2SM/SLICE_411.M1 DATA_IN_R_T_12
  e 0.515ns    I2SS/SLICE_371.Q0 to    I2SM/SLICE_410.M0 DATA_IN_R_T_11
  e 0.515ns    I2SS/SLICE_371.Q1 to    I2SM/SLICE_410.M1 DATA_IN_R_T_10
  e 0.515ns    I2SS/SLICE_370.Q0 to    I2SM/SLICE_409.M0 DATA_IN_R_T_9
  e 0.515ns    I2SS/SLICE_370.Q1 to    I2SM/SLICE_218.M0 DATA_IN_R_T_8
  e 0.515ns    I2SS/SLICE_369.Q0 to    I2SM/SLICE_408.M0 DATA_IN_R_T_7
  e 0.515ns    I2SS/SLICE_369.Q1 to    I2SM/SLICE_408.M1 DATA_IN_R_T_6
  e 0.515ns    I2SS/SLICE_368.Q0 to    I2SM/SLICE_407.M0 DATA_IN_R_T_5
  e 0.515ns    I2SS/SLICE_368.Q1 to    I2SM/SLICE_407.M1 DATA_IN_R_T_4
  e 0.515ns    I2SS/SLICE_367.Q0 to    I2SM/SLICE_406.M0 DATA_IN_R_T_3
  e 0.515ns    I2SS/SLICE_123.Q1 to    I2SM/SLICE_406.M1 DATA_IN_R_T_2
  e 0.515ns    I2SS/SLICE_366.Q0 to    I2SM/SLICE_405.M0 DATA_IN_R_T_1
  e 0.515ns         SLICE_262.Q0 to         SLICE_261.B0 WCLK_R
  e 0.001ns         SLICE_261.F0 to        SLICE_261.DI0 WCLK_EDGE_N_123
  e 0.001ns    I2SS/SLICE_255.F1 to   I2SS/SLICE_255.DI1 I2SS/n29
  e 0.001ns    I2SS/SLICE_257.F0 to   I2SS/SLICE_257.DI0 I2SS/n26
  e 0.199ns    I2SS/SLICE_257.Q0 to    I2SS/SLICE_257.D0 I2SS/BIT_CTR_4
  e 0.515ns    I2SS/SLICE_257.Q0 to    I2SS/SLICE_258.B1 I2SS/BIT_CTR_4
  e 0.199ns    I2SS/SLICE_258.F1 to    I2SS/SLICE_258.D0 I2SS/n2315
  e 0.515ns         SLICE_208.Q0 to     DD0/SLICE_135.M0 FX_MODE_2
  e 0.515ns         SLICE_208.Q0 to         SLICE_207.A0 FX_MODE_2
  e 0.515ns         SLICE_208.Q0 to         SLICE_207.B1 FX_MODE_2
  e 0.199ns         SLICE_208.Q0 to         SLICE_208.A1 FX_MODE_2
  e 0.515ns         SLICE_207.Q1 to     DD0/SLICE_135.M1 FX_MODE_1
  e 0.199ns         SLICE_207.Q1 to         SLICE_207.B0 FX_MODE_1
  e 0.515ns         SLICE_207.Q1 to         SLICE_208.A0 FX_MODE_1
  e 0.515ns         SLICE_207.Q1 to         SLICE_208.C1 FX_MODE_1
  e 0.001ns         SLICE_207.F1 to        SLICE_207.DI1 FX_MODE_2_N_18_1
  e 0.515ns         SLICE_208.F1 to   I2SM/SLICE_218.LSR n1531
  e 0.515ns         SLICE_208.F1 to   I2SM/SLICE_224.LSR n1531
  e 0.515ns         SLICE_208.F1 to   I2SM/SLICE_225.LSR n1531
  e 0.515ns         SLICE_208.F1 to   I2SM/SLICE_405.LSR n1531
  e 0.515ns         SLICE_208.F1 to   I2SM/SLICE_406.LSR n1531
  e 0.515ns         SLICE_208.F1 to   I2SM/SLICE_407.LSR n1531
  e 0.515ns         SLICE_208.F1 to   I2SM/SLICE_408.LSR n1531
  e 0.515ns         SLICE_208.F1 to   I2SM/SLICE_409.LSR n1531
  e 0.515ns         SLICE_208.F1 to   I2SM/SLICE_410.LSR n1531
  e 0.515ns         SLICE_208.F1 to   I2SM/SLICE_411.LSR n1531
  e 0.515ns         SLICE_208.F1 to   I2SM/SLICE_412.LSR n1531
  e 0.515ns         SLICE_208.F1 to   I2SM/SLICE_413.LSR n1531
  e 0.001ns         SLICE_208.F0 to        SLICE_208.DI0 FX_MODE_2_N_18_2
  e 0.515ns         SLICE_261.F1 to       DAC_DATA.PADDO DAC_DATA_c
  e 0.515ns    BTN_LEFT_IN.PADDI to     BTN0/SLICE_42.A0 BTN_LEFT_IN_c
  e 0.515ns   BTN_RIGHT_IN.PADDI to     BTN1/SLICE_52.A0 BTN_RIGHT_IN_c
  e 0.001ns     BTN0/SLICE_42.F0 to    BTN0/SLICE_42.DI0 BTN0/IN_BUTTON_N_302
  e 0.001ns         SLICE_125.F0 to        SLICE_125.DI0 DD0/n1301
  e 0.001ns     DD0/SLICE_202.F0 to    DD0/SLICE_202.DI0 DD0/n606
  e 0.515ns    I2SM/SLICE_238.Q0 to         SLICE_261.A1 I2SM/DATA_OUT_SR_L_23
  e 0.515ns         SLICE_252.Q1 to         SLICE_261.B1 I2SM/READY
  e 0.515ns    I2SM/SLICE_417.Q1 to         SLICE_261.C1 I2SM/DATA_OUT_SR_R_23
  e 0.515ns    I2SM/SLICE_411.Q1 to    I2SM/SLICE_233.A0 I2SM/DATA_OUT_L_BUF_13
  e 0.515ns    I2SM/SLICE_410.Q1 to    I2SM/SLICE_232.A0 I2SM/DATA_OUT_L_BUF_11
  e 0.515ns         SLICE_252.Q0 to   I2SM/SLICE_213.LSR I2SM/READY_FLAG
  e 0.199ns         SLICE_252.Q0 to         SLICE_252.M1 I2SM/READY_FLAG
  e 0.515ns         SLICE_252.Q0 to        SLICE_254.LSR I2SM/READY_FLAG
  e 0.515ns         SLICE_252.Q0 to   I2SS/SLICE_258.LSR I2SM/READY_FLAG
  e 0.001ns    I2SM/SLICE_213.F0 to   I2SM/SLICE_213.DI0 I2SM/DATA_EMPTY_N_184
  e 0.515ns    I2SM/SLICE_213.Q0 to   I2SM/SLICE_209.LSR I2SM/BIT_CTR_RST_N
  e 0.515ns    I2SM/SLICE_210.Q0 to    I2SM/SLICE_213.D0 I2SM/BIT_CTR_0
  e 0.515ns    I2SM/SLICE_410.Q0 to    I2SM/SLICE_232.A1 I2SM/DATA_OUT_L_BUF_12
  e 0.515ns    I2SM/SLICE_210.Q1 to    I2SM/SLICE_213.A1 I2SM/BIT_CTR_1
  e 0.515ns    I2SM/SLICE_211.Q0 to    I2SM/SLICE_213.B1 I2SM/BIT_CTR_2
  e 0.515ns    I2SM/SLICE_211.Q1 to    I2SM/SLICE_213.B0 I2SM/BIT_CTR_3
  e 0.515ns    I2SM/SLICE_218.Q0 to    I2SM/SLICE_231.A0 I2SM/DATA_OUT_L_BUF_9
  e 0.515ns    I2SM/SLICE_408.Q0 to    I2SM/SLICE_230.A1 I2SM/DATA_OUT_L_BUF_8
  e 0.515ns    I2SM/SLICE_408.Q1 to    I2SM/SLICE_230.A0 I2SM/DATA_OUT_L_BUF_7
  e 0.515ns    I2SM/SLICE_407.Q0 to    I2SM/SLICE_229.A1 I2SM/DATA_OUT_L_BUF_6
  e 0.515ns    I2SM/SLICE_407.Q1 to    I2SM/SLICE_229.A0 I2SM/DATA_OUT_L_BUF_5
  e 0.515ns    I2SM/SLICE_406.Q0 to    I2SM/SLICE_228.A1 I2SM/DATA_OUT_L_BUF_4
  e 0.515ns    I2SM/SLICE_406.Q1 to    I2SM/SLICE_228.A0 I2SM/DATA_OUT_L_BUF_3
  e 0.515ns    I2SM/SLICE_212.Q0 to    I2SM/SLICE_213.A0 I2SM/BIT_CTR_4
  e 0.199ns    I2SM/SLICE_213.F1 to    I2SM/SLICE_213.C0 I2SM/n2317
  e 0.515ns    I2SM/SLICE_405.Q0 to    I2SM/SLICE_227.A1 I2SM/DATA_OUT_L_BUF_2
  e 0.515ns    I2SM/SLICE_409.Q1 to    I2SM/SLICE_227.A0 I2SM/DATA_OUT_L_BUF_1
  e 0.515ns    I2SM/SLICE_225.Q0 to    I2SM/SLICE_238.A0 I2SM/DATA_OUT_L_BUF_23
  e 0.515ns    I2SM/SLICE_225.Q1 to    I2SM/SLICE_237.A1 I2SM/DATA_OUT_L_BUF_22
  e 0.515ns    I2SM/SLICE_224.Q0 to    I2SM/SLICE_237.A0 I2SM/DATA_OUT_L_BUF_21
  e 0.515ns    I2SM/SLICE_224.Q1 to    I2SM/SLICE_236.A1 I2SM/DATA_OUT_L_BUF_20
  e 0.515ns    I2SM/SLICE_405.Q1 to    I2SM/SLICE_236.A0 I2SM/DATA_OUT_L_BUF_19
  e 0.515ns    I2SM/SLICE_413.Q0 to    I2SM/SLICE_235.A1 I2SM/DATA_OUT_L_BUF_18
  e 0.515ns    I2SM/SLICE_413.Q1 to    I2SM/SLICE_235.A0 I2SM/DATA_OUT_L_BUF_17
  e 0.515ns    I2SM/SLICE_412.Q0 to    I2SM/SLICE_234.A1 I2SM/DATA_OUT_L_BUF_16
  e 0.515ns    I2SM/SLICE_412.Q1 to    I2SM/SLICE_234.A0 I2SM/DATA_OUT_L_BUF_15
  e 0.515ns    I2SM/SLICE_411.Q0 to    I2SM/SLICE_233.A1 I2SM/DATA_OUT_L_BUF_14
  e 0.515ns    I2SM/SLICE_409.Q0 to    I2SM/SLICE_231.A1 I2SM/DATA_OUT_L_BUF_10
  e 0.001ns     BTN1/SLICE_52.F0 to    BTN1/SLICE_52.DI0 BTN1/IN_BUTTON_N_302

--------------------------------------------------------------------------------


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 337 paths, 12 nets, and 1465 connections (87.62% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
