{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731380045921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731380045921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 23:54:05 2024 " "Processing started: Mon Nov 11 23:54:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731380045921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380045921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prime -c prime " "Command: quartus_map --read_settings_files=on --write_settings_files=off prime -c prime" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380045921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731380046070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731380046070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caie/projects/system_verilog/tb_eduardo/rtl/user.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/caie/projects/system_verilog/tb_eduardo/rtl/user.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usuario " "Found entity 1: usuario" {  } { { "../rtl/user.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/user.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731380049946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380049946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caie/projects/system_verilog/tb_eduardo/rtl/toggler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/caie/projects/system_verilog/tb_eduardo/rtl/toggler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toggler " "Found entity 1: toggler" {  } { { "../rtl/toggler.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/toggler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731380049946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380049946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prime " "Found entity 1: prime" {  } { { "../rtl/prime.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731380049946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380049946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rz.sv 1 1 " "Found 1 design units, including 1 entities, in source file rz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rz " "Found entity 1: rz" {  } { { "rz.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/proto/rz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731380049947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380049947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/proto/button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731380049947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380049947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prime " "Elaborating entity \"prime\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731380049976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 prime.sv(88) " "Verilog HDL assignment warning at prime.sv(88): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/prime.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731380049977 "|prime"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i prime.sv(79) " "Verilog HDL Always Construct warning at prime.sv(79): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/prime.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731380049977 "|prime"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "prime.sv(79) " "SystemVerilog RTL Coding error at prime.sv(79): always_comb construct does not infer purely combinational logic." {  } { { "../rtl/prime.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv" 79 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1731380049977 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] prime.sv(79) " "Inferred latch for \"i\[0\]\" at prime.sv(79)" {  } { { "../rtl/prime.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380049977 "|prime"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] prime.sv(79) " "Inferred latch for \"i\[1\]\" at prime.sv(79)" {  } { { "../rtl/prime.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380049977 "|prime"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] prime.sv(79) " "Inferred latch for \"i\[2\]\" at prime.sv(79)" {  } { { "../rtl/prime.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380049978 "|prime"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] prime.sv(79) " "Inferred latch for \"i\[3\]\" at prime.sv(79)" {  } { { "../rtl/prime.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380049978 "|prime"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[3\] prime.sv(74) " "Can't resolve multiple constant drivers for net \"i\[3\]\" at prime.sv(74)" {  } { { "../rtl/prime.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv" 74 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380049978 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "prime.sv(79) " "Constant driver at prime.sv(79)" {  } { { "../rtl/prime.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv" 79 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380049978 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[2\] prime.sv(74) " "Can't resolve multiple constant drivers for net \"i\[2\]\" at prime.sv(74)" {  } { { "../rtl/prime.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv" 74 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380049978 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[1\] prime.sv(74) " "Can't resolve multiple constant drivers for net \"i\[1\]\" at prime.sv(74)" {  } { { "../rtl/prime.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv" 74 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380049978 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[0\] prime.sv(74) " "Can't resolve multiple constant drivers for net \"i\[0\]\" at prime.sv(74)" {  } { { "../rtl/prime.sv" "" { Text "/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv" 74 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380049978 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731380049978 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731380050001 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 11 23:54:10 2024 " "Processing ended: Mon Nov 11 23:54:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731380050001 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731380050001 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731380050001 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731380050001 ""}
