Release 14.2 Drc P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Sun Oct 26 10:42:01 2014

drc -z Square_wave.ncd Square_wave.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net BCLK_Chipscope is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
