<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<!-- saved from url=(0049)http://www.eecs.umich.edu/~jhayes/iscas/c880.html -->
<HTML><HEAD><TITLE>c880</TITLE>
<META http-equiv=Content-Type content="text/html; charset=windows-1252">
<META content="MSHTML 6.00.2600.0" name=GENERATOR>
<META content="C:\PROGRAM FILES\MICROSOFT OFFICE\OFFICE\html.dot" 
name=Template></HEAD>
<BODY vLink=#800080 link=#0000ff><B><FONT size=5>
<P align=center>ISCAS-85 C880 8-Bit ALU</P></B></FONT>
<P align=center><IMG height=331 src="c880_soubory/c880.gif" width=638></P><B>
<P>Statistics: </B>60 inputs; 26 outputs; 383 gates; <A 
href="http://www.eecs.umich.edu/~jhayes/iscas/c880bus.html">bus 
translations</A></P><B>
<P>Function: </B>c880 is an 8-bit ALU with the high-level model shown in above. 
Given the presence of a CLA module in the <A 
href="http://www.eecs.umich.edu/~jhayes/iscas/74181.html">74181</A> ALU, it is 
not surprising to find a similar module in c880. The core of this 8-bit ALU is 
an 8-bit 74283-style adder. The multiplexers M1 and M6 are both controlled by 
module M2 in a fashion reminiscent of horizontal microcode; i.e., an external 
source must ensure that no more than one function is activated at a time on 
C(25:0). </P><B>
<P>Models:</P>
<UL></B>
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/c880.isc">c880 ISCAS-85 
  netlist</A><B> </B>
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/c880.v">c880 Verilog 
  hierarchical structural model</A><B> </B>
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/c880b.v">c880 Verilog 
  hierarchical behavioral model</A> 
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/c880.tests">c880 complete 
  gate-level tests</A></LI></UL><FONT size=2>
<P>&nbsp;</P></FONT></BODY></HTML>
