

================================================================
== Vitis HLS Report for 'score_matrix_Pipeline_LOOP2'
================================================================
* Date:           Mon Dec 13 14:39:57 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        TRT
* Solution:       Optimization (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP2   |       14|       14|        13|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 16 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %keys_t_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %keys_t_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %keys_t_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %score_m_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %score_m_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %score_m_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%m_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %m"   --->   Operation 23 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 24 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_5"   --->   Operation 25 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_4"   --->   Operation 26 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %o"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%o_1 = load i2 %o" [transformer.cpp:12]   --->   Operation 29 'load' 'o_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%icmp_ln12 = icmp_eq  i2 %o_1, i2 3" [transformer.cpp:12]   --->   Operation 30 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 31 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.62ns)   --->   "%add_ln12 = add i2 %o_1, i2 1" [transformer.cpp:12]   --->   Operation 32 'add' 'add_ln12' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %.split, void %.exitStub" [transformer.cpp:12]   --->   Operation 33 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i2 %o_1" [transformer.cpp:12]   --->   Operation 34 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%keys_t_0_addr = getelementptr i32 %keys_t_0, i64 0, i64 %zext_ln12" [transformer.cpp:19]   --->   Operation 35 'getelementptr' 'keys_t_0_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.73ns)   --->   "%keys_t_0_load = load i2 %keys_t_0_addr" [transformer.cpp:19]   --->   Operation 36 'load' 'keys_t_0_load' <Predicate = (!icmp_ln12)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 37 [1/1] (0.56ns)   --->   "%switch_ln19 = switch i2 %m_read, void %arrayidx314.case.2, i2 0, void %arrayidx314.case.0, i2 1, void %arrayidx314.case.1" [transformer.cpp:19]   --->   Operation 37 'switch' 'switch_ln19' <Predicate = (!icmp_ln12)> <Delay = 0.56>
ST_1 : Operation 38 [1/1] (0.46ns)   --->   "%store_ln12 = store i2 %add_ln12, i2 %o" [transformer.cpp:12]   --->   Operation 38 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.64>
ST_2 : Operation 40 [1/2] (0.73ns)   --->   "%keys_t_0_load = load i2 %keys_t_0_addr" [transformer.cpp:19]   --->   Operation 40 'load' 'keys_t_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %keys_t_0_load" [transformer.cpp:19]   --->   Operation 41 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (5.91ns)   --->   "%mul = fmul i32 %tmp_2, i32 %bitcast_ln19" [transformer.cpp:19]   --->   Operation 42 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 43 [1/2] (5.91ns)   --->   "%mul = fmul i32 %tmp_2, i32 %bitcast_ln19" [transformer.cpp:19]   --->   Operation 43 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 44 [3/3] (7.29ns)   --->   "%add = fadd i32 %mul, i32 0" [transformer.cpp:19]   --->   Operation 44 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%keys_t_1_addr = getelementptr i32 %keys_t_1, i64 0, i64 %zext_ln12" [transformer.cpp:19]   --->   Operation 45 'getelementptr' 'keys_t_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.73ns)   --->   "%keys_t_1_load = load i2 %keys_t_1_addr" [transformer.cpp:19]   --->   Operation 46 'load' 'keys_t_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 47 [2/3] (7.29ns)   --->   "%add = fadd i32 %mul, i32 0" [transformer.cpp:19]   --->   Operation 47 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/2] (0.73ns)   --->   "%keys_t_1_load = load i2 %keys_t_1_addr" [transformer.cpp:19]   --->   Operation 48 'load' 'keys_t_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %keys_t_1_load" [transformer.cpp:19]   --->   Operation 49 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (5.91ns)   --->   "%mul_1 = fmul i32 %tmp_1, i32 %bitcast_ln19_1" [transformer.cpp:19]   --->   Operation 50 'fmul' 'mul_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 51 [1/3] (7.29ns)   --->   "%add = fadd i32 %mul, i32 0" [transformer.cpp:19]   --->   Operation 51 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/2] (5.91ns)   --->   "%mul_1 = fmul i32 %tmp_1, i32 %bitcast_ln19_1" [transformer.cpp:19]   --->   Operation 52 'fmul' 'mul_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 53 [3/3] (7.29ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [transformer.cpp:19]   --->   Operation 53 'fadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%keys_t_2_addr = getelementptr i32 %keys_t_2, i64 0, i64 %zext_ln12" [transformer.cpp:19]   --->   Operation 54 'getelementptr' 'keys_t_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [2/2] (0.73ns)   --->   "%keys_t_2_load = load i2 %keys_t_2_addr" [transformer.cpp:19]   --->   Operation 55 'load' 'keys_t_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 56 [2/3] (7.29ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [transformer.cpp:19]   --->   Operation 56 'fadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/2] (0.73ns)   --->   "%keys_t_2_load = load i2 %keys_t_2_addr" [transformer.cpp:19]   --->   Operation 57 'load' 'keys_t_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i32 %keys_t_2_load" [transformer.cpp:19]   --->   Operation 58 'bitcast' 'bitcast_ln19_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [2/2] (5.91ns)   --->   "%mul_2 = fmul i32 %tmp, i32 %bitcast_ln19_2" [transformer.cpp:19]   --->   Operation 59 'fmul' 'mul_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 60 [1/3] (7.29ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [transformer.cpp:19]   --->   Operation 60 'fadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/2] (5.91ns)   --->   "%mul_2 = fmul i32 %tmp, i32 %bitcast_ln19_2" [transformer.cpp:19]   --->   Operation 61 'fmul' 'mul_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 62 [3/3] (7.29ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [transformer.cpp:19]   --->   Operation 62 'fadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 63 [2/3] (7.29ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [transformer.cpp:19]   --->   Operation 63 'fadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [transformer.cpp:12]   --->   Operation 64 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [transformer.cpp:12]   --->   Operation 65 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/3] (7.29ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [transformer.cpp:19]   --->   Operation 66 'fadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.73>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln19_5 = bitcast i32 %add_2" [transformer.cpp:19]   --->   Operation 67 'bitcast' 'bitcast_ln19_5' <Predicate = (m_read == 1)> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%score_m_1_addr = getelementptr i32 %score_m_1, i64 0, i64 %zext_ln12" [transformer.cpp:19]   --->   Operation 68 'getelementptr' 'score_m_1_addr' <Predicate = (m_read == 1)> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.73ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_5, i2 %score_m_1_addr" [transformer.cpp:19]   --->   Operation 69 'store' 'store_ln19' <Predicate = (m_read == 1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx314.exit" [transformer.cpp:19]   --->   Operation 70 'br' 'br_ln19' <Predicate = (m_read == 1)> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln19_4 = bitcast i32 %add_2" [transformer.cpp:19]   --->   Operation 71 'bitcast' 'bitcast_ln19_4' <Predicate = (m_read == 0)> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%score_m_0_addr = getelementptr i32 %score_m_0, i64 0, i64 %zext_ln12" [transformer.cpp:19]   --->   Operation 72 'getelementptr' 'score_m_0_addr' <Predicate = (m_read == 0)> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.73ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_4, i2 %score_m_0_addr" [transformer.cpp:19]   --->   Operation 73 'store' 'store_ln19' <Predicate = (m_read == 0)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx314.exit" [transformer.cpp:19]   --->   Operation 74 'br' 'br_ln19' <Predicate = (m_read == 0)> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i32 %add_2" [transformer.cpp:19]   --->   Operation 75 'bitcast' 'bitcast_ln19_3' <Predicate = (m_read != 0 & m_read != 1)> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%score_m_2_addr = getelementptr i32 %score_m_2, i64 0, i64 %zext_ln12" [transformer.cpp:19]   --->   Operation 76 'getelementptr' 'score_m_2_addr' <Predicate = (m_read != 0 & m_read != 1)> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.73ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_3, i2 %score_m_2_addr" [transformer.cpp:19]   --->   Operation 77 'store' 'store_ln19' <Predicate = (m_read != 0 & m_read != 1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx314.exit" [transformer.cpp:19]   --->   Operation 78 'br' 'br_ln19' <Predicate = (m_read != 0 & m_read != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.08ns
The critical path consists of the following:
	'alloca' operation ('o') [11]  (0 ns)
	'load' operation ('o', transformer.cpp:12) on local variable 'o' [25]  (0 ns)
	'add' operation ('add_ln12', transformer.cpp:12) [28]  (0.621 ns)
	'store' operation ('store_ln12', transformer.cpp:12) of variable 'add_ln12', transformer.cpp:12 on local variable 'o' [66]  (0.46 ns)

 <State 2>: 6.64ns
The critical path consists of the following:
	'load' operation ('keys_t_0_load', transformer.cpp:19) on array 'keys_t_0' [35]  (0.73 ns)
	'fmul' operation ('mul', transformer.cpp:19) [37]  (5.91 ns)

 <State 3>: 5.91ns
The critical path consists of the following:
	'fmul' operation ('mul', transformer.cpp:19) [37]  (5.91 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add', transformer.cpp:19) [38]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add', transformer.cpp:19) [38]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add', transformer.cpp:19) [38]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_1', transformer.cpp:19) [43]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_1', transformer.cpp:19) [43]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_1', transformer.cpp:19) [43]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_2', transformer.cpp:19) [48]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_2', transformer.cpp:19) [48]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_2', transformer.cpp:19) [48]  (7.3 ns)

 <State 13>: 0.73ns
The critical path consists of the following:
	'store' operation ('store_ln19', transformer.cpp:19) of variable 'bitcast_ln19_3', transformer.cpp:19 on array 'score_m_2' [63]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
