Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu May 25 10:45:52 2017
| Host         : trakaros-lemonsqueezy running 64-bit Ubuntu 16.04 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.762    -1093.241                    673                12720        0.023        0.000                      0                12720        3.750        0.000                       0                  2199  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -3.762    -1093.241                    673                12720        0.023        0.000                      0                12720        3.750        0.000                       0                  2199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          673  Failing Endpoints,  Worst Slack       -3.762ns,  Total Violation    -1093.241ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.762ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_448_511_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.734ns  (logic 7.847ns (61.621%)  route 4.887ns (38.379%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.652     2.946    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X47Y50         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/Q
                         net (fo=122, routed)         1.415     4.817    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/ADDRC0
    SLICE_X42Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.941 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/RAMC/O
                         net (fo=1, routed)           0.948     5.889    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2_n_2
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.013 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207/O
                         net (fo=1, routed)           0.000     6.013    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207_n_0
    SLICE_X43Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     6.258 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88/O
                         net (fo=1, routed)           0.000     6.258    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88_n_0
    SLICE_X43Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     6.362 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_29/O
                         net (fo=4, routed)           0.918     7.280    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[2]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.228    11.508 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.510    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.028 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.811    13.839    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1_n_105
    SLICE_X35Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.346 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.887 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_27_29_i_1/O[3]
                         net (fo=32, routed)          0.793    15.680    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_448_511_31_31/D
    SLICE_X32Y69         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_448_511_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.468    12.647    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_448_511_31_31/WCLK
    SLICE_X32Y69         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_448_511_31_31/DP/CLK
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X32Y69         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.804    11.918    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_448_511_31_31/DP
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                 -3.762    

Slack (VIOLATED) :        -3.746ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_320_383_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.770ns  (logic 7.847ns (61.448%)  route 4.923ns (38.552%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.652     2.946    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X47Y50         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/Q
                         net (fo=122, routed)         1.415     4.817    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/ADDRC0
    SLICE_X42Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.941 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/RAMC/O
                         net (fo=1, routed)           0.948     5.889    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2_n_2
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.013 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207/O
                         net (fo=1, routed)           0.000     6.013    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207_n_0
    SLICE_X43Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     6.258 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88/O
                         net (fo=1, routed)           0.000     6.258    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88_n_0
    SLICE_X43Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     6.362 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_29/O
                         net (fo=4, routed)           0.918     7.280    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[2]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.228    11.508 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.510    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.028 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.811    13.839    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1_n_105
    SLICE_X35Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.346 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.887 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_27_29_i_1/O[3]
                         net (fo=32, routed)          0.829    15.716    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_320_383_31_31/D
    SLICE_X30Y63         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_320_383_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.520    12.699    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_320_383_31_31/WCLK
    SLICE_X30Y63         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_320_383_31_31/DP/CLK
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X30Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.804    11.970    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_320_383_31_31/DP
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -15.716    
  -------------------------------------------------------------------
                         slack                                 -3.746    

Slack (VIOLATED) :        -3.732ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_256_319_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.705ns  (logic 7.847ns (61.762%)  route 4.858ns (38.238%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.652     2.946    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X47Y50         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/Q
                         net (fo=122, routed)         1.415     4.817    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/ADDRC0
    SLICE_X42Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.941 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/RAMC/O
                         net (fo=1, routed)           0.948     5.889    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2_n_2
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.013 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207/O
                         net (fo=1, routed)           0.000     6.013    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207_n_0
    SLICE_X43Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     6.258 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88/O
                         net (fo=1, routed)           0.000     6.258    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88_n_0
    SLICE_X43Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     6.362 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_29/O
                         net (fo=4, routed)           0.918     7.280    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[2]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.228    11.508 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.510    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.028 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.811    13.839    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1_n_105
    SLICE_X35Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.346 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.887 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_27_29_i_1/O[3]
                         net (fo=32, routed)          0.764    15.651    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_256_319_31_31/D
    SLICE_X34Y69         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_256_319_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.469    12.648    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_256_319_31_31/WCLK
    SLICE_X34Y69         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_256_319_31_31/DP/CLK
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X34Y69         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.804    11.919    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_256_319_31_31/DP
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                 -3.732    

Slack (VIOLATED) :        -3.651ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_640_703_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.672ns  (logic 7.847ns (61.924%)  route 4.825ns (38.076%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.652     2.946    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X47Y50         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/Q
                         net (fo=122, routed)         1.415     4.817    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/ADDRC0
    SLICE_X42Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.941 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/RAMC/O
                         net (fo=1, routed)           0.948     5.889    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2_n_2
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.013 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207/O
                         net (fo=1, routed)           0.000     6.013    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207_n_0
    SLICE_X43Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     6.258 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88/O
                         net (fo=1, routed)           0.000     6.258    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88_n_0
    SLICE_X43Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     6.362 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_29/O
                         net (fo=4, routed)           0.918     7.280    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[2]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.228    11.508 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.510    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.028 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.811    13.839    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1_n_105
    SLICE_X35Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.346 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.887 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_27_29_i_1/O[3]
                         net (fo=32, routed)          0.731    15.618    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_640_703_31_31/D
    SLICE_X26Y62         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_640_703_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.517    12.696    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_640_703_31_31/WCLK
    SLICE_X26Y62         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_640_703_31_31/DP/CLK
                         clock pessimism              0.229    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X26Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.804    11.967    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_640_703_31_31/DP
  -------------------------------------------------------------------
                         required time                         11.967    
                         arrival time                         -15.618    
  -------------------------------------------------------------------
                         slack                                 -3.651    

Slack (VIOLATED) :        -3.647ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_832_895_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.671ns  (logic 7.847ns (61.929%)  route 4.824ns (38.071%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.652     2.946    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X47Y50         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/Q
                         net (fo=122, routed)         1.415     4.817    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/ADDRC0
    SLICE_X42Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.941 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/RAMC/O
                         net (fo=1, routed)           0.948     5.889    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2_n_2
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.013 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207/O
                         net (fo=1, routed)           0.000     6.013    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207_n_0
    SLICE_X43Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     6.258 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88/O
                         net (fo=1, routed)           0.000     6.258    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88_n_0
    SLICE_X43Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     6.362 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_29/O
                         net (fo=4, routed)           0.918     7.280    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[2]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.228    11.508 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.510    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.028 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.811    13.839    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1_n_105
    SLICE_X35Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.346 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.887 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_27_29_i_1/O[3]
                         net (fo=32, routed)          0.730    15.617    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_832_895_31_31/D
    SLICE_X30Y64         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_832_895_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.520    12.699    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_832_895_31_31/WCLK
    SLICE_X30Y64         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_832_895_31_31/DP/CLK
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X30Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.804    11.970    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_832_895_31_31/DP
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -15.617    
  -------------------------------------------------------------------
                         slack                                 -3.647    

Slack (VIOLATED) :        -3.632ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_192_255_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.605ns  (logic 7.847ns (62.252%)  route 4.758ns (37.748%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.652     2.946    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X47Y50         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/Q
                         net (fo=122, routed)         1.415     4.817    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/ADDRC0
    SLICE_X42Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.941 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/RAMC/O
                         net (fo=1, routed)           0.948     5.889    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2_n_2
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.013 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207/O
                         net (fo=1, routed)           0.000     6.013    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207_n_0
    SLICE_X43Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     6.258 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88/O
                         net (fo=1, routed)           0.000     6.258    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88_n_0
    SLICE_X43Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     6.362 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_29/O
                         net (fo=4, routed)           0.918     7.280    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[2]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.228    11.508 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.510    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.028 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.811    13.839    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1_n_105
    SLICE_X35Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.346 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.887 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_27_29_i_1/O[3]
                         net (fo=32, routed)          0.664    15.551    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_192_255_31_31/D
    SLICE_X38Y68         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_192_255_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.469    12.648    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_192_255_31_31/WCLK
    SLICE_X38Y68         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_192_255_31_31/DP/CLK
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X38Y68         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.804    11.919    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_192_255_31_31/DP
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                         -15.551    
  -------------------------------------------------------------------
                         slack                                 -3.632    

Slack (VIOLATED) :        -3.621ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_960_1023_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 7.847ns (62.310%)  route 4.746ns (37.690%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.652     2.946    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X47Y50         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/Q
                         net (fo=122, routed)         1.415     4.817    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/ADDRC0
    SLICE_X42Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.941 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/RAMC/O
                         net (fo=1, routed)           0.948     5.889    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2_n_2
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.013 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207/O
                         net (fo=1, routed)           0.000     6.013    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207_n_0
    SLICE_X43Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     6.258 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88/O
                         net (fo=1, routed)           0.000     6.258    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88_n_0
    SLICE_X43Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     6.362 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_29/O
                         net (fo=4, routed)           0.918     7.280    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[2]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.228    11.508 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.510    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.028 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.811    13.839    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1_n_105
    SLICE_X35Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.346 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.887 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_27_29_i_1/O[3]
                         net (fo=32, routed)          0.653    15.539    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_960_1023_31_31/D
    SLICE_X32Y68         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_960_1023_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.469    12.648    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_960_1023_31_31/WCLK
    SLICE_X32Y68         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_960_1023_31_31/DP/CLK
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X32Y68         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.804    11.919    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_960_1023_31_31/DP
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                         -15.539    
  -------------------------------------------------------------------
                         slack                                 -3.621    

Slack (VIOLATED) :        -3.601ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_768_831_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.577ns  (logic 7.847ns (62.391%)  route 4.730ns (37.609%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.652     2.946    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X47Y50         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/Q
                         net (fo=122, routed)         1.415     4.817    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/ADDRC0
    SLICE_X42Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.941 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/RAMC/O
                         net (fo=1, routed)           0.948     5.889    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2_n_2
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.013 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207/O
                         net (fo=1, routed)           0.000     6.013    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207_n_0
    SLICE_X43Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     6.258 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88/O
                         net (fo=1, routed)           0.000     6.258    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88_n_0
    SLICE_X43Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     6.362 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_29/O
                         net (fo=4, routed)           0.918     7.280    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[2]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.228    11.508 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.510    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.028 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.811    13.839    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1_n_105
    SLICE_X35Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.346 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.887 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_27_29_i_1/O[3]
                         net (fo=32, routed)          0.636    15.523    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_768_831_31_31/D
    SLICE_X32Y66         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_768_831_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.472    12.651    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_768_831_31_31/WCLK
    SLICE_X32Y66         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_768_831_31_31/DP/CLK
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X32Y66         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.804    11.922    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_768_831_31_31/DP
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                         -15.523    
  -------------------------------------------------------------------
                         slack                                 -3.601    

Slack (VIOLATED) :        -3.590ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_320_383_24_26/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.851ns  (logic 7.754ns (60.337%)  route 5.097ns (39.663%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.652     2.946    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X47Y50         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/Q
                         net (fo=122, routed)         1.415     4.817    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/ADDRC0
    SLICE_X42Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.941 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/RAMC/O
                         net (fo=1, routed)           0.948     5.889    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2_n_2
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.013 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207/O
                         net (fo=1, routed)           0.000     6.013    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207_n_0
    SLICE_X43Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     6.258 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88/O
                         net (fo=1, routed)           0.000     6.258    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88_n_0
    SLICE_X43Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     6.362 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_29/O
                         net (fo=4, routed)           0.918     7.280    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[2]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.228    11.508 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.510    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.028 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.811    13.839    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1_n_105
    SLICE_X35Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.346 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.794 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1/O[1]
                         net (fo=16, routed)          1.003    15.797    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_320_383_24_26/DIB
    SLICE_X38Y71         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_320_383_24_26/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.467    12.646    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_320_383_24_26/WCLK
    SLICE_X38Y71         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_320_383_24_26/RAMB/CLK
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X38Y71         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.514    12.207    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_320_383_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -15.797    
  -------------------------------------------------------------------
                         slack                                 -3.590    

Slack (VIOLATED) :        -3.588ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_896_959_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.566ns  (logic 7.847ns (62.445%)  route 4.719ns (37.556%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.652     2.946    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X47Y50         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/Q
                         net (fo=122, routed)         1.415     4.817    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/ADDRC0
    SLICE_X42Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.941 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2/RAMC/O
                         net (fo=1, routed)           0.948     5.889    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_384_447_0_2_n_2
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.013 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207/O
                         net (fo=1, routed)           0.000     6.013    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_207_n_0
    SLICE_X43Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     6.258 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88/O
                         net (fo=1, routed)           0.000     6.258    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_88_n_0
    SLICE_X43Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     6.362 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in_i_29/O
                         net (fo=4, routed)           0.918     7.280    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[2]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.228    11.508 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.510    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.028 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.811    13.839    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1_n_105
    SLICE_X35Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.346 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_15_17_i_1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_18_20_i_1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_24_26_i_1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.887 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_27_29_i_1/O[3]
                         net (fo=32, routed)          0.625    15.512    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_896_959_31_31/D
    SLICE_X36Y64         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_896_959_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        1.474    12.653    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_896_959_31_31/WCLK
    SLICE_X36Y64         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_896_959_31_31/DP/CLK
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X36Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.804    11.924    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_896_959_31_31/DP
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                         -15.512    
  -------------------------------------------------------------------
                         slack                                 -3.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.254%)  route 0.246ns (65.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.573     0.909    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.246     1.282    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[61][28]
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.930     1.296    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)        -0.002     1.259    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.555     0.891    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.115     1.147    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X32Y87         SRLC32E                                      r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.821     1.187    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y87         SRLC32E                                      r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.923    
    SLICE_X32Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.724%)  route 0.189ns (57.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.659     0.995    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.189     1.325    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.845     1.211    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.278    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.554     0.890    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y85         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.116     1.147    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X32Y85         SRLC32E                                      r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.820     1.186    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y85         SRLC32E                                      r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.283     0.903    
    SLICE_X32Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.086    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.148ns (33.739%)  route 0.291ns (66.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.572     0.908    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.148     1.056 r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.291     1.346    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[61][30]
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.930     1.296    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.005     1.266    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.025%)  route 0.226ns (57.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.656     0.992    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.226     1.382    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.844     1.210    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_1/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.656     0.992    design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    design_1_i/processing_system7_1/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_1/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.885     1.251    design_1_i/processing_system7_1/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_1/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    design_1_i/processing_system7_1/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg2_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.442%)  route 0.281ns (66.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.555     0.891    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y57         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg2_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg2_reg[1]_rep__3/Q
                         net (fo=412, routed)         0.281     1.312    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/ADDRD1
    SLICE_X42Y56         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.824     1.190    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/WCLK
    SLICE_X42Y56         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/RAMA/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X42Y56         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.217    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg2_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.442%)  route 0.281ns (66.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.555     0.891    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y57         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg2_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg2_reg[1]_rep__3/Q
                         net (fo=412, routed)         0.281     1.312    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/ADDRD1
    SLICE_X42Y56         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.824     1.190    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/WCLK
    SLICE_X42Y56         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/RAMB/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X42Y56         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.217    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg2_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.442%)  route 0.281ns (66.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.555     0.891    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y57         FDRE                                         r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg2_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg2_reg[1]_rep__3/Q
                         net (fo=412, routed)         0.281     1.312    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/ADDRD1
    SLICE_X42Y56         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2199, routed)        0.824     1.190    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/WCLK
    SLICE_X42Y56         RAMD64E                                      r  design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/RAMC/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X42Y56         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.217    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_896_959_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y83    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/ENABLE_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y83    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/READY_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y67    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y77    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y50    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y52    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y59    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y76    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]_rep__3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y78    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[10]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y81    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_63_30_30/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y81    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_63_30_30/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y81    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_63_31_31/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y81    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_63_31_31/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y68    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_128_191_24_26/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y68    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_128_191_24_26/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y68    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_128_191_24_26/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y68    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_128_191_24_26/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y78    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_128_191_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y78    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_128_191_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y58    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y58    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y58    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y58    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y65    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_27_29/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y65    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_27_29/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y65    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg_0_63_27_29/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y79    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y79    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y79    design_1_i/my_multiplierIP_1/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_63_21_23/RAMC/CLK



