

================================================================
== Vivado HLS Report for 'apply_kernel_single_s'
================================================================
* Date:           Tue Oct  7 00:20:47 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HCD_ENSTA_Test
* Solution:       sol_auto_097
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.189 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|      0|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|      0|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------+----+-----+------------+----------------------+--------------+
| RTL Ports| Dir| Bits|  Protocol  |     Source Object    |    C Type    |
+----------+----+-----+------------+----------------------+--------------+
|ap_clk    | in |    1| ap_ctrl_hs | apply_kernel_single_ | return value |
|ap_rst    | in |    1| ap_ctrl_hs | apply_kernel_single_ | return value |
|ap_ce     | in |    1| ap_ctrl_hs | apply_kernel_single_ | return value |
|p_read    | in |    8|   ap_none  |        p_read        |    scalar    |
|p_read1   | in |    8|   ap_none  |        p_read1       |    scalar    |
|p_read2   | in |    8|   ap_none  |        p_read2       |    scalar    |
|p_read3   | in |    8|   ap_none  |        p_read3       |    scalar    |
|p_read4   | in |    8|   ap_none  |        p_read4       |    scalar    |
|p_read5   | in |    8|   ap_none  |        p_read5       |    scalar    |
|p_read6   | in |    8|   ap_none  |        p_read6       |    scalar    |
|p_read7   | in |    8|   ap_none  |        p_read7       |    scalar    |
|p_read8   | in |    8|   ap_none  |        p_read8       |    scalar    |
+----------+----+-----+------------+----------------------+--------------+

