

================================================================
== Vitis HLS Report for 'Transpose'
================================================================
* Date:           Thu Oct 13 07:49:24 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.536 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   212264|  10.000 ns|  1.061 ms|    2|  212264|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+
        |                                       |                             |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
        |                Instance               |            Module           |   min   |   max   |    min   |    max   | min |   max  |   Type  |
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+
        |grp_dataflow_parent_loop_proc15_fu_82  |dataflow_parent_loop_proc15  |        1|   212263|  5.000 ns|  1.061 ms|    1|  212263|       no|
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|     0|     770|     769|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     104|    -|
|Register         |        -|     -|      39|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|     0|     809|     879|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |                Instance               |            Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |grp_dataflow_parent_loop_proc15_fu_82  |dataflow_parent_loop_proc15  |       16|   0|  770|  769|    0|
    +---------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |Total                                  |                             |       16|   0|  770|  769|    0|
    +---------------------------------------+-----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc15_fu_82_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc15_fu_82_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|   6|           3|           3|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done                  |   9|          2|    1|          2|
    |c_row_op_st_read         |   9|          2|    1|          2|
    |c_row_op_trans_st_write  |   9|          2|    1|          2|
    |ctrl1_reg_blk_n          |   9|          2|    1|          2|
    |ctrl1_reg_c17_blk_n      |   9|          2|    1|          2|
    |ctrl2_reg_blk_n          |   9|          2|    1|          2|
    |ctrl2_reg_c22_blk_n      |   9|          2|    1|          2|
    |layer1_reg_blk_n         |   9|          2|    1|          2|
    |layer1_reg_c27_blk_n     |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 104|         23|   11|         23|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |   2|   0|    2|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc15_fu_82_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc15_fu_82_ap_ready  |   1|   0|    1|          0|
    |empty_166_reg_113                                           |  16|   0|   16|          0|
    |empty_167_reg_118                                           |   8|   0|    8|          0|
    |empty_reg_108                                               |   8|   0|    8|          0|
    |grp_dataflow_parent_loop_proc15_fu_82_ap_start_reg          |   1|   0|    1|          0|
    |start_once_reg                                              |   1|   0|    1|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       |  39|   0|   39|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|          Transpose|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|          Transpose|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|          Transpose|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|          Transpose|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|          Transpose|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|          Transpose|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|          Transpose|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|          Transpose|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|          Transpose|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|          Transpose|  return value|
|c_row_op_st_dout          |   in|   32|     ap_fifo|        c_row_op_st|       pointer|
|c_row_op_st_empty_n       |   in|    1|     ap_fifo|        c_row_op_st|       pointer|
|c_row_op_st_read          |  out|    1|     ap_fifo|        c_row_op_st|       pointer|
|c_row_op_trans_st_din     |  out|   32|     ap_fifo|  c_row_op_trans_st|       pointer|
|c_row_op_trans_st_full_n  |   in|    1|     ap_fifo|  c_row_op_trans_st|       pointer|
|c_row_op_trans_st_write   |  out|    1|     ap_fifo|  c_row_op_trans_st|       pointer|
|ctrl1_reg_dout            |   in|   32|     ap_fifo|          ctrl1_reg|       pointer|
|ctrl1_reg_empty_n         |   in|    1|     ap_fifo|          ctrl1_reg|       pointer|
|ctrl1_reg_read            |  out|    1|     ap_fifo|          ctrl1_reg|       pointer|
|ctrl2_reg_dout            |   in|   32|     ap_fifo|          ctrl2_reg|       pointer|
|ctrl2_reg_empty_n         |   in|    1|     ap_fifo|          ctrl2_reg|       pointer|
|ctrl2_reg_read            |  out|    1|     ap_fifo|          ctrl2_reg|       pointer|
|layer1_reg_dout           |   in|   32|     ap_fifo|         layer1_reg|       pointer|
|layer1_reg_empty_n        |   in|    1|     ap_fifo|         layer1_reg|       pointer|
|layer1_reg_read           |  out|    1|     ap_fifo|         layer1_reg|       pointer|
|ctrl1_reg_c17_din         |  out|   32|     ap_fifo|      ctrl1_reg_c17|       pointer|
|ctrl1_reg_c17_full_n      |   in|    1|     ap_fifo|      ctrl1_reg_c17|       pointer|
|ctrl1_reg_c17_write       |  out|    1|     ap_fifo|      ctrl1_reg_c17|       pointer|
|ctrl2_reg_c22_din         |  out|   32|     ap_fifo|      ctrl2_reg_c22|       pointer|
|ctrl2_reg_c22_full_n      |   in|    1|     ap_fifo|      ctrl2_reg_c22|       pointer|
|ctrl2_reg_c22_write       |  out|    1|     ap_fifo|      ctrl2_reg_c22|       pointer|
|layer1_reg_c27_din        |  out|   32|     ap_fifo|     layer1_reg_c27|       pointer|
|layer1_reg_c27_full_n     |   in|    1|     ap_fifo|     layer1_reg_c27|       pointer|
|layer1_reg_c27_write      |  out|    1|     ap_fifo|     layer1_reg_c27|       pointer|
+--------------------------+-----+-----+------------+-------------------+--------------+

