[INF:CM0023] Creating log file ../../../../build/regression/YosysOldSpi/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] rtl/spi_clgen.v:44:1: No timescale set for "spi_clgen".

[WRN:PA0205] rtl/spi_shift.v:44:1: No timescale set for "spi_shift".

[WRN:PA0205] rtl/spi_top.v:45:1: No timescale set for "spi_top".

[INF:CP0300] Compilation...

[INF:CP0303] rtl/spi_clgen.v:44:1: Compile module "work@spi_clgen".

[INF:CP0303] rtl/spi_shift.v:44:1: Compile module "work@spi_shift".

[INF:CP0303] rtl/spi_top.v:45:1: Compile module "work@spi_top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] rtl/spi_shift.v:46:24: Implicit port type (wire) for "last",
there are 1 more instances of this message.

[NTE:CP0309] rtl/spi_top.v:49:42: Implicit port type (wire) for "wb_err_o",
there are 3 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] rtl/spi_top.v:45:1: Top level module "work@spi_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../../build/regression/YosysOldSpi/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/rtl/spi_clgen.v | ${SURELOG_DIR}/build/regression/YosysOldSpi/roundtrip/spi_clgen_000.v | 28 | 107 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/rtl/spi_shift.v | ${SURELOG_DIR}/build/regression/YosysOldSpi/roundtrip/spi_shift_000.v | 121 | 237 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/rtl/spi_top.v   | ${SURELOG_DIR}/build/regression/YosysOldSpi/roundtrip/spi_top_000.v   | 158 | 286 | 

