// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ReadA115130 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        N_pipe_in_V_V1_dout,
        N_pipe_in_V_V1_empty_n,
        N_pipe_in_V_V1_read,
        N_pipe_out_V_V8_din,
        N_pipe_out_V_V8_full_n,
        N_pipe_out_V_V8_write,
        a_pipes_1_V_V13_din,
        a_pipes_1_V_V13_full_n,
        a_pipes_1_V_V13_write,
        a_pipes_2_V_V18_din,
        a_pipes_2_V_V18_full_n,
        a_pipes_2_V_V18_write,
        a_pipes_3_V_V23_din,
        a_pipes_3_V_V23_full_n,
        a_pipes_3_V_V23_write,
        a_pipes_4_V_V28_din,
        a_pipes_4_V_V28_full_n,
        a_pipes_4_V_V28_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] N_pipe_in_V_V1_dout;
input   N_pipe_in_V_V1_empty_n;
output   N_pipe_in_V_V1_read;
output  [31:0] N_pipe_out_V_V8_din;
input   N_pipe_out_V_V8_full_n;
output   N_pipe_out_V_V8_write;
output  [255:0] a_pipes_1_V_V13_din;
input   a_pipes_1_V_V13_full_n;
output   a_pipes_1_V_V13_write;
output  [255:0] a_pipes_2_V_V18_din;
input   a_pipes_2_V_V18_full_n;
output   a_pipes_2_V_V18_write;
output  [255:0] a_pipes_3_V_V23_din;
input   a_pipes_3_V_V23_full_n;
output   a_pipes_3_V_V23_write;
output  [255:0] a_pipes_4_V_V28_din;
input   a_pipes_4_V_V28_full_n;
output   a_pipes_4_V_V28_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg N_pipe_in_V_V1_read;
reg N_pipe_out_V_V8_write;
reg a_pipes_1_V_V13_write;
reg a_pipes_2_V_V18_write;
reg a_pipes_3_V_V23_write;
reg a_pipes_4_V_V28_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [9:0] weights_0_1_0_address0;
reg    weights_0_1_0_ce0;
wire   [31:0] weights_0_1_0_q0;
wire   [9:0] weights_0_1_1_address0;
reg    weights_0_1_1_ce0;
wire   [31:0] weights_0_1_1_q0;
wire   [9:0] weights_0_1_2_address0;
reg    weights_0_1_2_ce0;
wire   [31:0] weights_0_1_2_q0;
wire   [9:0] weights_0_1_3_address0;
reg    weights_0_1_3_ce0;
wire   [31:0] weights_0_1_3_q0;
wire   [9:0] weights_0_1_4_address0;
reg    weights_0_1_4_ce0;
wire   [31:0] weights_0_1_4_q0;
wire   [9:0] weights_0_1_5_address0;
reg    weights_0_1_5_ce0;
wire   [31:0] weights_0_1_5_q0;
wire   [9:0] weights_0_1_6_address0;
reg    weights_0_1_6_ce0;
wire   [31:0] weights_0_1_6_q0;
wire   [9:0] weights_0_1_7_address0;
reg    weights_0_1_7_ce0;
wire   [31:0] weights_0_1_7_q0;
wire   [9:0] weights_0_1_8_address0;
reg    weights_0_1_8_ce0;
wire   [31:0] weights_0_1_8_q0;
wire   [9:0] weights_0_1_9_address0;
reg    weights_0_1_9_ce0;
wire   [31:0] weights_0_1_9_q0;
wire   [9:0] weights_0_1_10_address0;
reg    weights_0_1_10_ce0;
wire   [31:0] weights_0_1_10_q0;
wire   [9:0] weights_0_1_11_address0;
reg    weights_0_1_11_ce0;
wire   [31:0] weights_0_1_11_q0;
wire   [9:0] weights_0_1_12_address0;
reg    weights_0_1_12_ce0;
wire   [31:0] weights_0_1_12_q0;
wire   [9:0] weights_0_1_13_address0;
reg    weights_0_1_13_ce0;
wire   [31:0] weights_0_1_13_q0;
wire   [9:0] weights_0_1_14_address0;
reg    weights_0_1_14_ce0;
wire   [31:0] weights_0_1_14_q0;
wire   [9:0] weights_0_1_15_address0;
reg    weights_0_1_15_ce0;
wire   [31:0] weights_0_1_15_q0;
wire   [9:0] weights_0_1_16_address0;
reg    weights_0_1_16_ce0;
wire   [31:0] weights_0_1_16_q0;
wire   [9:0] weights_0_1_17_address0;
reg    weights_0_1_17_ce0;
wire   [31:0] weights_0_1_17_q0;
wire   [9:0] weights_0_1_18_address0;
reg    weights_0_1_18_ce0;
wire   [31:0] weights_0_1_18_q0;
wire   [9:0] weights_0_1_19_address0;
reg    weights_0_1_19_ce0;
wire   [31:0] weights_0_1_19_q0;
wire   [9:0] weights_0_1_20_address0;
reg    weights_0_1_20_ce0;
wire   [31:0] weights_0_1_20_q0;
wire   [9:0] weights_0_1_21_address0;
reg    weights_0_1_21_ce0;
wire   [31:0] weights_0_1_21_q0;
wire   [9:0] weights_0_1_22_address0;
reg    weights_0_1_22_ce0;
wire   [31:0] weights_0_1_22_q0;
wire   [9:0] weights_0_1_23_address0;
reg    weights_0_1_23_ce0;
wire   [31:0] weights_0_1_23_q0;
wire   [9:0] weights_0_1_24_address0;
reg    weights_0_1_24_ce0;
wire   [31:0] weights_0_1_24_q0;
wire   [9:0] weights_0_1_25_address0;
reg    weights_0_1_25_ce0;
wire   [31:0] weights_0_1_25_q0;
wire   [9:0] weights_0_1_26_address0;
reg    weights_0_1_26_ce0;
wire   [31:0] weights_0_1_26_q0;
wire   [9:0] weights_0_1_27_address0;
reg    weights_0_1_27_ce0;
wire   [31:0] weights_0_1_27_q0;
wire   [9:0] weights_0_1_28_address0;
reg    weights_0_1_28_ce0;
wire   [31:0] weights_0_1_28_q0;
wire   [9:0] weights_0_1_29_address0;
reg    weights_0_1_29_ce0;
wire   [31:0] weights_0_1_29_q0;
wire   [9:0] weights_0_1_30_address0;
reg    weights_0_1_30_ce0;
wire   [31:0] weights_0_1_30_q0;
wire   [9:0] weights_0_1_31_address0;
reg    weights_0_1_31_ce0;
wire   [31:0] weights_0_1_31_q0;
reg    N_pipe_in_V_V1_blk_n;
reg    N_pipe_out_V_V8_blk_n;
reg    a_pipes_1_V_V13_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln25_reg_872;
reg    a_pipes_2_V_V18_blk_n;
reg    a_pipes_3_V_V23_blk_n;
reg    a_pipes_4_V_V28_blk_n;
reg   [41:0] indvar_flatten_reg_668;
reg   [9:0] n_0_reg_679;
wire   [41:0] bound_fu_710_p2;
reg   [41:0] bound_reg_867;
reg    ap_block_state1;
wire   [0:0] icmp_ln25_fu_716_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [41:0] add_ln25_fu_721_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [9:0] n_fu_777_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire   [63:0] zext_ln32_fu_741_p1;
reg    ap_block_pp0_stage0_01001;
wire   [39:0] tmp_fu_698_p3;
wire   [41:0] p_shl_fu_690_p3;
wire   [41:0] p_shl190_fu_706_p1;
wire   [0:0] icmp_ln27_fu_727_p2;
wire   [9:0] select_ln27_fu_733_p3;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

ReadA115130_weights_0_1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_0_address0),
    .ce0(weights_0_1_0_ce0),
    .q0(weights_0_1_0_q0)
);

ReadA115130_weights_0_1_1 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_1_address0),
    .ce0(weights_0_1_1_ce0),
    .q0(weights_0_1_1_q0)
);

ReadA115130_weights_0_1_2 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_2_address0),
    .ce0(weights_0_1_2_ce0),
    .q0(weights_0_1_2_q0)
);

ReadA115130_weights_0_1_3 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_3_address0),
    .ce0(weights_0_1_3_ce0),
    .q0(weights_0_1_3_q0)
);

ReadA115130_weights_0_1_4 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_4_address0),
    .ce0(weights_0_1_4_ce0),
    .q0(weights_0_1_4_q0)
);

ReadA115130_weights_0_1_5 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_5_address0),
    .ce0(weights_0_1_5_ce0),
    .q0(weights_0_1_5_q0)
);

ReadA115130_weights_0_1_6 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_6_address0),
    .ce0(weights_0_1_6_ce0),
    .q0(weights_0_1_6_q0)
);

ReadA115130_weights_0_1_7 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_7_address0),
    .ce0(weights_0_1_7_ce0),
    .q0(weights_0_1_7_q0)
);

ReadA115130_weights_0_1_8 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_8_address0),
    .ce0(weights_0_1_8_ce0),
    .q0(weights_0_1_8_q0)
);

ReadA115130_weights_0_1_9 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_9_address0),
    .ce0(weights_0_1_9_ce0),
    .q0(weights_0_1_9_q0)
);

ReadA115130_weights_0_1_10 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_10_address0),
    .ce0(weights_0_1_10_ce0),
    .q0(weights_0_1_10_q0)
);

ReadA115130_weights_0_1_11 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_11_address0),
    .ce0(weights_0_1_11_ce0),
    .q0(weights_0_1_11_q0)
);

ReadA115130_weights_0_1_12 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_12_address0),
    .ce0(weights_0_1_12_ce0),
    .q0(weights_0_1_12_q0)
);

ReadA115130_weights_0_1_13 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_13_address0),
    .ce0(weights_0_1_13_ce0),
    .q0(weights_0_1_13_q0)
);

ReadA115130_weights_0_1_14 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_14_address0),
    .ce0(weights_0_1_14_ce0),
    .q0(weights_0_1_14_q0)
);

ReadA115130_weights_0_1_15 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_15_address0),
    .ce0(weights_0_1_15_ce0),
    .q0(weights_0_1_15_q0)
);

ReadA115130_weights_0_1_16 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_16_address0),
    .ce0(weights_0_1_16_ce0),
    .q0(weights_0_1_16_q0)
);

ReadA115130_weights_0_1_17 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_17_address0),
    .ce0(weights_0_1_17_ce0),
    .q0(weights_0_1_17_q0)
);

ReadA115130_weights_0_1_18 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_18_address0),
    .ce0(weights_0_1_18_ce0),
    .q0(weights_0_1_18_q0)
);

ReadA115130_weights_0_1_19 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_19_address0),
    .ce0(weights_0_1_19_ce0),
    .q0(weights_0_1_19_q0)
);

ReadA115130_weights_0_1_20 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_20_address0),
    .ce0(weights_0_1_20_ce0),
    .q0(weights_0_1_20_q0)
);

ReadA115130_weights_0_1_21 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_21_address0),
    .ce0(weights_0_1_21_ce0),
    .q0(weights_0_1_21_q0)
);

ReadA115130_weights_0_1_22 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_22_address0),
    .ce0(weights_0_1_22_ce0),
    .q0(weights_0_1_22_q0)
);

ReadA115130_weights_0_1_23 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_23_address0),
    .ce0(weights_0_1_23_ce0),
    .q0(weights_0_1_23_q0)
);

ReadA115130_weights_0_1_24 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_24_address0),
    .ce0(weights_0_1_24_ce0),
    .q0(weights_0_1_24_q0)
);

ReadA115130_weights_0_1_25 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_25_address0),
    .ce0(weights_0_1_25_ce0),
    .q0(weights_0_1_25_q0)
);

ReadA115130_weights_0_1_26 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_26_address0),
    .ce0(weights_0_1_26_ce0),
    .q0(weights_0_1_26_q0)
);

ReadA115130_weights_0_1_27 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_27_address0),
    .ce0(weights_0_1_27_ce0),
    .q0(weights_0_1_27_q0)
);

ReadA115130_weights_0_1_28 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_28_address0),
    .ce0(weights_0_1_28_ce0),
    .q0(weights_0_1_28_q0)
);

ReadA115130_weights_0_1_29 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_29_address0),
    .ce0(weights_0_1_29_ce0),
    .q0(weights_0_1_29_q0)
);

ReadA115130_weights_0_1_30 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_30_address0),
    .ce0(weights_0_1_30_ce0),
    .q0(weights_0_1_30_q0)
);

ReadA115130_weights_0_1_31 #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
weights_0_1_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_0_1_31_address0),
    .ce0(weights_0_1_31_ce0),
    .q0(weights_0_1_31_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (1'b0 == N_pipe_out_V_V8_full_n) | (1'b0 == N_pipe_in_V_V1_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((real_start == 1'b0) | (1'b0 == N_pipe_out_V_V8_full_n) | (1'b0 == N_pipe_in_V_V1_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln25_fu_716_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_668 <= add_ln25_fu_721_p2;
    end else if ((~((real_start == 1'b0) | (1'b0 == N_pipe_out_V_V8_full_n) | (1'b0 == N_pipe_in_V_V1_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_668 <= 42'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln25_fu_716_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_0_reg_679 <= n_fu_777_p2;
    end else if ((~((real_start == 1'b0) | (1'b0 == N_pipe_out_V_V8_full_n) | (1'b0 == N_pipe_in_V_V1_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        n_0_reg_679 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (1'b0 == N_pipe_out_V_V8_full_n) | (1'b0 == N_pipe_in_V_V1_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        bound_reg_867[41 : 8] <= bound_fu_710_p2[41 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln25_reg_872 <= icmp_ln25_fu_716_p2;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        N_pipe_in_V_V1_blk_n = N_pipe_in_V_V1_empty_n;
    end else begin
        N_pipe_in_V_V1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == N_pipe_out_V_V8_full_n) | (1'b0 == N_pipe_in_V_V1_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        N_pipe_in_V_V1_read = 1'b1;
    end else begin
        N_pipe_in_V_V1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        N_pipe_out_V_V8_blk_n = N_pipe_out_V_V8_full_n;
    end else begin
        N_pipe_out_V_V8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == N_pipe_out_V_V8_full_n) | (1'b0 == N_pipe_in_V_V1_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        N_pipe_out_V_V8_write = 1'b1;
    end else begin
        N_pipe_out_V_V8_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_872 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_pipes_1_V_V13_blk_n = a_pipes_1_V_V13_full_n;
    end else begin
        a_pipes_1_V_V13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln25_reg_872 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_pipes_1_V_V13_write = 1'b1;
    end else begin
        a_pipes_1_V_V13_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_872 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_pipes_2_V_V18_blk_n = a_pipes_2_V_V18_full_n;
    end else begin
        a_pipes_2_V_V18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln25_reg_872 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_pipes_2_V_V18_write = 1'b1;
    end else begin
        a_pipes_2_V_V18_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_872 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_pipes_3_V_V23_blk_n = a_pipes_3_V_V23_full_n;
    end else begin
        a_pipes_3_V_V23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln25_reg_872 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_pipes_3_V_V23_write = 1'b1;
    end else begin
        a_pipes_3_V_V23_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_872 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_pipes_4_V_V28_blk_n = a_pipes_4_V_V28_full_n;
    end else begin
        a_pipes_4_V_V28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln25_reg_872 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_pipes_4_V_V28_write = 1'b1;
    end else begin
        a_pipes_4_V_V28_write = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln25_fu_716_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_0_ce0 = 1'b1;
    end else begin
        weights_0_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_10_ce0 = 1'b1;
    end else begin
        weights_0_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_11_ce0 = 1'b1;
    end else begin
        weights_0_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_12_ce0 = 1'b1;
    end else begin
        weights_0_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_13_ce0 = 1'b1;
    end else begin
        weights_0_1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_14_ce0 = 1'b1;
    end else begin
        weights_0_1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_15_ce0 = 1'b1;
    end else begin
        weights_0_1_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_16_ce0 = 1'b1;
    end else begin
        weights_0_1_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_17_ce0 = 1'b1;
    end else begin
        weights_0_1_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_18_ce0 = 1'b1;
    end else begin
        weights_0_1_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_19_ce0 = 1'b1;
    end else begin
        weights_0_1_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_1_ce0 = 1'b1;
    end else begin
        weights_0_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_20_ce0 = 1'b1;
    end else begin
        weights_0_1_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_21_ce0 = 1'b1;
    end else begin
        weights_0_1_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_22_ce0 = 1'b1;
    end else begin
        weights_0_1_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_23_ce0 = 1'b1;
    end else begin
        weights_0_1_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_24_ce0 = 1'b1;
    end else begin
        weights_0_1_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_25_ce0 = 1'b1;
    end else begin
        weights_0_1_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_26_ce0 = 1'b1;
    end else begin
        weights_0_1_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_27_ce0 = 1'b1;
    end else begin
        weights_0_1_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_28_ce0 = 1'b1;
    end else begin
        weights_0_1_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_29_ce0 = 1'b1;
    end else begin
        weights_0_1_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_2_ce0 = 1'b1;
    end else begin
        weights_0_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_30_ce0 = 1'b1;
    end else begin
        weights_0_1_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_31_ce0 = 1'b1;
    end else begin
        weights_0_1_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_3_ce0 = 1'b1;
    end else begin
        weights_0_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_4_ce0 = 1'b1;
    end else begin
        weights_0_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_5_ce0 = 1'b1;
    end else begin
        weights_0_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_6_ce0 = 1'b1;
    end else begin
        weights_0_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_7_ce0 = 1'b1;
    end else begin
        weights_0_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_8_ce0 = 1'b1;
    end else begin
        weights_0_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_1_9_ce0 = 1'b1;
    end else begin
        weights_0_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (1'b0 == N_pipe_out_V_V8_full_n) | (1'b0 == N_pipe_in_V_V1_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln25_fu_716_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln25_fu_716_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign N_pipe_out_V_V8_din = N_pipe_in_V_V1_dout;

assign a_pipes_1_V_V13_din = {{{{{{{{weights_0_1_7_q0}, {weights_0_1_6_q0}}, {weights_0_1_5_q0}}, {weights_0_1_4_q0}}, {weights_0_1_3_q0}}, {weights_0_1_2_q0}}, {weights_0_1_1_q0}}, {weights_0_1_0_q0}};

assign a_pipes_2_V_V18_din = {{{{{{{{weights_0_1_15_q0}, {weights_0_1_14_q0}}, {weights_0_1_13_q0}}, {weights_0_1_12_q0}}, {weights_0_1_11_q0}}, {weights_0_1_10_q0}}, {weights_0_1_9_q0}}, {weights_0_1_8_q0}};

assign a_pipes_3_V_V23_din = {{{{{{{{weights_0_1_23_q0}, {weights_0_1_22_q0}}, {weights_0_1_21_q0}}, {weights_0_1_20_q0}}, {weights_0_1_19_q0}}, {weights_0_1_18_q0}}, {weights_0_1_17_q0}}, {weights_0_1_16_q0}};

assign a_pipes_4_V_V28_din = {{{{{{{{weights_0_1_31_q0}, {weights_0_1_30_q0}}, {weights_0_1_29_q0}}, {weights_0_1_28_q0}}, {weights_0_1_27_q0}}, {weights_0_1_26_q0}}, {weights_0_1_25_q0}}, {weights_0_1_24_q0}};

assign add_ln25_fu_721_p2 = (indvar_flatten_reg_668 + 42'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_4_V_V28_full_n)) | ((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_3_V_V23_full_n)) | ((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_2_V_V18_full_n)) | ((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_1_V_V13_full_n))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_4_V_V28_full_n)) | ((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_3_V_V23_full_n)) | ((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_2_V_V18_full_n)) | ((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_1_V_V13_full_n))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_4_V_V28_full_n)) | ((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_3_V_V23_full_n)) | ((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_2_V_V18_full_n)) | ((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_1_V_V13_full_n))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (1'b0 == N_pipe_out_V_V8_full_n) | (1'b0 == N_pipe_in_V_V1_empty_n) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_4_V_V28_full_n)) | ((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_3_V_V23_full_n)) | ((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_2_V_V18_full_n)) | ((icmp_ln25_reg_872 == 1'd0) & (1'b0 == a_pipes_1_V_V13_full_n)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign bound_fu_710_p2 = (p_shl_fu_690_p3 - p_shl190_fu_706_p1);

assign icmp_ln25_fu_716_p2 = ((indvar_flatten_reg_668 == bound_reg_867) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_727_p2 = ((n_0_reg_679 == 10'd768) ? 1'b1 : 1'b0);

assign n_fu_777_p2 = (select_ln27_fu_733_p3 + 10'd1);

assign p_shl190_fu_706_p1 = tmp_fu_698_p3;

assign p_shl_fu_690_p3 = {{N_pipe_in_V_V1_dout}, {10'd0}};

assign select_ln27_fu_733_p3 = ((icmp_ln27_fu_727_p2[0:0] === 1'b1) ? 10'd0 : n_0_reg_679);

assign start_out = real_start;

assign tmp_fu_698_p3 = {{N_pipe_in_V_V1_dout}, {8'd0}};

assign weights_0_1_0_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_10_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_11_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_12_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_13_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_14_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_15_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_16_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_17_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_18_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_19_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_1_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_20_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_21_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_22_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_23_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_24_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_25_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_26_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_27_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_28_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_29_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_2_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_30_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_31_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_3_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_4_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_5_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_6_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_7_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_8_address0 = zext_ln32_fu_741_p1;

assign weights_0_1_9_address0 = zext_ln32_fu_741_p1;

assign zext_ln32_fu_741_p1 = select_ln27_fu_733_p3;

always @ (posedge ap_clk) begin
    bound_reg_867[7:0] <= 8'b00000000;
end

endmodule //ReadA115130
