INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsorkin/ec311project/ec311project.srcs/sources_1/new/paddle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsorkin/ec311project/ec311project.srcs/sim_1/new/paddle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsorkin/ec311project/ec311project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
