git clone --depth 1 --no-tags https://github.com/nikossoultanis/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307529884
git clone --depth 1 --no-tags https://github.com/Nettimi-Satya-Sai-Srinivas/AES-algorithm-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306889384
git clone --depth 1 --no-tags https://github.com/shohamc1/50002-1D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307608555
git clone --depth 1 --no-tags https://github.com/kazkojima/sha3-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310778131
git clone --depth 1 --no-tags https://github.com/robbruern/5-Stage_RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312118852
git clone --depth 1 --no-tags https://github.com/dominic-meads/Quartus-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311157007
git clone --depth 1 --no-tags https://github.com/fedemic/ISA_2020_Group_09.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311077568
git clone --depth 1 --no-tags https://github.com/cheevang6/RISC-V_FreeRTOS_Computer_Vision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308757378
git clone --depth 1 --no-tags https://github.com/GVictorsd/Error-correctionCodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305637492
git clone --depth 1 --no-tags https://github.com/CristiSandu/CN2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305697346
git clone --depth 1 --no-tags https://github.com/ippond/cordic_sincos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306842575
git clone --depth 1 --no-tags https://github.com/BabarZKhan/Kiwi-compiler-HLS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308996344
git clone --depth 1 --no-tags https://github.com/merledu/Core-SweRV-EH2--verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308930177
git clone --depth 1 --no-tags https://github.com/ian-lab/luke_xidian_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310839526
git clone --depth 1 --no-tags https://github.com/dixiyao/SJTU_CS145.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311563492
git clone --depth 1 --no-tags https://github.com/sai-palisetti/Functional-verification-of-PICORV-32-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304815868
git clone --depth 1 --no-tags https://github.com/DOOMKEKER/RISC-V_proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304718690
git clone --depth 1 --no-tags https://github.com/dominic-meads/Vivado-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302800630
git clone --depth 1 --no-tags https://github.com/acmoser/riscv_vt52.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311555294
git clone --depth 1 --no-tags https://github.com/ardimr/ReinforcementLearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309372518
git clone --depth 1 --no-tags https://github.com/semaphoric775/Simple-Acc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308344837
git clone --depth 1 --no-tags https://github.com/robertosc/PCI_capa_transmision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306517769
git clone --depth 1 --no-tags https://github.com/L4rralde/PLD_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307176723
git clone --depth 1 --no-tags https://github.com/ajs0429/EECS3201Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311183916
git clone --depth 1 --no-tags https://github.com/leoizzi/isa_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307651028
git clone --depth 1 --no-tags https://github.com/jborza/lcd-12864-graphic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303062834
git clone --depth 1 --no-tags https://github.com/ManjunathKalmath/Digital_System_Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307631481
git clone --depth 1 --no-tags https://github.com/ippond/crc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306843074
git clone --depth 1 --no-tags https://github.com/AliRezaBeigy/ShiftRegister.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307508460
git clone --depth 1 --no-tags https://github.com/mattvenn/spi-reset-investigation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310272573
git clone --depth 1 --no-tags https://github.com/tu-darmstadt-informatik/Computer-Microsystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308874034
git clone --depth 1 --no-tags https://github.com/AleLovesio/Laboratory_ISA_Group20.20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311586595
git clone --depth 1 --no-tags https://github.com/ArSpi/BUAA-CO-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308529109
git clone --depth 1 --no-tags https://github.com/zzhang681/EE272_NOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303000261
git clone --depth 1 --no-tags https://github.com/pmassolino/hw-gimli.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303100486
git clone --depth 1 --no-tags https://github.com/wu-huipeng/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308629136
git clone --depth 1 --no-tags https://github.com/joat28/digital-circuits210.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304785749
git clone --depth 1 --no-tags https://github.com/JimKnowler/alchitry-verilog-exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305109512
git clone --depth 1 --no-tags https://github.com/wolframalexa/HardwareDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305561558
git clone --depth 1 --no-tags https://github.com/zipotron/ziposoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309711330
git clone --depth 1 --no-tags https://github.com/liordanis/MIPS-5-stage-pipeline-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311941655
git clone --depth 1 --no-tags https://github.com/curlymess/ee108_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308785038
git clone --depth 1 --no-tags https://github.com/nettok/RV32E-tangprimer-multiprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306999855
git clone --depth 1 --no-tags https://github.com/coolcircle2020/Chisel-STFT-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303605369
git clone --depth 1 --no-tags https://github.com/shoaibdipu/BRACU_CSE460_VLSIDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304892161
git clone --depth 1 --no-tags https://github.com/atomsi7/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306323585
git clone --depth 1 --no-tags https://github.com/rileychin/50.002-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309919213
git clone --depth 1 --no-tags https://github.com/liordanis/Artix7-XC7A100T-1CSG324C_LEDdisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307136121
git clone --depth 1 --no-tags https://github.com/Gianmarco9/ISA05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311733632
git clone --depth 1 --no-tags https://github.com/rubensseva/spi-vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311291319
git clone --depth 1 --no-tags https://github.com/shadowoflight/CourseProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310613359
git clone --depth 1 --no-tags https://github.com/ucb-cs250/ix_yukio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302464662
git clone --depth 1 --no-tags https://github.com/gabewehrle/VgaTextMode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304172734
git clone --depth 1 --no-tags https://github.com/thegabriele97/VHDL_Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303329796
git clone --depth 1 --no-tags https://github.com/chrisbinsunny/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305489094
git clone --depth 1 --no-tags https://github.com/Furabot/snake-game-zedboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307734221
git clone --depth 1 --no-tags https://github.com/Speccery/tiny-tms9900.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307139589
git clone --depth 1 --no-tags https://github.com/XOR-op/TransistorU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306200286
git clone --depth 1 --no-tags https://github.com/FDE-Course-Team/FDE-Rex-Runner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305554392
git clone --depth 1 --no-tags https://github.com/chris-dmello/verilog_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307793062
git clone --depth 1 --no-tags https://github.com/G-pacman/Seven-Seg-Display-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310744418
git clone --depth 1 --no-tags https://github.com/NestorRegaladoVivanco/Datapath_instrucciones.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310796585
git clone --depth 1 --no-tags https://github.com/virtualsecureplatform/Sudachi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306642984
git clone --depth 1 --no-tags https://github.com/seamusos/FPGA-VGA-Text-Mode-Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304993454
git clone --depth 1 --no-tags https://github.com/brunosampaio08-zz/acc_proccessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303483674
git clone --depth 1 --no-tags https://github.com/chyavanphadke/FPGA_DE10-Lite-BlinkCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302968254
git clone --depth 1 --no-tags https://github.com/Numinus1/IndustrialEncoderTester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303091523
git clone --depth 1 --no-tags https://github.com/wtao0221/corundum-forked.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308215743
git clone --depth 1 --no-tags https://github.com/gustavomotadev/engg57-ransac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305863609
git clone --depth 1 --no-tags https://github.com/cathylin-wang/ECE350_Dino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308488042
git clone --depth 1 --no-tags https://github.com/ufukkaraca/verilogCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307173437
git clone --depth 1 --no-tags https://github.com/SirMaximilian/ECE178_Project_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307787068
git clone --depth 1 --no-tags https://github.com/chyavanphadke/FPGA_DE10-Alarm_Clock_EE221.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309203499
git clone --depth 1 --no-tags https://github.com/SSD9573/adderFourByFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305678218
git clone --depth 1 --no-tags https://github.com/nvrmvx/128_AES_algo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307049103
git clone --depth 1 --no-tags https://github.com/TomHuangsrc/PCIe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303559707
git clone --depth 1 --no-tags https://github.com/Mintsteam/SoC_AXI_Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304012160
git clone --depth 1 --no-tags https://github.com/vmazashvili/parallel-to-serial-serial-to-parallel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307336569
git clone --depth 1 --no-tags https://github.com/ReubenMathew/Cipherbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309527405
git clone --depth 1 --no-tags https://github.com/ogarnica/TFG2020-21_RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303734561
git clone --depth 1 --no-tags https://github.com/rajchordia14/Design-ISA-in-tkgate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304793375
git clone --depth 1 --no-tags https://github.com/sids174/Square-Root-Carry-Select-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302574888
git clone --depth 1 --no-tags https://github.com/ippond/prbs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307063727
git clone --depth 1 --no-tags https://github.com/FaezehShakouri/RISC-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309674819
git clone --depth 1 --no-tags https://github.com/vulkanbets/IIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309202377
git clone --depth 1 --no-tags https://github.com/usmanaslam712/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311585873
git clone --depth 1 --no-tags https://github.com/docmatrix/arty35.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304046303
git clone --depth 1 --no-tags https://github.com/cjhonlyone/axi_max1270.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310484015
git clone --depth 1 --no-tags https://github.com/acrazyczy/Foundation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311021917
git clone --depth 1 --no-tags https://github.com/UnAmigaReloaded-fpga/UAReloaded_ZX-128k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307552943
git clone --depth 1 --no-tags https://github.com/Ian2123/RC-CL-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307522885
git clone --depth 1 --no-tags https://github.com/SirMaximilian/ECE178_Qsys_Software_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307790725
git clone --depth 1 --no-tags https://github.com/ariwanski/ECE552_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308739407
git clone --depth 1 --no-tags https://github.com/JimKnowler/nandland-verilog-exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308955800
git clone --depth 1 --no-tags https://github.com/iank/julia_lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309126471
git clone --depth 1 --no-tags https://github.com/zzp1012/MIPS-pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309265839
git clone --depth 1 --no-tags https://github.com/JairCopete17/maquina-expendedora.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310124511
