{"Source Block": ["hdl/library/common/ad_ss_444to422.v@120:138@HdlStmProcess", "\n  assign cb_s = {2'd0, s444_data_d[7:0]} +\n                {2'd0, s444_data_3d[7:0]} +\n                {1'd0, s444_data_2d[7:0], 1'd0};\n\n  always @(posedge clk) begin\n    cr <= cr_s[9:2];\n    cb <= cb_s[9:2];\n    if (s444_de_3d == 1'b1) begin\n      cr_cb_sel <= ~cr_cb_sel;\n    end else begin\n      cr_cb_sel <= Cr_Cb_N;\n    end\n  end\n\n  // 422 outputs\n\n  always @(posedge clk) begin\n    s422_sync <= s444_sync_3d;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[131, "      cr_cb_sel <= Cr_Cb_N;\n"]], "Add": [[131, "      cr_cb_sel <= CR_CB_N;\n"]]}}