/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_6fb4938070684d29829c683007dddd98.v:1.2-12.14" *)
module top(tetR, lacI, iPTG, YFP, BFP);
  wire _0_;
  wire _1_;
  wire _2_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_6fb4938070684d29829c683007dddd98.v:6.19-6.22" *)
  output BFP;
  wire BFP;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_6fb4938070684d29829c683007dddd98.v:5.19-5.22" *)
  output YFP;
  wire YFP;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_6fb4938070684d29829c683007dddd98.v:4.18-4.22" *)
  input iPTG;
  wire iPTG;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_6fb4938070684d29829c683007dddd98.v:3.18-3.22" *)
  input lacI;
  wire lacI;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_6fb4938070684d29829c683007dddd98.v:2.18-2.22" *)
  input tetR;
  wire tetR;
  \$_NOT_  _3_ (
    .A(tetR),
    .Y(_0_)
  );
  \$_NOT_  _4_ (
    .A(lacI),
    .Y(_1_)
  );
  \$_NOT_  _5_ (
    .A(iPTG),
    .Y(_2_)
  );
  \$_NOR_  _6_ (
    .A(_0_),
    .B(_1_),
    .Y(BFP)
  );
  \$_NOR_  _7_ (
    .A(_2_),
    .B(BFP),
    .Y(YFP)
  );
endmodule
