[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster on lot W2024-4521. Cluster at XY coordinates (45mm, -30mm) on all 15 affected wafers. Cluster diameter ~8mm with 50+ defects per wafer. 18% yield loss.\n\nProcess Context: Wafers processed through LITH-ASML-03. Recipe: DUV_248_GATE. Same reticle RETICLE-G2847 used for all affected wafers. Reticle last inspected 1,500 exposures ago (spec: 1,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle defect at fixed XY location\n- Defect cluster at identical XY (45mm, -30mm) on ALL wafers\n- Fixed location = reticle or chuck contamination\n- Same reticle used for all affected wafers\n- Reticle inspection overdue (1,500 vs 1,000 exposure spec)\n\n**Correlation Reasoning**:\n- Same XY all wafers → fixed mask-plane defect\n- Reticle-specific → RETICLE-G2847 correlation\n- Exposure count exceeded → contamination likely accumulated\n- Cluster pattern → localized reticle contamination\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine RETICLE-G2847\n2. **Reticle inspection**: High-magnification defect review\n3. **Clean or repair**: Based on defect type\n4. **Pellicle check**: Inspect pellicle for contamination\n5. **Verification**: Post-clean inspection, test exposure\n\n## Prevention Measures\n\n- Enforce reticle inspection every 1,000 exposures\n- Implement reticle exposure tracking with alerts\n- Add XY-fixed defect detection to wafer map analysis\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at 3 o'clock position, 60mm from center on lot W2024-5632. Cluster appears at same wafer location on 12 wafers. Defects are particles. 14% yield loss.\n\nProcess Context: CVD-AMAT-07, Recipe: PECVD_OXIDE. Particle cluster at fixed location suggests chamber source. Showerhead inspection shows particle accumulation at one hole location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead particle accumulation at specific hole\n- Fixed wafer XY location → chamber geometry correlation\n- Particle cluster at 3 o'clock, 60mm → specific showerhead hole\n- Chamber inspection confirms particle accumulation\n- Particles falling from blocked/contaminated hole\n\n**Correlation Reasoning**:\n- Same location all wafers → fixed source in chamber\n- Particle type → fall-on from above\n- 3 o'clock 60mm → maps to specific showerhead position\n- Showerhead inspection confirms → root cause verified\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-07\n2. **Showerhead clean**: Focus on contaminated hole area\n3. **Ultrasonic clean**: Full showerhead cleaning\n4. **Particle verification**: <0.05 particles/cm² after clean\n5. **Seasoning**: 5-wafer conditioning\n\n## Prevention Measures\n\n- Increase showerhead cleaning frequency\n- Add particle monitoring by wafer zone\n- Include showerhead hole inspection in PM\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster at random XY locations across lot W2024-6743. Each wafer has cluster at different location. Clusters are 5-10mm diameter. 16% yield loss on 10 wafers.\n\nProcess Context: COAT-TEL-03, Recipe: RESIST_COAT. Random cluster locations suggest dynamic particle source. Resist dispense nozzle showing intermittent drip. Resist bubbles forming at nozzle tip.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist dispense nozzle bubble/drip issue\n- Random XY locations → dynamic (moving) source\n- Cluster on each wafer → event per wafer\n- Nozzle showing intermittent drip\n- Bubbles at nozzle causing resist spit defects\n\n**Correlation Reasoning**:\n- Random location → not fixed contamination\n- Per-wafer cluster → dispense event correlation\n- Nozzle condition → bubble/drip mechanism\n- Coating process → resist dispense confirmed\n\n## Corrective Actions\n\n1. **Immediate**: Tool down COAT-TEL-03\n2. **Nozzle inspection**: Check for damage or blockage\n3. **Nozzle clean/replace**: P/N 534-0234 if damaged\n4. **Dispense verification**: Check for bubbles, drips\n5. **Test wafers**: Verify clean dispense\n\n## Prevention Measures\n\n- Add nozzle inspection to daily PM\n- Prime nozzle before first wafer\n- Implement dispense monitoring (weight or optical)\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster on lot W2024-7854. Cluster at XY (-25mm, 50mm) on wafers 8-25. Wafers 1-7 clean. Cluster appeared mid-lot. 17% yield loss.\n\nProcess Context: LITH-ASML-05, Recipe: I-LINE_LAYER2. Chuck contamination event mid-lot. Particle deposited on chuck at wafer 8 load. Fixed contamination for subsequent wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck contamination event mid-lot\n- Wafers 1-7 clean, 8-25 affected → mid-lot onset\n- Fixed XY location → chuck contamination\n- Particle deposited during wafer 8 sequence\n- Contamination persisted for subsequent wafers\n\n**Correlation Reasoning**:\n- Mid-lot onset → contamination event timing\n- Fixed location → chuck surface defect\n- Wafers 8-25 all affected → persistent contamination\n- XY correlation → chuck coordinate mapping\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-ASML-05\n2. **Chuck inspection**: Locate contamination at (-25mm, 50mm)\n3. **Chuck clean**: Remove contamination\n4. **Verify clean**: Visual and particle wafer check\n5. **Source investigation**: Where did particle come from?\n\n## Prevention Measures\n\n- Implement mid-lot particle monitoring\n- Add chuck clean between lots\n- Configure LOC defect detection for contamination events\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at wafer center on lot W2024-8965. Cluster within 15mm of center. Defects appear as embedded particles. 12% yield loss on 8 wafers.\n\nProcess Context: CVD-LAM-05, Recipe: TEOS_PMD. Chamber ceiling directly above center. Ceiling showing particle accumulation. Particles falling preferentially to wafer center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber ceiling particle fall-on to center\n- Cluster at wafer center → vertical fall-on pattern\n- Embedded particles → fell during deposition\n- Ceiling particle accumulation → source confirmed\n- Center location → directly below ceiling apex\n\n**Correlation Reasoning**:\n- Center location → gravity-driven deposition\n- Multiple wafers → persistent source\n- Embedded in film → occurred during deposition\n- Ceiling accumulation → visual confirmation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-05\n2. **Ceiling clean**: Full ceiling cleaning\n3. **Chamber clean**: Ensure no residual particles\n4. **Particle verification**: <0.05 particles/cm²\n5. **Extended seasoning**: 10 wafers after clean\n\n## Prevention Measures\n\n- Add ceiling cleaning to PM checklist\n- Increase particle wafer frequency\n- Monitor center-zone particle trends\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (70mm, 20mm) on lot W2024-9076. Cluster only on wafers using RETICLE-M1234. Other reticles clean. 11% yield loss.\n\nProcess Context: LITH-NIKON-02, Recipe: METAL1_LAYER. Pellicle on RETICLE-M1234 has particle. Particle shadow printing to wafer. Pellicle at 8 months age (spec: 6 months).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pellicle contamination on RETICLE-M1234\n- Cluster only with RETICLE-M1234\n- Other reticles produce clean wafers\n- Pellicle at 8 months exceeds 6-month spec\n- Particle on pellicle shadow-printing to wafer\n\n**Correlation Reasoning**:\n- Reticle-specific → RETICLE-M1234 only\n- Fixed XY → mask-plane coordinate\n- Pellicle age → contamination likely\n- Shadow printing → particle above focus plane\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine RETICLE-M1234\n2. **Pellicle inspection**: Check for contamination\n3. **Pellicle replacement**: P/N 727-0345 new pellicle\n4. **Reticle inspection**: Also check reticle surface\n5. **Verification**: Test exposure after pellicle change\n\n## Prevention Measures\n\n- Enforce 6-month pellicle replacement\n- Track pellicle age with alerts\n- Add pellicle condition to reticle qualification\n\n**Severity**: Minor\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at 9 o'clock position, 80mm from center on lot W2024-0187. Cluster repeating at same location every lot. Chamber-specific pattern. 15% yield loss.\n\nProcess Context: ETCH-LAM-08, Recipe: POLY_GATE. Chamber liner has localized erosion at cluster location. Erosion creating particle source. Liner at 4,800 RF-hours (spec: 5,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber liner localized erosion generating particles\n- Fixed XY location every lot → chamber hardware\n- 9 o'clock 80mm → specific liner location\n- Liner erosion creating particle source\n- Liner approaching life limit (4,800/5,000 hrs)\n\n**Correlation Reasoning**:\n- Fixed location → chamber geometry\n- Repeating pattern → persistent source\n- Liner erosion → particle generation mechanism\n- 9 o'clock 80mm → maps to liner wall\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-08\n2. **Liner inspection**: Check erosion at identified location\n3. **Replace liner**: P/N 718-0567 if erosion confirmed\n4. **Chamber clean**: Remove all particles\n5. **Seasoning**: 10 wafers after liner change\n\n## Prevention Measures\n\n- Replace liner at 4,500 RF-hours\n- Add liner visual inspection to monthly PM\n- Monitor LOC defects for chamber location patterns\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (30mm, -60mm) on lot W2024-1298. Cluster contains 100+ defects in 5mm area. Pattern defects (not particles). 20% yield loss.\n\nProcess Context: LITH-ASML-07, Recipe: VIA_LAYER. Reticle showing chrome defect at cluster location. Chrome repair site degrading. Repair done 6 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle chrome repair site degradation\n- Fixed XY cluster → reticle location\n- Pattern defects → chrome-related, not particles\n- Repair site at cluster location\n- 6-month-old repair degrading\n\n**Correlation Reasoning**:\n- Pattern defects → reticle chrome issue\n- Fixed location → mask coordinate\n- Repair site correlation → repair degradation\n- Time since repair → aging mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine affected reticle\n2. **Reticle inspection**: High-res review of repair site\n3. **Re-repair or replace**: Based on defect severity\n4. **Qualification**: Print test before production\n5. **Yield review**: Assess lot disposition\n\n## Prevention Measures\n\n- Track reticle repair age\n- Implement periodic repaired-reticle inspection\n- Consider replacement vs. repair for critical layers\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at random XY on lot W2024-2309. Cluster appears only on first wafer after tool idle >2 hours. Subsequent wafers clean. 4% yield loss (first wafer only).\n\nProcess Context: CVD-AMAT-09, Recipe: BARRIER_TAN. First wafer absorbs chamber particles accumulated during idle. Chamber ceiling particle buildup during idle periods.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle accumulation during idle transferred to first wafer\n- First wafer after idle shows cluster\n- Subsequent wafers clean → chamber cleaned by first wafer\n- Idle >2 hours allows particle accumulation\n- First wafer acts as cleaning wafer\n\n**Correlation Reasoning**:\n- First wafer only → startup transient\n- Idle correlation → accumulation time\n- Random XY → particles settling during idle\n- Clean subsequent → particles removed by first wafer\n\n## Corrective Actions\n\n1. **Immediate**: Implement pre-production particle purge\n2. **Procedure**: Run conditioning wafer after idle >2 hrs\n3. **Or**: N2 purge during idle to prevent accumulation\n4. **Monitor**: Track first-wafer yield after idle\n5. **Document**: Update startup procedure\n\n## Prevention Measures\n\n- Run dummy wafer after extended idle\n- Implement continuous N2 purge during idle\n- Monitor first-wafer-after-idle yield\n\n**Severity**: Minor\n**Yield Impact**: 4% (first wafer only)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (0mm, 75mm) on lot W2024-3410. Cluster at 12 o'clock edge position. Defects appear as missing pattern. 13% yield loss.\n\nProcess Context: LITH-TEL-05, Recipe: GATE_LAYER. Develop puddle not reaching 12 o'clock edge. Develop nozzle partial blockage. Non-uniform puddle coverage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Develop nozzle blockage causing incomplete coverage\n- Cluster at 12 o'clock edge → puddle coverage issue\n- Missing pattern → underdeveloped resist\n- Nozzle partial blockage → non-uniform dispense\n- Edge location most affected by coverage gaps\n\n**Correlation Reasoning**:\n- 12 o'clock edge → furthest from nozzle\n- Missing pattern → develop failure\n- Nozzle blockage → dispense non-uniformity\n- Edge sensitivity → coverage margin\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-05\n2. **Nozzle inspection**: Check for blockage\n3. **Nozzle clean/replace**: P/N 534-0345\n4. **Develop verification**: Uniform puddle coverage\n5. **Test wafers**: Verify pattern integrity at edge\n\n## Prevention Measures\n\n- Add nozzle inspection to daily PM\n- Implement develop uniformity monitoring\n- Prime nozzle between lots\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at lift pin locations on lot W2024-4521. Three clusters at 120° spacing matching lift pin pattern. Each cluster 3mm diameter. 9% yield loss.\n\nProcess Context: CVD-TEL-06, Recipe: LPCVD_NITRIDE. Lift pins at elevated temperature causing local stress. Thermal mismatch at pin contact points. Stress-induced defects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lift pin thermal stress causing localized defects\n- Three clusters at 120° → lift pin geometry\n- Cluster at each pin contact location\n- Thermal mismatch between pin and wafer\n- Stress-induced defects at contact points\n\n**Correlation Reasoning**:\n- 120° pattern → 3-pin lift geometry\n- Contact locations → pin interface\n- Thermal process → temperature gradient at pins\n- Stress defects → mechanical failure mode\n\n## Corrective Actions\n\n1. **Immediate**: Review lift pin design and material\n2. **Pin replacement**: Consider ceramic pins P/N 634-0456\n3. **Process review**: Optimize pin temperature matching\n4. **Lift timing**: Minimize hot contact duration\n5. **Verification**: Check for stress defects\n\n## Prevention Measures\n\n- Use thermally matched pin materials\n- Optimize lift timing in process recipe\n- Add pin contact stress monitoring\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (55mm, 40mm) on lot W2024-5632. Cluster only appears under specific illumination. Subsurface contamination. 10% yield loss.\n\nProcess Context: WET-CLEAN-03, Recipe: PRE_GATE_CLEAN. Chemical bath showing localized contamination. Bath recirculation creating stagnant zone. Contamination accumulating at stagnant point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wet clean bath stagnant zone contamination\n- Fixed XY cluster → bath geometry correlation\n- Subsurface contamination → chemical process\n- Bath recirculation creating stagnant zone\n- Contamination accumulating at specific location\n\n**Correlation Reasoning**:\n- Fixed location → process geometry\n- Subsurface → chemical incorporation\n- Stagnant zone → recirculation pattern\n- Bath-specific → WET-CLEAN-03 only\n\n## Corrective Actions\n\n1. **Immediate**: Tool down WET-CLEAN-03\n2. **Bath drain and clean**: Full tank clean\n3. **Recirculation review**: Improve flow pattern\n4. **Add agitation**: Consider megasonic assist\n5. **Verification**: Test wafers through clean bath\n\n## Prevention Measures\n\n- Optimize bath recirculation for uniform flow\n- Add agitation to prevent stagnant zones\n- Monitor bath contamination by location\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (-50mm, -50mm) on lot W2024-6743. Cluster appears sporadically (not every wafer). When present, always same location. 8% yield loss.\n\nProcess Context: LITH-ASML-09, Recipe: METAL2. Intermittent chuck vacuum hole clog. When clog present, causes local focus error. Clog clearing and recurring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent chuck vacuum hole clog causing focus error\n- Fixed location when present → chuck coordinate\n- Sporadic occurrence → intermittent condition\n- Focus error pattern → vacuum/flatness issue\n- Clog recurring → debris in vacuum system\n\n**Correlation Reasoning**:\n- Fixed XY → chuck position\n- Intermittent → clog coming and going\n- Focus defects → vacuum causing local bow\n- Sporadic pattern → unstable clog\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-ASML-09\n2. **Chuck vacuum clean**: Clear all vacuum holes\n3. **Vacuum system check**: Inspect for debris source\n4. **Vacuum verification**: All holes flowing\n5. **Focus verification**: Check flatness at location\n\n## Prevention Measures\n\n- Add vacuum hole cleaning to PM\n- Monitor vacuum by zone\n- Implement focus feedback by position\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at 6 o'clock position on lot W2024-7854. Cluster at wafer edge (95mm from center). Defects are film voids. 14% yield loss.\n\nProcess Context: CVD-AMAT-11, Recipe: W_PLUG. Edge exclusion zone showing gap fill failure. Gas flow pattern creating local precursor depletion at 6 o'clock. Showerhead asymmetry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead asymmetry causing local precursor depletion\n- 6 o'clock edge cluster → gas delivery asymmetry\n- Film voids → gap fill failure from depletion\n- Showerhead asymmetry creating flow pattern\n- Localized precursor starvation at 6 o'clock\n\n**Correlation Reasoning**:\n- 6 o'clock only → asymmetric source\n- Edge location → gas flow boundary\n- Film voids → CVD depletion signature\n- Showerhead → gas delivery component\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-11\n2. **Showerhead inspection**: Check hole pattern uniformity\n3. **Clean or replace**: If asymmetric blockage found\n4. **Flow verification**: Confirm symmetric delivery\n5. **Process qual**: Check void-free fill at 6 o'clock\n\n## Prevention Measures\n\n- Include edge uniformity in qualification\n- Monitor void density by wafer location\n- Add showerhead flow test to PM\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (40mm, 0mm) on lot W2024-8965. Cluster only on specific die locations (repeated pattern). Defects follow die array. 16% yield loss.\n\nProcess Context: LITH-NIKON-04, Recipe: POLY_LAYER. Reticle field-to-field stitching error at cluster location. Stitching overlap causing double exposure. Design/reticle alignment issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle field stitching error causing double exposure\n- Cluster at specific die locations → field stitching region\n- Repeated pattern → stitching-related\n- Double exposure → overlap at stitch boundary\n- Design/reticle alignment issue\n\n**Correlation Reasoning**:\n- Die array pattern → field-level issue\n- Stitching location → boundary defect\n- Double exposure → overlap mechanism\n- Reticle design → layout root cause\n\n## Corrective Actions\n\n1. **Immediate**: Review reticle design data\n2. **Stitching verification**: Check field alignment\n3. **Recipe adjustment**: Correct stitching parameters\n4. **Or reticle rework**: If design error\n5. **Verification**: Print test to confirm fix\n\n## Prevention Measures\n\n- Include stitching verification in reticle qualification\n- Review stitching regions in design check\n- Monitor stitching-related defects\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at chamber door position on lot W2024-9076. Cluster at 9 o'clock corresponding to door seal. Particle defects. 11% yield loss.\n\nProcess Context: ETCH-TEL-05, Recipe: CONTACT_ETCH. Chamber door seal degraded allowing particle entry. Seal at 18 months (spec: 12 months). Particles entering at seal gap.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Degraded door seal allowing particle entry\n- 9 o'clock position → door seal location\n- Particle defects → contamination ingress\n- Seal at 18 months exceeds 12-month spec\n- Seal gap allowing ambient particles into chamber\n\n**Correlation Reasoning**:\n- Door position correlation → seal location\n- Particle type → external contamination\n- Seal age → degradation mechanism\n- Localized pattern → seal gap location\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-05\n2. **Seal inspection**: Check door seal condition\n3. **Replace seal**: P/N 839-0567 door seal kit\n4. **Leak test**: Verify seal integrity after replacement\n5. **Particle verification**: <0.05 particles/cm²\n\n## Prevention Measures\n\n- Replace door seal at 12-month intervals\n- Add seal inspection to monthly PM\n- Monitor door-position defect patterns\n\n**Severity**: Minor\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at center of lot W2024-0298. Cluster within 10mm of wafer center. Metallic contamination (Cu detected). 19% yield loss.\n\nProcess Context: CVD-AMAT-13, Recipe: BARRIER_TIN. Previous process was Cu CMP. Cross-contamination from Cu residue on handler. Handler end effector shows Cu traces.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cu cross-contamination from handler\n- Center cluster → handler contact location\n- Cu contamination → previous Cu CMP process\n- Handler end effector shows Cu traces\n- Cross-contamination during handling\n\n**Correlation Reasoning**:\n- Center location → handler contact point\n- Cu detected → source identification\n- Previous Cu process → contamination source\n- Handler traces → transfer mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Tool down handler\n2. **End effector cleaning**: Thorough Cu removal\n3. **Contamination verification**: TXRF check after clean\n4. **Process review**: Cu/barrier routing separation\n5. **Lot disposition**: Assess Cu contamination impact\n\n## Prevention Measures\n\n- Implement Cu/non-Cu handler segregation\n- Regular handler contamination monitoring\n- Add handler cleaning between incompatible processes\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (20mm, 70mm) on lot W2024-1409. Cluster appears as resist scum. Defects only on one recipe. 12% yield loss.\n\nProcess Context: LITH-TEL-08, Recipe: THICK_RESIST. Develop spray arm showing nozzle blockage at specific position. Incomplete develop at cluster location. Spray pattern non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Develop spray nozzle blockage causing incomplete develop\n- Fixed XY cluster → spray pattern deficiency\n- Resist scum → underdeveloped resist\n- Nozzle blockage at specific arm position\n- Non-uniform spray causing local develop failure\n\n**Correlation Reasoning**:\n- Fixed location → spray geometry\n- Resist scum → develop process failure\n- Nozzle blockage → spray non-uniformity\n- Recipe-specific → develop parameters\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-08\n2. **Spray arm inspection**: Check all nozzles\n3. **Clear blockage**: Clean or replace blocked nozzle\n4. **Spray verification**: Confirm uniform coverage\n5. **Test wafers**: Verify complete develop\n\n## Prevention Measures\n\n- Add spray uniformity check to PM\n- Implement develop coverage monitoring\n- Regular nozzle cleaning schedule\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at notch position on lot W2024-2510. Cluster within 15mm of notch. Alignment marks affected. 7% yield loss.\n\nProcess Context: LITH-ASML-11, Recipe: LAYER4_ALIGN. Notch alignment showing offset error at cluster location. Alignment sensor contaminated. Offset causing local overlay error.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch alignment sensor contamination causing offset\n- Cluster near notch → alignment-related\n- Alignment marks affected → overlay error\n- Sensor contamination → measurement error\n- Local offset at cluster location\n\n**Correlation Reasoning**:\n- Notch proximity → alignment system\n- Overlay error → alignment cause\n- Sensor contamination → error source\n- Localized → alignment sensor field\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-ASML-11\n2. **Sensor inspection**: Check alignment sensor\n3. **Clean sensor**: Remove contamination\n4. **Alignment verification**: Full system calibration\n5. **Overlay test**: Verify alignment accuracy\n\n## Prevention Measures\n\n- Add alignment sensor cleaning to PM\n- Monitor alignment offset trends\n- Implement overlay SPC by position\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (-60mm, 30mm) on lot W2024-3621. Cluster of 200+ defects. Only on wafers processed after chamber clean. 15% yield loss.\n\nProcess Context: ETCH-LAM-10, Recipe: SPACER_ETCH. Post-clean particle burst from chamber. Cleaning residue not fully removed. Particles released during first wafers after clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cleaning residue release after chamber clean\n- Cluster after chamber clean → post-clean event\n- 200+ defects → particle burst\n- Cleaning residue not fully removed\n- Residue releasing during initial process wafers\n\n**Correlation Reasoning**:\n- Post-clean correlation → cleaning process issue\n- Particle burst → residue release event\n- Localized cluster → residue accumulation point\n- First wafers affected → cleaning incompleteness\n\n## Corrective Actions\n\n1. **Immediate**: Review cleaning procedure\n2. **Extended purge**: Add purge step after clean\n3. **Seasoning increase**: 10+ wafers after clean\n4. **Rinse verification**: Ensure residue removal\n5. **Particle qualification**: Check particles after clean\n\n## Prevention Measures\n\n- Increase post-clean conditioning wafers\n- Add particle verification after chamber clean\n- Review cleaning chemical rinse procedure\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (45mm, 45mm) on lot W2024-4732. Cluster shows bridging defects. Pattern shorting visible. 21% yield loss.\n\nProcess Context: LITH-ASML-13, Recipe: METAL1_CRIT. Aerial image focus error at cluster location. Lens aberration at specific field position. Lens at 3 years service.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lens aberration causing localized focus error\n- Fixed XY cluster → lens field position\n- Bridging defects → focus/exposure error\n- Lens aberration at specific position\n- 3-year lens showing localized degradation\n\n**Correlation Reasoning**:\n- Fixed location → optical system\n- Bridging pattern → focus-related\n- Lens aberration → optical degradation\n- Field-specific → lens position dependent\n\n## Corrective Actions\n\n1. **Immediate**: Lens aberration measurement\n2. **Lens adjustment**: If within adjustment range\n3. **Or lens repair**: If aberration severe\n4. **Focus mapping**: Full field focus verification\n5. **Process window**: May need tighter focus control\n\n## Prevention Measures\n\n- Regular lens aberration monitoring\n- Annual lens qualification\n- Track field-specific defects for lens degradation\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at handler arm rest position on lot W2024-5843. Cluster at 3 o'clock edge where arm contacts during wait. 6% yield loss.\n\nProcess Context: HANDLER-BROOKS-10. Arm rest position contacts wafer edge during queue wait. Extended wait times causing edge contamination. Handler arm needs position adjustment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler arm contact during wait contaminating edge\n- 3 o'clock edge cluster → arm rest position\n- Wait time correlation → extended contact\n- Edge contamination → arm-to-wafer transfer\n- Handler position creating contact\n\n**Correlation Reasoning**:\n- Edge position → arm contact geometry\n- Wait correlation → time-dependent\n- Contamination transfer → contact mechanism\n- Handler-specific → arm position issue\n\n## Corrective Actions\n\n1. **Immediate**: Adjust arm rest position\n2. **Clearance increase**: Ensure no wafer contact at rest\n3. **Arm cleaning**: Clean arm contact surfaces\n4. **Position verification**: Confirm clearance\n5. **Procedure review**: Minimize wait times\n\n## Prevention Measures\n\n- Design arm rest positions with clearance margin\n- Implement FILO (first in, last out) to minimize wait\n- Regular arm position verification\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (0mm, -80mm) on lot W2024-6954. Cluster at 6 o'clock near edge. Defects appear as local etch non-uniformity. 13% yield loss.\n\nProcess Context: ETCH-AMAT-09, Recipe: GATE_TRIM. Pumping port location at 6 o'clock. Local gas flow perturbation at port. Etch rate variation at port vicinity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pumping port gas flow perturbation\n- 6 o'clock cluster → pumping port location\n- Etch non-uniformity → gas flow issue\n- Port creating local flow disturbance\n- Etch rate variation at port vicinity\n\n**Correlation Reasoning**:\n- Port location match → geometry correlation\n- Etch variation → flow-dependent process\n- Local perturbation → port influence zone\n- Fixed position → chamber hardware\n\n## Corrective Actions\n\n1. **Immediate**: Review process parameters\n2. **Flow optimization**: Adjust for port influence\n3. **Pumping symmetry**: Consider baffle modification\n4. **Recipe tuning**: Compensate for local variation\n5. **Verification**: Check uniformity at 6 o'clock\n\n## Prevention Measures\n\n- Include port-region uniformity in qualification\n- Design chambers with symmetric pumping\n- Monitor location-specific etch variation\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (65mm, -25mm) on lot W2024-7065. Cluster appears intermittently (3 of 25 wafers). When present, same location. 12% yield loss.\n\nProcess Context: CVD-TEL-09, Recipe: ALD_OXIDE. Intermittent gas injection issue at specific location. Valve chattering creating sporadic flow variation. Precursor delivery unstable.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent gas injection valve chattering\n- Sporadic cluster → intermittent issue\n- Same location when present → fixed source\n- Valve chattering → flow instability\n- Precursor variation causing deposition defects\n\n**Correlation Reasoning**:\n- Intermittent → unstable equipment condition\n- Fixed location → specific injection point\n- Valve chattering → mechanism identified\n- ALD sensitivity → flow-dependent process\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-09\n2. **Valve diagnostics**: Check affected valve\n3. **Replace valve**: P/N 623-0789 if faulty\n4. **Flow verification**: Stable injection confirmed\n5. **Process qual**: Verify consistent deposition\n\n## Prevention Measures\n\n- Implement valve health monitoring\n- Add flow stability to FDC\n- Replace valves on preventive schedule\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (35mm, 55mm) on lot W2024-8176. Cluster shows organic contamination. Appears only on certain product types. 9% yield loss.\n\nProcess Context: COAT-TEL-07, Recipe: EUV_RESIST. Resist showing localized polymerization issue. Resist batch variation at specific area. Batch sensitivity to ambient conditions.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist batch sensitivity creating localized defects\n- Organic contamination → resist-related\n- Product-specific → resist type correlation\n- Batch variation → material variable\n- Localized polymerization → process interaction\n\n**Correlation Reasoning**:\n- Organic signature → resist chemistry\n- Product-specific → resist formulation\n- Batch effect → material lot variation\n- Localized → process/material interaction\n\n## Corrective Actions\n\n1. **Immediate**: Review resist batch data\n2. **Material analysis**: Compare defect vs. good batches\n3. **Batch qualification**: Enhanced incoming QC\n4. **Process adjustment**: Optimize for batch variation\n5. **Vendor communication**: Report batch issue\n\n## Prevention Measures\n\n- Implement incoming resist qualification\n- Track batch-specific defect patterns\n- Coordinate with vendor on quality\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (-40mm, -40mm) on lot W2024-9287. Cluster repeats at same reticle field position. Multi-die impact. 17% yield loss.\n\nProcess Context: LITH-CANON-02, Recipe: VIA2_LAYER. Reticle phase defect at cluster location. Phase-shift mask showing localized phase error. Critical dimension variation at defect site.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Phase-shift reticle defect causing CD variation\n- Fixed reticle field position → mask defect\n- Multi-die impact → repeated field printing\n- Phase error → phase-shift mask issue\n- CD variation → exposure fidelity loss\n\n**Correlation Reasoning**:\n- Field repeat → reticle source\n- Phase-shift mask → phase error mode\n- CD variation → imaging degradation\n- Localized → specific mask location\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine affected reticle\n2. **Phase inspection**: High-res phase measurement\n3. **Reticle repair**: If repairable defect\n4. **Or replacement**: If repair not viable\n5. **Qualification**: Full print test before production\n\n## Prevention Measures\n\n- Include phase inspection in reticle qualification\n- Monitor phase-shift mask aging\n- Track CD variation by reticle\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at ESC channel intersection on lot W2024-0408. Cluster pattern matches He channel geometry. Defects at channel crossing point. 8% yield loss.\n\nProcess Context: ETCH-LAM-12, Recipe: OXIDE_MAIN. ESC He channel intersection showing pressure anomaly. Channel intersection leak. Local thermal variation at intersection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC channel intersection leak causing thermal anomaly\n- Cluster matches channel geometry → ESC mapping\n- Channel intersection → structural weakness point\n- Pressure anomaly → He distribution issue\n- Thermal variation → etch rate impact\n\n**Correlation Reasoning**:\n- Channel intersection → geometric correlation\n- He system → cooling mechanism\n- Leak at intersection → structural failure mode\n- Thermal → etch sensitivity to temperature\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-12\n2. **ESC inspection**: Check channel integrity\n3. **He flow mapping**: Verify uniform distribution\n4. **ESC replacement**: If intersection damaged P/N 716-0890\n5. **Thermal verification**: Uniform wafer temperature\n\n## Prevention Measures\n\n- Add ESC He flow mapping to PM\n- Monitor channel health over time\n- Include intersection check in ESC qualification\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (50mm, 0mm) on lot W2024-1519. Cluster shows topography variation. Step height non-uniform. 14% yield loss.\n\nProcess Context: CMP-AMAT-12, Recipe: OXIDE_POLISH. Retaining ring wear at specific location. Non-uniform pressure at cluster position. Local over-polish creating topography issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring localized wear causing non-uniform polish\n- Fixed XY → retaining ring geometry\n- Topography variation → polish non-uniformity\n- Ring wear at specific location\n- Local over-polish from pressure variation\n\n**Correlation Reasoning**:\n- Fixed location → ring position\n- Step height → CMP process result\n- Ring wear → pressure distribution\n- Over-polish → excess material removal\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CMP-AMAT-12\n2. **Ring inspection**: Check wear pattern\n3. **Replace ring**: P/N 716-0567 if worn\n4. **Pressure verification**: Uniform distribution\n5. **Topography test**: Verify uniform polish\n\n## Prevention Measures\n\n- Track retaining ring wear\n- Replace ring on preventive schedule\n- Monitor polish uniformity by location\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (25mm, -65mm) on lot W2024-2630. Cluster contains crystal defects. Only on specific substrate type. 11% yield loss.\n\nProcess Context: THERMAL-TEL-03, Recipe: RTP_ANNEAL. Localized thermal stress at cluster location. Susceptor hotspot causing crystal damage. Susceptor showing degradation at specific zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor hotspot causing localized crystal damage\n- Crystal defects → thermal stress mechanism\n- Substrate-specific → material sensitivity\n- Susceptor degradation → hotspot formation\n- Localized thermal → spatial correlation\n\n**Correlation Reasoning**:\n- Fixed location → susceptor geometry\n- Crystal defects → thermal stress\n- Substrate-specific → material threshold\n- Hotspot → excessive local temperature\n\n## Corrective Actions\n\n1. **Immediate**: Tool down THERMAL-TEL-03\n2. **Susceptor inspection**: Check degradation pattern\n3. **Replace susceptor**: P/N 817-0345 if degraded\n4. **Thermal mapping**: Verify uniform temperature\n5. **Crystal verification**: Check for stress defects\n\n## Prevention Measures\n\n- Monitor susceptor temperature uniformity\n- Track susceptor age and condition\n- Add crystal quality check for sensitive substrates\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at robot handoff position on lot W2024-3741. Cluster at wafer edge where transfer occurs. Impact marks visible. 10% yield loss.\n\nProcess Context: HANDLER-YASKAWA-08 to ETCH-TEL-08 transfer. Handoff clearance marginal. Wafer contacting chamber lip during transfer. Speed/position not optimized.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot-to-chamber handoff causing edge contact\n- Cluster at handoff position → transfer issue\n- Impact marks → physical contact\n- Clearance marginal → geometry problem\n- Transfer speed/position → not optimized\n\n**Correlation Reasoning**:\n- Handoff location → transfer geometry\n- Impact marks → contact mechanism\n- Marginal clearance → design/calibration\n- Transfer parameters → adjustment needed\n\n## Corrective Actions\n\n1. **Immediate**: Review handoff parameters\n2. **Position adjustment**: Increase clearance margin\n3. **Speed optimization**: Reduce transfer speed\n4. **Clearance verification**: All transfer points\n5. **Test wafers**: Verify contact-free transfer\n\n## Prevention Measures\n\n- Maintain adequate handoff clearances\n- Include transfer verification in integration\n- Regular handoff position check\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  }
]
