

================================================================
== Vitis HLS Report for 'fft_stage_1_0'
================================================================
* Date:           Thu Oct 13 07:49:25 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       27|  15.000 ns|  0.135 us|    3|   27|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fft_stage_1_0_Pipeline_SKIP_X_fu_48           |fft_stage_1_0_Pipeline_SKIP_X           |        2|       26|  10.000 ns|   0.130 us|    2|   26|       no|
        |grp_fft_stage_1_0_Pipeline_VITIS_LOOP_40_1_fu_61  |fft_stage_1_0_Pipeline_VITIS_LOOP_40_1  |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      14|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    20|    1653|    1377|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     200|    -|
|Register         |        -|     -|      53|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    20|    1706|    1591|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |grp_fft_stage_1_0_Pipeline_SKIP_X_fu_48           |fft_stage_1_0_Pipeline_SKIP_X           |        0|  20|  1631|  1308|    0|
    |grp_fft_stage_1_0_Pipeline_VITIS_LOOP_40_1_fu_61  |fft_stage_1_0_Pipeline_VITIS_LOOP_40_1  |        0|   0|    22|    69|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                             |                                        |        0|  20|  1653|  1377|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |icmp_ln1069_fu_80_p2             |      icmp|   0|  0|  10|           7|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  14|           9|           3|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |IN_r_address0   |  14|          3|    6|         18|
    |IN_r_address1   |  14|          3|    6|         18|
    |IN_r_ce0        |  14|          3|    1|          3|
    |IN_r_ce1        |  14|          3|    1|          3|
    |OUT_r_address0  |  14|          3|    6|         18|
    |OUT_r_address1  |  14|          3|    6|         18|
    |OUT_r_ce0       |  14|          3|    1|          3|
    |OUT_r_ce1       |  14|          3|    1|          3|
    |OUT_r_d0        |  14|          3|   32|         96|
    |OUT_r_d1        |  14|          3|   32|         96|
    |OUT_r_we0       |  14|          3|    1|          3|
    |OUT_r_we1       |  14|          3|    1|          3|
    |ap_NS_fsm       |  14|          3|    1|          3|
    |ap_done         |   9|          2|    1|          2|
    |ap_return       |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           | 200|         43|  128|        351|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   2|   0|    2|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |ap_return_preg                                                 |  32|   0|   32|          0|
    |empty_reg_110                                                  |   8|   0|    8|          0|
    |grp_fft_stage_1_0_Pipeline_SKIP_X_fu_48_ap_start_reg           |   1|   0|    1|          0|
    |grp_fft_stage_1_0_Pipeline_VITIS_LOOP_40_1_fu_61_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1069_reg_106                                            |   1|   0|    1|          0|
    |trunc_ln_reg_115                                               |   7|   0|    7|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  53|   0|   53|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fft_stage.1.0|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fft_stage.1.0|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fft_stage.1.0|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fft_stage.1.0|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  fft_stage.1.0|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fft_stage.1.0|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fft_stage.1.0|  return value|
|ap_return       |  out|   32|  ap_ctrl_hs|  fft_stage.1.0|  return value|
|IN_r_address0   |  out|    6|   ap_memory|           IN_r|         array|
|IN_r_ce0        |  out|    1|   ap_memory|           IN_r|         array|
|IN_r_q0         |   in|   32|   ap_memory|           IN_r|         array|
|IN_r_address1   |  out|    6|   ap_memory|           IN_r|         array|
|IN_r_ce1        |  out|    1|   ap_memory|           IN_r|         array|
|IN_r_q1         |   in|   32|   ap_memory|           IN_r|         array|
|OUT_r_address0  |  out|    6|   ap_memory|          OUT_r|         array|
|OUT_r_ce0       |  out|    1|   ap_memory|          OUT_r|         array|
|OUT_r_we0       |  out|    1|   ap_memory|          OUT_r|         array|
|OUT_r_d0        |  out|   32|   ap_memory|          OUT_r|         array|
|OUT_r_address1  |  out|    6|   ap_memory|          OUT_r|         array|
|OUT_r_ce1       |  out|    1|   ap_memory|          OUT_r|         array|
|OUT_r_we1       |  out|    1|   ap_memory|          OUT_r|         array|
|OUT_r_d1        |  out|   32|   ap_memory|          OUT_r|         array|
|p_read          |   in|   32|     ap_none|         p_read|        scalar|
+----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.20>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real42, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 3 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real42, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 4 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real42, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real42, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real42, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real42, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real42, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real42, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real42, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real42, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real42, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real42, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln119 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real42, i64 666, i64 39, i64 18446744073709551615" [src/main.cpp:119]   --->   Operation 15 'specmemcore' 'specmemcore_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln167 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real42, i64 666, i64 39, i64 18446744073709551615" [src/main.cpp:167]   --->   Operation 16 'specmemcore' 'specmemcore_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag31, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag31, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag31, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag31, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag31, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag31, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag31, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag31, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag31, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag31, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag31, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag31, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln119 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag31, i64 666, i64 39, i64 18446744073709551615" [src/main.cpp:119]   --->   Operation 29 'specmemcore' 'specmemcore_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln167 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag31, i64 666, i64 39, i64 18446744073709551615" [src/main.cpp:167]   --->   Operation 30 'specmemcore' 'specmemcore_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %IN_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @w_M_imag, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @w_M_real, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read59 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 35 'read' 'p_read59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %p_read59, i32 9, i32 15"   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.86ns)   --->   "%icmp_ln1069 = icmp_eq  i7 %tmp, i7 0"   --->   Operation 37 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_read59"   --->   Operation 38 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln1069, void %.lr.ph, void %.lr.ph36" [src/main.cpp:13]   --->   Operation 39 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %p_read59, i32 1, i32 7" [src/main.cpp:18]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln18 = call void @fft_stage.1.0_Pipeline_SKIP_X, i7 %trunc_ln, i32 %IN_r, i32 %OUT_r, i16 %w_M_real42, i16 %w_M_imag31" [src/main.cpp:18]   --->   Operation 41 'call' 'call_ln18' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 42 [2/2] (1.34ns)   --->   "%call_ln1069 = call void @fft_stage.1.0_Pipeline_VITIS_LOOP_40_1, i8 %empty, i32 %IN_r, i32 %OUT_r"   --->   Operation 42 'call' 'call_ln1069' <Predicate = (icmp_ln1069)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln18 = call void @fft_stage.1.0_Pipeline_SKIP_X, i7 %trunc_ln, i32 %IN_r, i32 %OUT_r, i16 %w_M_real42, i16 %w_M_imag31" [src/main.cpp:18]   --->   Operation 43 'call' 'call_ln18' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln1069 = call void @fft_stage.1.0_Pipeline_VITIS_LOOP_40_1, i8 %empty, i32 %IN_r, i32 %OUT_r"   --->   Operation 45 'call' 'call_ln1069' <Predicate = (icmp_ln1069)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 46 'br' 'br_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln49 = ret i32 %p_read59" [src/main.cpp:49]   --->   Operation 47 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_M_real42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln119 (specmemcore) [ 000]
specmemcore_ln167 (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln119 (specmemcore) [ 000]
specmemcore_ln167 (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
specmemcore_ln0   (specmemcore) [ 000]
p_read59          (read       ) [ 001]
tmp               (partselect ) [ 000]
icmp_ln1069       (icmp       ) [ 011]
empty             (trunc      ) [ 001]
br_ln13           (br         ) [ 000]
trunc_ln          (partselect ) [ 001]
call_ln18         (call       ) [ 000]
br_ln0            (br         ) [ 000]
call_ln1069       (call       ) [ 000]
br_ln0            (br         ) [ 000]
ret_ln49          (ret        ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUT_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_M_real42">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_M_imag31">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.1.0_Pipeline_SKIP_X"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.1.0_Pipeline_VITIS_LOOP_40_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="p_read59_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read59/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_fft_stage_1_0_Pipeline_SKIP_X_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="7" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="0" index="3" bw="32" slack="0"/>
<pin id="53" dir="0" index="4" bw="16" slack="0"/>
<pin id="54" dir="0" index="5" bw="16" slack="0"/>
<pin id="55" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_fft_stage_1_0_Pipeline_VITIS_LOOP_40_1_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="0" slack="0"/>
<pin id="63" dir="0" index="1" bw="8" slack="0"/>
<pin id="64" dir="0" index="2" bw="32" slack="0"/>
<pin id="65" dir="0" index="3" bw="32" slack="0"/>
<pin id="66" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1069/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="0" index="3" bw="5" slack="0"/>
<pin id="75" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln1069_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="0" index="1" bw="7" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="trunc_ln_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="1" slack="0"/>
<pin id="95" dir="0" index="3" bw="4" slack="0"/>
<pin id="96" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="102" class="1005" name="p_read59_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read59 "/>
</bind>
</comp>

<comp id="106" class="1005" name="icmp_ln1069_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1069 "/>
</bind>
</comp>

<comp id="110" class="1005" name="empty_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="1"/>
<pin id="112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="115" class="1005" name="trunc_ln_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="1"/>
<pin id="117" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="24" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="56"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="48" pin=4"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="48" pin=5"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="61" pin=3"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="42" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="84"><net_src comp="70" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="42" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="42" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="91" pin=3"/></net>

<net id="101"><net_src comp="91" pin="4"/><net_sink comp="48" pin=1"/></net>

<net id="105"><net_src comp="42" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="80" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="86" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="118"><net_src comp="91" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="48" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_r | {1 2 }
	Port: w_M_real42 | {}
	Port: w_M_imag31 | {}
 - Input state : 
	Port: fft_stage.1.0 : IN_r | {1 2 }
	Port: fft_stage.1.0 : p_read | {1 }
	Port: fft_stage.1.0 : w_M_real42 | {1 2 }
	Port: fft_stage.1.0 : w_M_imag31 | {1 2 }
  - Chain level:
	State 1
		icmp_ln1069 : 1
		br_ln13 : 2
		call_ln18 : 1
		call_ln1069 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   call   |      grp_fft_stage_1_0_Pipeline_SKIP_X_fu_48     |    20   |  3.912  |   1555  |   1132  |
|          | grp_fft_stage_1_0_Pipeline_VITIS_LOOP_40_1_fu_61 |    0    |  0.978  |   147   |    43   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                 icmp_ln1069_fu_80                |    0    |    0    |    0    |    10   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   read   |                p_read59_read_fu_42               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|partselect|                     tmp_fu_70                    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln_fu_91                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                    empty_fu_86                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    20   |   4.89  |   1702  |   1185  |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   empty_reg_110   |    8   |
|icmp_ln1069_reg_106|    1   |
|  p_read59_reg_102 |   32   |
|  trunc_ln_reg_115 |    7   |
+-------------------+--------+
|       Total       |   48   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|      grp_fft_stage_1_0_Pipeline_SKIP_X_fu_48     |  p1  |   2  |   7  |   14   ||    9    |
| grp_fft_stage_1_0_Pipeline_VITIS_LOOP_40_1_fu_61 |  p1  |   2  |   8  |   16   ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |   30   ||  0.978  ||    18   |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    4   |  1702  |  1185  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   48   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    5   |  1750  |  1203  |
+-----------+--------+--------+--------+--------+
