
---------- Begin Simulation Statistics ----------
final_tick                                 1272290400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176797                       # Simulator instruction rate (inst/s)
host_mem_usage                                4404956                       # Number of bytes of host memory used
host_op_rate                                   307483                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.24                       # Real time elapsed on the host
host_tick_rate                               96075027                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2341238                       # Number of instructions simulated
sim_ops                                       4071898                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001272                       # Number of seconds simulated
sim_ticks                                  1272290400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               487218                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23668                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            513329                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             275332                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          487218                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           211886                       # Number of indirect misses.
system.cpu.branchPred.lookups                  549968                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16178                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11872                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2621232                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2100336                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23740                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     386536                       # Number of branches committed
system.cpu.commit.bw_lim_events                655156                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1086                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1013989                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2341238                       # Number of instructions committed
system.cpu.commit.committedOps                4071898                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2747232                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.482182                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.705279                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1395073     50.78%     50.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       233664      8.51%     59.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       172407      6.28%     65.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       290932     10.59%     76.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       655156     23.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2747232                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     104712                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11091                       # Number of function calls committed.
system.cpu.commit.int_insts                   4010834                       # Number of committed integer instructions.
system.cpu.commit.loads                        603964                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20455      0.50%      0.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3144936     77.24%     77.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              35      0.00%     77.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36296      0.89%     78.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3019      0.07%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1296      0.03%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6308      0.15%     78.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12355      0.30%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            1506      0.04%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           14408      0.35%     79.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           9413      0.23%     79.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1233      0.03%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          573020     14.07%     93.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         193385      4.75%     98.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        30944      0.76%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        23289      0.57%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4071898                       # Class of committed instruction
system.cpu.commit.refs                         820638                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2341238                       # Number of Instructions Simulated
system.cpu.committedOps                       4071898                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.358566                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.358566                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8347                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34276                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49557                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4395                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1229591                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5399101                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   349897                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1296889                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26215                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                119402                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      714693                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2091                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      267626                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           175                       # TLB misses on write requests
system.cpu.fetch.Branches                      549968                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    316203                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2578049                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5323                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3221775                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   98                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           505                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   52430                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.172906                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             417098                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             291510                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.012905                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3021994                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.883497                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.917379                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1461029     48.35%     48.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    85367      2.82%     51.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   103274      3.42%     54.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    89294      2.95%     57.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1283030     42.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3021994                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    176282                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    96540                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    245047600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    245047200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    245047200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    245047200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    245047200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    245047200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      7974800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      7974400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       589600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       589200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       589200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       588800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5622800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5547200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5521600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5591600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     99747200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     99733600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     99727200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     99749200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1909830000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          158733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28436                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   432199                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.500852                       # Inst execution rate
system.cpu.iew.exec_refs                       984104                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     267618                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  746723                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                748997                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                981                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               460                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               315017                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5171899                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                716486                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             38008                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4773802                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3457                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 22842                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26215                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 29036                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           631                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40375                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       145031                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        98342                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             93                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20170                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8266                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6396107                       # num instructions consuming a value
system.cpu.iew.wb_count                       4739627                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.581492                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3719287                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.490108                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4758074                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7413560                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4014862                       # number of integer regfile writes
system.cpu.ipc                               0.736070                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.736070                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             37235      0.77%      0.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3675710     76.39%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   61      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39812      0.83%     77.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4581      0.10%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1311      0.03%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6999      0.15%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16898      0.35%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 1825      0.04%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                16983      0.35%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               10697      0.22%     79.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2306      0.05%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               678467     14.10%     93.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              224259      4.66%     98.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           48562      1.01%     99.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          46107      0.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4811813                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  157374                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              316040                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       152872                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             283334                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4617204                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12348031                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4586755                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5988647                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5168045                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4811813                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                3854                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1099990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18454                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2768                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1467621                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3021994                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.592264                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.646971                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1342699     44.43%     44.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              268831      8.90%     53.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              357367     11.83%     65.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              384140     12.71%     77.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              668957     22.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3021994                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.512803                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      316290                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           329                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10926                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            48303                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               748997                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              315017                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1904300                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    729                       # number of misc regfile writes
system.cpu.numCycles                          3180727                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  920116                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5438191                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               37                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  44815                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   416016                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  79274                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5792                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13907390                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5317424                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6977863                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1341665                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 123195                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26215                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                297989                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1539649                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            240075                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8446598                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19993                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                924                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    299962                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            978                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7146763                       # The number of ROB reads
system.cpu.rob.rob_writes                    10447453                       # The number of ROB writes
system.cpu.timesIdled                            1809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        20265                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          493                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          41810                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              493                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          898                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            898                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              150                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24985                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1272290400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12704                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1427                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9005                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1849                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1849                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12704                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        39538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        39538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1022720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1022720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1022720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14553                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14553    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14553                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12320938                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           31548162                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1272290400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18937                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4578                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             26224                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1223                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2608                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2608                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18937                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9846                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        53507                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   63353                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       215424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1364992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1580416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11762                       # Total snoops (count)
system.l2bus.snoopTraffic                       91456                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              33305                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015133                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.122083                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    32801     98.49%     98.49% # Request fanout histogram
system.l2bus.snoop_fanout::1                      504      1.51%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                33305                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            21813198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             20739284                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4043994                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1272290400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1272290400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       312111                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           312111                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       312111                       # number of overall hits
system.cpu.icache.overall_hits::total          312111                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4091                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4091                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4091                       # number of overall misses
system.cpu.icache.overall_misses::total          4091                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    181290799                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    181290799                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    181290799                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    181290799                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       316202                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       316202                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       316202                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       316202                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012938                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012938                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012938                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012938                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44314.543877                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44314.543877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44314.543877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44314.543877                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          723                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          723                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3368                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3368                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3368                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3368                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    147464000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    147464000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    147464000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    147464000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010651                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010651                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010651                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010651                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43783.847981                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43783.847981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43783.847981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43783.847981                       # average overall mshr miss latency
system.cpu.icache.replacements                   3112                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       312111                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          312111                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4091                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4091                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    181290799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    181290799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       316202                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       316202                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012938                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012938                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44314.543877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44314.543877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3368                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3368                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    147464000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    147464000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010651                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010651                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43783.847981                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43783.847981                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1272290400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1272290400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.839308                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              276320                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3112                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.791774                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.839308                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991560                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991560                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            635772                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           635772                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1272290400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1272290400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1272290400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       848183                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           848183                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       851770                       # number of overall hits
system.cpu.dcache.overall_hits::total          851770                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        38063                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          38063                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        38066                       # number of overall misses
system.cpu.dcache.overall_misses::total         38066                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1867187600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1867187600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1867187600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1867187600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       886246                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       886246                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       889836                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       889836                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042949                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042949                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042779                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49055.187452                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49055.187452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49051.321389                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49051.321389                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32689                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               783                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.748404                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1895                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         3151                       # number of writebacks
system.cpu.dcache.writebacks::total              3151                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24464                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24464                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        13599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13601                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4576                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18177                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    633539600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    633539600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    633616400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    256106743                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    889723143                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015344                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015344                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015285                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020427                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46587.219649                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46587.219649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46586.015734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55967.382649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48947.744017                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17153                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       634149                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          634149                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1725872800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1725872800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       669566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       669566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.052895                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052895                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48730.067482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48730.067482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        24425                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24425                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    495624400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    495624400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45089.556041                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45089.556041                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       214034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         214034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    141314800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    141314800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       216680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       216680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53406.953893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53406.953893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    137915200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    137915200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52901.879555                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52901.879555                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3587                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3587                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3590                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3590                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000836                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000836                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        76800                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        76800                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000557                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000557                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        38400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        38400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4576                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4576                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    256106743                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    256106743                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55967.382649                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55967.382649                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1272290400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1272290400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           984.299127                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              691342                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17153                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.304437                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   760.960940                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   223.338187                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.743126                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.218104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.961230                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          167                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          857                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          695                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.163086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.836914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1797849                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1797849                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1272290400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1410                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5223                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1053                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7686                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1410                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5223                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1053                       # number of overall hits
system.l2cache.overall_hits::total               7686                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1956                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          8378                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3523                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13857                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1956                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         8378                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3523                       # number of overall misses
system.l2cache.overall_misses::total            13857                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    131541200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    573094000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    244654002                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    949289202                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    131541200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    573094000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    244654002                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    949289202                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3366                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        13601                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4576                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           21543                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3366                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        13601                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4576                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          21543                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.581105                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.615984                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.769886                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.643225                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.581105                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.615984                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.769886                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.643225                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67250.102249                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68404.631177                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69444.791939                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68506.112578                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67250.102249                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68404.631177                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69444.791939                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68506.112578                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    8                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1427                       # number of writebacks
system.l2cache.writebacks::total                 1427                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           23                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             32                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           23                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            32                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1956                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         8369                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3500                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13825                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1956                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         8369                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3500                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          729                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14554                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    115893200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    505828400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    215903225                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    837624825                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    115893200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    505828400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    215903225                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     43307275                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    880932100                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.581105                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.615322                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.764860                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.641740                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.581105                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.615322                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.764860                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.675579                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59250.102249                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60440.721711                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61686.635714                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60587.690778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59250.102249                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60440.721711                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61686.635714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59406.412894                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60528.521369                       # average overall mshr miss latency
system.l2cache.replacements                     10537                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3151                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3151                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3151                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3151                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          387                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          387                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          729                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          729                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     43307275                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     43307275                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59406.412894                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59406.412894                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          759                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              759                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1849                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1849                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    128406400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    128406400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2608                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2608                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.708972                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.708972                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69446.403461                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69446.403461                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1849                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1849                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    113614400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    113614400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.708972                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.708972                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61446.403461                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61446.403461                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1410                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4464                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1053                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6927                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1956                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6529                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3523                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        12008                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    131541200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    444687600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    244654002                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    820882802                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3366                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10993                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4576                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18935                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.581105                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.593923                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.769886                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.634170                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67250.102249                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68109.603308                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69444.791939                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68361.325949                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           23                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           32                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1956                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6520                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3500                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11976                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    115893200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    392214000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    215903225                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    724010425                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.581105                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.593105                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.764860                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.632480                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59250.102249                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60155.521472                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61686.635714                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60455.112308                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1272290400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1272290400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3769.709068                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  29327                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10537                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.783240                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.832022                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   373.792790                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2336.182159                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   887.733440                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   156.168656                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003865                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.091258                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.570357                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.216732                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038127                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.920339                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1048                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1008                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2839                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          130                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.255859                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               349017                       # Number of tag accesses
system.l2cache.tags.data_accesses              349017                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1272290400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          535616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       224000                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        46592                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              931392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125184                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125184                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        91328                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            91328                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1956                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             8369                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3500                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          728                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14553                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1427                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1427                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           98392631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          420985649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    176060434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     36620570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              732059285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      98392631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          98392631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        71782354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              71782354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        71782354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          98392631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         420985649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    176060434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     36620570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             803841639                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                59574572000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208509                       # Simulator instruction rate (inst/s)
host_mem_usage                                4411100                       # Number of bytes of host memory used
host_op_rate                                   335344                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   824.07                       # Real time elapsed on the host
host_tick_rate                               70748995                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   171826456                       # Number of instructions simulated
sim_ops                                     276347456                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058302                       # Number of seconds simulated
sim_ticks                                 58302281600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             12618263                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             68646                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          12542680                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10551887                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        12618263                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2066376                       # Number of indirect misses.
system.cpu.branchPred.lookups                13651603                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  498422                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        25144                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 582676239                       # number of cc regfile reads
system.cpu.cc_regfile_writes                152137542                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             68666                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    8519494                       # Number of branches committed
system.cpu.commit.bw_lim_events              56137404                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           32284                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        58035707                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            169485218                       # Number of instructions committed
system.cpu.commit.committedOps              272275558                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    130572710                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.085241                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.766117                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     38355801     29.38%     29.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     27343697     20.94%     50.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5825179      4.46%     54.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2910629      2.23%     57.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     56137404     42.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    130572710                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    5252493                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               168352                       # Number of function calls committed.
system.cpu.commit.int_insts                 272161801                       # Number of committed integer instructions.
system.cpu.commit.loads                      31234496                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        62312      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        230263454     84.57%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1573      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              219      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            546      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           16212      0.01%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             312      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           121      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        28634056     10.52%     95.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8061865      2.96%     98.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      2600440      0.96%     99.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2632068      0.97%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         272275558                       # Class of committed instruction
system.cpu.commit.refs                       41928429                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   169485218                       # Number of Instructions Simulated
system.cpu.committedOps                     272275558                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.859991                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.859991                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued       386963                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        19090                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified       415158                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         98618                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              17926055                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              383506482                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 22792515                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 101712797                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1208841                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               2057709                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    51612141                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2223                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    39817575                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1000                       # TLB misses on write requests
system.cpu.fetch.Branches                    13651603                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  28606141                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     115213270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                119712                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      219734780                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           123                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 2417682                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.093661                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           29275650                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           11050309                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.507555                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          145697917                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.700398                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.705678                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 36960711     25.37%     25.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1968924      1.35%     26.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 12635893      8.67%     35.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 10327938      7.09%     42.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 83804451     57.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            145697917                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  22081317                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 17471849                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  17673392000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  17673392400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  17673392400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  17673392400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  17673392000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  17673392000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       391200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       390800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1011600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1012000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1011200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1011600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      2069200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      2070800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      2070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      2068000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   9234589600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   9234642000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   9234387600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   9234960400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   142992039600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           57787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                90226                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 12367843                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.507883                       # Inst execution rate
system.cpu.iew.exec_refs                     91431902                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   39808151                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                13928521                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              52343647                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2154                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1788                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             44418196                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           373296334                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              51623751                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2025789                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             365538182                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    306                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1211664                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1208841                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1116448                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          4608                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          5047714                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          164                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1069                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     21109151                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     33724264                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1069                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        43060                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          47166                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 682046793                       # num instructions consuming a value
system.cpu.iew.wb_count                     354033891                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.388530                       # average fanout of values written-back
system.cpu.iew.wb_producers                 264995884                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.428954                       # insts written-back per cycle
system.cpu.iew.wb_sent                      364527853                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                726628249                       # number of integer regfile reads
system.cpu.int_regfile_writes               284947615                       # number of integer regfile writes
system.cpu.ipc                               1.162803                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.162803                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          10083872      2.74%      2.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             265100884     72.12%     74.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1692      0.00%     74.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   263      0.00%     74.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2289      0.00%     74.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                7827      0.00%     74.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                16832      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  407      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  438      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2770      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                249      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             33655569      9.16%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17984479      4.89%     88.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        18637536      5.07%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       22068864      6.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              367563971                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                40737983                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            81483127                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     39016389                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           81831161                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              316742116                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          799436448                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    315017502                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         392487015                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  372938647                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 367563971                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              357687                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       101020776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             93716                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         325403                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     29725709                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     145697917                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.522781                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.420637                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            25775356     17.69%     17.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5129007      3.52%     21.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            28340560     19.45%     40.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            40058132     27.49%     68.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            46394862     31.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       145697917                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.521781                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    28606162                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            49                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           4990123                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5051917                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             52343647                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            44418196                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               116849949                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                        145755704                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                    200                       # Number of system calls
system.cpu.rename.BlockCycles                15063696                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             385026618                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  33769                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 23934548                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    273                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   561                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1490062595                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              378941650                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           463942536                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 101852348                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3098699                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1208841                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3629639                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 78915917                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          25678341                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        751723177                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8845                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                765                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   5944720                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            965                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    389937595                       # The number of ROB reads
system.cpu.rob.rob_writes                   675749092                       # The number of ROB writes
system.cpu.timesIdled                            8484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests          195                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       742107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests        1484211                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              128                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          809                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            809                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              211                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2462                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  58302281600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1408                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          306                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2156                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1058                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1058                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1409                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         7395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         7395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       177408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       177408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  177408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2467                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2467    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2467                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2524001                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5331499                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  58302281600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              382461                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        715465                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             29142                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                744                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq             359644                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp            359644                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         382462                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        59531                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2166783                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 2226314                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1269888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     91994880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 93264768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              3248                       # Total snoops (count)
system.l2bus.snoopTraffic                       19712                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             745352                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000436                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.020877                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   745027     99.96%     99.96% # Request fanout histogram
system.l2bus.snoop_fanout::1                      325      0.04%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               745352                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           866713599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy           1222485828                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            23849907                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     58302281600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58302281600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28585315                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28585315                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28585315                       # number of overall hits
system.cpu.icache.overall_hits::total        28585315                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20826                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20826                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20826                       # number of overall misses
system.cpu.icache.overall_misses::total         20826                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    236127199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    236127199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    236127199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    236127199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28606141                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28606141                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28606141                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28606141                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000728                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000728                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000728                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000728                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 11338.096562                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11338.096562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 11338.096562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11338.096562                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          157                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          981                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          981                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          981                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          981                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        19845                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19845                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        19845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19845                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    211092399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    211092399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    211092399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    211092399                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000694                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000694                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000694                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000694                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 10637.057143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 10637.057143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 10637.057143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 10637.057143                       # average overall mshr miss latency
system.cpu.icache.replacements                  19844                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28585315                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28585315                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20826                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20826                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    236127199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    236127199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28606141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28606141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 11338.096562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11338.096562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          981                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          981                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        19845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    211092399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    211092399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000694                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000694                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 10637.057143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10637.057143                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  58302281600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58302281600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17126729                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19844                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            863.068383                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57232126                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57232126                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58302281600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58302281600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58302281600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     52313836                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         52313836                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     56814188                       # number of overall hits
system.cpu.dcache.overall_hits::total        56814188                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       449122                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         449122                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       450970                       # number of overall misses
system.cpu.dcache.overall_misses::total        450970                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4795909715                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4795909715                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4795909715                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4795909715                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52762958                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52762958                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     57265158                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57265158                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008512                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008512                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007875                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007875                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10678.411913                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10678.411913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10634.653558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10634.653558                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31914                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5226                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.106774                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2099                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       715159                       # number of writebacks
system.cpu.dcache.writebacks::total            715159                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        28031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        28031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        28031                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        28031                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       421091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       421091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       422350                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       299911                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       722261                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4202388515                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4202388515                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4214596115                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   2833609911                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7048206026                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007981                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007981                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007375                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012613                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9979.763317                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9979.763317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9978.918231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9448.169327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9758.530540                       # average overall mshr miss latency
system.cpu.dcache.replacements                 722261                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     41972190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        41972190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        87521                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         87521                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    900776800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    900776800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42059711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42059711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002081                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002081                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10292.121891                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10292.121891                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        26064                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26064                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        61457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        61457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    610208400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    610208400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9929.030054                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9929.030054                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10341646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10341646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       361601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       361601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3895132915                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3895132915                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10703247                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10703247                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033784                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033784                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 10771.908582                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10771.908582                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1967                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1967                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       359634                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       359634                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3592180115                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3592180115                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data  9988.433004                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9988.433004                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      4500352                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       4500352                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1848                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1848                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      4502200                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      4502200                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000410                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000410                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1259                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1259                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12207600                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12207600                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000280                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000280                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data  9696.266878                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  9696.266878                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       299911                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       299911                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   2833609911                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   2833609911                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9448.169327                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9448.169327                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  58302281600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58302281600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            56781941                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            722261                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.616928                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   594.642027                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   429.357973                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.580705                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.419295                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          343                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          681                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          416                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.334961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.665039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         115252577                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        115252577                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  58302281600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           19499                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          421091                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher       299492                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              740082                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          19499                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         421091                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher       299492                       # number of overall hits
system.l2cache.overall_hits::total             740082                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           344                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          1259                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher          419                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2022                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          344                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         1259                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher          419                       # number of overall misses
system.l2cache.overall_misses::total             2022                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     22753200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     87506400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher     28463025                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    138722625                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     22753200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     87506400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher     28463025                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    138722625                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        19843                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       422350                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher       299911                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          742104                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        19843                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       422350                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher       299911                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         742104                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.017336                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.002981                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.001397                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.002725                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.017336                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.002981                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.001397                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.002725                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66143.023256                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69504.686259                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67930.847255                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68606.639466                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66143.023256                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69504.686259                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67930.847255                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68606.639466                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks            306                       # number of writebacks
system.l2cache.writebacks::total                  306                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              6                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            5                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             6                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          344                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         1258                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher          414                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2016                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          344                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         1258                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher          414                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          451                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2467                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     20009200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     77386000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher     24594230                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    121989430                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     20009200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     77386000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     24594230                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     27357787                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    149347217                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.017336                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.002979                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.001380                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.002717                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.017336                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.002979                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.001380                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.003324                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58166.279070                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61515.103339                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59406.352657                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60510.629960                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58166.279070                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61515.103339                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59406.352657                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60660.281596                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60537.988245                       # average overall mshr miss latency
system.l2cache.replacements                      2502                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       715159                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       715159                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       715159                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       715159                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           88                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           88                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          451                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          451                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     27357787                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     27357787                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60660.281596                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60660.281596                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data       358576                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu.dcache.prefetcher           10                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           358586                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1058                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1058                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     73772800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     73772800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       359634                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.dcache.prefetcher           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       359644                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.002942                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.002942                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69728.544423                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69728.544423                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1058                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1058                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     65308800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     65308800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.002942                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.002942                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61728.544423                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61728.544423                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        19499                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        62515                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher       299482                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       381496                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          344                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          201                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher          419                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          964                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     22753200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     13733600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher     28463025                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     64949825                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        19843                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        62716                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher       299901                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       382460                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.017336                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.003205                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.001397                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.002521                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66143.023256                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68326.368159                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67930.847255                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67375.337137                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          344                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          200                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher          414                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          958                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     20009200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     12077200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher     24594230                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     56680630                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.017336                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003189                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.001380                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.002505                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58166.279070                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        60386                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59406.352657                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59165.584551                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  58302281600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  58302281600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14089                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2502                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.631095                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    60.576160                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   568.446571                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2262.496675                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   594.094967                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   610.385628                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.014789                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.138781                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.552367                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.145043                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.149020                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1205                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2891                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1201                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2850                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.294189                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.705811                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             11874622                       # Number of tag accesses
system.l2cache.tags.data_accesses            11874622                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  58302281600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           21952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           80512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher        26496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        28864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              157824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        21952                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          21952                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        19584                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            19584                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              343                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1258                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher          414                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          451                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2466                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           306                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 306                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             376520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1380941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       454459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher       495075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                2706995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        376520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            376520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          335905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                335905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          335905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            376520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1380941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       454459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher       495075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               3042900                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                59599756000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              637672014                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414172                       # Number of bytes of host memory used
host_op_rate                               1025397083                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.27                       # Real time elapsed on the host
host_tick_rate                               93413429                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   171864925                       # Number of instructions simulated
sim_ops                                     276424698                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000025                       # Number of seconds simulated
sim_ticks                                    25184000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11616                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               731                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             12180                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3191                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11616                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8425                       # Number of indirect misses.
system.cpu.branchPred.lookups                   13257                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     435                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          588                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     52731                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    27828                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               806                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      10272                       # Number of branches committed
system.cpu.commit.bw_lim_events                 15421                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14165                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                38469                       # Number of instructions committed
system.cpu.commit.committedOps                  77242                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        45207                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.708629                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.838428                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        22257     49.23%     49.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2707      5.99%     55.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1615      3.57%     58.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3207      7.09%     65.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        15421     34.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        45207                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        608                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  312                       # Number of function calls committed.
system.cpu.commit.int_insts                     76851                       # Number of committed integer instructions.
system.cpu.commit.loads                         11443                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          238      0.31%      0.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            60327     78.10%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              12      0.02%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               67      0.09%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             46      0.06%     78.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.08%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.02%     78.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              29      0.04%     78.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              36      0.05%     78.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             66      0.09%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             7      0.01%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           11261     14.58%     93.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4737      6.13%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          182      0.24%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             77242                       # Class of committed instruction
system.cpu.commit.refs                          16332                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       38469                       # Number of Instructions Simulated
system.cpu.committedOps                         77242                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.636642                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.636642                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          152                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           27                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          188                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            36                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 11273                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  97065                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11362                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     25212                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    816                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   786                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       12711                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            73                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        5518                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            14                       # TLB misses on write requests
system.cpu.fetch.Branches                       13257                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6650                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         35776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   254                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          50859                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           466                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1632                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.210562                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12307                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3626                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.807799                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              49449                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.065421                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.912054                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    21725     43.93%     43.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      895      1.81%     45.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2057      4.16%     49.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1964      3.97%     53.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    22808     46.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                49449                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       809                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      510                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      4504000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      4503600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      4503600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      4503600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      4504000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      4504000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        17200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        17600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        13200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        13200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        13200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1860800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1860000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1859200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1862000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       34648400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           13511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  973                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10906                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.365693                       # Inst execution rate
system.cpu.iew.exec_refs                        18238                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5515                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6536                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 13432                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                109                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                24                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6011                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               91397                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 12723                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1130                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 85984                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    816                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    49                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              404                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1991                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1122                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          866                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            107                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     94187                       # num instructions consuming a value
system.cpu.iew.wb_count                         85338                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.665962                       # average fanout of values written-back
system.cpu.iew.wb_producers                     62725                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.355432                       # insts written-back per cycle
system.cpu.iew.wb_sent                          85642                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   118323                       # number of integer regfile reads
system.cpu.int_regfile_writes                   68336                       # number of integer regfile writes
system.cpu.ipc                               0.611007                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.611007                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               493      0.57%      0.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 67555     77.55%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   14      0.02%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    73      0.08%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  67      0.08%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.07%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   20      0.02%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   76      0.09%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   44      0.05%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  75      0.09%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 26      0.03%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                12718     14.60%     93.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5442      6.25%     99.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             233      0.27%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            211      0.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  87111                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     829                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1660                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          806                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1294                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  85789                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             222343                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        84532                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            104278                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      91171                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     87111                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 226                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               329                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            188                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        18748                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         49449                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.761633                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668036                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               19763     39.97%     39.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4478      9.06%     49.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                5313     10.74%     59.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                7573     15.31%     75.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               12322     24.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           49449                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.383593                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6728                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           100                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                98                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              128                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                13432                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6011                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   42558                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                            62960                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                    8224                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 88029                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    313                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11964                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    166                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    52                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                241017                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  95096                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              107300                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     25314                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1120                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    816                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1667                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    19295                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1102                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           132971                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1464                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 49                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1177                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             56                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       121193                       # The number of ROB reads
system.cpu.rob.rob_writes                      187088                       # The number of ROB writes
system.cpu.timesIdled                             148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1640                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                8                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           589                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     25184000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                283                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           68                       # Transaction distribution
system.membus.trans_dist::CleanEvict              232                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           283                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        22848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        22848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   22848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               289                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     289    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 289                       # Request fanout histogram
system.membus.reqLayer2.occupancy              344412                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy             622688                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     25184000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 811                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           584                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               525                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            811                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          791                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1670                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2461                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        16896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        68608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    85504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               290                       # Total snoops (count)
system.l2bus.snoopTraffic                        4352                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1111                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.009001                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.094488                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1101     99.10%     99.10% # Request fanout histogram
system.l2bus.snoop_fanout::1                       10      0.90%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1111                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              667600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1095128                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              316800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        25184000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     25184000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         6331                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6331                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6331                       # number of overall hits
system.cpu.icache.overall_hits::total            6331                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          319                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            319                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          319                       # number of overall misses
system.cpu.icache.overall_misses::total           319                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14428000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14428000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14428000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14428000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6650                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6650                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6650                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6650                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.047970                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.047970                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.047970                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.047970                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45228.840125                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45228.840125                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45228.840125                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45228.840125                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          264                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          264                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          264                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11432000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11432000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.039699                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.039699                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.039699                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.039699                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43303.030303                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43303.030303                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43303.030303                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43303.030303                       # average overall mshr miss latency
system.cpu.icache.replacements                    263                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6331                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6331                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          319                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           319                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14428000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14428000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.047970                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.047970                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45228.840125                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45228.840125                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11432000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11432000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.039699                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.039699                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43303.030303                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43303.030303                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     25184000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     25184000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.745013                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11524184                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               520                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22161.892308                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.745013                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             13564                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            13564                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     25184000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     25184000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     25184000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        16618                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            16618                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        16618                       # number of overall hits
system.cpu.dcache.overall_hits::total           16618                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          526                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            526                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          526                       # number of overall misses
system.cpu.dcache.overall_misses::total           526                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     16620000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     16620000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     16620000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     16620000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        17144                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        17144                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        17144                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        17144                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030681                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030681                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030681                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030681                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31596.958175                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31596.958175                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31596.958175                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31596.958175                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          600                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 7                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          516                       # number of writebacks
system.cpu.dcache.writebacks::total               516                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          137                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          557                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11899600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11899600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11899600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1981092                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13880692                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024498                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024498                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024498                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032490                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28332.380952                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28332.380952                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28332.380952                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 14460.525547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24920.452424                       # average overall mshr miss latency
system.cpu.dcache.replacements                    556                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11738                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11738                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16192800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16192800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        12254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        12254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.042109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31381.395349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31381.395349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          106                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11480400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11480400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033458                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033458                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28000.975610                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28000.975610                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       427200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       427200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        42720                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        42720                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       419200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       419200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        41920                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        41920                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          137                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          137                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1981092                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1981092                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 14460.525547                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 14460.525547                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     25184000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     25184000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              950288                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1580                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            601.448101                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   711.080370                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   312.919630                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.694414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.305586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          285                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          739                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          606                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.278320                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.721680                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             34844                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            34844                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     25184000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             116                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             290                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          125                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 531                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            116                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            290                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          125                       # number of overall hits
system.l2cache.overall_hits::total                531                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           148                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           129                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           12                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               289                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          148                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          129                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           12                       # number of overall misses
system.l2cache.overall_misses::total              289                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10138400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8879600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       803988                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     19821988                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10138400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8879600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       803988                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     19821988                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          264                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          419                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          137                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             820                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          264                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          419                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          137                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            820                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.560606                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.307876                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.087591                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.352439                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.560606                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.307876                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.087591                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.352439                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68502.702703                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68834.108527                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        66999                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68588.193772                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68502.702703                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68834.108527                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        66999                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68588.193772                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             68                       # number of writebacks
system.l2cache.writebacks::total                   68                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          148                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          129                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           12                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          289                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          148                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          129                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           12                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          289                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      8954400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7847600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       707988                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     17509988                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      8954400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7847600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       707988                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     17509988                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.560606                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.307876                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.087591                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.352439                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.560606                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.307876                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.087591                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.352439                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60502.702703                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60834.108527                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        58999                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60588.193772                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60502.702703                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60834.108527                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        58999                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60588.193772                       # average overall mshr miss latency
system.l2cache.replacements                       290                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          516                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          516                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          516                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          516                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       372800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       372800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 62133.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 62133.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       324800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       324800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 54133.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 54133.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          116                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          287                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          125                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          528                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          148                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          123                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          283                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10138400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8506800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       803988                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     19449188                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          264                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          410                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          137                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          811                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.560606                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.300000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.087591                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.348952                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68502.702703                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69160.975610                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        66999                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68725.045936                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          148                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          123                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          283                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      8954400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7522800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       707988                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     17185188                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.560606                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.300000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.087591                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.348952                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60502.702703                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61160.975610                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        58999                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60725.045936                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     25184000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     25184000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1484683                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4386                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               338.505016                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    60.300238                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   603.820222                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2251.815008                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   579.716120                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   600.348411                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.014722                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.147417                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.549760                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.141532                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.146569                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1148                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2948                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1132                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2632                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280273                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719727                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                13402                       # Number of tag accesses
system.l2cache.tags.data_accesses               13402                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     25184000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            9472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               18496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           9472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         4352                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             4352                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              148                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              129                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           12                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  289                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            68                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  68                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          376111817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          327827192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     30495553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              734434562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     376111817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         376111817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       172808132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             172808132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       172808132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         376111817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         327827192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     30495553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             907242694                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
