// Seed: 2890976368
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wor id_3
);
  wire id_5;
  supply0 id_6;
  assign id_6 = id_5;
  assign id_5 = id_0;
  assign id_2 = id_5 * id_3 ? id_5 : 1;
  assign id_5 = id_6;
  initial id_1 = id_5;
  uwire id_7 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri1 id_4,
    input tri id_5,
    input supply0 id_6
    , id_8
);
  assign id_8 = 1;
  module_0(
      id_2, id_3, id_3, id_0
  );
endmodule
