

================================================================
== Vitis HLS Report for 'tpgPatternDPColorSquare'
================================================================
* Date:           Mon Sep  5 13:06:15 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.174 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.17>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%dpYUVCoef_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpYUVCoef" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 4 'read' 'dpYUVCoef_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dpDynamicRange_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpDynamicRange" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 5 'read' 'dpDynamicRange_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 6 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 8 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln1689 = trunc i16 %x_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 9 'trunc' 'trunc_ln1689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.38ns)   --->   "%icmp_ln1701 = icmp_eq  i16 %x_read, i16 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1701]   --->   Operation 10 'icmp' 'icmp_ln1701' <Predicate = true> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1701_1)   --->   "%or_ln1701 = or i16 %x_read, i16 %y_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1701]   --->   Operation 11 'or' 'or_ln1701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.38ns) (out node of the LUT)   --->   "%icmp_ln1701_1 = icmp_eq  i16 %or_ln1701, i16 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1701]   --->   Operation 12 'icmp' 'icmp_ln1701_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%vBarSel_1_load = load i1 %vBarSel_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1713]   --->   Operation 13 'load' 'vBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%yCount_V_1_load = load i6 %yCount_V_1"   --->   Operation 14 'load' 'yCount_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1701 = br i1 %icmp_ln1701_1, void %if.else, void %if.then" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1701]   --->   Operation 15 'br' 'br_ln1701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.45ns)   --->   "%icmp_ln1073 = icmp_ne  i6 %yCount_V_1_load, i6 63"   --->   Operation 16 'icmp' 'icmp_ln1073' <Predicate = (!icmp_ln1701_1)> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.97ns)   --->   "%and_ln1706 = and i1 %icmp_ln1073, i1 %icmp_ln1701" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1706]   --->   Operation 17 'and' 'and_ln1706' <Predicate = (!icmp_ln1701_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1706 = br i1 %and_ln1706, void %if.else12, void %if.then11" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1706]   --->   Operation 18 'br' 'br_ln1706' <Predicate = (!icmp_ln1701_1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.64ns)   --->   "%br_ln1710 = br i1 %icmp_ln1701, void %VITIS_LOOP_1716_1, void %if.then15" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1710]   --->   Operation 19 'br' 'br_ln1710' <Predicate = (!icmp_ln1701_1 & !and_ln1706)> <Delay = 1.64>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln1712 = store i6 0, i6 %yCount_V_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1712]   --->   Operation 20 'store' 'store_ln1712' <Predicate = (!icmp_ln1701_1 & !and_ln1706 & icmp_ln1701)> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "%xor_ln1713 = xor i1 %vBarSel_1_load, i1 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1713]   --->   Operation 21 'xor' 'xor_ln1713' <Predicate = (!icmp_ln1701_1 & !and_ln1706 & icmp_ln1701)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.61ns)   --->   "%store_ln1713 = store i1 %xor_ln1713, i1 %vBarSel_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1713]   --->   Operation 22 'store' 'store_ln1713' <Predicate = (!icmp_ln1701_1 & !and_ln1706 & icmp_ln1701)> <Delay = 1.61>
ST_1 : Operation 23 [1/1] (1.64ns)   --->   "%br_ln1714 = br void %VITIS_LOOP_1716_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1714]   --->   Operation 23 'br' 'br_ln1714' <Predicate = (!icmp_ln1701_1 & !and_ln1706 & icmp_ln1701)> <Delay = 1.64>
ST_1 : Operation 24 [1/1] (1.94ns)   --->   "%add_ln886 = add i6 %yCount_V_1_load, i6 1"   --->   Operation 24 'add' 'add_ln886' <Predicate = (!icmp_ln1701_1 & and_ln1706)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln886 = store i6 %add_ln886, i6 %yCount_V_1"   --->   Operation 25 'store' 'store_ln886' <Predicate = (!icmp_ln1701_1 & and_ln1706)> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (1.64ns)   --->   "%br_ln1709 = br void %VITIS_LOOP_1716_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1709]   --->   Operation 26 'br' 'br_ln1709' <Predicate = (!icmp_ln1701_1 & and_ln1706)> <Delay = 1.64>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln1703 = store i6 0, i6 %yCount_V_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1703]   --->   Operation 27 'store' 'store_ln1703' <Predicate = (icmp_ln1701_1)> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln1704 = store i1 0, i1 %vBarSel_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1704]   --->   Operation 28 'store' 'store_ln1704' <Predicate = (icmp_ln1701_1)> <Delay = 1.61>
ST_1 : Operation 29 [1/1] (1.64ns)   --->   "%br_ln1705 = br void %VITIS_LOOP_1716_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1705]   --->   Operation 29 'br' 'br_ln1705' <Predicate = (icmp_ln1701_1)> <Delay = 1.64>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%vBarSel_3_loc_2 = phi i1 0, void %if.then, i1 %vBarSel_1_load, void %if.then11, i1 %xor_ln1713, void %if.then15, i1 %vBarSel_1_load, void %if.else12" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1713]   --->   Operation 30 'phi' 'vBarSel_3_loc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.47ns)   --->   "%cmp56 = icmp_eq  i8 %color_read, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 31 'icmp' 'cmp56' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.47ns)   --->   "%cmp126 = icmp_eq  i8 %dpYUVCoef_read, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 32 'icmp' 'cmp126' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%hBarSel_1_load = load i3 %hBarSel_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1730]   --->   Operation 33 'load' 'hBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%xCount_V_1_load = load i10 %xCount_V_1"   --->   Operation 34 'load' 'xCount_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln1718 = trunc i10 %xCount_V_1_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1718]   --->   Operation 35 'trunc' 'trunc_ln1718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1718 = br i1 %icmp_ln1701, void %if.else28, void %if.then24" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1718]   --->   Operation 36 'br' 'br_ln1718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.70ns)   --->   "%icmp_ln1073_2 = icmp_ult  i10 %xCount_V_1_load, i10 63"   --->   Operation 37 'icmp' 'icmp_ln1073_2' <Predicate = (!icmp_ln1701)> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln1723 = br i1 %icmp_ln1073_2, void %if.else36, void %if.then32" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1723]   --->   Operation 38 'br' 'br_ln1723' <Predicate = (!icmp_ln1701)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.12ns)   --->   "%add_ln887 = add i10 %xCount_V_1_load, i10 961"   --->   Operation 39 'add' 'add_ln887' <Predicate = (!icmp_ln1701 & !icmp_ln1073_2)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.64ns)   --->   "%store_ln887 = store i10 %add_ln887, i10 %xCount_V_1"   --->   Operation 40 'store' 'store_ln887' <Predicate = (!icmp_ln1701 & !icmp_ln1073_2)> <Delay = 1.64>
ST_1 : Operation 41 [1/1] (1.68ns)   --->   "%add_ln1730 = add i3 %hBarSel_1_load, i3 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1730]   --->   Operation 41 'add' 'add_ln1730' <Predicate = (!icmp_ln1701 & !icmp_ln1073_2)> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.61ns)   --->   "%store_ln1730 = store i3 %add_ln1730, i3 %hBarSel_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1730]   --->   Operation 42 'store' 'store_ln1730' <Predicate = (!icmp_ln1701 & !icmp_ln1073_2)> <Delay = 1.61>
ST_1 : Operation 43 [1/1] (1.64ns)   --->   "%br_ln0 = br void %if.end49_ifconv"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln1701 & !icmp_ln1073_2)> <Delay = 1.64>
ST_1 : Operation 44 [1/1] (1.94ns)   --->   "%add_ln886_2 = add i6 %trunc_ln1718, i6 1"   --->   Operation 44 'add' 'add_ln886_2' <Predicate = (!icmp_ln1701 & icmp_ln1073_2)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i6 %add_ln886_2"   --->   Operation 45 'zext' 'zext_ln886' <Predicate = (!icmp_ln1701 & icmp_ln1073_2)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.64ns)   --->   "%store_ln886 = store i10 %zext_ln886, i10 %xCount_V_1"   --->   Operation 46 'store' 'store_ln886' <Predicate = (!icmp_ln1701 & icmp_ln1073_2)> <Delay = 1.64>
ST_1 : Operation 47 [1/1] (1.64ns)   --->   "%br_ln1726 = br void %if.end49_ifconv" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1726]   --->   Operation 47 'br' 'br_ln1726' <Predicate = (!icmp_ln1701 & icmp_ln1073_2)> <Delay = 1.64>
ST_1 : Operation 48 [1/1] (1.61ns)   --->   "%store_ln1720 = store i3 0, i3 %hBarSel_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1720]   --->   Operation 48 'store' 'store_ln1720' <Predicate = (icmp_ln1701)> <Delay = 1.61>
ST_1 : Operation 49 [1/1] (1.64ns)   --->   "%store_ln1721 = store i10 0, i10 %xCount_V_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1721]   --->   Operation 49 'store' 'store_ln1721' <Predicate = (icmp_ln1701)> <Delay = 1.64>
ST_1 : Operation 50 [1/1] (1.64ns)   --->   "%br_ln1722 = br void %if.end49_ifconv" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1722]   --->   Operation 50 'br' 'br_ln1722' <Predicate = (icmp_ln1701)> <Delay = 1.64>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%hBarSel_5_loc_1 = phi i3 0, void %if.then24, i3 %hBarSel_1_load, void %if.then32, i3 %add_ln1730, void %if.else36" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1730]   --->   Operation 51 'phi' 'hBarSel_5_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %vBarSel_3_loc_2, i3 %hBarSel_5_loc_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1733]   --->   Operation 52 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1739 = zext i4 %or_ln" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1739]   --->   Operation 53 'zext' 'zext_ln1739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%DPtpgBarArray_addr = getelementptr i3 %DPtpgBarArray, i64 0, i64 %zext_ln1739" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1739]   --->   Operation 54 'getelementptr' 'DPtpgBarArray_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.15ns)   --->   "%DPtpgBarArray_load = load i4 %DPtpgBarArray_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1739]   --->   Operation 55 'load' 'DPtpgBarArray_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 56 [1/1] (1.47ns)   --->   "%icmp_ln1756 = icmp_ne  i8 %color_read, i8 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756]   --->   Operation 56 'icmp' 'icmp_ln1756' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln1756 = and i1 %trunc_ln1689, i1 %icmp_ln1756" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756]   --->   Operation 57 'and' 'and_ln1756' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node empty_56)   --->   "%empty = or i8 %color_read, i8 %dpDynamicRange_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 58 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.47ns) (out node of the LUT)   --->   "%empty_56 = icmp_eq  i8 %empty, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 59 'icmp' 'empty_56' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.47ns)   --->   "%sel_tmp2 = icmp_ne  i8 %dpDynamicRange_read, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 60 'icmp' 'sel_tmp2' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.97ns)   --->   "%sel_tmp3 = and i1 %cmp56, i1 %sel_tmp2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 61 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%sel_tmp5 = xor i1 %cmp56, i1 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 62 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp6 = and i1 %cmp126, i1 %sel_tmp5" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 63 'and' 'sel_tmp6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln1756_3)   --->   "%sel_tmp16_demorgan = or i1 %cmp56, i1 %cmp126" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 64 'or' 'sel_tmp16_demorgan' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln1756_3)   --->   "%sel_tmp16 = xor i1 %sel_tmp16_demorgan, i1 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 65 'xor' 'sel_tmp16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1756_3 = and i1 %and_ln1756, i1 %sel_tmp16" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756]   --->   Operation 66 'and' 'and_ln1756_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 67 [1/2] (2.15ns)   --->   "%DPtpgBarArray_load = load i4 %DPtpgBarArray_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1739]   --->   Operation 67 'load' 'DPtpgBarArray_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1739_1 = zext i3 %DPtpgBarArray_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1739]   --->   Operation 68 'zext' 'zext_ln1739_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_VESA_r_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_r, i64 0, i64 %zext_ln1739_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1739]   --->   Operation 69 'getelementptr' 'DPtpgBarSelRgb_VESA_r_addr' <Predicate = (empty_56)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.15ns)   --->   "%pix_val_V = load i3 %DPtpgBarSelRgb_VESA_r_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1739]   --->   Operation 70 'load' 'pix_val_V' <Predicate = (empty_56)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_VESA_g_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_g, i64 0, i64 %zext_ln1739_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1740]   --->   Operation 71 'getelementptr' 'DPtpgBarSelRgb_VESA_g_addr' <Predicate = (empty_56)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.15ns)   --->   "%DPtpgBarSelRgb_VESA_g_load = load i3 %DPtpgBarSelRgb_VESA_g_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1740]   --->   Operation 72 'load' 'DPtpgBarSelRgb_VESA_g_load' <Predicate = (empty_56)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_VESA_b_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_b, i64 0, i64 %zext_ln1739_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1741]   --->   Operation 73 'getelementptr' 'DPtpgBarSelRgb_VESA_b_addr' <Predicate = (empty_56)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (2.15ns)   --->   "%DPtpgBarSelRgb_VESA_b_load = load i3 %DPtpgBarSelRgb_VESA_b_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1741]   --->   Operation 74 'load' 'DPtpgBarSelRgb_VESA_b_load' <Predicate = (empty_56)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_CEA_r_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_r, i64 0, i64 %zext_ln1739_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1745]   --->   Operation 75 'getelementptr' 'DPtpgBarSelRgb_CEA_r_addr' <Predicate = (!sel_tmp6)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (2.15ns)   --->   "%pix_val_V_3 = load i3 %DPtpgBarSelRgb_CEA_r_addr"   --->   Operation 76 'load' 'pix_val_V_3' <Predicate = (!sel_tmp6)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_CEA_g_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_g, i64 0, i64 %zext_ln1739_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1746]   --->   Operation 77 'getelementptr' 'DPtpgBarSelRgb_CEA_g_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.15ns)   --->   "%DPtpgBarSelRgb_CEA_g_load = load i3 %DPtpgBarSelRgb_CEA_g_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1746]   --->   Operation 78 'load' 'DPtpgBarSelRgb_CEA_g_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_CEA_b_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_b, i64 0, i64 %zext_ln1739_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1747]   --->   Operation 79 'getelementptr' 'DPtpgBarSelRgb_CEA_b_addr' <Predicate = (!sel_tmp6)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (2.15ns)   --->   "%DPtpgBarSelRgb_CEA_b_load = load i3 %DPtpgBarSelRgb_CEA_b_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1747]   --->   Operation 80 'load' 'DPtpgBarSelRgb_CEA_b_load' <Predicate = (!sel_tmp6)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_601_y_addr = getelementptr i8 %DPtpgBarSelYuv_601_y, i64 0, i64 %zext_ln1739_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1754]   --->   Operation 81 'getelementptr' 'DPtpgBarSelYuv_601_y_addr' <Predicate = (sel_tmp6)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (2.15ns)   --->   "%pix_val_V_4 = load i3 %DPtpgBarSelYuv_601_y_addr"   --->   Operation 82 'load' 'pix_val_V_4' <Predicate = (sel_tmp6)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_601_v_addr = getelementptr i8 %DPtpgBarSelYuv_601_v, i64 0, i64 %zext_ln1739_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1760]   --->   Operation 83 'getelementptr' 'DPtpgBarSelYuv_601_v_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (2.15ns)   --->   "%DPtpgBarSelYuv_601_v_load = load i3 %DPtpgBarSelYuv_601_v_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1760]   --->   Operation 84 'load' 'DPtpgBarSelYuv_601_v_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_709_y_addr = getelementptr i8 %DPtpgBarSelYuv_709_y, i64 0, i64 %zext_ln1739_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1764]   --->   Operation 85 'getelementptr' 'DPtpgBarSelYuv_709_y_addr' <Predicate = (!empty_56)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (2.15ns)   --->   "%pix_val_V_5 = load i3 %DPtpgBarSelYuv_709_y_addr"   --->   Operation 86 'load' 'pix_val_V_5' <Predicate = (!empty_56)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_709_v_addr = getelementptr i8 %DPtpgBarSelYuv_709_v, i64 0, i64 %zext_ln1739_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1770]   --->   Operation 87 'getelementptr' 'DPtpgBarSelYuv_709_v_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (2.15ns)   --->   "%DPtpgBarSelYuv_709_v_load = load i3 %DPtpgBarSelYuv_709_v_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1770]   --->   Operation 88 'load' 'DPtpgBarSelYuv_709_v_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_601_u_addr = getelementptr i8 %DPtpgBarSelYuv_601_u, i64 0, i64 %zext_ln1739_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1757]   --->   Operation 89 'getelementptr' 'DPtpgBarSelYuv_601_u_addr' <Predicate = (!and_ln1756_3)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (2.15ns)   --->   "%DPtpgBarSelYuv_601_u_load = load i3 %DPtpgBarSelYuv_601_u_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1757]   --->   Operation 90 'load' 'DPtpgBarSelYuv_601_u_load' <Predicate = (!and_ln1756_3)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_709_u_addr = getelementptr i8 %DPtpgBarSelYuv_709_u, i64 0, i64 %zext_ln1739_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1767]   --->   Operation 91 'getelementptr' 'DPtpgBarSelYuv_709_u_addr' <Predicate = (!empty_56)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (2.15ns)   --->   "%DPtpgBarSelYuv_709_u_load = load i3 %DPtpgBarSelYuv_709_u_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1767]   --->   Operation 92 'load' 'DPtpgBarSelYuv_709_u_load' <Predicate = (!empty_56)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 3 <SV = 2> <Delay = 5.27>
ST_3 : Operation 93 [1/2] (2.15ns)   --->   "%pix_val_V = load i3 %DPtpgBarSelRgb_VESA_r_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1739]   --->   Operation 93 'load' 'pix_val_V' <Predicate = (empty_56)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node newSel45)   --->   "%sext_ln259 = sext i2 %pix_val_V"   --->   Operation 94 'sext' 'sext_ln259' <Predicate = (empty_56)> <Delay = 0.00>
ST_3 : Operation 95 [1/2] (2.15ns)   --->   "%DPtpgBarSelRgb_VESA_g_load = load i3 %DPtpgBarSelRgb_VESA_g_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1740]   --->   Operation 95 'load' 'DPtpgBarSelRgb_VESA_g_load' <Predicate = (empty_56)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node pix_val_V_6)   --->   "%val_assign_8_cast = sext i2 %DPtpgBarSelRgb_VESA_g_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1740]   --->   Operation 96 'sext' 'val_assign_8_cast' <Predicate = (empty_56)> <Delay = 0.00>
ST_3 : Operation 97 [1/2] (2.15ns)   --->   "%DPtpgBarSelRgb_VESA_b_load = load i3 %DPtpgBarSelRgb_VESA_b_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1741]   --->   Operation 97 'load' 'DPtpgBarSelRgb_VESA_b_load' <Predicate = (empty_56)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node newSel51)   --->   "%val_assign_9_cast = sext i2 %DPtpgBarSelRgb_VESA_b_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1741]   --->   Operation 98 'sext' 'val_assign_9_cast' <Predicate = (empty_56)> <Delay = 0.00>
ST_3 : Operation 99 [1/2] (2.15ns)   --->   "%pix_val_V_3 = load i3 %DPtpgBarSelRgb_CEA_r_addr"   --->   Operation 99 'load' 'pix_val_V_3' <Predicate = (!sel_tmp6)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node newSel47)   --->   "%pix_val_V_3_cast = sext i6 %pix_val_V_3"   --->   Operation 100 'sext' 'pix_val_V_3_cast' <Predicate = (!sel_tmp6)> <Delay = 0.00>
ST_3 : Operation 101 [1/2] (2.15ns)   --->   "%DPtpgBarSelRgb_CEA_g_load = load i3 %DPtpgBarSelRgb_CEA_g_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1746]   --->   Operation 101 'load' 'DPtpgBarSelRgb_CEA_g_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln1756_1)   --->   "%val_assign_11_cast = sext i6 %DPtpgBarSelRgb_CEA_g_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1746]   --->   Operation 102 'sext' 'val_assign_11_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/2] (2.15ns)   --->   "%DPtpgBarSelRgb_CEA_b_load = load i3 %DPtpgBarSelRgb_CEA_b_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1747]   --->   Operation 103 'load' 'DPtpgBarSelRgb_CEA_b_load' <Predicate = (!sel_tmp6)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node pix_val_V_7)   --->   "%val_assign_12_cast = sext i6 %DPtpgBarSelRgb_CEA_b_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1747]   --->   Operation 104 'sext' 'val_assign_12_cast' <Predicate = (!sel_tmp6)> <Delay = 0.00>
ST_3 : Operation 105 [1/2] (2.15ns)   --->   "%pix_val_V_4 = load i3 %DPtpgBarSelYuv_601_y_addr"   --->   Operation 105 'load' 'pix_val_V_4' <Predicate = (sel_tmp6)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 106 [1/2] (2.15ns)   --->   "%DPtpgBarSelYuv_601_v_load = load i3 %DPtpgBarSelYuv_601_v_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1760]   --->   Operation 106 'load' 'DPtpgBarSelYuv_601_v_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 107 [1/2] (2.15ns)   --->   "%pix_val_V_5 = load i3 %DPtpgBarSelYuv_709_y_addr"   --->   Operation 107 'load' 'pix_val_V_5' <Predicate = (!empty_56)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 108 [1/2] (2.15ns)   --->   "%DPtpgBarSelYuv_709_v_load = load i3 %DPtpgBarSelYuv_709_v_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1770]   --->   Operation 108 'load' 'DPtpgBarSelYuv_709_v_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 109 [1/2] (2.15ns)   --->   "%DPtpgBarSelYuv_601_u_load = load i3 %DPtpgBarSelYuv_601_u_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1757]   --->   Operation 109 'load' 'DPtpgBarSelYuv_601_u_load' <Predicate = (!and_ln1756_3)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 110 [1/2] (2.15ns)   --->   "%DPtpgBarSelYuv_709_u_load = load i3 %DPtpgBarSelYuv_709_u_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1767]   --->   Operation 110 'load' 'DPtpgBarSelYuv_709_u_load' <Predicate = (!empty_56)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 111 [1/1] (0.97ns)   --->   "%and_ln1756_1 = and i1 %sel_tmp6, i1 %and_ln1756" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756]   --->   Operation 111 'and' 'and_ln1756_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln1756)   --->   "%xor_ln1756 = xor i1 %and_ln1756, i1 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756]   --->   Operation 112 'xor' 'xor_ln1756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln1756)   --->   "%and_ln1756_2 = and i1 %sel_tmp6, i1 %xor_ln1756" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756]   --->   Operation 113 'and' 'and_ln1756_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln1756_3)   --->   "%select_ln1756 = select i1 %and_ln1756_3, i8 %DPtpgBarSelYuv_709_v_load, i8 %DPtpgBarSelYuv_601_u_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756]   --->   Operation 114 'select' 'select_ln1756' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1756 = or i1 %and_ln1756_3, i1 %and_ln1756_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756]   --->   Operation 115 'or' 'or_ln1756' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.04ns) (out node of the LUT)   --->   "%select_ln1756_1 = select i1 %and_ln1756_1, i8 %DPtpgBarSelYuv_601_v_load, i8 %val_assign_11_cast" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756]   --->   Operation 116 'select' 'select_ln1756_1' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln1756_2)   --->   "%or_ln1756_1 = or i1 %and_ln1756_1, i1 %sel_tmp3" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756]   --->   Operation 117 'or' 'or_ln1756_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node pix_val_V_6)   --->   "%select_ln1756_2 = select i1 %empty_56, i8 %val_assign_8_cast, i8 %DPtpgBarSelYuv_709_u_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756]   --->   Operation 118 'select' 'select_ln1756_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (1.04ns) (out node of the LUT)   --->   "%select_ln1756_3 = select i1 %or_ln1756, i8 %select_ln1756, i8 %select_ln1756_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756]   --->   Operation 119 'select' 'select_ln1756_3' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1756_2 = or i1 %or_ln1756, i1 %or_ln1756_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756]   --->   Operation 120 'or' 'or_ln1756_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.04ns) (out node of the LUT)   --->   "%pix_val_V_6 = select i1 %or_ln1756_2, i8 %select_ln1756_3, i8 %select_ln1756_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756]   --->   Operation 121 'select' 'pix_val_V_6' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node newSel47)   --->   "%newSel43 = select i1 %sel_tmp6, i8 %pix_val_V_4, i8 %pix_val_V_3_cast" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 122 'select' 'newSel43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.97ns)   --->   "%or_cond44 = or i1 %sel_tmp6, i1 %sel_tmp3" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 123 'or' 'or_cond44' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (1.04ns) (out node of the LUT)   --->   "%newSel45 = select i1 %empty_56, i8 %sext_ln259, i8 %pix_val_V_5" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 124 'select' 'newSel45' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (1.04ns) (out node of the LUT)   --->   "%newSel47 = select i1 %or_cond44, i8 %newSel43, i8 %newSel45" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 125 'select' 'newSel47' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node pix_val_V_7)   --->   "%newSel49 = select i1 %sel_tmp6, i8 %DPtpgBarSelYuv_601_v_load, i8 %val_assign_12_cast" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 126 'select' 'newSel49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (1.04ns) (out node of the LUT)   --->   "%newSel51 = select i1 %empty_56, i8 %val_assign_9_cast, i8 %DPtpgBarSelYuv_709_v_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 127 'select' 'newSel51' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (1.04ns) (out node of the LUT)   --->   "%pix_val_V_7 = select i1 %or_cond44, i8 %newSel49, i8 %newSel51" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689]   --->   Operation 128 'select' 'pix_val_V_7' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%mrv = insertvalue i24 <undef>, i8 %newSel47" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1776]   --->   Operation 129 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i24 %mrv, i8 %pix_val_V_6" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1776]   --->   Operation 130 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i24 %mrv_1, i8 %pix_val_V_7" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1776]   --->   Operation 131 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln1776 = ret i24 %mrv_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1776]   --->   Operation 132 'ret' 'ret_ln1776' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 6.17ns
The critical path consists of the following:
	wire read operation ('x_read', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689) on port 'x' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1689) [26]  (0 ns)
	'icmp' operation ('icmp_ln1701', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1701) [29]  (2.38 ns)
	multiplexor before 'phi' operation ('vBarSel_3_loc_2', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1713) with incoming values : ('vBarSel_1_load', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1713) ('xor_ln1713', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1713) [55]  (1.64 ns)
	'phi' operation ('vBarSel_3_loc_2', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1713) with incoming values : ('vBarSel_1_load', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1713) ('xor_ln1713', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1713) [55]  (0 ns)
	'getelementptr' operation ('DPtpgBarArray_addr', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1739) [84]  (0 ns)
	'load' operation ('DPtpgBarArray_load', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1739) on array 'DPtpgBarArray' [85]  (2.15 ns)

 <State 2>: 4.3ns
The critical path consists of the following:
	'load' operation ('DPtpgBarArray_load', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1739) on array 'DPtpgBarArray' [85]  (2.15 ns)
	'getelementptr' operation ('DPtpgBarSelRgb_VESA_r_addr', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1739) [89]  (0 ns)
	'load' operation ('val', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1739) on array 'DPtpgBarSelRgb_VESA_r' [90]  (2.15 ns)

 <State 3>: 5.28ns
The critical path consists of the following:
	'load' operation ('val', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1746) on array 'DPtpgBarSelRgb_CEA_g' [102]  (2.15 ns)
	'select' operation ('select_ln1756_1', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756) [133]  (1.04 ns)
	'select' operation ('select_ln1756_3', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756) [136]  (1.04 ns)
	'select' operation ('pix.val.V', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1756) [138]  (1.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
