  logic _000_;
  logic _000__T ;
  logic _000__R ;
  logic _000__C ;
  logic _000__X ;
  logic [13:0] _000__S ;
  logic _001_;
  logic _001__T ;
  logic _001__R ;
  logic _001__C ;
  logic _001__X ;
  logic [13:0] _001__S ;
  logic _002_;
  logic _002__T ;
  logic _002__R ;
  logic _002__C ;
  logic _002__X ;
  logic [13:0] _002__S ;
  logic _003_;
  logic _003__T ;
  logic _003__R ;
  logic _003__C ;
  logic _003__X ;
  logic [13:0] _003__S ;
  logic _004_;
  logic _004__T ;
  logic _004__R ;
  logic _004__C ;
  logic _004__X ;
  logic [13:0] _004__S ;
  logic _005_;
  logic _005__T ;
  logic _005__R ;
  logic _005__C ;
  logic _005__X ;
  logic [13:0] _005__S ;
  logic [11:0] _006_;
  logic [11:0] _006__T ;
  logic [11:0] _006__R ;
  logic [11:0] _006__C ;
  logic [11:0] _006__X ;
  logic [13:0] _006__S ;
  logic _007_;
  logic _007__T ;
  logic _007__R ;
  logic _007__C ;
  logic _007__X ;
  logic [13:0] _007__S ;
  logic _008_;
  logic _008__T ;
  logic _008__R ;
  logic _008__C ;
  logic _008__X ;
  logic [13:0] _008__S ;
  logic _009_;
  logic _009__T ;
  logic _009__R ;
  logic _009__C ;
  logic _009__X ;
  logic [13:0] _009__S ;
  logic [63:0] _010_;
  logic [63:0] _010__T ;
  logic [63:0] _010__R ;
  logic [63:0] _010__C ;
  logic [63:0] _010__X ;
  logic [13:0] _010__S ;
  logic [12:0] _011_;
  logic [12:0] _011__T ;
  logic [12:0] _011__R ;
  logic [12:0] _011__C ;
  logic [12:0] _011__X ;
  logic [13:0] _011__S ;
  logic _012_;
  logic _012__T ;
  logic _012__R ;
  logic _012__C ;
  logic _012__X ;
  logic [13:0] _012__S ;
  logic _013_;
  logic _013__T ;
  logic _013__R ;
  logic _013__C ;
  logic _013__X ;
  logic [13:0] _013__S ;
  logic _014_;
  logic _014__T ;
  logic _014__R ;
  logic _014__C ;
  logic _014__X ;
  logic [13:0] _014__S ;
  logic _015_;
  logic _015__T ;
  logic _015__R ;
  logic _015__C ;
  logic _015__X ;
  logic [13:0] _015__S ;
  logic _016_;
  logic _016__T ;
  logic _016__R ;
  logic _016__C ;
  logic _016__X ;
  logic [13:0] _016__S ;
  logic [12:0] _017_;
  logic [12:0] _017__T ;
  logic [12:0] _017__R ;
  logic [12:0] _017__C ;
  logic [12:0] _017__X ;
  logic [13:0] _017__S ;
  logic [12:0] _018_;
  logic [12:0] _018__T ;
  logic [12:0] _018__R ;
  logic [12:0] _018__C ;
  logic [12:0] _018__X ;
  logic [13:0] _018__S ;
  logic [26:0] _019_;
  logic [26:0] _019__T ;
  logic [26:0] _019__R ;
  logic [26:0] _019__C ;
  logic [26:0] _019__X ;
  logic [13:0] _019__S ;
  logic [12:0] _020_;
  logic [12:0] _020__T ;
  logic [12:0] _020__R ;
  logic [12:0] _020__C ;
  logic [12:0] _020__X ;
  logic [13:0] _020__S ;
  logic [26:0] _021_;
  logic [26:0] _021__T ;
  logic [26:0] _021__R ;
  logic [26:0] _021__C ;
  logic [26:0] _021__X ;
  logic [13:0] _021__S ;
  logic _022_;
  logic _022__T ;
  logic _022__R ;
  logic _022__C ;
  logic _022__X ;
  logic [13:0] _022__S ;
  logic [31:0] _023_;
  logic [31:0] _023__T ;
  logic [31:0] _023__R ;
  logic [31:0] _023__C ;
  logic [31:0] _023__X ;
  logic [13:0] _023__S ;
  logic [63:0] _024_;
  logic [63:0] _024__T ;
  logic [63:0] _024__R ;
  logic [63:0] _024__C ;
  logic [63:0] _024__X ;
  logic [13:0] _024__S ;
  logic [12:0] _025_;
  logic [12:0] _025__T ;
  logic [12:0] _025__R ;
  logic [12:0] _025__C ;
  logic [12:0] _025__X ;
  logic [13:0] _025__S ;
  logic _026_;
  logic _026__T ;
  logic _026__R ;
  logic _026__C ;
  logic _026__X ;
  logic [13:0] _026__S ;
  logic [11:0] _027_;
  logic [11:0] _027__T ;
  logic [11:0] _027__R ;
  logic [11:0] _027__C ;
  logic [11:0] _027__X ;
  logic [13:0] _027__S ;
  logic [63:0] _028_;
  logic [63:0] _028__T ;
  logic [63:0] _028__R ;
  logic [63:0] _028__C ;
  logic [63:0] _028__X ;
  logic [13:0] _028__S ;
  logic [63:0] _029_;
  logic [63:0] _029__T ;
  logic [63:0] _029__R ;
  logic [63:0] _029__C ;
  logic [63:0] _029__X ;
  logic [13:0] _029__S ;
  logic [12:0] _030_;
  logic [12:0] _030__T ;
  logic [12:0] _030__R ;
  logic [12:0] _030__C ;
  logic [12:0] _030__X ;
  logic [13:0] _030__S ;
  logic [12:0] _031_;
  logic [12:0] _031__T ;
  logic [12:0] _031__R ;
  logic [12:0] _031__C ;
  logic [12:0] _031__X ;
  logic [13:0] _031__S ;
  logic [513:0] _032_;
  logic [513:0] _032__T ;
  logic [513:0] _032__R ;
  logic [513:0] _032__C ;
  logic [513:0] _032__X ;
  logic [13:0] _032__S ;
  logic [409:0] _033_;
  logic [409:0] _033__T ;
  logic [409:0] _033__R ;
  logic [409:0] _033__C ;
  logic [409:0] _033__X ;
  logic [13:0] _033__S ;
  logic _034_;
  logic _034__T ;
  logic _034__R ;
  logic _034__C ;
  logic _034__X ;
  logic [13:0] _034__S ;
  logic _035_;
  logic _035__T ;
  logic _035__R ;
  logic _035__C ;
  logic _035__X ;
  logic [13:0] _035__S ;
  logic _036_;
  logic _036__T ;
  logic _036__R ;
  logic _036__C ;
  logic _036__X ;
  logic [13:0] _036__S ;
  logic _037_;
  logic _037__T ;
  logic _037__R ;
  logic _037__C ;
  logic _037__X ;
  logic [13:0] _037__S ;
  logic _038_;
  logic _038__T ;
  logic _038__R ;
  logic _038__C ;
  logic _038__X ;
  logic [13:0] _038__S ;
  logic _039_;
  logic _039__T ;
  logic _039__R ;
  logic _039__C ;
  logic _039__X ;
  logic [13:0] _039__S ;
  logic _040_;
  logic _040__T ;
  logic _040__R ;
  logic _040__C ;
  logic _040__X ;
  logic [13:0] _040__S ;
  logic [513:0] _041_;
  logic [513:0] _041__T ;
  logic [513:0] _041__R ;
  logic [513:0] _041__C ;
  logic [513:0] _041__X ;
  logic [13:0] _041__S ;
  logic _042_;
  logic _042__T ;
  logic _042__R ;
  logic _042__C ;
  logic _042__X ;
  logic [13:0] _042__S ;
  logic _043_;
  logic _043__T ;
  logic _043__R ;
  logic _043__C ;
  logic _043__X ;
  logic [13:0] _043__S ;
  logic _044_;
  logic _044__T ;
  logic _044__R ;
  logic _044__C ;
  logic _044__X ;
  logic [13:0] _044__S ;
  logic _045_;
  logic _045__T ;
  logic _045__R ;
  logic _045__C ;
  logic _045__X ;
  logic [13:0] _045__S ;
  logic _046_;
  logic _046__T ;
  logic _046__R ;
  logic _046__C ;
  logic _046__X ;
  logic [13:0] _046__S ;
  logic _047_;
  logic _047__T ;
  logic _047__R ;
  logic _047__C ;
  logic _047__X ;
  logic [13:0] _047__S ;
  logic _048_;
  logic _048__T ;
  logic _048__R ;
  logic _048__C ;
  logic _048__X ;
  logic [13:0] _048__S ;
  logic _049_;
  logic _049__T ;
  logic _049__R ;
  logic _049__C ;
  logic _049__X ;
  logic [13:0] _049__S ;
  logic _050_;
  logic _050__T ;
  logic _050__R ;
  logic _050__C ;
  logic _050__X ;
  logic [13:0] _050__S ;
  logic _051_;
  logic _051__T ;
  logic _051__R ;
  logic _051__C ;
  logic _051__X ;
  logic [13:0] _051__S ;
  logic _052_;
  logic _052__T ;
  logic _052__R ;
  logic _052__C ;
  logic _052__X ;
  logic [13:0] _052__S ;
  logic _053_;
  logic _053__T ;
  logic _053__R ;
  logic _053__C ;
  logic _053__X ;
  logic [13:0] _053__S ;
  logic _054_;
  logic _054__T ;
  logic _054__R ;
  logic _054__C ;
  logic _054__X ;
  logic [13:0] _054__S ;
  logic _055_;
  logic _055__T ;
  logic _055__R ;
  logic _055__C ;
  logic _055__X ;
  logic [13:0] _055__S ;
  logic _056_;
  logic _056__T ;
  logic _056__R ;
  logic _056__C ;
  logic _056__X ;
  logic [13:0] _056__S ;
  logic [12:0] _057_;
  logic [12:0] _057__T ;
  logic [12:0] _057__R ;
  logic [12:0] _057__C ;
  logic [12:0] _057__X ;
  logic [13:0] _057__S ;
  logic [12:0] _058_;
  logic [12:0] _058__T ;
  logic [12:0] _058__R ;
  logic [12:0] _058__C ;
  logic [12:0] _058__X ;
  logic [13:0] _058__S ;
  logic [12:0] _059_;
  logic [12:0] _059__T ;
  logic [12:0] _059__R ;
  logic [12:0] _059__C ;
  logic [12:0] _059__X ;
  logic [13:0] _059__S ;
  logic [63:0] _060_;
  logic [63:0] _060__T ;
  logic [63:0] _060__R ;
  logic [63:0] _060__C ;
  logic [63:0] _060__X ;
  logic [13:0] _060__S ;
  logic [63:0] _061_;
  logic [63:0] _061__T ;
  logic [63:0] _061__R ;
  logic [63:0] _061__C ;
  logic [63:0] _061__X ;
  logic [13:0] _061__S ;
  logic [63:0] _062_;
  logic [63:0] _062__T ;
  logic [63:0] _062__R ;
  logic [63:0] _062__C ;
  logic [63:0] _062__X ;
  logic [13:0] _062__S ;
  logic [63:0] _063_;
  logic [63:0] _063__T ;
  logic [63:0] _063__R ;
  logic [63:0] _063__C ;
  logic [63:0] _063__X ;
  logic [13:0] _063__S ;
  logic [11:0] _064_;
  logic [11:0] _064__T ;
  logic [11:0] _064__R ;
  logic [11:0] _064__C ;
  logic [11:0] _064__X ;
  logic [13:0] _064__S ;
  logic _065_;
  logic _065__T ;
  logic _065__R ;
  logic _065__C ;
  logic _065__X ;
  logic [13:0] _065__S ;
  logic _066_;
  logic _066__T ;
  logic _066__R ;
  logic _066__C ;
  logic _066__X ;
  logic [13:0] _066__S ;
  logic ack_bot_id;
  logic  ack_bot_id_T ;
  logic  ack_bot_id_PREV_VAL1 ;
  logic  ack_bot_id_PREV_VAL2 ;
  logic  ack_bot_id_R ;
  logic  ack_bot_id_X ;
  logic  ack_bot_id_C ;
  logic [13:0] ack_bot_id_S ;
  logic ack_bot_id_t_flag ;
  logic ack_bot_id_r_flag ;
  assign ack_bot_id_S = 877 ;
  logic ack_bot_rdy;
  logic ack_bot_rdy_T ;
  logic ack_bot_rdy_R ;
  logic ack_bot_rdy_C ;
  logic ack_bot_rdy_X ;
  logic [13:0] ack_bot_rdy_S ;
  logic ack_bot_vld;
  logic  ack_bot_vld_T ;
  logic  ack_bot_vld_PREV_VAL1 ;
  logic  ack_bot_vld_PREV_VAL2 ;
  logic  ack_bot_vld_R ;
  logic  ack_bot_vld_X ;
  logic  ack_bot_vld_C ;
  logic [13:0] ack_bot_vld_S ;
  logic ack_bot_vld_t_flag ;
  logic ack_bot_vld_r_flag ;
  assign ack_bot_vld_S = 878 ;
  logic ack_raw_id;
  logic ack_raw_id_T ;
  logic ack_raw_id_R ;
  logic ack_raw_id_C ;
  logic ack_raw_id_X ;
  logic [13:0] ack_raw_id_S ;
  logic ack_raw_rdy;
  logic ack_raw_rdy_T ;
  logic ack_raw_rdy_R ;
  logic ack_raw_rdy_C ;
  logic ack_raw_rdy_X ;
  logic [13:0] ack_raw_rdy_S ;
  logic ack_raw_vld;
  logic ack_raw_vld_T ;
  logic ack_raw_vld_R ;
  logic ack_raw_vld_C ;
  logic ack_raw_vld_X ;
  logic [13:0] ack_raw_vld_S ;
  logic ack_top_id;
  logic  ack_top_id_T ;
  logic  ack_top_id_PREV_VAL1 ;
  logic  ack_top_id_PREV_VAL2 ;
  logic  ack_top_id_R ;
  logic  ack_top_id_X ;
  logic  ack_top_id_C ;
  logic [13:0] ack_top_id_S ;
  logic ack_top_id_t_flag ;
  logic ack_top_id_r_flag ;
  assign ack_top_id_S = 879 ;
  logic ack_top_rdy;
  logic ack_top_rdy_T ;
  logic ack_top_rdy_R ;
  logic ack_top_rdy_C ;
  logic ack_top_rdy_X ;
  logic [13:0] ack_top_rdy_S ;
  logic ack_top_vld;
  logic  ack_top_vld_T ;
  logic  ack_top_vld_PREV_VAL1 ;
  logic  ack_top_vld_PREV_VAL2 ;
  logic  ack_top_vld_R ;
  logic  ack_top_vld_X ;
  logic  ack_top_vld_C ;
  logic [13:0] ack_top_vld_S ;
  logic ack_top_vld_t_flag ;
  logic ack_top_vld_r_flag ;
  assign ack_top_vld_S = 880 ;
  output bdma2cvif_rd_cdt_lat_fifo_pop;
  logic bdma2cvif_rd_cdt_lat_fifo_pop ;
  output bdma2cvif_rd_cdt_lat_fifo_pop_T ;
  logic bdma2cvif_rd_cdt_lat_fifo_pop_T ;
  logic bdma2cvif_rd_cdt_lat_fifo_pop_R ;
  logic bdma2cvif_rd_cdt_lat_fifo_pop_C ;
  logic bdma2cvif_rd_cdt_lat_fifo_pop_X ;
  logic [13:0] bdma2cvif_rd_cdt_lat_fifo_pop_S ;
  input bdma2cvif_rd_cdt_lat_fifo_pop_R0 ;
  input bdma2cvif_rd_cdt_lat_fifo_pop_C0 ;
  input bdma2cvif_rd_cdt_lat_fifo_pop_X0 ;
  output [13:0] bdma2cvif_rd_cdt_lat_fifo_pop_S ;
  logic bdma2cvif_rd_cdt_lat_fifo_pop;
  logic  bdma2cvif_rd_cdt_lat_fifo_pop_T ;
  logic  bdma2cvif_rd_cdt_lat_fifo_pop_PREV_VAL1 ;
  logic  bdma2cvif_rd_cdt_lat_fifo_pop_PREV_VAL2 ;
  logic bdma2cvif_rd_cdt_lat_fifo_pop_t_flag ;
  logic bdma2cvif_rd_cdt_lat_fifo_pop_r_flag ;
  assign bdma2cvif_rd_cdt_lat_fifo_pop_S = 881 ;
  output [514:0] bdma2cvif_wr_req_pd;
  logic [514:0] bdma2cvif_wr_req_pd ;
  output [514:0] bdma2cvif_wr_req_pd_T ;
  logic [514:0] bdma2cvif_wr_req_pd_T ;
  logic [514:0] bdma2cvif_wr_req_pd_R ;
  logic [514:0] bdma2cvif_wr_req_pd_C ;
  logic [514:0] bdma2cvif_wr_req_pd_X ;
  logic [13:0] bdma2cvif_wr_req_pd_S ;
  input [514:0] bdma2cvif_wr_req_pd_R0 ;
  input [514:0] bdma2cvif_wr_req_pd_C0 ;
  input [514:0] bdma2cvif_wr_req_pd_X0 ;
  output [13:0] bdma2cvif_wr_req_pd_S ;
  input bdma2cvif_wr_req_ready;
  input bdma2cvif_wr_req_ready_T ;
  input [13:0] bdma2cvif_wr_req_ready_S ;
  output bdma2cvif_wr_req_ready_R ;
  output bdma2cvif_wr_req_ready_X ;
  output bdma2cvif_wr_req_ready_C ;
  output bdma2cvif_wr_req_valid;
  logic bdma2cvif_wr_req_valid ;
  output bdma2cvif_wr_req_valid_T ;
  logic bdma2cvif_wr_req_valid_T ;
  logic bdma2cvif_wr_req_valid_R ;
  logic bdma2cvif_wr_req_valid_C ;
  logic bdma2cvif_wr_req_valid_X ;
  logic [13:0] bdma2cvif_wr_req_valid_S ;
  input bdma2cvif_wr_req_valid_R0 ;
  input bdma2cvif_wr_req_valid_C0 ;
  input bdma2cvif_wr_req_valid_X0 ;
  output [13:0] bdma2cvif_wr_req_valid_S ;
  output bdma2mcif_rd_cdt_lat_fifo_pop;
  logic bdma2mcif_rd_cdt_lat_fifo_pop ;
  output bdma2mcif_rd_cdt_lat_fifo_pop_T ;
  logic bdma2mcif_rd_cdt_lat_fifo_pop_T ;
  logic bdma2mcif_rd_cdt_lat_fifo_pop_R ;
  logic bdma2mcif_rd_cdt_lat_fifo_pop_C ;
  logic bdma2mcif_rd_cdt_lat_fifo_pop_X ;
  logic [13:0] bdma2mcif_rd_cdt_lat_fifo_pop_S ;
  input bdma2mcif_rd_cdt_lat_fifo_pop_R0 ;
  input bdma2mcif_rd_cdt_lat_fifo_pop_C0 ;
  input bdma2mcif_rd_cdt_lat_fifo_pop_X0 ;
  output [13:0] bdma2mcif_rd_cdt_lat_fifo_pop_S ;
  logic bdma2mcif_rd_cdt_lat_fifo_pop;
  logic  bdma2mcif_rd_cdt_lat_fifo_pop_T ;
  logic  bdma2mcif_rd_cdt_lat_fifo_pop_PREV_VAL1 ;
  logic  bdma2mcif_rd_cdt_lat_fifo_pop_PREV_VAL2 ;
  logic bdma2mcif_rd_cdt_lat_fifo_pop_t_flag ;
  logic bdma2mcif_rd_cdt_lat_fifo_pop_r_flag ;
  assign bdma2mcif_rd_cdt_lat_fifo_pop_S = 882 ;
  output [514:0] bdma2mcif_wr_req_pd;
  logic [514:0] bdma2mcif_wr_req_pd ;
  output [514:0] bdma2mcif_wr_req_pd_T ;
  logic [514:0] bdma2mcif_wr_req_pd_T ;
  logic [514:0] bdma2mcif_wr_req_pd_R ;
  logic [514:0] bdma2mcif_wr_req_pd_C ;
  logic [514:0] bdma2mcif_wr_req_pd_X ;
  logic [13:0] bdma2mcif_wr_req_pd_S ;
  input [514:0] bdma2mcif_wr_req_pd_R0 ;
  input [514:0] bdma2mcif_wr_req_pd_C0 ;
  input [514:0] bdma2mcif_wr_req_pd_X0 ;
  output [13:0] bdma2mcif_wr_req_pd_S ;
  input bdma2mcif_wr_req_ready;
  input bdma2mcif_wr_req_ready_T ;
  input [13:0] bdma2mcif_wr_req_ready_S ;
  output bdma2mcif_wr_req_ready_R ;
  output bdma2mcif_wr_req_ready_X ;
  output bdma2mcif_wr_req_ready_C ;
  output bdma2mcif_wr_req_valid;
  logic bdma2mcif_wr_req_valid ;
  output bdma2mcif_wr_req_valid_T ;
  logic bdma2mcif_wr_req_valid_T ;
  logic bdma2mcif_wr_req_valid_R ;
  logic bdma2mcif_wr_req_valid_C ;
  logic bdma2mcif_wr_req_valid_X ;
  logic [13:0] bdma2mcif_wr_req_valid_S ;
  input bdma2mcif_wr_req_valid_R0 ;
  input bdma2mcif_wr_req_valid_C0 ;
  input bdma2mcif_wr_req_valid_X0 ;
  output [13:0] bdma2mcif_wr_req_valid_S ;
  logic [11:0] beat_count;
  logic [11:0]  beat_count_T ;
  logic [11:0]  beat_count_PREV_VAL1 ;
  logic [11:0]  beat_count_PREV_VAL2 ;
  logic [11:0]  beat_count_R ;
  logic [11:0]  beat_count_X ;
  logic [11:0]  beat_count_C ;
  logic [13:0] beat_count_S ;
  logic beat_count_t_flag ;
  logic beat_count_r_flag ;
  assign beat_count_S = 883 ;
  logic [11:0] beat_size;
  logic [11:0] beat_size_T ;
  logic [11:0] beat_size_R ;
  logic [11:0] beat_size_C ;
  logic [11:0] beat_size_X ;
  logic [13:0] beat_size_S ;
  logic cmd_en;
  logic  cmd_en_T ;
  logic  cmd_en_PREV_VAL1 ;
  logic  cmd_en_PREV_VAL2 ;
  logic  cmd_en_R ;
  logic  cmd_en_X ;
  logic  cmd_en_C ;
  logic [13:0] cmd_en_S ;
  logic cmd_en_t_flag ;
  logic cmd_en_r_flag ;
  assign cmd_en_S = 884 ;
  logic [513:0] cv_dma_rd_rsp_pd;
  logic [513:0] cv_dma_rd_rsp_pd_T ;
  logic [513:0] cv_dma_rd_rsp_pd_R ;
  logic [513:0] cv_dma_rd_rsp_pd_C ;
  logic [513:0] cv_dma_rd_rsp_pd_X ;
  logic [13:0] cv_dma_rd_rsp_pd_S ;
  logic cv_dma_rd_rsp_vld;
  logic cv_dma_rd_rsp_vld_T ;
  logic cv_dma_rd_rsp_vld_R ;
  logic cv_dma_rd_rsp_vld_C ;
  logic cv_dma_rd_rsp_vld_X ;
  logic [13:0] cv_dma_rd_rsp_vld_S ;
  logic cv_dma_wr_req_rdy;
  logic cv_dma_wr_req_rdy_T ;
  logic cv_dma_wr_req_rdy_R ;
  logic cv_dma_wr_req_rdy_C ;
  logic cv_dma_wr_req_rdy_X ;
  logic [13:0] cv_dma_wr_req_rdy_S ;
  logic cv_dma_wr_req_vld;
  logic cv_dma_wr_req_vld_T ;
  logic cv_dma_wr_req_vld_R ;
  logic cv_dma_wr_req_vld_C ;
  logic cv_dma_wr_req_vld_X ;
  logic [13:0] cv_dma_wr_req_vld_S ;
  logic cv_dma_wr_rsp_complete;
  logic  cv_dma_wr_rsp_complete_T ;
  logic  cv_dma_wr_rsp_complete_PREV_VAL1 ;
  logic  cv_dma_wr_rsp_complete_PREV_VAL2 ;
  logic  cv_dma_wr_rsp_complete_R ;
  logic  cv_dma_wr_rsp_complete_X ;
  logic  cv_dma_wr_rsp_complete_C ;
  logic [13:0] cv_dma_wr_rsp_complete_S ;
  logic cv_dma_wr_rsp_complete_t_flag ;
  logic cv_dma_wr_rsp_complete_r_flag ;
  assign cv_dma_wr_rsp_complete_S = 885 ;
  logic [513:0] cv_int_rd_rsp_pd;
  logic [513:0] cv_int_rd_rsp_pd_T ;
  logic [513:0] cv_int_rd_rsp_pd_R ;
  logic [513:0] cv_int_rd_rsp_pd_C ;
  logic [513:0] cv_int_rd_rsp_pd_X ;
  logic [13:0] cv_int_rd_rsp_pd_S ;
  logic cv_int_rd_rsp_ready;
  logic cv_int_rd_rsp_ready_T ;
  logic cv_int_rd_rsp_ready_R ;
  logic cv_int_rd_rsp_ready_C ;
  logic cv_int_rd_rsp_ready_X ;
  logic [13:0] cv_int_rd_rsp_ready_S ;
  logic cv_int_rd_rsp_valid;
  logic cv_int_rd_rsp_valid_T ;
  logic cv_int_rd_rsp_valid_R ;
  logic cv_int_rd_rsp_valid_C ;
  logic cv_int_rd_rsp_valid_X ;
  logic [13:0] cv_int_rd_rsp_valid_S ;
  logic [514:0] cv_int_wr_req_pd;
  logic [514:0] cv_int_wr_req_pd_T ;
  logic [514:0] cv_int_wr_req_pd_R ;
  logic [514:0] cv_int_wr_req_pd_C ;
  logic [514:0] cv_int_wr_req_pd_X ;
  logic [13:0] cv_int_wr_req_pd_S ;
  logic [514:0] cv_int_wr_req_pd_d0;
  logic [514:0] cv_int_wr_req_pd_d0_T ;
  logic [514:0] cv_int_wr_req_pd_d0_R ;
  logic [514:0] cv_int_wr_req_pd_d0_C ;
  logic [514:0] cv_int_wr_req_pd_d0_X ;
  logic [13:0] cv_int_wr_req_pd_d0_S ;
  logic cv_int_wr_req_ready;
  logic cv_int_wr_req_ready_T ;
  logic cv_int_wr_req_ready_R ;
  logic cv_int_wr_req_ready_C ;
  logic cv_int_wr_req_ready_X ;
  logic [13:0] cv_int_wr_req_ready_S ;
  logic cv_int_wr_req_ready_d0;
  logic cv_int_wr_req_ready_d0_T ;
  logic cv_int_wr_req_ready_d0_R ;
  logic cv_int_wr_req_ready_d0_C ;
  logic cv_int_wr_req_ready_d0_X ;
  logic [13:0] cv_int_wr_req_ready_d0_S ;
  logic cv_int_wr_req_valid;
  logic cv_int_wr_req_valid_T ;
  logic cv_int_wr_req_valid_R ;
  logic cv_int_wr_req_valid_C ;
  logic cv_int_wr_req_valid_X ;
  logic [13:0] cv_int_wr_req_valid_S ;
  logic cv_int_wr_req_valid_d0;
  logic cv_int_wr_req_valid_d0_T ;
  logic cv_int_wr_req_valid_d0_R ;
  logic cv_int_wr_req_valid_d0_C ;
  logic cv_int_wr_req_valid_d0_X ;
  logic [13:0] cv_int_wr_req_valid_d0_S ;
  logic cv_int_wr_rsp_complete;
  logic cv_int_wr_rsp_complete_T ;
  logic cv_int_wr_rsp_complete_R ;
  logic cv_int_wr_rsp_complete_C ;
  logic cv_int_wr_rsp_complete_X ;
  logic [13:0] cv_int_wr_rsp_complete_S ;
  logic cv_pending;
  logic  cv_pending_T ;
  logic  cv_pending_PREV_VAL1 ;
  logic  cv_pending_PREV_VAL2 ;
  logic  cv_pending_R ;
  logic  cv_pending_X ;
  logic  cv_pending_C ;
  logic [13:0] cv_pending_S ;
  logic cv_pending_t_flag ;
  logic cv_pending_r_flag ;
  assign cv_pending_S = 886 ;
  logic cv_releasing;
  logic cv_releasing_T ;
  logic cv_releasing_R ;
  logic cv_releasing_C ;
  logic cv_releasing_X ;
  logic [13:0] cv_releasing_S ;
  logic cv_wr_req_rdyi;
  logic cv_wr_req_rdyi_T ;
  logic cv_wr_req_rdyi_R ;
  logic cv_wr_req_rdyi_C ;
  logic cv_wr_req_rdyi_X ;
  logic [13:0] cv_wr_req_rdyi_S ;
  input [513:0] cvif2bdma_rd_rsp_pd;
  input [513:0] cvif2bdma_rd_rsp_pd_T ;
  input [13:0] cvif2bdma_rd_rsp_pd_S ;
  output [513:0] cvif2bdma_rd_rsp_pd_R ;
  output [513:0] cvif2bdma_rd_rsp_pd_X ;
  output [513:0] cvif2bdma_rd_rsp_pd_C ;
  logic [513:0] cvif2bdma_rd_rsp_pd_d0;
  logic [513:0] cvif2bdma_rd_rsp_pd_d0_T ;
  logic [513:0] cvif2bdma_rd_rsp_pd_d0_R ;
  logic [513:0] cvif2bdma_rd_rsp_pd_d0_C ;
  logic [513:0] cvif2bdma_rd_rsp_pd_d0_X ;
  logic [13:0] cvif2bdma_rd_rsp_pd_d0_S ;
  output cvif2bdma_rd_rsp_ready;
  logic cvif2bdma_rd_rsp_ready ;
  output cvif2bdma_rd_rsp_ready_T ;
  logic cvif2bdma_rd_rsp_ready_T ;
  logic cvif2bdma_rd_rsp_ready_R ;
  logic cvif2bdma_rd_rsp_ready_C ;
  logic cvif2bdma_rd_rsp_ready_X ;
  logic [13:0] cvif2bdma_rd_rsp_ready_S ;
  input cvif2bdma_rd_rsp_ready_R0 ;
  input cvif2bdma_rd_rsp_ready_C0 ;
  input cvif2bdma_rd_rsp_ready_X0 ;
  output [13:0] cvif2bdma_rd_rsp_ready_S ;
  logic cvif2bdma_rd_rsp_ready_d0;
  logic cvif2bdma_rd_rsp_ready_d0_T ;
  logic cvif2bdma_rd_rsp_ready_d0_R ;
  logic cvif2bdma_rd_rsp_ready_d0_C ;
  logic cvif2bdma_rd_rsp_ready_d0_X ;
  logic [13:0] cvif2bdma_rd_rsp_ready_d0_S ;
  input cvif2bdma_rd_rsp_valid;
  input cvif2bdma_rd_rsp_valid_T ;
  input [13:0] cvif2bdma_rd_rsp_valid_S ;
  output cvif2bdma_rd_rsp_valid_R ;
  output cvif2bdma_rd_rsp_valid_X ;
  output cvif2bdma_rd_rsp_valid_C ;
  logic cvif2bdma_rd_rsp_valid_d0;
  logic cvif2bdma_rd_rsp_valid_d0_T ;
  logic cvif2bdma_rd_rsp_valid_d0_R ;
  logic cvif2bdma_rd_rsp_valid_d0_C ;
  logic cvif2bdma_rd_rsp_valid_d0_X ;
  logic [13:0] cvif2bdma_rd_rsp_valid_d0_S ;
  input cvif2bdma_wr_rsp_complete;
  input cvif2bdma_wr_rsp_complete_T ;
  input [13:0] cvif2bdma_wr_rsp_complete_S ;
  output cvif2bdma_wr_rsp_complete_R ;
  output cvif2bdma_wr_rsp_complete_X ;
  output cvif2bdma_wr_rsp_complete_C ;
  logic dat_en;
  logic  dat_en_T ;
  logic  dat_en_PREV_VAL1 ;
  logic  dat_en_PREV_VAL2 ;
  logic  dat_en_R ;
  logic  dat_en_X ;
  logic  dat_en_C ;
  logic [13:0] dat_en_S ;
  logic dat_en_t_flag ;
  logic dat_en_r_flag ;
  assign dat_en_S = 887 ;
  logic dma_rd_cdt_lat_fifo_pop;
  logic dma_rd_cdt_lat_fifo_pop_T ;
  logic dma_rd_cdt_lat_fifo_pop_R ;
  logic dma_rd_cdt_lat_fifo_pop_C ;
  logic dma_rd_cdt_lat_fifo_pop_X ;
  logic [13:0] dma_rd_cdt_lat_fifo_pop_S ;
  logic [513:0] dma_rd_rsp_pd;
  logic [513:0] dma_rd_rsp_pd_T ;
  logic [513:0] dma_rd_rsp_pd_R ;
  logic [513:0] dma_rd_rsp_pd_C ;
  logic [513:0] dma_rd_rsp_pd_X ;
  logic [13:0] dma_rd_rsp_pd_S ;
  logic dma_rd_rsp_ram_type;
  logic dma_rd_rsp_ram_type_T ;
  logic dma_rd_rsp_ram_type_R ;
  logic dma_rd_rsp_ram_type_C ;
  logic dma_rd_rsp_ram_type_X ;
  logic [13:0] dma_rd_rsp_ram_type_S ;
  logic dma_rd_rsp_rdy;
  logic dma_rd_rsp_rdy_T ;
  logic dma_rd_rsp_rdy_R ;
  logic dma_rd_rsp_rdy_C ;
  logic dma_rd_rsp_rdy_X ;
  logic [13:0] dma_rd_rsp_rdy_S ;
  logic dma_rd_rsp_vld;
  logic dma_rd_rsp_vld_T ;
  logic dma_rd_rsp_vld_R ;
  logic dma_rd_rsp_vld_C ;
  logic dma_rd_rsp_vld_X ;
  logic [13:0] dma_rd_rsp_vld_S ;
  logic [63:0] dma_wr_cmd_addr;
  logic [63:0] dma_wr_cmd_addr_T ;
  logic [63:0] dma_wr_cmd_addr_R ;
  logic [63:0] dma_wr_cmd_addr_C ;
  logic [63:0] dma_wr_cmd_addr_X ;
  logic [13:0] dma_wr_cmd_addr_S ;
  logic [77:0] dma_wr_cmd_pd;
  logic [77:0] dma_wr_cmd_pd_T ;
  logic [77:0] dma_wr_cmd_pd_R ;
  logic [77:0] dma_wr_cmd_pd_C ;
  logic [77:0] dma_wr_cmd_pd_X ;
  logic [13:0] dma_wr_cmd_pd_S ;
  logic dma_wr_cmd_rdy;
  logic dma_wr_cmd_rdy_T ;
  logic dma_wr_cmd_rdy_R ;
  logic dma_wr_cmd_rdy_C ;
  logic dma_wr_cmd_rdy_X ;
  logic [13:0] dma_wr_cmd_rdy_S ;
  logic dma_wr_cmd_require_ack;
  logic dma_wr_cmd_require_ack_T ;
  logic dma_wr_cmd_require_ack_R ;
  logic dma_wr_cmd_require_ack_C ;
  logic dma_wr_cmd_require_ack_X ;
  logic [13:0] dma_wr_cmd_require_ack_S ;
  logic [12:0] dma_wr_cmd_size;
  logic [12:0] dma_wr_cmd_size_T ;
  logic [12:0] dma_wr_cmd_size_R ;
  logic [12:0] dma_wr_cmd_size_C ;
  logic [12:0] dma_wr_cmd_size_X ;
  logic [13:0] dma_wr_cmd_size_S ;
  logic dma_wr_cmd_vld;
  logic dma_wr_cmd_vld_T ;
  logic dma_wr_cmd_vld_R ;
  logic dma_wr_cmd_vld_C ;
  logic dma_wr_cmd_vld_X ;
  logic [13:0] dma_wr_cmd_vld_S ;
  logic [513:0] dma_wr_dat_data;
  logic [513:0] dma_wr_dat_data_T ;
  logic [513:0] dma_wr_dat_data_R ;
  logic [513:0] dma_wr_dat_data_C ;
  logic [513:0] dma_wr_dat_data_X ;
  logic [13:0] dma_wr_dat_data_S ;
  logic [1:0] dma_wr_dat_mask;
  logic [1:0] dma_wr_dat_mask_T ;
  logic [1:0] dma_wr_dat_mask_R ;
  logic [1:0] dma_wr_dat_mask_C ;
  logic [1:0] dma_wr_dat_mask_X ;
  logic [13:0] dma_wr_dat_mask_S ;
  logic [513:0] dma_wr_dat_pd;
  logic [513:0] dma_wr_dat_pd_T ;
  logic [513:0] dma_wr_dat_pd_R ;
  logic [513:0] dma_wr_dat_pd_C ;
  logic [513:0] dma_wr_dat_pd_X ;
  logic [13:0] dma_wr_dat_pd_S ;
  logic dma_wr_dat_pvld;
  logic dma_wr_dat_pvld_T ;
  logic dma_wr_dat_pvld_R ;
  logic dma_wr_dat_pvld_C ;
  logic dma_wr_dat_pvld_X ;
  logic [13:0] dma_wr_dat_pvld_S ;
  logic dma_wr_dat_rdy;
  logic dma_wr_dat_rdy_T ;
  logic dma_wr_dat_rdy_R ;
  logic dma_wr_dat_rdy_C ;
  logic dma_wr_dat_rdy_X ;
  logic [13:0] dma_wr_dat_rdy_S ;
  logic dma_wr_dat_vld;
  logic dma_wr_dat_vld_T ;
  logic dma_wr_dat_vld_R ;
  logic dma_wr_dat_vld_C ;
  logic dma_wr_dat_vld_X ;
  logic [13:0] dma_wr_dat_vld_S ;
  logic [514:0] dma_wr_req_pd;
  logic [514:0] dma_wr_req_pd_T ;
  logic [514:0] dma_wr_req_pd_R ;
  logic [514:0] dma_wr_req_pd_C ;
  logic [514:0] dma_wr_req_pd_X ;
  logic [13:0] dma_wr_req_pd_S ;
  logic dma_wr_req_ram_type;
  logic dma_wr_req_ram_type_T ;
  logic dma_wr_req_ram_type_R ;
  logic dma_wr_req_ram_type_C ;
  logic dma_wr_req_ram_type_X ;
  logic [13:0] dma_wr_req_ram_type_S ;
  logic dma_wr_req_rdy;
  logic dma_wr_req_rdy_T ;
  logic dma_wr_req_rdy_R ;
  logic dma_wr_req_rdy_C ;
  logic dma_wr_req_rdy_X ;
  logic [13:0] dma_wr_req_rdy_S ;
  logic dma_wr_req_vld;
  logic dma_wr_req_vld_T ;
  logic dma_wr_req_vld_R ;
  logic dma_wr_req_vld_C ;
  logic dma_wr_req_vld_X ;
  logic [13:0] dma_wr_req_vld_S ;
  logic dma_wr_rsp_complete;
  logic  dma_wr_rsp_complete_T ;
  logic  dma_wr_rsp_complete_PREV_VAL1 ;
  logic  dma_wr_rsp_complete_PREV_VAL2 ;
  logic  dma_wr_rsp_complete_R ;
  logic  dma_wr_rsp_complete_X ;
  logic  dma_wr_rsp_complete_C ;
  logic [13:0] dma_wr_rsp_complete_S ;
  logic dma_wr_rsp_complete_t_flag ;
  logic dma_wr_rsp_complete_r_flag ;
  assign dma_wr_rsp_complete_S = 888 ;
  output [31:0] dma_write_stall_count;
  logic [31:0] dma_write_stall_count ;
  output [31:0] dma_write_stall_count_T ;
  logic [31:0] dma_write_stall_count_T ;
  logic [31:0] dma_write_stall_count_R ;
  logic [31:0] dma_write_stall_count_C ;
  logic [31:0] dma_write_stall_count_X ;
  logic [13:0] dma_write_stall_count_S ;
  input [31:0] dma_write_stall_count_R0 ;
  input [31:0] dma_write_stall_count_C0 ;
  input [31:0] dma_write_stall_count_X0 ;
  output [13:0] dma_write_stall_count_S ;
  input dma_write_stall_count_cen;
  input dma_write_stall_count_cen_T ;
  input [13:0] dma_write_stall_count_cen_S ;
  output dma_write_stall_count_cen_R ;
  output dma_write_stall_count_cen_X ;
  output dma_write_stall_count_cen_C ;
  logic dma_write_stall_count_dec;
  logic dma_write_stall_count_dec_T ;
  logic dma_write_stall_count_dec_R ;
  logic dma_write_stall_count_dec_C ;
  logic dma_write_stall_count_dec_X ;
  logic [13:0] dma_write_stall_count_dec_S ;
  logic dma_write_stall_count_inc;
  logic dma_write_stall_count_inc_T ;
  logic dma_write_stall_count_inc_R ;
  logic dma_write_stall_count_inc_C ;
  logic dma_write_stall_count_inc_X ;
  logic [13:0] dma_write_stall_count_inc_S ;
  logic fifo_intr_rd_pd;
  logic fifo_intr_rd_pd_T ;
  logic fifo_intr_rd_pd_R ;
  logic fifo_intr_rd_pd_C ;
  logic fifo_intr_rd_pd_X ;
  logic [13:0] fifo_intr_rd_pd_S ;
  logic fifo_intr_rd_prdy;
  logic fifo_intr_rd_prdy_T ;
  logic fifo_intr_rd_prdy_R ;
  logic fifo_intr_rd_prdy_C ;
  logic fifo_intr_rd_prdy_X ;
  logic [13:0] fifo_intr_rd_prdy_S ;
  logic fifo_intr_rd_pvld;
  logic fifo_intr_rd_pvld_T ;
  logic fifo_intr_rd_pvld_R ;
  logic fifo_intr_rd_pvld_C ;
  logic fifo_intr_rd_pvld_X ;
  logic [13:0] fifo_intr_rd_pvld_S ;
  logic fifo_intr_wr_idle;
  logic fifo_intr_wr_idle_T ;
  logic fifo_intr_wr_idle_R ;
  logic fifo_intr_wr_idle_C ;
  logic fifo_intr_wr_idle_X ;
  logic [13:0] fifo_intr_wr_idle_S ;
  logic fifo_intr_wr_pd;
  logic fifo_intr_wr_pd_T ;
  logic fifo_intr_wr_pd_R ;
  logic fifo_intr_wr_pd_C ;
  logic fifo_intr_wr_pd_X ;
  logic [13:0] fifo_intr_wr_pd_S ;
  logic fifo_intr_wr_pvld;
  logic fifo_intr_wr_pvld_T ;
  logic fifo_intr_wr_pvld_R ;
  logic fifo_intr_wr_pvld_C ;
  logic fifo_intr_wr_pvld_X ;
  logic [13:0] fifo_intr_wr_pvld_S ;
  logic grp0_done;
  logic grp0_done_T ;
  logic grp0_done_R ;
  logic grp0_done_C ;
  logic grp0_done_X ;
  logic [13:0] grp0_done_S ;
  logic grp1_done;
  logic grp1_done_T ;
  logic grp1_done_R ;
  logic grp1_done_C ;
  logic grp1_done_X ;
  logic [13:0] grp1_done_S ;
  logic is_cube_last;
  logic is_cube_last_T ;
  logic is_cube_last_R ;
  logic is_cube_last_C ;
  logic is_cube_last_X ;
  logic [13:0] is_cube_last_S ;
  logic is_last_beat;
  logic is_last_beat_T ;
  logic is_last_beat_R ;
  logic is_last_beat_C ;
  logic is_last_beat_X ;
  logic [13:0] is_last_beat_S ;
  logic is_surf_last;
  logic is_surf_last_T ;
  logic is_surf_last_R ;
  logic is_surf_last_C ;
  logic is_surf_last_X ;
  logic [13:0] is_surf_last_S ;
  logic [63:0] ld2st_addr;
  logic [63:0] ld2st_addr_T ;
  logic [63:0] ld2st_addr_R ;
  logic [63:0] ld2st_addr_C ;
  logic [63:0] ld2st_addr_X ;
  logic [13:0] ld2st_addr_S ;
  logic ld2st_cmd_dst_ram_type;
  logic ld2st_cmd_dst_ram_type_T ;
  logic ld2st_cmd_dst_ram_type_R ;
  logic ld2st_cmd_dst_ram_type_C ;
  logic ld2st_cmd_dst_ram_type_X ;
  logic [13:0] ld2st_cmd_dst_ram_type_S ;
  logic ld2st_cmd_interrupt;
  logic ld2st_cmd_interrupt_T ;
  logic ld2st_cmd_interrupt_R ;
  logic ld2st_cmd_interrupt_C ;
  logic ld2st_cmd_interrupt_X ;
  logic [13:0] ld2st_cmd_interrupt_S ;
  logic ld2st_cmd_interrupt_ptr;
  logic ld2st_cmd_interrupt_ptr_T ;
  logic ld2st_cmd_interrupt_ptr_R ;
  logic ld2st_cmd_interrupt_ptr_C ;
  logic ld2st_cmd_interrupt_ptr_X ;
  logic [13:0] ld2st_cmd_interrupt_ptr_S ;
  logic ld2st_cmd_src_ram_type;
  logic ld2st_cmd_src_ram_type_T ;
  logic ld2st_cmd_src_ram_type_R ;
  logic ld2st_cmd_src_ram_type_C ;
  logic ld2st_cmd_src_ram_type_X ;
  logic [13:0] ld2st_cmd_src_ram_type_S ;
  logic [12:0] ld2st_line_repeat_number;
  logic [12:0] ld2st_line_repeat_number_T ;
  logic [12:0] ld2st_line_repeat_number_R ;
  logic [12:0] ld2st_line_repeat_number_C ;
  logic [12:0] ld2st_line_repeat_number_X ;
  logic [13:0] ld2st_line_repeat_number_S ;
  logic [12:0] ld2st_line_size;
  logic [12:0] ld2st_line_size_T ;
  logic [12:0] ld2st_line_size_R ;
  logic [12:0] ld2st_line_size_C ;
  logic [12:0] ld2st_line_size_X ;
  logic [13:0] ld2st_line_size_S ;
  logic [26:0] ld2st_line_stride;
  logic [26:0] ld2st_line_stride_T ;
  logic [26:0] ld2st_line_stride_R ;
  logic [26:0] ld2st_line_stride_C ;
  logic [26:0] ld2st_line_stride_X ;
  logic [13:0] ld2st_line_stride_S ;
  logic ld2st_rd_accept;
  logic ld2st_rd_accept_T ;
  logic ld2st_rd_accept_R ;
  logic ld2st_rd_accept_C ;
  logic ld2st_rd_accept_X ;
  logic [13:0] ld2st_rd_accept_S ;
  input [160:0] ld2st_rd_pd;
  input [160:0] ld2st_rd_pd_T ;
  input [13:0] ld2st_rd_pd_S ;
  output [160:0] ld2st_rd_pd_R ;
  output [160:0] ld2st_rd_pd_X ;
  output [160:0] ld2st_rd_pd_C ;
  output ld2st_rd_prdy;
  logic ld2st_rd_prdy ;
  output ld2st_rd_prdy_T ;
  logic ld2st_rd_prdy_T ;
  logic ld2st_rd_prdy_R ;
  logic ld2st_rd_prdy_C ;
  logic ld2st_rd_prdy_X ;
  logic [13:0] ld2st_rd_prdy_S ;
  input ld2st_rd_prdy_R0 ;
  input ld2st_rd_prdy_C0 ;
  input ld2st_rd_prdy_X0 ;
  output [13:0] ld2st_rd_prdy_S ;
  input ld2st_rd_pvld;
  input ld2st_rd_pvld_T ;
  input [13:0] ld2st_rd_pvld_S ;
  output ld2st_rd_pvld_R ;
  output ld2st_rd_pvld_X ;
  output ld2st_rd_pvld_C ;
  logic [12:0] ld2st_surf_repeat_number;
  logic [12:0] ld2st_surf_repeat_number_T ;
  logic [12:0] ld2st_surf_repeat_number_R ;
  logic [12:0] ld2st_surf_repeat_number_C ;
  logic [12:0] ld2st_surf_repeat_number_X ;
  logic [13:0] ld2st_surf_repeat_number_S ;
  logic [26:0] ld2st_surf_stride;
  logic [26:0] ld2st_surf_stride_T ;
  logic [26:0] ld2st_surf_stride_R ;
  logic [26:0] ld2st_surf_stride_C ;
  logic [26:0] ld2st_surf_stride_X ;
  logic [13:0] ld2st_surf_stride_S ;
  logic [63:0] line_addr;
  logic [63:0]  line_addr_T ;
  logic [63:0]  line_addr_PREV_VAL1 ;
  logic [63:0]  line_addr_PREV_VAL2 ;
  logic [63:0]  line_addr_R ;
  logic [63:0]  line_addr_X ;
  logic [63:0]  line_addr_C ;
  logic [13:0] line_addr_S ;
  logic line_addr_t_flag ;
  logic line_addr_r_flag ;
  assign line_addr_S = 889 ;
  logic [12:0] line_count;
  logic [12:0]  line_count_T ;
  logic [12:0]  line_count_PREV_VAL1 ;
  logic [12:0]  line_count_PREV_VAL2 ;
  logic [12:0]  line_count_R ;
  logic [12:0]  line_count_X ;
  logic [12:0]  line_count_C ;
  logic [13:0] line_count_S ;
  logic line_count_t_flag ;
  logic line_count_r_flag ;
  assign line_count_S = 890 ;
  logic [513:0] mc_dma_rd_rsp_pd;
  logic [513:0] mc_dma_rd_rsp_pd_T ;
  logic [513:0] mc_dma_rd_rsp_pd_R ;
  logic [513:0] mc_dma_rd_rsp_pd_C ;
  logic [513:0] mc_dma_rd_rsp_pd_X ;
  logic [13:0] mc_dma_rd_rsp_pd_S ;
  logic mc_dma_rd_rsp_vld;
  logic mc_dma_rd_rsp_vld_T ;
  logic mc_dma_rd_rsp_vld_R ;
  logic mc_dma_rd_rsp_vld_C ;
  logic mc_dma_rd_rsp_vld_X ;
  logic [13:0] mc_dma_rd_rsp_vld_S ;
  logic mc_dma_wr_req_rdy;
  logic mc_dma_wr_req_rdy_T ;
  logic mc_dma_wr_req_rdy_R ;
  logic mc_dma_wr_req_rdy_C ;
  logic mc_dma_wr_req_rdy_X ;
  logic [13:0] mc_dma_wr_req_rdy_S ;
  logic mc_dma_wr_req_vld;
  logic mc_dma_wr_req_vld_T ;
  logic mc_dma_wr_req_vld_R ;
  logic mc_dma_wr_req_vld_C ;
  logic mc_dma_wr_req_vld_X ;
  logic [13:0] mc_dma_wr_req_vld_S ;
  logic mc_dma_wr_rsp_complete;
  logic  mc_dma_wr_rsp_complete_T ;
  logic  mc_dma_wr_rsp_complete_PREV_VAL1 ;
  logic  mc_dma_wr_rsp_complete_PREV_VAL2 ;
  logic  mc_dma_wr_rsp_complete_R ;
  logic  mc_dma_wr_rsp_complete_X ;
  logic  mc_dma_wr_rsp_complete_C ;
  logic [13:0] mc_dma_wr_rsp_complete_S ;
  logic mc_dma_wr_rsp_complete_t_flag ;
  logic mc_dma_wr_rsp_complete_r_flag ;
  assign mc_dma_wr_rsp_complete_S = 891 ;
  logic [513:0] mc_int_rd_rsp_pd;
  logic [513:0] mc_int_rd_rsp_pd_T ;
  logic [513:0] mc_int_rd_rsp_pd_R ;
  logic [513:0] mc_int_rd_rsp_pd_C ;
  logic [513:0] mc_int_rd_rsp_pd_X ;
  logic [13:0] mc_int_rd_rsp_pd_S ;
  logic mc_int_rd_rsp_ready;
  logic mc_int_rd_rsp_ready_T ;
  logic mc_int_rd_rsp_ready_R ;
  logic mc_int_rd_rsp_ready_C ;
  logic mc_int_rd_rsp_ready_X ;
  logic [13:0] mc_int_rd_rsp_ready_S ;
  logic mc_int_rd_rsp_valid;
  logic mc_int_rd_rsp_valid_T ;
  logic mc_int_rd_rsp_valid_R ;
  logic mc_int_rd_rsp_valid_C ;
  logic mc_int_rd_rsp_valid_X ;
  logic [13:0] mc_int_rd_rsp_valid_S ;
  logic [514:0] mc_int_wr_req_pd;
  logic [514:0] mc_int_wr_req_pd_T ;
  logic [514:0] mc_int_wr_req_pd_R ;
  logic [514:0] mc_int_wr_req_pd_C ;
  logic [514:0] mc_int_wr_req_pd_X ;
  logic [13:0] mc_int_wr_req_pd_S ;
  logic [514:0] mc_int_wr_req_pd_d0;
  logic [514:0] mc_int_wr_req_pd_d0_T ;
  logic [514:0] mc_int_wr_req_pd_d0_R ;
  logic [514:0] mc_int_wr_req_pd_d0_C ;
  logic [514:0] mc_int_wr_req_pd_d0_X ;
  logic [13:0] mc_int_wr_req_pd_d0_S ;
  logic mc_int_wr_req_ready;
  logic mc_int_wr_req_ready_T ;
  logic mc_int_wr_req_ready_R ;
  logic mc_int_wr_req_ready_C ;
  logic mc_int_wr_req_ready_X ;
  logic [13:0] mc_int_wr_req_ready_S ;
  logic mc_int_wr_req_ready_d0;
  logic mc_int_wr_req_ready_d0_T ;
  logic mc_int_wr_req_ready_d0_R ;
  logic mc_int_wr_req_ready_d0_C ;
  logic mc_int_wr_req_ready_d0_X ;
  logic [13:0] mc_int_wr_req_ready_d0_S ;
  logic mc_int_wr_req_valid;
  logic mc_int_wr_req_valid_T ;
  logic mc_int_wr_req_valid_R ;
  logic mc_int_wr_req_valid_C ;
  logic mc_int_wr_req_valid_X ;
  logic [13:0] mc_int_wr_req_valid_S ;
  logic mc_int_wr_req_valid_d0;
  logic mc_int_wr_req_valid_d0_T ;
  logic mc_int_wr_req_valid_d0_R ;
  logic mc_int_wr_req_valid_d0_C ;
  logic mc_int_wr_req_valid_d0_X ;
  logic [13:0] mc_int_wr_req_valid_d0_S ;
  logic mc_int_wr_rsp_complete;
  logic mc_int_wr_rsp_complete_T ;
  logic mc_int_wr_rsp_complete_R ;
  logic mc_int_wr_rsp_complete_C ;
  logic mc_int_wr_rsp_complete_X ;
  logic [13:0] mc_int_wr_rsp_complete_S ;
  logic mc_pending;
  logic  mc_pending_T ;
  logic  mc_pending_PREV_VAL1 ;
  logic  mc_pending_PREV_VAL2 ;
  logic  mc_pending_R ;
  logic  mc_pending_X ;
  logic  mc_pending_C ;
  logic [13:0] mc_pending_S ;
  logic mc_pending_t_flag ;
  logic mc_pending_r_flag ;
  assign mc_pending_S = 892 ;
  logic mc_releasing;
  logic mc_releasing_T ;
  logic mc_releasing_R ;
  logic mc_releasing_C ;
  logic mc_releasing_X ;
  logic [13:0] mc_releasing_S ;
  logic mc_wr_req_rdyi;
  logic mc_wr_req_rdyi_T ;
  logic mc_wr_req_rdyi_R ;
  logic mc_wr_req_rdyi_C ;
  logic mc_wr_req_rdyi_X ;
  logic [13:0] mc_wr_req_rdyi_S ;
  input [513:0] mcif2bdma_rd_rsp_pd;
  input [513:0] mcif2bdma_rd_rsp_pd_T ;
  input [13:0] mcif2bdma_rd_rsp_pd_S ;
  output [513:0] mcif2bdma_rd_rsp_pd_R ;
  output [513:0] mcif2bdma_rd_rsp_pd_X ;
  output [513:0] mcif2bdma_rd_rsp_pd_C ;
  logic [513:0] mcif2bdma_rd_rsp_pd_d0;
  logic [513:0] mcif2bdma_rd_rsp_pd_d0_T ;
  logic [513:0] mcif2bdma_rd_rsp_pd_d0_R ;
  logic [513:0] mcif2bdma_rd_rsp_pd_d0_C ;
  logic [513:0] mcif2bdma_rd_rsp_pd_d0_X ;
  logic [13:0] mcif2bdma_rd_rsp_pd_d0_S ;
  output mcif2bdma_rd_rsp_ready;
  logic mcif2bdma_rd_rsp_ready ;
  output mcif2bdma_rd_rsp_ready_T ;
  logic mcif2bdma_rd_rsp_ready_T ;
  logic mcif2bdma_rd_rsp_ready_R ;
  logic mcif2bdma_rd_rsp_ready_C ;
  logic mcif2bdma_rd_rsp_ready_X ;
  logic [13:0] mcif2bdma_rd_rsp_ready_S ;
  input mcif2bdma_rd_rsp_ready_R0 ;
  input mcif2bdma_rd_rsp_ready_C0 ;
  input mcif2bdma_rd_rsp_ready_X0 ;
  output [13:0] mcif2bdma_rd_rsp_ready_S ;
  logic mcif2bdma_rd_rsp_ready_d0;
  logic mcif2bdma_rd_rsp_ready_d0_T ;
  logic mcif2bdma_rd_rsp_ready_d0_R ;
  logic mcif2bdma_rd_rsp_ready_d0_C ;
  logic mcif2bdma_rd_rsp_ready_d0_X ;
  logic [13:0] mcif2bdma_rd_rsp_ready_d0_S ;
  input mcif2bdma_rd_rsp_valid;
  input mcif2bdma_rd_rsp_valid_T ;
  input [13:0] mcif2bdma_rd_rsp_valid_S ;
  output mcif2bdma_rd_rsp_valid_R ;
  output mcif2bdma_rd_rsp_valid_X ;
  output mcif2bdma_rd_rsp_valid_C ;
  logic mcif2bdma_rd_rsp_valid_d0;
  logic mcif2bdma_rd_rsp_valid_d0_T ;
  logic mcif2bdma_rd_rsp_valid_d0_R ;
  logic mcif2bdma_rd_rsp_valid_d0_C ;
  logic mcif2bdma_rd_rsp_valid_d0_X ;
  logic [13:0] mcif2bdma_rd_rsp_valid_d0_S ;
  input mcif2bdma_wr_rsp_complete;
  input mcif2bdma_wr_rsp_complete_T ;
  input [13:0] mcif2bdma_wr_rsp_complete_S ;
  output mcif2bdma_wr_rsp_complete_R ;
  output mcif2bdma_wr_rsp_complete_X ;
  output mcif2bdma_wr_rsp_complete_C ;
  input nvdla_core_clk;
  input nvdla_core_clk_T ;
  input [13:0] nvdla_core_clk_S ;
  output nvdla_core_clk_R ;
  output nvdla_core_clk_X ;
  output nvdla_core_clk_C ;
  input nvdla_core_rstn;
  input nvdla_core_rstn_T ;
  input [13:0] nvdla_core_rstn_S ;
  output nvdla_core_rstn_R ;
  output nvdla_core_rstn_X ;
  output nvdla_core_rstn_C ;
  input [31:0] pwrbus_ram_pd;
  input [31:0] pwrbus_ram_pd_T ;
  input [13:0] pwrbus_ram_pd_S ;
  output [31:0] pwrbus_ram_pd_R ;
  output [31:0] pwrbus_ram_pd_X ;
  output [31:0] pwrbus_ram_pd_C ;
  logic reg_cmd_dst_ram_type;
  logic  reg_cmd_dst_ram_type_T ;
  logic  reg_cmd_dst_ram_type_PREV_VAL1 ;
  logic  reg_cmd_dst_ram_type_PREV_VAL2 ;
  logic  reg_cmd_dst_ram_type_R ;
  logic  reg_cmd_dst_ram_type_X ;
  logic  reg_cmd_dst_ram_type_C ;
  logic [13:0] reg_cmd_dst_ram_type_S ;
  logic reg_cmd_dst_ram_type_t_flag ;
  logic reg_cmd_dst_ram_type_r_flag ;
  assign reg_cmd_dst_ram_type_S = 893 ;
  logic reg_cmd_interrupt;
  logic  reg_cmd_interrupt_T ;
  logic  reg_cmd_interrupt_PREV_VAL1 ;
  logic  reg_cmd_interrupt_PREV_VAL2 ;
  logic  reg_cmd_interrupt_R ;
  logic  reg_cmd_interrupt_X ;
  logic  reg_cmd_interrupt_C ;
  logic [13:0] reg_cmd_interrupt_S ;
  logic reg_cmd_interrupt_t_flag ;
  logic reg_cmd_interrupt_r_flag ;
  assign reg_cmd_interrupt_S = 894 ;
  logic reg_cmd_interrupt_ptr;
  logic  reg_cmd_interrupt_ptr_T ;
  logic  reg_cmd_interrupt_ptr_PREV_VAL1 ;
  logic  reg_cmd_interrupt_ptr_PREV_VAL2 ;
  logic  reg_cmd_interrupt_ptr_R ;
  logic  reg_cmd_interrupt_ptr_X ;
  logic  reg_cmd_interrupt_ptr_C ;
  logic [13:0] reg_cmd_interrupt_ptr_S ;
  logic reg_cmd_interrupt_ptr_t_flag ;
  logic reg_cmd_interrupt_ptr_r_flag ;
  assign reg_cmd_interrupt_ptr_S = 895 ;
  logic reg_cmd_src_ram_type;
  logic  reg_cmd_src_ram_type_T ;
  logic  reg_cmd_src_ram_type_PREV_VAL1 ;
  logic  reg_cmd_src_ram_type_PREV_VAL2 ;
  logic  reg_cmd_src_ram_type_R ;
  logic  reg_cmd_src_ram_type_X ;
  logic  reg_cmd_src_ram_type_C ;
  logic [13:0] reg_cmd_src_ram_type_S ;
  logic reg_cmd_src_ram_type_t_flag ;
  logic reg_cmd_src_ram_type_r_flag ;
  assign reg_cmd_src_ram_type_S = 896 ;
  logic [12:0] reg_line_repeat_number;
  logic [12:0]  reg_line_repeat_number_T ;
  logic [12:0]  reg_line_repeat_number_PREV_VAL1 ;
  logic [12:0]  reg_line_repeat_number_PREV_VAL2 ;
  logic [12:0]  reg_line_repeat_number_R ;
  logic [12:0]  reg_line_repeat_number_X ;
  logic [12:0]  reg_line_repeat_number_C ;
  logic [13:0] reg_line_repeat_number_S ;
  logic reg_line_repeat_number_t_flag ;
  logic reg_line_repeat_number_r_flag ;
  assign reg_line_repeat_number_S = 897 ;
  logic [12:0] reg_line_size;
  logic [12:0]  reg_line_size_T ;
  logic [12:0]  reg_line_size_PREV_VAL1 ;
  logic [12:0]  reg_line_size_PREV_VAL2 ;
  logic [12:0]  reg_line_size_R ;
  logic [12:0]  reg_line_size_X ;
  logic [12:0]  reg_line_size_C ;
  logic [13:0] reg_line_size_S ;
  logic reg_line_size_t_flag ;
  logic reg_line_size_r_flag ;
  assign reg_line_size_S = 898 ;
  logic [26:0] reg_line_stride;
  logic [26:0]  reg_line_stride_T ;
  logic [26:0]  reg_line_stride_PREV_VAL1 ;
  logic [26:0]  reg_line_stride_PREV_VAL2 ;
  logic [26:0]  reg_line_stride_R ;
  logic [26:0]  reg_line_stride_X ;
  logic [26:0]  reg_line_stride_C ;
  logic [13:0] reg_line_stride_S ;
  logic reg_line_stride_t_flag ;
  logic reg_line_stride_r_flag ;
  assign reg_line_stride_S = 899 ;
  logic [12:0] reg_surf_repeat_number;
  logic [12:0]  reg_surf_repeat_number_T ;
  logic [12:0]  reg_surf_repeat_number_PREV_VAL1 ;
  logic [12:0]  reg_surf_repeat_number_PREV_VAL2 ;
  logic [12:0]  reg_surf_repeat_number_R ;
  logic [12:0]  reg_surf_repeat_number_X ;
  logic [12:0]  reg_surf_repeat_number_C ;
  logic [13:0] reg_surf_repeat_number_S ;
  logic reg_surf_repeat_number_t_flag ;
  logic reg_surf_repeat_number_r_flag ;
  assign reg_surf_repeat_number_S = 900 ;
  logic [26:0] reg_surf_stride;
  logic [26:0]  reg_surf_stride_T ;
  logic [26:0]  reg_surf_stride_PREV_VAL1 ;
  logic [26:0]  reg_surf_stride_PREV_VAL2 ;
  logic [26:0]  reg_surf_stride_R ;
  logic [26:0]  reg_surf_stride_X ;
  logic [26:0]  reg_surf_stride_C ;
  logic [13:0] reg_surf_stride_S ;
  logic reg_surf_stride_t_flag ;
  logic reg_surf_stride_r_flag ;
  assign reg_surf_stride_S = 901 ;
  logic releasing;
  logic releasing_T ;
  logic releasing_R ;
  logic releasing_C ;
  logic releasing_X ;
  logic [13:0] releasing_S ;
  logic require_ack;
  logic require_ack_T ;
  logic require_ack_R ;
  logic require_ack_C ;
  logic require_ack_X ;
  logic [13:0] require_ack_S ;
  output st2csb_grp0_done;
  logic st2csb_grp0_done ;
  output st2csb_grp0_done_T ;
  logic st2csb_grp0_done_T ;
  logic st2csb_grp0_done_R ;
  logic st2csb_grp0_done_C ;
  logic st2csb_grp0_done_X ;
  logic [13:0] st2csb_grp0_done_S ;
  input st2csb_grp0_done_R0 ;
  input st2csb_grp0_done_C0 ;
  input st2csb_grp0_done_X0 ;
  output [13:0] st2csb_grp0_done_S ;
  output st2csb_grp1_done;
  logic st2csb_grp1_done ;
  output st2csb_grp1_done_T ;
  logic st2csb_grp1_done_T ;
  logic st2csb_grp1_done_R ;
  logic st2csb_grp1_done_C ;
  logic st2csb_grp1_done_X ;
  logic [13:0] st2csb_grp1_done_S ;
  input st2csb_grp1_done_R0 ;
  input st2csb_grp1_done_C0 ;
  input st2csb_grp1_done_X0 ;
  output [13:0] st2csb_grp1_done_S ;
  output st2csb_idle;
  logic st2csb_idle ;
  output st2csb_idle_T ;
  logic st2csb_idle_T ;
  logic st2csb_idle_R ;
  logic st2csb_idle_C ;
  logic st2csb_idle_X ;
  logic [13:0] st2csb_idle_S ;
  input st2csb_idle_R0 ;
  input st2csb_idle_C0 ;
  input st2csb_idle_X0 ;
  output [13:0] st2csb_idle_S ;
  output st2gate_slcg_en;
  logic st2gate_slcg_en ;
  output st2gate_slcg_en_T ;
  logic st2gate_slcg_en_T ;
  logic st2gate_slcg_en_R ;
  logic st2gate_slcg_en_C ;
  logic st2gate_slcg_en_X ;
  logic [13:0] st2gate_slcg_en_S ;
  input st2gate_slcg_en_R0 ;
  input st2gate_slcg_en_C0 ;
  input st2gate_slcg_en_X0 ;
  output [13:0] st2gate_slcg_en_S ;
  logic st2gate_slcg_en;
  logic  st2gate_slcg_en_T ;
  logic  st2gate_slcg_en_PREV_VAL1 ;
  logic  st2gate_slcg_en_PREV_VAL2 ;
  logic st2gate_slcg_en_t_flag ;
  logic st2gate_slcg_en_r_flag ;
  assign st2gate_slcg_en_S = 902 ;
  output st2ld_load_idle;
  logic st2ld_load_idle ;
  output st2ld_load_idle_T ;
  logic st2ld_load_idle_T ;
  logic st2ld_load_idle_R ;
  logic st2ld_load_idle_C ;
  logic st2ld_load_idle_X ;
  logic [13:0] st2ld_load_idle_S ;
  input st2ld_load_idle_R0 ;
  input st2ld_load_idle_C0 ;
  input st2ld_load_idle_X0 ;
  output [13:0] st2ld_load_idle_S ;
  logic st_idle;
  logic st_idle_T ;
  logic st_idle_R ;
  logic st_idle_C ;
  logic st_idle_X ;
  logic [13:0] st_idle_S ;
  logic stl_adv;
  logic stl_adv_T ;
  logic stl_adv_R ;
  logic stl_adv_C ;
  logic stl_adv_X ;
  logic [13:0] stl_adv_S ;
  logic [31:0] stl_cnt_cur;
  logic [31:0]  stl_cnt_cur_T ;
  logic [31:0]  stl_cnt_cur_PREV_VAL1 ;
  logic [31:0]  stl_cnt_cur_PREV_VAL2 ;
  logic [31:0]  stl_cnt_cur_R ;
  logic [31:0]  stl_cnt_cur_X ;
  logic [31:0]  stl_cnt_cur_C ;
  logic [13:0] stl_cnt_cur_S ;
  logic stl_cnt_cur_t_flag ;
  logic stl_cnt_cur_r_flag ;
  assign stl_cnt_cur_S = 903 ;
  logic [33:0] stl_cnt_ext;
  logic [33:0] stl_cnt_ext_T ;
  logic [33:0] stl_cnt_ext_R ;
  logic [33:0] stl_cnt_ext_C ;
  logic [33:0] stl_cnt_ext_X ;
  logic [13:0] stl_cnt_ext_S ;
  logic [31:0] stl_cnt_inc;
  logic [31:0] stl_cnt_inc_T ;
  logic [31:0] stl_cnt_inc_R ;
  logic [31:0] stl_cnt_inc_C ;
  logic [31:0] stl_cnt_inc_X ;
  logic [13:0] stl_cnt_inc_S ;
  logic [31:0] stl_cnt_mod;
  logic [31:0] stl_cnt_mod_T ;
  logic [31:0] stl_cnt_mod_R ;
  logic [31:0] stl_cnt_mod_C ;
  logic [31:0] stl_cnt_mod_X ;
  logic [13:0] stl_cnt_mod_S ;
  logic [31:0] stl_cnt_new;
  logic [31:0] stl_cnt_new_T ;
  logic [31:0] stl_cnt_new_R ;
  logic [31:0] stl_cnt_new_C ;
  logic [31:0] stl_cnt_new_X ;
  logic [13:0] stl_cnt_new_S ;
  logic [31:0] stl_cnt_nxt;
  logic [31:0] stl_cnt_nxt_T ;
  logic [31:0] stl_cnt_nxt_R ;
  logic [31:0] stl_cnt_nxt_C ;
  logic [31:0] stl_cnt_nxt_X ;
  logic [13:0] stl_cnt_nxt_S ;
  logic [63:0] surf_addr;
  logic [63:0]  surf_addr_T ;
  logic [63:0]  surf_addr_PREV_VAL1 ;
  logic [63:0]  surf_addr_PREV_VAL2 ;
  logic [63:0]  surf_addr_R ;
  logic [63:0]  surf_addr_X ;
  logic [63:0]  surf_addr_C ;
  logic [13:0] surf_addr_S ;
  logic surf_addr_t_flag ;
  logic surf_addr_r_flag ;
  assign surf_addr_S = 904 ;
  logic [12:0] surf_count;
  logic [12:0]  surf_count_T ;
  logic [12:0]  surf_count_PREV_VAL1 ;
  logic [12:0]  surf_count_PREV_VAL2 ;
  logic [12:0]  surf_count_R ;
  logic [12:0]  surf_count_X ;
  logic [12:0]  surf_count_C ;
  logic [13:0] surf_count_S ;
  logic surf_count_t_flag ;
  logic surf_count_r_flag ;
  assign surf_count_S = 905 ;
  logic tran_cmd_accept;
  logic tran_cmd_accept_T ;
  logic tran_cmd_accept_R ;
  logic tran_cmd_accept_C ;
  logic tran_cmd_accept_X ;
  logic [13:0] tran_cmd_accept_S ;
  logic tran_cmd_valid;
  logic  tran_cmd_valid_T ;
  logic  tran_cmd_valid_PREV_VAL1 ;
  logic  tran_cmd_valid_PREV_VAL2 ;
  logic  tran_cmd_valid_R ;
  logic  tran_cmd_valid_X ;
  logic  tran_cmd_valid_C ;
  logic [13:0] tran_cmd_valid_S ;
  logic tran_cmd_valid_t_flag ;
  logic tran_cmd_valid_r_flag ;
  assign tran_cmd_valid_S = 906 ;
  logic tran_dat_accept;
  logic tran_dat_accept_T ;
  logic tran_dat_accept_R ;
  logic tran_dat_accept_C ;
  logic tran_dat_accept_X ;
  logic [13:0] tran_dat_accept_S ;
  logic wr_req_rdyi;
  logic wr_req_rdyi_T ;
  logic wr_req_rdyi_R ;
  logic wr_req_rdyi_C ;
  logic wr_req_rdyi_X ;
  logic [13:0] wr_req_rdyi_S ;
  assign stl_cnt_inc = stl_cnt_cur + 1'b1;
  assign stl_cnt_inc_S = 0 ;
  logic [31:0] stl_cnt_cur_C0 ;
  logic [31:0] stl_cnt_cur_R0 ;
  logic [31:0] stl_cnt_cur_X0 ;
  assign stl_cnt_inc_T = stl_cnt_cur_T ;
  assign stl_cnt_cur_C0 = stl_cnt_inc_C ;
  assign stl_cnt_cur_R0 = stl_cnt_inc_R ;
  assign stl_cnt_cur_X0 = stl_cnt_inc_X ;
  assign _027_ = beat_count + 1'b1;
  assign _027__S = 0 ;
  logic [11:0] beat_count_C0 ;
  logic [11:0] beat_count_R0 ;
  logic [11:0] beat_count_X0 ;
  assign _027__T = beat_count_T ;
  assign beat_count_C0 = _027__C ;
  assign beat_count_R0 = _027__R ;
  assign beat_count_X0 = _027__X ;
  logic [31:0] fangyuan0;
  logic [31:0] fangyuan0_T ;
  logic [31:0] fangyuan0_R ;
  logic [31:0] fangyuan0_C ;
  logic [31:0] fangyuan0_X ;
  assign fangyuan0 = { reg_surf_stride, 5'b00000 };
  assign fangyuan0_T = {  reg_surf_stride_T , 5'h0  };
  logic [13:0] fangyuan0_S ;
  assign fangyuan0_S = 0 ;
  logic [26:0] reg_surf_stride_R0 ;
  logic [26:0] reg_surf_stride_X0 ;
  logic [26:0] reg_surf_stride_C0 ;
  assign reg_surf_stride_R0 = fangyuan0_R [31:5] ;
  assign reg_surf_stride_X0 = fangyuan0_X [31:5] ;
  assign reg_surf_stride_C0 = fangyuan0_C [31:5] ;

  assign _028_ = surf_addr + fangyuan0;
  assign _028__S = 0 ;
  logic [63:0] surf_addr_C0 ;
  logic [63:0] surf_addr_R0 ;
  logic [63:0] surf_addr_X0 ;
  logic [31:0] fangyuan0_C0 ;
  logic [31:0] fangyuan0_R0 ;
  logic [31:0] fangyuan0_X0 ;
  assign _028__T = surf_addr_T | fangyuan0_T ;
  assign surf_addr_C0 = _028__C ;
  assign surf_addr_X0 = _028__X ;
  assign fangyuan0_C0 = _028__C ;
  assign fangyuan0_X0 = _028__X ;
  assign surf_addr_R0 = _028__R | ( _028__C & fangyuan0_T );
  assign fangyuan0_R0 = _028__R | ( _028__C & surf_addr_T );
  logic [31:0] fangyuan1;
  logic [31:0] fangyuan1_T ;
  logic [31:0] fangyuan1_R ;
  logic [31:0] fangyuan1_C ;
  logic [31:0] fangyuan1_X ;
  assign fangyuan1 = { reg_line_stride, 5'b00000 };
  assign fangyuan1_T = {  reg_line_stride_T , 5'h0  };
  logic [13:0] fangyuan1_S ;
  assign fangyuan1_S = 0 ;
  logic [26:0] reg_line_stride_R0 ;
  logic [26:0] reg_line_stride_X0 ;
  logic [26:0] reg_line_stride_C0 ;
  assign reg_line_stride_R0 = fangyuan1_R [31:5] ;
  assign reg_line_stride_X0 = fangyuan1_X [31:5] ;
  assign reg_line_stride_C0 = fangyuan1_C [31:5] ;

  assign _029_ = line_addr + fangyuan1;
  assign _029__S = 0 ;
  logic [63:0] line_addr_C0 ;
  logic [63:0] line_addr_R0 ;
  logic [63:0] line_addr_X0 ;
  logic [31:0] fangyuan1_C0 ;
  logic [31:0] fangyuan1_R0 ;
  logic [31:0] fangyuan1_X0 ;
  assign _029__T = line_addr_T | fangyuan1_T ;
  assign line_addr_C0 = _029__C ;
  assign line_addr_X0 = _029__X ;
  assign fangyuan1_C0 = _029__C ;
  assign fangyuan1_X0 = _029__X ;
  assign line_addr_R0 = _029__R | ( _029__C & fangyuan1_T );
  assign fangyuan1_R0 = _029__R | ( _029__C & line_addr_T );
  assign _030_ = line_count + 1'b1;
  assign _030__S = 0 ;
  logic [12:0] line_count_C0 ;
  logic [12:0] line_count_R0 ;
  logic [12:0] line_count_X0 ;
  assign _030__T = line_count_T ;
  assign line_count_C0 = _030__C ;
  assign line_count_R0 = _030__R ;
  assign line_count_X0 = _030__X ;
  assign _031_ = surf_count + 1'b1;
  assign _031__S = 0 ;
  logic [12:0] surf_count_C0 ;
  logic [12:0] surf_count_R0 ;
  logic [12:0] surf_count_X0 ;
  assign _031__T = surf_count_T ;
  assign surf_count_C0 = _031__C ;
  assign surf_count_R0 = _031__R ;
  assign surf_count_X0 = _031__X ;
  assign dma_write_stall_count_inc = dma_wr_req_vld & _049_;
  assign dma_write_stall_count_inc_S = 0 ;
  logic [0:0] dma_wr_req_vld_C0 ;
  logic [0:0] dma_wr_req_vld_R0 ;
  logic [0:0] dma_wr_req_vld_X0 ;
  logic [0:0] _049__C0 ;
  logic [0:0] _049__R0 ;
  logic [0:0] _049__X0 ;
  assign dma_write_stall_count_inc_T = dma_wr_req_vld_T | _049__T ;
  assign dma_wr_req_vld_C0 = dma_write_stall_count_inc_C ;
  assign dma_wr_req_vld_X0 = dma_write_stall_count_inc_X ;
  assign _049__C0 = dma_write_stall_count_inc_C ;
  assign _049__X0 = dma_write_stall_count_inc_X ;
  assign dma_wr_req_vld_R0 = ( dma_write_stall_count_inc_R | dma_write_stall_count_inc_C & _049__T ) & { 1{ _049_ != 0 }} ;
  assign _049__R0 = ( dma_write_stall_count_inc_R | dma_write_stall_count_inc_C & dma_wr_req_vld_T ) & { 1{ dma_wr_req_vld != 0 }} ;
  assign st_idle = fifo_intr_wr_idle & _050_;
  assign st_idle_S = 0 ;
  logic [0:0] fifo_intr_wr_idle_C0 ;
  logic [0:0] fifo_intr_wr_idle_R0 ;
  logic [0:0] fifo_intr_wr_idle_X0 ;
  logic [0:0] _050__C0 ;
  logic [0:0] _050__R0 ;
  logic [0:0] _050__X0 ;
  assign st_idle_T = fifo_intr_wr_idle_T | _050__T ;
  assign fifo_intr_wr_idle_C0 = st_idle_C ;
  assign fifo_intr_wr_idle_X0 = st_idle_X ;
  assign _050__C0 = st_idle_C ;
  assign _050__X0 = st_idle_X ;
  assign fifo_intr_wr_idle_R0 = ( st_idle_R | st_idle_C & _050__T ) & { 1{ _050_ != 0 }} ;
  assign _050__R0 = ( st_idle_R | st_idle_C & fifo_intr_wr_idle_T ) & { 1{ fifo_intr_wr_idle != 0 }} ;
  assign st2ld_load_idle = cmd_en & _050_;
  assign st2ld_load_idle_S = 0 ;
  logic [0:0] cmd_en_C0 ;
  logic [0:0] cmd_en_R0 ;
  logic [0:0] cmd_en_X0 ;
  logic [0:0] _050__C1 ;
  logic [0:0] _050__R1 ;
  logic [0:0] _050__X1 ;
  assign st2ld_load_idle_T = cmd_en_T | _050__T ;
  assign cmd_en_C0 = st2ld_load_idle_C ;
  assign cmd_en_X0 = st2ld_load_idle_X ;
  assign _050__C1 = st2ld_load_idle_C ;
  assign _050__X1 = st2ld_load_idle_X ;
  assign cmd_en_R0 = ( st2ld_load_idle_R | st2ld_load_idle_C & _050__T ) & { 1{ _050_ != 0 }} ;
  assign _050__R1 = ( st2ld_load_idle_R | st2ld_load_idle_C & cmd_en_T ) & { 1{ cmd_en != 0 }} ;
  logic [513:0] fangyuan2;
  logic [513:0] fangyuan2_T ;
  logic [513:0] fangyuan2_R ;
  logic [513:0] fangyuan2_C ;
  logic [513:0] fangyuan2_X ;
  assign fangyuan2 = { mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld, mc_dma_rd_rsp_vld };
  assign fangyuan2_T = {  mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T , mc_dma_rd_rsp_vld_T  };
  logic [13:0] fangyuan2_S ;
  assign fangyuan2_S = 0 ;
  logic [0:0] mc_dma_rd_rsp_vld_R0 ;
  logic [0:0] mc_dma_rd_rsp_vld_X0 ;
  logic [0:0] mc_dma_rd_rsp_vld_C0 ;
  assign mc_dma_rd_rsp_vld_R0 = fangyuan2_R [513:513] ;
  assign mc_dma_rd_rsp_vld_X0 = fangyuan2_X [513:513] ;
  assign mc_dma_rd_rsp_vld_C0 = fangyuan2_C [513:513] ;
  logic [0:0] mc_dma_rd_rsp_vld_R1 ;
  logic [0:0] mc_dma_rd_rsp_vld_X1 ;
  logic [0:0] mc_dma_rd_rsp_vld_C1 ;
  assign mc_dma_rd_rsp_vld_R1 = fangyuan2_R [512:512] ;
  assign mc_dma_rd_rsp_vld_X1 = fangyuan2_X [512:512] ;
  assign mc_dma_rd_rsp_vld_C1 = fangyuan2_C [512:512] ;
  logic [0:0] mc_dma_rd_rsp_vld_R2 ;
  logic [0:0] mc_dma_rd_rsp_vld_X2 ;
  logic [0:0] mc_dma_rd_rsp_vld_C2 ;
  assign mc_dma_rd_rsp_vld_R2 = fangyuan2_R [511:511] ;
  assign mc_dma_rd_rsp_vld_X2 = fangyuan2_X [511:511] ;
  assign mc_dma_rd_rsp_vld_C2 = fangyuan2_C [511:511] ;
  logic [0:0] mc_dma_rd_rsp_vld_R3 ;
  logic [0:0] mc_dma_rd_rsp_vld_X3 ;
  logic [0:0] mc_dma_rd_rsp_vld_C3 ;
  assign mc_dma_rd_rsp_vld_R3 = fangyuan2_R [510:510] ;
  assign mc_dma_rd_rsp_vld_X3 = fangyuan2_X [510:510] ;
  assign mc_dma_rd_rsp_vld_C3 = fangyuan2_C [510:510] ;
  logic [0:0] mc_dma_rd_rsp_vld_R4 ;
  logic [0:0] mc_dma_rd_rsp_vld_X4 ;
  logic [0:0] mc_dma_rd_rsp_vld_C4 ;
  assign mc_dma_rd_rsp_vld_R4 = fangyuan2_R [509:509] ;
  assign mc_dma_rd_rsp_vld_X4 = fangyuan2_X [509:509] ;
  assign mc_dma_rd_rsp_vld_C4 = fangyuan2_C [509:509] ;
  logic [0:0] mc_dma_rd_rsp_vld_R5 ;
  logic [0:0] mc_dma_rd_rsp_vld_X5 ;
  logic [0:0] mc_dma_rd_rsp_vld_C5 ;
  assign mc_dma_rd_rsp_vld_R5 = fangyuan2_R [508:508] ;
  assign mc_dma_rd_rsp_vld_X5 = fangyuan2_X [508:508] ;
  assign mc_dma_rd_rsp_vld_C5 = fangyuan2_C [508:508] ;
  logic [0:0] mc_dma_rd_rsp_vld_R6 ;
  logic [0:0] mc_dma_rd_rsp_vld_X6 ;
  logic [0:0] mc_dma_rd_rsp_vld_C6 ;
  assign mc_dma_rd_rsp_vld_R6 = fangyuan2_R [507:507] ;
  assign mc_dma_rd_rsp_vld_X6 = fangyuan2_X [507:507] ;
  assign mc_dma_rd_rsp_vld_C6 = fangyuan2_C [507:507] ;
  logic [0:0] mc_dma_rd_rsp_vld_R7 ;
  logic [0:0] mc_dma_rd_rsp_vld_X7 ;
  logic [0:0] mc_dma_rd_rsp_vld_C7 ;
  assign mc_dma_rd_rsp_vld_R7 = fangyuan2_R [506:506] ;
  assign mc_dma_rd_rsp_vld_X7 = fangyuan2_X [506:506] ;
  assign mc_dma_rd_rsp_vld_C7 = fangyuan2_C [506:506] ;
  logic [0:0] mc_dma_rd_rsp_vld_R8 ;
  logic [0:0] mc_dma_rd_rsp_vld_X8 ;
  logic [0:0] mc_dma_rd_rsp_vld_C8 ;
  assign mc_dma_rd_rsp_vld_R8 = fangyuan2_R [505:505] ;
  assign mc_dma_rd_rsp_vld_X8 = fangyuan2_X [505:505] ;
  assign mc_dma_rd_rsp_vld_C8 = fangyuan2_C [505:505] ;
  logic [0:0] mc_dma_rd_rsp_vld_R9 ;
  logic [0:0] mc_dma_rd_rsp_vld_X9 ;
  logic [0:0] mc_dma_rd_rsp_vld_C9 ;
  assign mc_dma_rd_rsp_vld_R9 = fangyuan2_R [504:504] ;
  assign mc_dma_rd_rsp_vld_X9 = fangyuan2_X [504:504] ;
  assign mc_dma_rd_rsp_vld_C9 = fangyuan2_C [504:504] ;
  logic [0:0] mc_dma_rd_rsp_vld_R10 ;
  logic [0:0] mc_dma_rd_rsp_vld_X10 ;
  logic [0:0] mc_dma_rd_rsp_vld_C10 ;
  assign mc_dma_rd_rsp_vld_R10 = fangyuan2_R [503:503] ;
  assign mc_dma_rd_rsp_vld_X10 = fangyuan2_X [503:503] ;
  assign mc_dma_rd_rsp_vld_C10 = fangyuan2_C [503:503] ;
  logic [0:0] mc_dma_rd_rsp_vld_R11 ;
  logic [0:0] mc_dma_rd_rsp_vld_X11 ;
  logic [0:0] mc_dma_rd_rsp_vld_C11 ;
  assign mc_dma_rd_rsp_vld_R11 = fangyuan2_R [502:502] ;
  assign mc_dma_rd_rsp_vld_X11 = fangyuan2_X [502:502] ;
  assign mc_dma_rd_rsp_vld_C11 = fangyuan2_C [502:502] ;
  logic [0:0] mc_dma_rd_rsp_vld_R12 ;
  logic [0:0] mc_dma_rd_rsp_vld_X12 ;
  logic [0:0] mc_dma_rd_rsp_vld_C12 ;
  assign mc_dma_rd_rsp_vld_R12 = fangyuan2_R [501:501] ;
  assign mc_dma_rd_rsp_vld_X12 = fangyuan2_X [501:501] ;
  assign mc_dma_rd_rsp_vld_C12 = fangyuan2_C [501:501] ;
  logic [0:0] mc_dma_rd_rsp_vld_R13 ;
  logic [0:0] mc_dma_rd_rsp_vld_X13 ;
  logic [0:0] mc_dma_rd_rsp_vld_C13 ;
  assign mc_dma_rd_rsp_vld_R13 = fangyuan2_R [500:500] ;
  assign mc_dma_rd_rsp_vld_X13 = fangyuan2_X [500:500] ;
  assign mc_dma_rd_rsp_vld_C13 = fangyuan2_C [500:500] ;
  logic [0:0] mc_dma_rd_rsp_vld_R14 ;
  logic [0:0] mc_dma_rd_rsp_vld_X14 ;
  logic [0:0] mc_dma_rd_rsp_vld_C14 ;
  assign mc_dma_rd_rsp_vld_R14 = fangyuan2_R [499:499] ;
  assign mc_dma_rd_rsp_vld_X14 = fangyuan2_X [499:499] ;
  assign mc_dma_rd_rsp_vld_C14 = fangyuan2_C [499:499] ;
  logic [0:0] mc_dma_rd_rsp_vld_R15 ;
  logic [0:0] mc_dma_rd_rsp_vld_X15 ;
  logic [0:0] mc_dma_rd_rsp_vld_C15 ;
  assign mc_dma_rd_rsp_vld_R15 = fangyuan2_R [498:498] ;
  assign mc_dma_rd_rsp_vld_X15 = fangyuan2_X [498:498] ;
  assign mc_dma_rd_rsp_vld_C15 = fangyuan2_C [498:498] ;
  logic [0:0] mc_dma_rd_rsp_vld_R16 ;
  logic [0:0] mc_dma_rd_rsp_vld_X16 ;
  logic [0:0] mc_dma_rd_rsp_vld_C16 ;
  assign mc_dma_rd_rsp_vld_R16 = fangyuan2_R [497:497] ;
  assign mc_dma_rd_rsp_vld_X16 = fangyuan2_X [497:497] ;
  assign mc_dma_rd_rsp_vld_C16 = fangyuan2_C [497:497] ;
  logic [0:0] mc_dma_rd_rsp_vld_R17 ;
  logic [0:0] mc_dma_rd_rsp_vld_X17 ;
  logic [0:0] mc_dma_rd_rsp_vld_C17 ;
  assign mc_dma_rd_rsp_vld_R17 = fangyuan2_R [496:496] ;
  assign mc_dma_rd_rsp_vld_X17 = fangyuan2_X [496:496] ;
  assign mc_dma_rd_rsp_vld_C17 = fangyuan2_C [496:496] ;
  logic [0:0] mc_dma_rd_rsp_vld_R18 ;
  logic [0:0] mc_dma_rd_rsp_vld_X18 ;
  logic [0:0] mc_dma_rd_rsp_vld_C18 ;
  assign mc_dma_rd_rsp_vld_R18 = fangyuan2_R [495:495] ;
  assign mc_dma_rd_rsp_vld_X18 = fangyuan2_X [495:495] ;
  assign mc_dma_rd_rsp_vld_C18 = fangyuan2_C [495:495] ;
  logic [0:0] mc_dma_rd_rsp_vld_R19 ;
  logic [0:0] mc_dma_rd_rsp_vld_X19 ;
  logic [0:0] mc_dma_rd_rsp_vld_C19 ;
  assign mc_dma_rd_rsp_vld_R19 = fangyuan2_R [494:494] ;
  assign mc_dma_rd_rsp_vld_X19 = fangyuan2_X [494:494] ;
  assign mc_dma_rd_rsp_vld_C19 = fangyuan2_C [494:494] ;
  logic [0:0] mc_dma_rd_rsp_vld_R20 ;
  logic [0:0] mc_dma_rd_rsp_vld_X20 ;
  logic [0:0] mc_dma_rd_rsp_vld_C20 ;
  assign mc_dma_rd_rsp_vld_R20 = fangyuan2_R [493:493] ;
  assign mc_dma_rd_rsp_vld_X20 = fangyuan2_X [493:493] ;
  assign mc_dma_rd_rsp_vld_C20 = fangyuan2_C [493:493] ;
  logic [0:0] mc_dma_rd_rsp_vld_R21 ;
  logic [0:0] mc_dma_rd_rsp_vld_X21 ;
  logic [0:0] mc_dma_rd_rsp_vld_C21 ;
  assign mc_dma_rd_rsp_vld_R21 = fangyuan2_R [492:492] ;
  assign mc_dma_rd_rsp_vld_X21 = fangyuan2_X [492:492] ;
  assign mc_dma_rd_rsp_vld_C21 = fangyuan2_C [492:492] ;
  logic [0:0] mc_dma_rd_rsp_vld_R22 ;
  logic [0:0] mc_dma_rd_rsp_vld_X22 ;
  logic [0:0] mc_dma_rd_rsp_vld_C22 ;
  assign mc_dma_rd_rsp_vld_R22 = fangyuan2_R [491:491] ;
  assign mc_dma_rd_rsp_vld_X22 = fangyuan2_X [491:491] ;
  assign mc_dma_rd_rsp_vld_C22 = fangyuan2_C [491:491] ;
  logic [0:0] mc_dma_rd_rsp_vld_R23 ;
  logic [0:0] mc_dma_rd_rsp_vld_X23 ;
  logic [0:0] mc_dma_rd_rsp_vld_C23 ;
  assign mc_dma_rd_rsp_vld_R23 = fangyuan2_R [490:490] ;
  assign mc_dma_rd_rsp_vld_X23 = fangyuan2_X [490:490] ;
  assign mc_dma_rd_rsp_vld_C23 = fangyuan2_C [490:490] ;
  logic [0:0] mc_dma_rd_rsp_vld_R24 ;
  logic [0:0] mc_dma_rd_rsp_vld_X24 ;
  logic [0:0] mc_dma_rd_rsp_vld_C24 ;
  assign mc_dma_rd_rsp_vld_R24 = fangyuan2_R [489:489] ;
  assign mc_dma_rd_rsp_vld_X24 = fangyuan2_X [489:489] ;
  assign mc_dma_rd_rsp_vld_C24 = fangyuan2_C [489:489] ;
  logic [0:0] mc_dma_rd_rsp_vld_R25 ;
  logic [0:0] mc_dma_rd_rsp_vld_X25 ;
  logic [0:0] mc_dma_rd_rsp_vld_C25 ;
  assign mc_dma_rd_rsp_vld_R25 = fangyuan2_R [488:488] ;
  assign mc_dma_rd_rsp_vld_X25 = fangyuan2_X [488:488] ;
  assign mc_dma_rd_rsp_vld_C25 = fangyuan2_C [488:488] ;
  logic [0:0] mc_dma_rd_rsp_vld_R26 ;
  logic [0:0] mc_dma_rd_rsp_vld_X26 ;
  logic [0:0] mc_dma_rd_rsp_vld_C26 ;
  assign mc_dma_rd_rsp_vld_R26 = fangyuan2_R [487:487] ;
  assign mc_dma_rd_rsp_vld_X26 = fangyuan2_X [487:487] ;
  assign mc_dma_rd_rsp_vld_C26 = fangyuan2_C [487:487] ;
  logic [0:0] mc_dma_rd_rsp_vld_R27 ;
  logic [0:0] mc_dma_rd_rsp_vld_X27 ;
  logic [0:0] mc_dma_rd_rsp_vld_C27 ;
  assign mc_dma_rd_rsp_vld_R27 = fangyuan2_R [486:486] ;
  assign mc_dma_rd_rsp_vld_X27 = fangyuan2_X [486:486] ;
  assign mc_dma_rd_rsp_vld_C27 = fangyuan2_C [486:486] ;
  logic [0:0] mc_dma_rd_rsp_vld_R28 ;
  logic [0:0] mc_dma_rd_rsp_vld_X28 ;
  logic [0:0] mc_dma_rd_rsp_vld_C28 ;
  assign mc_dma_rd_rsp_vld_R28 = fangyuan2_R [485:485] ;
  assign mc_dma_rd_rsp_vld_X28 = fangyuan2_X [485:485] ;
  assign mc_dma_rd_rsp_vld_C28 = fangyuan2_C [485:485] ;
  logic [0:0] mc_dma_rd_rsp_vld_R29 ;
  logic [0:0] mc_dma_rd_rsp_vld_X29 ;
  logic [0:0] mc_dma_rd_rsp_vld_C29 ;
  assign mc_dma_rd_rsp_vld_R29 = fangyuan2_R [484:484] ;
  assign mc_dma_rd_rsp_vld_X29 = fangyuan2_X [484:484] ;
  assign mc_dma_rd_rsp_vld_C29 = fangyuan2_C [484:484] ;
  logic [0:0] mc_dma_rd_rsp_vld_R30 ;
  logic [0:0] mc_dma_rd_rsp_vld_X30 ;
  logic [0:0] mc_dma_rd_rsp_vld_C30 ;
  assign mc_dma_rd_rsp_vld_R30 = fangyuan2_R [483:483] ;
  assign mc_dma_rd_rsp_vld_X30 = fangyuan2_X [483:483] ;
  assign mc_dma_rd_rsp_vld_C30 = fangyuan2_C [483:483] ;
  logic [0:0] mc_dma_rd_rsp_vld_R31 ;
  logic [0:0] mc_dma_rd_rsp_vld_X31 ;
  logic [0:0] mc_dma_rd_rsp_vld_C31 ;
  assign mc_dma_rd_rsp_vld_R31 = fangyuan2_R [482:482] ;
  assign mc_dma_rd_rsp_vld_X31 = fangyuan2_X [482:482] ;
  assign mc_dma_rd_rsp_vld_C31 = fangyuan2_C [482:482] ;
  logic [0:0] mc_dma_rd_rsp_vld_R32 ;
  logic [0:0] mc_dma_rd_rsp_vld_X32 ;
  logic [0:0] mc_dma_rd_rsp_vld_C32 ;
  assign mc_dma_rd_rsp_vld_R32 = fangyuan2_R [481:481] ;
  assign mc_dma_rd_rsp_vld_X32 = fangyuan2_X [481:481] ;
  assign mc_dma_rd_rsp_vld_C32 = fangyuan2_C [481:481] ;
  logic [0:0] mc_dma_rd_rsp_vld_R33 ;
  logic [0:0] mc_dma_rd_rsp_vld_X33 ;
  logic [0:0] mc_dma_rd_rsp_vld_C33 ;
  assign mc_dma_rd_rsp_vld_R33 = fangyuan2_R [480:480] ;
  assign mc_dma_rd_rsp_vld_X33 = fangyuan2_X [480:480] ;
  assign mc_dma_rd_rsp_vld_C33 = fangyuan2_C [480:480] ;
  logic [0:0] mc_dma_rd_rsp_vld_R34 ;
  logic [0:0] mc_dma_rd_rsp_vld_X34 ;
  logic [0:0] mc_dma_rd_rsp_vld_C34 ;
  assign mc_dma_rd_rsp_vld_R34 = fangyuan2_R [479:479] ;
  assign mc_dma_rd_rsp_vld_X34 = fangyuan2_X [479:479] ;
  assign mc_dma_rd_rsp_vld_C34 = fangyuan2_C [479:479] ;
  logic [0:0] mc_dma_rd_rsp_vld_R35 ;
  logic [0:0] mc_dma_rd_rsp_vld_X35 ;
  logic [0:0] mc_dma_rd_rsp_vld_C35 ;
  assign mc_dma_rd_rsp_vld_R35 = fangyuan2_R [478:478] ;
  assign mc_dma_rd_rsp_vld_X35 = fangyuan2_X [478:478] ;
  assign mc_dma_rd_rsp_vld_C35 = fangyuan2_C [478:478] ;
  logic [0:0] mc_dma_rd_rsp_vld_R36 ;
  logic [0:0] mc_dma_rd_rsp_vld_X36 ;
  logic [0:0] mc_dma_rd_rsp_vld_C36 ;
  assign mc_dma_rd_rsp_vld_R36 = fangyuan2_R [477:477] ;
  assign mc_dma_rd_rsp_vld_X36 = fangyuan2_X [477:477] ;
  assign mc_dma_rd_rsp_vld_C36 = fangyuan2_C [477:477] ;
  logic [0:0] mc_dma_rd_rsp_vld_R37 ;
  logic [0:0] mc_dma_rd_rsp_vld_X37 ;
  logic [0:0] mc_dma_rd_rsp_vld_C37 ;
  assign mc_dma_rd_rsp_vld_R37 = fangyuan2_R [476:476] ;
  assign mc_dma_rd_rsp_vld_X37 = fangyuan2_X [476:476] ;
  assign mc_dma_rd_rsp_vld_C37 = fangyuan2_C [476:476] ;
  logic [0:0] mc_dma_rd_rsp_vld_R38 ;
  logic [0:0] mc_dma_rd_rsp_vld_X38 ;
  logic [0:0] mc_dma_rd_rsp_vld_C38 ;
  assign mc_dma_rd_rsp_vld_R38 = fangyuan2_R [475:475] ;
  assign mc_dma_rd_rsp_vld_X38 = fangyuan2_X [475:475] ;
  assign mc_dma_rd_rsp_vld_C38 = fangyuan2_C [475:475] ;
  logic [0:0] mc_dma_rd_rsp_vld_R39 ;
  logic [0:0] mc_dma_rd_rsp_vld_X39 ;
  logic [0:0] mc_dma_rd_rsp_vld_C39 ;
  assign mc_dma_rd_rsp_vld_R39 = fangyuan2_R [474:474] ;
  assign mc_dma_rd_rsp_vld_X39 = fangyuan2_X [474:474] ;
  assign mc_dma_rd_rsp_vld_C39 = fangyuan2_C [474:474] ;
  logic [0:0] mc_dma_rd_rsp_vld_R40 ;
  logic [0:0] mc_dma_rd_rsp_vld_X40 ;
  logic [0:0] mc_dma_rd_rsp_vld_C40 ;
  assign mc_dma_rd_rsp_vld_R40 = fangyuan2_R [473:473] ;
  assign mc_dma_rd_rsp_vld_X40 = fangyuan2_X [473:473] ;
  assign mc_dma_rd_rsp_vld_C40 = fangyuan2_C [473:473] ;
  logic [0:0] mc_dma_rd_rsp_vld_R41 ;
  logic [0:0] mc_dma_rd_rsp_vld_X41 ;
  logic [0:0] mc_dma_rd_rsp_vld_C41 ;
  assign mc_dma_rd_rsp_vld_R41 = fangyuan2_R [472:472] ;
  assign mc_dma_rd_rsp_vld_X41 = fangyuan2_X [472:472] ;
  assign mc_dma_rd_rsp_vld_C41 = fangyuan2_C [472:472] ;
  logic [0:0] mc_dma_rd_rsp_vld_R42 ;
  logic [0:0] mc_dma_rd_rsp_vld_X42 ;
  logic [0:0] mc_dma_rd_rsp_vld_C42 ;
  assign mc_dma_rd_rsp_vld_R42 = fangyuan2_R [471:471] ;
  assign mc_dma_rd_rsp_vld_X42 = fangyuan2_X [471:471] ;
  assign mc_dma_rd_rsp_vld_C42 = fangyuan2_C [471:471] ;
  logic [0:0] mc_dma_rd_rsp_vld_R43 ;
  logic [0:0] mc_dma_rd_rsp_vld_X43 ;
  logic [0:0] mc_dma_rd_rsp_vld_C43 ;
  assign mc_dma_rd_rsp_vld_R43 = fangyuan2_R [470:470] ;
  assign mc_dma_rd_rsp_vld_X43 = fangyuan2_X [470:470] ;
  assign mc_dma_rd_rsp_vld_C43 = fangyuan2_C [470:470] ;
  logic [0:0] mc_dma_rd_rsp_vld_R44 ;
  logic [0:0] mc_dma_rd_rsp_vld_X44 ;
  logic [0:0] mc_dma_rd_rsp_vld_C44 ;
  assign mc_dma_rd_rsp_vld_R44 = fangyuan2_R [469:469] ;
  assign mc_dma_rd_rsp_vld_X44 = fangyuan2_X [469:469] ;
  assign mc_dma_rd_rsp_vld_C44 = fangyuan2_C [469:469] ;
  logic [0:0] mc_dma_rd_rsp_vld_R45 ;
  logic [0:0] mc_dma_rd_rsp_vld_X45 ;
  logic [0:0] mc_dma_rd_rsp_vld_C45 ;
  assign mc_dma_rd_rsp_vld_R45 = fangyuan2_R [468:468] ;
  assign mc_dma_rd_rsp_vld_X45 = fangyuan2_X [468:468] ;
  assign mc_dma_rd_rsp_vld_C45 = fangyuan2_C [468:468] ;
  logic [0:0] mc_dma_rd_rsp_vld_R46 ;
  logic [0:0] mc_dma_rd_rsp_vld_X46 ;
  logic [0:0] mc_dma_rd_rsp_vld_C46 ;
  assign mc_dma_rd_rsp_vld_R46 = fangyuan2_R [467:467] ;
  assign mc_dma_rd_rsp_vld_X46 = fangyuan2_X [467:467] ;
  assign mc_dma_rd_rsp_vld_C46 = fangyuan2_C [467:467] ;
  logic [0:0] mc_dma_rd_rsp_vld_R47 ;
  logic [0:0] mc_dma_rd_rsp_vld_X47 ;
  logic [0:0] mc_dma_rd_rsp_vld_C47 ;
  assign mc_dma_rd_rsp_vld_R47 = fangyuan2_R [466:466] ;
  assign mc_dma_rd_rsp_vld_X47 = fangyuan2_X [466:466] ;
  assign mc_dma_rd_rsp_vld_C47 = fangyuan2_C [466:466] ;
  logic [0:0] mc_dma_rd_rsp_vld_R48 ;
  logic [0:0] mc_dma_rd_rsp_vld_X48 ;
  logic [0:0] mc_dma_rd_rsp_vld_C48 ;
  assign mc_dma_rd_rsp_vld_R48 = fangyuan2_R [465:465] ;
  assign mc_dma_rd_rsp_vld_X48 = fangyuan2_X [465:465] ;
  assign mc_dma_rd_rsp_vld_C48 = fangyuan2_C [465:465] ;
  logic [0:0] mc_dma_rd_rsp_vld_R49 ;
  logic [0:0] mc_dma_rd_rsp_vld_X49 ;
  logic [0:0] mc_dma_rd_rsp_vld_C49 ;
  assign mc_dma_rd_rsp_vld_R49 = fangyuan2_R [464:464] ;
  assign mc_dma_rd_rsp_vld_X49 = fangyuan2_X [464:464] ;
  assign mc_dma_rd_rsp_vld_C49 = fangyuan2_C [464:464] ;
  logic [0:0] mc_dma_rd_rsp_vld_R50 ;
  logic [0:0] mc_dma_rd_rsp_vld_X50 ;
  logic [0:0] mc_dma_rd_rsp_vld_C50 ;
  assign mc_dma_rd_rsp_vld_R50 = fangyuan2_R [463:463] ;
  assign mc_dma_rd_rsp_vld_X50 = fangyuan2_X [463:463] ;
  assign mc_dma_rd_rsp_vld_C50 = fangyuan2_C [463:463] ;
  logic [0:0] mc_dma_rd_rsp_vld_R51 ;
  logic [0:0] mc_dma_rd_rsp_vld_X51 ;
  logic [0:0] mc_dma_rd_rsp_vld_C51 ;
  assign mc_dma_rd_rsp_vld_R51 = fangyuan2_R [462:462] ;
  assign mc_dma_rd_rsp_vld_X51 = fangyuan2_X [462:462] ;
  assign mc_dma_rd_rsp_vld_C51 = fangyuan2_C [462:462] ;
  logic [0:0] mc_dma_rd_rsp_vld_R52 ;
  logic [0:0] mc_dma_rd_rsp_vld_X52 ;
  logic [0:0] mc_dma_rd_rsp_vld_C52 ;
  assign mc_dma_rd_rsp_vld_R52 = fangyuan2_R [461:461] ;
  assign mc_dma_rd_rsp_vld_X52 = fangyuan2_X [461:461] ;
  assign mc_dma_rd_rsp_vld_C52 = fangyuan2_C [461:461] ;
  logic [0:0] mc_dma_rd_rsp_vld_R53 ;
  logic [0:0] mc_dma_rd_rsp_vld_X53 ;
  logic [0:0] mc_dma_rd_rsp_vld_C53 ;
  assign mc_dma_rd_rsp_vld_R53 = fangyuan2_R [460:460] ;
  assign mc_dma_rd_rsp_vld_X53 = fangyuan2_X [460:460] ;
  assign mc_dma_rd_rsp_vld_C53 = fangyuan2_C [460:460] ;
  logic [0:0] mc_dma_rd_rsp_vld_R54 ;
  logic [0:0] mc_dma_rd_rsp_vld_X54 ;
  logic [0:0] mc_dma_rd_rsp_vld_C54 ;
  assign mc_dma_rd_rsp_vld_R54 = fangyuan2_R [459:459] ;
  assign mc_dma_rd_rsp_vld_X54 = fangyuan2_X [459:459] ;
  assign mc_dma_rd_rsp_vld_C54 = fangyuan2_C [459:459] ;
  logic [0:0] mc_dma_rd_rsp_vld_R55 ;
  logic [0:0] mc_dma_rd_rsp_vld_X55 ;
  logic [0:0] mc_dma_rd_rsp_vld_C55 ;
  assign mc_dma_rd_rsp_vld_R55 = fangyuan2_R [458:458] ;
  assign mc_dma_rd_rsp_vld_X55 = fangyuan2_X [458:458] ;
  assign mc_dma_rd_rsp_vld_C55 = fangyuan2_C [458:458] ;
  logic [0:0] mc_dma_rd_rsp_vld_R56 ;
  logic [0:0] mc_dma_rd_rsp_vld_X56 ;
  logic [0:0] mc_dma_rd_rsp_vld_C56 ;
  assign mc_dma_rd_rsp_vld_R56 = fangyuan2_R [457:457] ;
  assign mc_dma_rd_rsp_vld_X56 = fangyuan2_X [457:457] ;
  assign mc_dma_rd_rsp_vld_C56 = fangyuan2_C [457:457] ;
  logic [0:0] mc_dma_rd_rsp_vld_R57 ;
  logic [0:0] mc_dma_rd_rsp_vld_X57 ;
  logic [0:0] mc_dma_rd_rsp_vld_C57 ;
  assign mc_dma_rd_rsp_vld_R57 = fangyuan2_R [456:456] ;
  assign mc_dma_rd_rsp_vld_X57 = fangyuan2_X [456:456] ;
  assign mc_dma_rd_rsp_vld_C57 = fangyuan2_C [456:456] ;
  logic [0:0] mc_dma_rd_rsp_vld_R58 ;
  logic [0:0] mc_dma_rd_rsp_vld_X58 ;
  logic [0:0] mc_dma_rd_rsp_vld_C58 ;
  assign mc_dma_rd_rsp_vld_R58 = fangyuan2_R [455:455] ;
  assign mc_dma_rd_rsp_vld_X58 = fangyuan2_X [455:455] ;
  assign mc_dma_rd_rsp_vld_C58 = fangyuan2_C [455:455] ;
  logic [0:0] mc_dma_rd_rsp_vld_R59 ;
  logic [0:0] mc_dma_rd_rsp_vld_X59 ;
  logic [0:0] mc_dma_rd_rsp_vld_C59 ;
  assign mc_dma_rd_rsp_vld_R59 = fangyuan2_R [454:454] ;
  assign mc_dma_rd_rsp_vld_X59 = fangyuan2_X [454:454] ;
  assign mc_dma_rd_rsp_vld_C59 = fangyuan2_C [454:454] ;
  logic [0:0] mc_dma_rd_rsp_vld_R60 ;
  logic [0:0] mc_dma_rd_rsp_vld_X60 ;
  logic [0:0] mc_dma_rd_rsp_vld_C60 ;
  assign mc_dma_rd_rsp_vld_R60 = fangyuan2_R [453:453] ;
  assign mc_dma_rd_rsp_vld_X60 = fangyuan2_X [453:453] ;
  assign mc_dma_rd_rsp_vld_C60 = fangyuan2_C [453:453] ;
  logic [0:0] mc_dma_rd_rsp_vld_R61 ;
  logic [0:0] mc_dma_rd_rsp_vld_X61 ;
  logic [0:0] mc_dma_rd_rsp_vld_C61 ;
  assign mc_dma_rd_rsp_vld_R61 = fangyuan2_R [452:452] ;
  assign mc_dma_rd_rsp_vld_X61 = fangyuan2_X [452:452] ;
  assign mc_dma_rd_rsp_vld_C61 = fangyuan2_C [452:452] ;
  logic [0:0] mc_dma_rd_rsp_vld_R62 ;
  logic [0:0] mc_dma_rd_rsp_vld_X62 ;
  logic [0:0] mc_dma_rd_rsp_vld_C62 ;
  assign mc_dma_rd_rsp_vld_R62 = fangyuan2_R [451:451] ;
  assign mc_dma_rd_rsp_vld_X62 = fangyuan2_X [451:451] ;
  assign mc_dma_rd_rsp_vld_C62 = fangyuan2_C [451:451] ;
  logic [0:0] mc_dma_rd_rsp_vld_R63 ;
  logic [0:0] mc_dma_rd_rsp_vld_X63 ;
  logic [0:0] mc_dma_rd_rsp_vld_C63 ;
  assign mc_dma_rd_rsp_vld_R63 = fangyuan2_R [450:450] ;
  assign mc_dma_rd_rsp_vld_X63 = fangyuan2_X [450:450] ;
  assign mc_dma_rd_rsp_vld_C63 = fangyuan2_C [450:450] ;
  logic [0:0] mc_dma_rd_rsp_vld_R64 ;
  logic [0:0] mc_dma_rd_rsp_vld_X64 ;
  logic [0:0] mc_dma_rd_rsp_vld_C64 ;
  assign mc_dma_rd_rsp_vld_R64 = fangyuan2_R [449:449] ;
  assign mc_dma_rd_rsp_vld_X64 = fangyuan2_X [449:449] ;
  assign mc_dma_rd_rsp_vld_C64 = fangyuan2_C [449:449] ;
  logic [0:0] mc_dma_rd_rsp_vld_R65 ;
  logic [0:0] mc_dma_rd_rsp_vld_X65 ;
  logic [0:0] mc_dma_rd_rsp_vld_C65 ;
  assign mc_dma_rd_rsp_vld_R65 = fangyuan2_R [448:448] ;
  assign mc_dma_rd_rsp_vld_X65 = fangyuan2_X [448:448] ;
  assign mc_dma_rd_rsp_vld_C65 = fangyuan2_C [448:448] ;
  logic [0:0] mc_dma_rd_rsp_vld_R66 ;
  logic [0:0] mc_dma_rd_rsp_vld_X66 ;
  logic [0:0] mc_dma_rd_rsp_vld_C66 ;
  assign mc_dma_rd_rsp_vld_R66 = fangyuan2_R [447:447] ;
  assign mc_dma_rd_rsp_vld_X66 = fangyuan2_X [447:447] ;
  assign mc_dma_rd_rsp_vld_C66 = fangyuan2_C [447:447] ;
  logic [0:0] mc_dma_rd_rsp_vld_R67 ;
  logic [0:0] mc_dma_rd_rsp_vld_X67 ;
  logic [0:0] mc_dma_rd_rsp_vld_C67 ;
  assign mc_dma_rd_rsp_vld_R67 = fangyuan2_R [446:446] ;
  assign mc_dma_rd_rsp_vld_X67 = fangyuan2_X [446:446] ;
  assign mc_dma_rd_rsp_vld_C67 = fangyuan2_C [446:446] ;
  logic [0:0] mc_dma_rd_rsp_vld_R68 ;
  logic [0:0] mc_dma_rd_rsp_vld_X68 ;
  logic [0:0] mc_dma_rd_rsp_vld_C68 ;
  assign mc_dma_rd_rsp_vld_R68 = fangyuan2_R [445:445] ;
  assign mc_dma_rd_rsp_vld_X68 = fangyuan2_X [445:445] ;
  assign mc_dma_rd_rsp_vld_C68 = fangyuan2_C [445:445] ;
  logic [0:0] mc_dma_rd_rsp_vld_R69 ;
  logic [0:0] mc_dma_rd_rsp_vld_X69 ;
  logic [0:0] mc_dma_rd_rsp_vld_C69 ;
  assign mc_dma_rd_rsp_vld_R69 = fangyuan2_R [444:444] ;
  assign mc_dma_rd_rsp_vld_X69 = fangyuan2_X [444:444] ;
  assign mc_dma_rd_rsp_vld_C69 = fangyuan2_C [444:444] ;
  logic [0:0] mc_dma_rd_rsp_vld_R70 ;
  logic [0:0] mc_dma_rd_rsp_vld_X70 ;
  logic [0:0] mc_dma_rd_rsp_vld_C70 ;
  assign mc_dma_rd_rsp_vld_R70 = fangyuan2_R [443:443] ;
  assign mc_dma_rd_rsp_vld_X70 = fangyuan2_X [443:443] ;
  assign mc_dma_rd_rsp_vld_C70 = fangyuan2_C [443:443] ;
  logic [0:0] mc_dma_rd_rsp_vld_R71 ;
  logic [0:0] mc_dma_rd_rsp_vld_X71 ;
  logic [0:0] mc_dma_rd_rsp_vld_C71 ;
  assign mc_dma_rd_rsp_vld_R71 = fangyuan2_R [442:442] ;
  assign mc_dma_rd_rsp_vld_X71 = fangyuan2_X [442:442] ;
  assign mc_dma_rd_rsp_vld_C71 = fangyuan2_C [442:442] ;
  logic [0:0] mc_dma_rd_rsp_vld_R72 ;
  logic [0:0] mc_dma_rd_rsp_vld_X72 ;
  logic [0:0] mc_dma_rd_rsp_vld_C72 ;
  assign mc_dma_rd_rsp_vld_R72 = fangyuan2_R [441:441] ;
  assign mc_dma_rd_rsp_vld_X72 = fangyuan2_X [441:441] ;
  assign mc_dma_rd_rsp_vld_C72 = fangyuan2_C [441:441] ;
  logic [0:0] mc_dma_rd_rsp_vld_R73 ;
  logic [0:0] mc_dma_rd_rsp_vld_X73 ;
  logic [0:0] mc_dma_rd_rsp_vld_C73 ;
  assign mc_dma_rd_rsp_vld_R73 = fangyuan2_R [440:440] ;
  assign mc_dma_rd_rsp_vld_X73 = fangyuan2_X [440:440] ;
  assign mc_dma_rd_rsp_vld_C73 = fangyuan2_C [440:440] ;
  logic [0:0] mc_dma_rd_rsp_vld_R74 ;
  logic [0:0] mc_dma_rd_rsp_vld_X74 ;
  logic [0:0] mc_dma_rd_rsp_vld_C74 ;
  assign mc_dma_rd_rsp_vld_R74 = fangyuan2_R [439:439] ;
  assign mc_dma_rd_rsp_vld_X74 = fangyuan2_X [439:439] ;
  assign mc_dma_rd_rsp_vld_C74 = fangyuan2_C [439:439] ;
  logic [0:0] mc_dma_rd_rsp_vld_R75 ;
  logic [0:0] mc_dma_rd_rsp_vld_X75 ;
  logic [0:0] mc_dma_rd_rsp_vld_C75 ;
  assign mc_dma_rd_rsp_vld_R75 = fangyuan2_R [438:438] ;
  assign mc_dma_rd_rsp_vld_X75 = fangyuan2_X [438:438] ;
  assign mc_dma_rd_rsp_vld_C75 = fangyuan2_C [438:438] ;
  logic [0:0] mc_dma_rd_rsp_vld_R76 ;
  logic [0:0] mc_dma_rd_rsp_vld_X76 ;
  logic [0:0] mc_dma_rd_rsp_vld_C76 ;
  assign mc_dma_rd_rsp_vld_R76 = fangyuan2_R [437:437] ;
  assign mc_dma_rd_rsp_vld_X76 = fangyuan2_X [437:437] ;
  assign mc_dma_rd_rsp_vld_C76 = fangyuan2_C [437:437] ;
  logic [0:0] mc_dma_rd_rsp_vld_R77 ;
  logic [0:0] mc_dma_rd_rsp_vld_X77 ;
  logic [0:0] mc_dma_rd_rsp_vld_C77 ;
  assign mc_dma_rd_rsp_vld_R77 = fangyuan2_R [436:436] ;
  assign mc_dma_rd_rsp_vld_X77 = fangyuan2_X [436:436] ;
  assign mc_dma_rd_rsp_vld_C77 = fangyuan2_C [436:436] ;
  logic [0:0] mc_dma_rd_rsp_vld_R78 ;
  logic [0:0] mc_dma_rd_rsp_vld_X78 ;
  logic [0:0] mc_dma_rd_rsp_vld_C78 ;
  assign mc_dma_rd_rsp_vld_R78 = fangyuan2_R [435:435] ;
  assign mc_dma_rd_rsp_vld_X78 = fangyuan2_X [435:435] ;
  assign mc_dma_rd_rsp_vld_C78 = fangyuan2_C [435:435] ;
  logic [0:0] mc_dma_rd_rsp_vld_R79 ;
  logic [0:0] mc_dma_rd_rsp_vld_X79 ;
  logic [0:0] mc_dma_rd_rsp_vld_C79 ;
  assign mc_dma_rd_rsp_vld_R79 = fangyuan2_R [434:434] ;
  assign mc_dma_rd_rsp_vld_X79 = fangyuan2_X [434:434] ;
  assign mc_dma_rd_rsp_vld_C79 = fangyuan2_C [434:434] ;
  logic [0:0] mc_dma_rd_rsp_vld_R80 ;
  logic [0:0] mc_dma_rd_rsp_vld_X80 ;
  logic [0:0] mc_dma_rd_rsp_vld_C80 ;
  assign mc_dma_rd_rsp_vld_R80 = fangyuan2_R [433:433] ;
  assign mc_dma_rd_rsp_vld_X80 = fangyuan2_X [433:433] ;
  assign mc_dma_rd_rsp_vld_C80 = fangyuan2_C [433:433] ;
  logic [0:0] mc_dma_rd_rsp_vld_R81 ;
  logic [0:0] mc_dma_rd_rsp_vld_X81 ;
  logic [0:0] mc_dma_rd_rsp_vld_C81 ;
  assign mc_dma_rd_rsp_vld_R81 = fangyuan2_R [432:432] ;
  assign mc_dma_rd_rsp_vld_X81 = fangyuan2_X [432:432] ;
  assign mc_dma_rd_rsp_vld_C81 = fangyuan2_C [432:432] ;
  logic [0:0] mc_dma_rd_rsp_vld_R82 ;
  logic [0:0] mc_dma_rd_rsp_vld_X82 ;
  logic [0:0] mc_dma_rd_rsp_vld_C82 ;
  assign mc_dma_rd_rsp_vld_R82 = fangyuan2_R [431:431] ;
  assign mc_dma_rd_rsp_vld_X82 = fangyuan2_X [431:431] ;
  assign mc_dma_rd_rsp_vld_C82 = fangyuan2_C [431:431] ;
  logic [0:0] mc_dma_rd_rsp_vld_R83 ;
  logic [0:0] mc_dma_rd_rsp_vld_X83 ;
  logic [0:0] mc_dma_rd_rsp_vld_C83 ;
  assign mc_dma_rd_rsp_vld_R83 = fangyuan2_R [430:430] ;
  assign mc_dma_rd_rsp_vld_X83 = fangyuan2_X [430:430] ;
  assign mc_dma_rd_rsp_vld_C83 = fangyuan2_C [430:430] ;
  logic [0:0] mc_dma_rd_rsp_vld_R84 ;
  logic [0:0] mc_dma_rd_rsp_vld_X84 ;
  logic [0:0] mc_dma_rd_rsp_vld_C84 ;
  assign mc_dma_rd_rsp_vld_R84 = fangyuan2_R [429:429] ;
  assign mc_dma_rd_rsp_vld_X84 = fangyuan2_X [429:429] ;
  assign mc_dma_rd_rsp_vld_C84 = fangyuan2_C [429:429] ;
  logic [0:0] mc_dma_rd_rsp_vld_R85 ;
  logic [0:0] mc_dma_rd_rsp_vld_X85 ;
  logic [0:0] mc_dma_rd_rsp_vld_C85 ;
  assign mc_dma_rd_rsp_vld_R85 = fangyuan2_R [428:428] ;
  assign mc_dma_rd_rsp_vld_X85 = fangyuan2_X [428:428] ;
  assign mc_dma_rd_rsp_vld_C85 = fangyuan2_C [428:428] ;
  logic [0:0] mc_dma_rd_rsp_vld_R86 ;
  logic [0:0] mc_dma_rd_rsp_vld_X86 ;
  logic [0:0] mc_dma_rd_rsp_vld_C86 ;
  assign mc_dma_rd_rsp_vld_R86 = fangyuan2_R [427:427] ;
  assign mc_dma_rd_rsp_vld_X86 = fangyuan2_X [427:427] ;
  assign mc_dma_rd_rsp_vld_C86 = fangyuan2_C [427:427] ;
  logic [0:0] mc_dma_rd_rsp_vld_R87 ;
  logic [0:0] mc_dma_rd_rsp_vld_X87 ;
  logic [0:0] mc_dma_rd_rsp_vld_C87 ;
  assign mc_dma_rd_rsp_vld_R87 = fangyuan2_R [426:426] ;
  assign mc_dma_rd_rsp_vld_X87 = fangyuan2_X [426:426] ;
  assign mc_dma_rd_rsp_vld_C87 = fangyuan2_C [426:426] ;
  logic [0:0] mc_dma_rd_rsp_vld_R88 ;
  logic [0:0] mc_dma_rd_rsp_vld_X88 ;
  logic [0:0] mc_dma_rd_rsp_vld_C88 ;
  assign mc_dma_rd_rsp_vld_R88 = fangyuan2_R [425:425] ;
  assign mc_dma_rd_rsp_vld_X88 = fangyuan2_X [425:425] ;
  assign mc_dma_rd_rsp_vld_C88 = fangyuan2_C [425:425] ;
  logic [0:0] mc_dma_rd_rsp_vld_R89 ;
  logic [0:0] mc_dma_rd_rsp_vld_X89 ;
  logic [0:0] mc_dma_rd_rsp_vld_C89 ;
  assign mc_dma_rd_rsp_vld_R89 = fangyuan2_R [424:424] ;
  assign mc_dma_rd_rsp_vld_X89 = fangyuan2_X [424:424] ;
  assign mc_dma_rd_rsp_vld_C89 = fangyuan2_C [424:424] ;
  logic [0:0] mc_dma_rd_rsp_vld_R90 ;
  logic [0:0] mc_dma_rd_rsp_vld_X90 ;
  logic [0:0] mc_dma_rd_rsp_vld_C90 ;
  assign mc_dma_rd_rsp_vld_R90 = fangyuan2_R [423:423] ;
  assign mc_dma_rd_rsp_vld_X90 = fangyuan2_X [423:423] ;
  assign mc_dma_rd_rsp_vld_C90 = fangyuan2_C [423:423] ;
  logic [0:0] mc_dma_rd_rsp_vld_R91 ;
  logic [0:0] mc_dma_rd_rsp_vld_X91 ;
  logic [0:0] mc_dma_rd_rsp_vld_C91 ;
  assign mc_dma_rd_rsp_vld_R91 = fangyuan2_R [422:422] ;
  assign mc_dma_rd_rsp_vld_X91 = fangyuan2_X [422:422] ;
  assign mc_dma_rd_rsp_vld_C91 = fangyuan2_C [422:422] ;
  logic [0:0] mc_dma_rd_rsp_vld_R92 ;
  logic [0:0] mc_dma_rd_rsp_vld_X92 ;
  logic [0:0] mc_dma_rd_rsp_vld_C92 ;
  assign mc_dma_rd_rsp_vld_R92 = fangyuan2_R [421:421] ;
  assign mc_dma_rd_rsp_vld_X92 = fangyuan2_X [421:421] ;
  assign mc_dma_rd_rsp_vld_C92 = fangyuan2_C [421:421] ;
  logic [0:0] mc_dma_rd_rsp_vld_R93 ;
  logic [0:0] mc_dma_rd_rsp_vld_X93 ;
  logic [0:0] mc_dma_rd_rsp_vld_C93 ;
  assign mc_dma_rd_rsp_vld_R93 = fangyuan2_R [420:420] ;
  assign mc_dma_rd_rsp_vld_X93 = fangyuan2_X [420:420] ;
  assign mc_dma_rd_rsp_vld_C93 = fangyuan2_C [420:420] ;
  logic [0:0] mc_dma_rd_rsp_vld_R94 ;
  logic [0:0] mc_dma_rd_rsp_vld_X94 ;
  logic [0:0] mc_dma_rd_rsp_vld_C94 ;
  assign mc_dma_rd_rsp_vld_R94 = fangyuan2_R [419:419] ;
  assign mc_dma_rd_rsp_vld_X94 = fangyuan2_X [419:419] ;
  assign mc_dma_rd_rsp_vld_C94 = fangyuan2_C [419:419] ;
  logic [0:0] mc_dma_rd_rsp_vld_R95 ;
  logic [0:0] mc_dma_rd_rsp_vld_X95 ;
  logic [0:0] mc_dma_rd_rsp_vld_C95 ;
  assign mc_dma_rd_rsp_vld_R95 = fangyuan2_R [418:418] ;
  assign mc_dma_rd_rsp_vld_X95 = fangyuan2_X [418:418] ;
  assign mc_dma_rd_rsp_vld_C95 = fangyuan2_C [418:418] ;
  logic [0:0] mc_dma_rd_rsp_vld_R96 ;
  logic [0:0] mc_dma_rd_rsp_vld_X96 ;
  logic [0:0] mc_dma_rd_rsp_vld_C96 ;
  assign mc_dma_rd_rsp_vld_R96 = fangyuan2_R [417:417] ;
  assign mc_dma_rd_rsp_vld_X96 = fangyuan2_X [417:417] ;
  assign mc_dma_rd_rsp_vld_C96 = fangyuan2_C [417:417] ;
  logic [0:0] mc_dma_rd_rsp_vld_R97 ;
  logic [0:0] mc_dma_rd_rsp_vld_X97 ;
  logic [0:0] mc_dma_rd_rsp_vld_C97 ;
  assign mc_dma_rd_rsp_vld_R97 = fangyuan2_R [416:416] ;
  assign mc_dma_rd_rsp_vld_X97 = fangyuan2_X [416:416] ;
  assign mc_dma_rd_rsp_vld_C97 = fangyuan2_C [416:416] ;
  logic [0:0] mc_dma_rd_rsp_vld_R98 ;
  logic [0:0] mc_dma_rd_rsp_vld_X98 ;
  logic [0:0] mc_dma_rd_rsp_vld_C98 ;
  assign mc_dma_rd_rsp_vld_R98 = fangyuan2_R [415:415] ;
  assign mc_dma_rd_rsp_vld_X98 = fangyuan2_X [415:415] ;
  assign mc_dma_rd_rsp_vld_C98 = fangyuan2_C [415:415] ;
  logic [0:0] mc_dma_rd_rsp_vld_R99 ;
  logic [0:0] mc_dma_rd_rsp_vld_X99 ;
  logic [0:0] mc_dma_rd_rsp_vld_C99 ;
  assign mc_dma_rd_rsp_vld_R99 = fangyuan2_R [414:414] ;
  assign mc_dma_rd_rsp_vld_X99 = fangyuan2_X [414:414] ;
  assign mc_dma_rd_rsp_vld_C99 = fangyuan2_C [414:414] ;
  logic [0:0] mc_dma_rd_rsp_vld_R100 ;
  logic [0:0] mc_dma_rd_rsp_vld_X100 ;
  logic [0:0] mc_dma_rd_rsp_vld_C100 ;
  assign mc_dma_rd_rsp_vld_R100 = fangyuan2_R [413:413] ;
  assign mc_dma_rd_rsp_vld_X100 = fangyuan2_X [413:413] ;
  assign mc_dma_rd_rsp_vld_C100 = fangyuan2_C [413:413] ;
  logic [0:0] mc_dma_rd_rsp_vld_R101 ;
  logic [0:0] mc_dma_rd_rsp_vld_X101 ;
  logic [0:0] mc_dma_rd_rsp_vld_C101 ;
  assign mc_dma_rd_rsp_vld_R101 = fangyuan2_R [412:412] ;
  assign mc_dma_rd_rsp_vld_X101 = fangyuan2_X [412:412] ;
  assign mc_dma_rd_rsp_vld_C101 = fangyuan2_C [412:412] ;
  logic [0:0] mc_dma_rd_rsp_vld_R102 ;
  logic [0:0] mc_dma_rd_rsp_vld_X102 ;
  logic [0:0] mc_dma_rd_rsp_vld_C102 ;
  assign mc_dma_rd_rsp_vld_R102 = fangyuan2_R [411:411] ;
  assign mc_dma_rd_rsp_vld_X102 = fangyuan2_X [411:411] ;
  assign mc_dma_rd_rsp_vld_C102 = fangyuan2_C [411:411] ;
  logic [0:0] mc_dma_rd_rsp_vld_R103 ;
  logic [0:0] mc_dma_rd_rsp_vld_X103 ;
  logic [0:0] mc_dma_rd_rsp_vld_C103 ;
  assign mc_dma_rd_rsp_vld_R103 = fangyuan2_R [410:410] ;
  assign mc_dma_rd_rsp_vld_X103 = fangyuan2_X [410:410] ;
  assign mc_dma_rd_rsp_vld_C103 = fangyuan2_C [410:410] ;
  logic [0:0] mc_dma_rd_rsp_vld_R104 ;
  logic [0:0] mc_dma_rd_rsp_vld_X104 ;
  logic [0:0] mc_dma_rd_rsp_vld_C104 ;
  assign mc_dma_rd_rsp_vld_R104 = fangyuan2_R [409:409] ;
  assign mc_dma_rd_rsp_vld_X104 = fangyuan2_X [409:409] ;
  assign mc_dma_rd_rsp_vld_C104 = fangyuan2_C [409:409] ;
  logic [0:0] mc_dma_rd_rsp_vld_R105 ;
  logic [0:0] mc_dma_rd_rsp_vld_X105 ;
  logic [0:0] mc_dma_rd_rsp_vld_C105 ;
  assign mc_dma_rd_rsp_vld_R105 = fangyuan2_R [408:408] ;
  assign mc_dma_rd_rsp_vld_X105 = fangyuan2_X [408:408] ;
  assign mc_dma_rd_rsp_vld_C105 = fangyuan2_C [408:408] ;
  logic [0:0] mc_dma_rd_rsp_vld_R106 ;
  logic [0:0] mc_dma_rd_rsp_vld_X106 ;
  logic [0:0] mc_dma_rd_rsp_vld_C106 ;
  assign mc_dma_rd_rsp_vld_R106 = fangyuan2_R [407:407] ;
  assign mc_dma_rd_rsp_vld_X106 = fangyuan2_X [407:407] ;
  assign mc_dma_rd_rsp_vld_C106 = fangyuan2_C [407:407] ;
  logic [0:0] mc_dma_rd_rsp_vld_R107 ;
  logic [0:0] mc_dma_rd_rsp_vld_X107 ;
  logic [0:0] mc_dma_rd_rsp_vld_C107 ;
  assign mc_dma_rd_rsp_vld_R107 = fangyuan2_R [406:406] ;
  assign mc_dma_rd_rsp_vld_X107 = fangyuan2_X [406:406] ;
  assign mc_dma_rd_rsp_vld_C107 = fangyuan2_C [406:406] ;
  logic [0:0] mc_dma_rd_rsp_vld_R108 ;
  logic [0:0] mc_dma_rd_rsp_vld_X108 ;
  logic [0:0] mc_dma_rd_rsp_vld_C108 ;
  assign mc_dma_rd_rsp_vld_R108 = fangyuan2_R [405:405] ;
  assign mc_dma_rd_rsp_vld_X108 = fangyuan2_X [405:405] ;
  assign mc_dma_rd_rsp_vld_C108 = fangyuan2_C [405:405] ;
  logic [0:0] mc_dma_rd_rsp_vld_R109 ;
  logic [0:0] mc_dma_rd_rsp_vld_X109 ;
  logic [0:0] mc_dma_rd_rsp_vld_C109 ;
  assign mc_dma_rd_rsp_vld_R109 = fangyuan2_R [404:404] ;
  assign mc_dma_rd_rsp_vld_X109 = fangyuan2_X [404:404] ;
  assign mc_dma_rd_rsp_vld_C109 = fangyuan2_C [404:404] ;
  logic [0:0] mc_dma_rd_rsp_vld_R110 ;
  logic [0:0] mc_dma_rd_rsp_vld_X110 ;
  logic [0:0] mc_dma_rd_rsp_vld_C110 ;
  assign mc_dma_rd_rsp_vld_R110 = fangyuan2_R [403:403] ;
  assign mc_dma_rd_rsp_vld_X110 = fangyuan2_X [403:403] ;
  assign mc_dma_rd_rsp_vld_C110 = fangyuan2_C [403:403] ;
  logic [0:0] mc_dma_rd_rsp_vld_R111 ;
  logic [0:0] mc_dma_rd_rsp_vld_X111 ;
  logic [0:0] mc_dma_rd_rsp_vld_C111 ;
  assign mc_dma_rd_rsp_vld_R111 = fangyuan2_R [402:402] ;
  assign mc_dma_rd_rsp_vld_X111 = fangyuan2_X [402:402] ;
  assign mc_dma_rd_rsp_vld_C111 = fangyuan2_C [402:402] ;
  logic [0:0] mc_dma_rd_rsp_vld_R112 ;
  logic [0:0] mc_dma_rd_rsp_vld_X112 ;
  logic [0:0] mc_dma_rd_rsp_vld_C112 ;
  assign mc_dma_rd_rsp_vld_R112 = fangyuan2_R [401:401] ;
  assign mc_dma_rd_rsp_vld_X112 = fangyuan2_X [401:401] ;
  assign mc_dma_rd_rsp_vld_C112 = fangyuan2_C [401:401] ;
  logic [0:0] mc_dma_rd_rsp_vld_R113 ;
  logic [0:0] mc_dma_rd_rsp_vld_X113 ;
  logic [0:0] mc_dma_rd_rsp_vld_C113 ;
  assign mc_dma_rd_rsp_vld_R113 = fangyuan2_R [400:400] ;
  assign mc_dma_rd_rsp_vld_X113 = fangyuan2_X [400:400] ;
  assign mc_dma_rd_rsp_vld_C113 = fangyuan2_C [400:400] ;
  logic [0:0] mc_dma_rd_rsp_vld_R114 ;
  logic [0:0] mc_dma_rd_rsp_vld_X114 ;
  logic [0:0] mc_dma_rd_rsp_vld_C114 ;
  assign mc_dma_rd_rsp_vld_R114 = fangyuan2_R [399:399] ;
  assign mc_dma_rd_rsp_vld_X114 = fangyuan2_X [399:399] ;
  assign mc_dma_rd_rsp_vld_C114 = fangyuan2_C [399:399] ;
  logic [0:0] mc_dma_rd_rsp_vld_R115 ;
  logic [0:0] mc_dma_rd_rsp_vld_X115 ;
  logic [0:0] mc_dma_rd_rsp_vld_C115 ;
  assign mc_dma_rd_rsp_vld_R115 = fangyuan2_R [398:398] ;
  assign mc_dma_rd_rsp_vld_X115 = fangyuan2_X [398:398] ;
  assign mc_dma_rd_rsp_vld_C115 = fangyuan2_C [398:398] ;
  logic [0:0] mc_dma_rd_rsp_vld_R116 ;
  logic [0:0] mc_dma_rd_rsp_vld_X116 ;
  logic [0:0] mc_dma_rd_rsp_vld_C116 ;
  assign mc_dma_rd_rsp_vld_R116 = fangyuan2_R [397:397] ;
  assign mc_dma_rd_rsp_vld_X116 = fangyuan2_X [397:397] ;
  assign mc_dma_rd_rsp_vld_C116 = fangyuan2_C [397:397] ;
  logic [0:0] mc_dma_rd_rsp_vld_R117 ;
  logic [0:0] mc_dma_rd_rsp_vld_X117 ;
  logic [0:0] mc_dma_rd_rsp_vld_C117 ;
  assign mc_dma_rd_rsp_vld_R117 = fangyuan2_R [396:396] ;
  assign mc_dma_rd_rsp_vld_X117 = fangyuan2_X [396:396] ;
  assign mc_dma_rd_rsp_vld_C117 = fangyuan2_C [396:396] ;
  logic [0:0] mc_dma_rd_rsp_vld_R118 ;
  logic [0:0] mc_dma_rd_rsp_vld_X118 ;
  logic [0:0] mc_dma_rd_rsp_vld_C118 ;
  assign mc_dma_rd_rsp_vld_R118 = fangyuan2_R [395:395] ;
  assign mc_dma_rd_rsp_vld_X118 = fangyuan2_X [395:395] ;
  assign mc_dma_rd_rsp_vld_C118 = fangyuan2_C [395:395] ;
  logic [0:0] mc_dma_rd_rsp_vld_R119 ;
  logic [0:0] mc_dma_rd_rsp_vld_X119 ;
  logic [0:0] mc_dma_rd_rsp_vld_C119 ;
  assign mc_dma_rd_rsp_vld_R119 = fangyuan2_R [394:394] ;
  assign mc_dma_rd_rsp_vld_X119 = fangyuan2_X [394:394] ;
  assign mc_dma_rd_rsp_vld_C119 = fangyuan2_C [394:394] ;
  logic [0:0] mc_dma_rd_rsp_vld_R120 ;
  logic [0:0] mc_dma_rd_rsp_vld_X120 ;
  logic [0:0] mc_dma_rd_rsp_vld_C120 ;
  assign mc_dma_rd_rsp_vld_R120 = fangyuan2_R [393:393] ;
  assign mc_dma_rd_rsp_vld_X120 = fangyuan2_X [393:393] ;
  assign mc_dma_rd_rsp_vld_C120 = fangyuan2_C [393:393] ;
  logic [0:0] mc_dma_rd_rsp_vld_R121 ;
  logic [0:0] mc_dma_rd_rsp_vld_X121 ;
  logic [0:0] mc_dma_rd_rsp_vld_C121 ;
  assign mc_dma_rd_rsp_vld_R121 = fangyuan2_R [392:392] ;
  assign mc_dma_rd_rsp_vld_X121 = fangyuan2_X [392:392] ;
  assign mc_dma_rd_rsp_vld_C121 = fangyuan2_C [392:392] ;
  logic [0:0] mc_dma_rd_rsp_vld_R122 ;
  logic [0:0] mc_dma_rd_rsp_vld_X122 ;
  logic [0:0] mc_dma_rd_rsp_vld_C122 ;
  assign mc_dma_rd_rsp_vld_R122 = fangyuan2_R [391:391] ;
  assign mc_dma_rd_rsp_vld_X122 = fangyuan2_X [391:391] ;
  assign mc_dma_rd_rsp_vld_C122 = fangyuan2_C [391:391] ;
  logic [0:0] mc_dma_rd_rsp_vld_R123 ;
  logic [0:0] mc_dma_rd_rsp_vld_X123 ;
  logic [0:0] mc_dma_rd_rsp_vld_C123 ;
  assign mc_dma_rd_rsp_vld_R123 = fangyuan2_R [390:390] ;
  assign mc_dma_rd_rsp_vld_X123 = fangyuan2_X [390:390] ;
  assign mc_dma_rd_rsp_vld_C123 = fangyuan2_C [390:390] ;
  logic [0:0] mc_dma_rd_rsp_vld_R124 ;
  logic [0:0] mc_dma_rd_rsp_vld_X124 ;
  logic [0:0] mc_dma_rd_rsp_vld_C124 ;
  assign mc_dma_rd_rsp_vld_R124 = fangyuan2_R [389:389] ;
  assign mc_dma_rd_rsp_vld_X124 = fangyuan2_X [389:389] ;
  assign mc_dma_rd_rsp_vld_C124 = fangyuan2_C [389:389] ;
  logic [0:0] mc_dma_rd_rsp_vld_R125 ;
  logic [0:0] mc_dma_rd_rsp_vld_X125 ;
  logic [0:0] mc_dma_rd_rsp_vld_C125 ;
  assign mc_dma_rd_rsp_vld_R125 = fangyuan2_R [388:388] ;
  assign mc_dma_rd_rsp_vld_X125 = fangyuan2_X [388:388] ;
  assign mc_dma_rd_rsp_vld_C125 = fangyuan2_C [388:388] ;
  logic [0:0] mc_dma_rd_rsp_vld_R126 ;
  logic [0:0] mc_dma_rd_rsp_vld_X126 ;
  logic [0:0] mc_dma_rd_rsp_vld_C126 ;
  assign mc_dma_rd_rsp_vld_R126 = fangyuan2_R [387:387] ;
  assign mc_dma_rd_rsp_vld_X126 = fangyuan2_X [387:387] ;
  assign mc_dma_rd_rsp_vld_C126 = fangyuan2_C [387:387] ;
  logic [0:0] mc_dma_rd_rsp_vld_R127 ;
  logic [0:0] mc_dma_rd_rsp_vld_X127 ;
  logic [0:0] mc_dma_rd_rsp_vld_C127 ;
  assign mc_dma_rd_rsp_vld_R127 = fangyuan2_R [386:386] ;
  assign mc_dma_rd_rsp_vld_X127 = fangyuan2_X [386:386] ;
  assign mc_dma_rd_rsp_vld_C127 = fangyuan2_C [386:386] ;
  logic [0:0] mc_dma_rd_rsp_vld_R128 ;
  logic [0:0] mc_dma_rd_rsp_vld_X128 ;
  logic [0:0] mc_dma_rd_rsp_vld_C128 ;
  assign mc_dma_rd_rsp_vld_R128 = fangyuan2_R [385:385] ;
  assign mc_dma_rd_rsp_vld_X128 = fangyuan2_X [385:385] ;
  assign mc_dma_rd_rsp_vld_C128 = fangyuan2_C [385:385] ;
  logic [0:0] mc_dma_rd_rsp_vld_R129 ;
  logic [0:0] mc_dma_rd_rsp_vld_X129 ;
  logic [0:0] mc_dma_rd_rsp_vld_C129 ;
  assign mc_dma_rd_rsp_vld_R129 = fangyuan2_R [384:384] ;
  assign mc_dma_rd_rsp_vld_X129 = fangyuan2_X [384:384] ;
  assign mc_dma_rd_rsp_vld_C129 = fangyuan2_C [384:384] ;
  logic [0:0] mc_dma_rd_rsp_vld_R130 ;
  logic [0:0] mc_dma_rd_rsp_vld_X130 ;
  logic [0:0] mc_dma_rd_rsp_vld_C130 ;
  assign mc_dma_rd_rsp_vld_R130 = fangyuan2_R [383:383] ;
  assign mc_dma_rd_rsp_vld_X130 = fangyuan2_X [383:383] ;
  assign mc_dma_rd_rsp_vld_C130 = fangyuan2_C [383:383] ;
  logic [0:0] mc_dma_rd_rsp_vld_R131 ;
  logic [0:0] mc_dma_rd_rsp_vld_X131 ;
  logic [0:0] mc_dma_rd_rsp_vld_C131 ;
  assign mc_dma_rd_rsp_vld_R131 = fangyuan2_R [382:382] ;
  assign mc_dma_rd_rsp_vld_X131 = fangyuan2_X [382:382] ;
  assign mc_dma_rd_rsp_vld_C131 = fangyuan2_C [382:382] ;
  logic [0:0] mc_dma_rd_rsp_vld_R132 ;
  logic [0:0] mc_dma_rd_rsp_vld_X132 ;
  logic [0:0] mc_dma_rd_rsp_vld_C132 ;
  assign mc_dma_rd_rsp_vld_R132 = fangyuan2_R [381:381] ;
  assign mc_dma_rd_rsp_vld_X132 = fangyuan2_X [381:381] ;
  assign mc_dma_rd_rsp_vld_C132 = fangyuan2_C [381:381] ;
  logic [0:0] mc_dma_rd_rsp_vld_R133 ;
  logic [0:0] mc_dma_rd_rsp_vld_X133 ;
  logic [0:0] mc_dma_rd_rsp_vld_C133 ;
  assign mc_dma_rd_rsp_vld_R133 = fangyuan2_R [380:380] ;
  assign mc_dma_rd_rsp_vld_X133 = fangyuan2_X [380:380] ;
  assign mc_dma_rd_rsp_vld_C133 = fangyuan2_C [380:380] ;
  logic [0:0] mc_dma_rd_rsp_vld_R134 ;
  logic [0:0] mc_dma_rd_rsp_vld_X134 ;
  logic [0:0] mc_dma_rd_rsp_vld_C134 ;
  assign mc_dma_rd_rsp_vld_R134 = fangyuan2_R [379:379] ;
  assign mc_dma_rd_rsp_vld_X134 = fangyuan2_X [379:379] ;
  assign mc_dma_rd_rsp_vld_C134 = fangyuan2_C [379:379] ;
  logic [0:0] mc_dma_rd_rsp_vld_R135 ;
  logic [0:0] mc_dma_rd_rsp_vld_X135 ;
  logic [0:0] mc_dma_rd_rsp_vld_C135 ;
  assign mc_dma_rd_rsp_vld_R135 = fangyuan2_R [378:378] ;
  assign mc_dma_rd_rsp_vld_X135 = fangyuan2_X [378:378] ;
  assign mc_dma_rd_rsp_vld_C135 = fangyuan2_C [378:378] ;
  logic [0:0] mc_dma_rd_rsp_vld_R136 ;
  logic [0:0] mc_dma_rd_rsp_vld_X136 ;
  logic [0:0] mc_dma_rd_rsp_vld_C136 ;
  assign mc_dma_rd_rsp_vld_R136 = fangyuan2_R [377:377] ;
  assign mc_dma_rd_rsp_vld_X136 = fangyuan2_X [377:377] ;
  assign mc_dma_rd_rsp_vld_C136 = fangyuan2_C [377:377] ;
  logic [0:0] mc_dma_rd_rsp_vld_R137 ;
  logic [0:0] mc_dma_rd_rsp_vld_X137 ;
  logic [0:0] mc_dma_rd_rsp_vld_C137 ;
  assign mc_dma_rd_rsp_vld_R137 = fangyuan2_R [376:376] ;
  assign mc_dma_rd_rsp_vld_X137 = fangyuan2_X [376:376] ;
  assign mc_dma_rd_rsp_vld_C137 = fangyuan2_C [376:376] ;
  logic [0:0] mc_dma_rd_rsp_vld_R138 ;
  logic [0:0] mc_dma_rd_rsp_vld_X138 ;
  logic [0:0] mc_dma_rd_rsp_vld_C138 ;
  assign mc_dma_rd_rsp_vld_R138 = fangyuan2_R [375:375] ;
  assign mc_dma_rd_rsp_vld_X138 = fangyuan2_X [375:375] ;
  assign mc_dma_rd_rsp_vld_C138 = fangyuan2_C [375:375] ;
  logic [0:0] mc_dma_rd_rsp_vld_R139 ;
  logic [0:0] mc_dma_rd_rsp_vld_X139 ;
  logic [0:0] mc_dma_rd_rsp_vld_C139 ;
  assign mc_dma_rd_rsp_vld_R139 = fangyuan2_R [374:374] ;
  assign mc_dma_rd_rsp_vld_X139 = fangyuan2_X [374:374] ;
  assign mc_dma_rd_rsp_vld_C139 = fangyuan2_C [374:374] ;
  logic [0:0] mc_dma_rd_rsp_vld_R140 ;
  logic [0:0] mc_dma_rd_rsp_vld_X140 ;
  logic [0:0] mc_dma_rd_rsp_vld_C140 ;
  assign mc_dma_rd_rsp_vld_R140 = fangyuan2_R [373:373] ;
  assign mc_dma_rd_rsp_vld_X140 = fangyuan2_X [373:373] ;
  assign mc_dma_rd_rsp_vld_C140 = fangyuan2_C [373:373] ;
  logic [0:0] mc_dma_rd_rsp_vld_R141 ;
  logic [0:0] mc_dma_rd_rsp_vld_X141 ;
  logic [0:0] mc_dma_rd_rsp_vld_C141 ;
  assign mc_dma_rd_rsp_vld_R141 = fangyuan2_R [372:372] ;
  assign mc_dma_rd_rsp_vld_X141 = fangyuan2_X [372:372] ;
  assign mc_dma_rd_rsp_vld_C141 = fangyuan2_C [372:372] ;
  logic [0:0] mc_dma_rd_rsp_vld_R142 ;
  logic [0:0] mc_dma_rd_rsp_vld_X142 ;
  logic [0:0] mc_dma_rd_rsp_vld_C142 ;
  assign mc_dma_rd_rsp_vld_R142 = fangyuan2_R [371:371] ;
  assign mc_dma_rd_rsp_vld_X142 = fangyuan2_X [371:371] ;
  assign mc_dma_rd_rsp_vld_C142 = fangyuan2_C [371:371] ;
  logic [0:0] mc_dma_rd_rsp_vld_R143 ;
  logic [0:0] mc_dma_rd_rsp_vld_X143 ;
  logic [0:0] mc_dma_rd_rsp_vld_C143 ;
  assign mc_dma_rd_rsp_vld_R143 = fangyuan2_R [370:370] ;
  assign mc_dma_rd_rsp_vld_X143 = fangyuan2_X [370:370] ;
  assign mc_dma_rd_rsp_vld_C143 = fangyuan2_C [370:370] ;
  logic [0:0] mc_dma_rd_rsp_vld_R144 ;
  logic [0:0] mc_dma_rd_rsp_vld_X144 ;
  logic [0:0] mc_dma_rd_rsp_vld_C144 ;
  assign mc_dma_rd_rsp_vld_R144 = fangyuan2_R [369:369] ;
  assign mc_dma_rd_rsp_vld_X144 = fangyuan2_X [369:369] ;
  assign mc_dma_rd_rsp_vld_C144 = fangyuan2_C [369:369] ;
  logic [0:0] mc_dma_rd_rsp_vld_R145 ;
  logic [0:0] mc_dma_rd_rsp_vld_X145 ;
  logic [0:0] mc_dma_rd_rsp_vld_C145 ;
  assign mc_dma_rd_rsp_vld_R145 = fangyuan2_R [368:368] ;
  assign mc_dma_rd_rsp_vld_X145 = fangyuan2_X [368:368] ;
  assign mc_dma_rd_rsp_vld_C145 = fangyuan2_C [368:368] ;
  logic [0:0] mc_dma_rd_rsp_vld_R146 ;
  logic [0:0] mc_dma_rd_rsp_vld_X146 ;
  logic [0:0] mc_dma_rd_rsp_vld_C146 ;
  assign mc_dma_rd_rsp_vld_R146 = fangyuan2_R [367:367] ;
  assign mc_dma_rd_rsp_vld_X146 = fangyuan2_X [367:367] ;
  assign mc_dma_rd_rsp_vld_C146 = fangyuan2_C [367:367] ;
  logic [0:0] mc_dma_rd_rsp_vld_R147 ;
  logic [0:0] mc_dma_rd_rsp_vld_X147 ;
  logic [0:0] mc_dma_rd_rsp_vld_C147 ;
  assign mc_dma_rd_rsp_vld_R147 = fangyuan2_R [366:366] ;
  assign mc_dma_rd_rsp_vld_X147 = fangyuan2_X [366:366] ;
  assign mc_dma_rd_rsp_vld_C147 = fangyuan2_C [366:366] ;
  logic [0:0] mc_dma_rd_rsp_vld_R148 ;
  logic [0:0] mc_dma_rd_rsp_vld_X148 ;
  logic [0:0] mc_dma_rd_rsp_vld_C148 ;
  assign mc_dma_rd_rsp_vld_R148 = fangyuan2_R [365:365] ;
  assign mc_dma_rd_rsp_vld_X148 = fangyuan2_X [365:365] ;
  assign mc_dma_rd_rsp_vld_C148 = fangyuan2_C [365:365] ;
  logic [0:0] mc_dma_rd_rsp_vld_R149 ;
  logic [0:0] mc_dma_rd_rsp_vld_X149 ;
  logic [0:0] mc_dma_rd_rsp_vld_C149 ;
  assign mc_dma_rd_rsp_vld_R149 = fangyuan2_R [364:364] ;
  assign mc_dma_rd_rsp_vld_X149 = fangyuan2_X [364:364] ;
  assign mc_dma_rd_rsp_vld_C149 = fangyuan2_C [364:364] ;
  logic [0:0] mc_dma_rd_rsp_vld_R150 ;
  logic [0:0] mc_dma_rd_rsp_vld_X150 ;
  logic [0:0] mc_dma_rd_rsp_vld_C150 ;
  assign mc_dma_rd_rsp_vld_R150 = fangyuan2_R [363:363] ;
  assign mc_dma_rd_rsp_vld_X150 = fangyuan2_X [363:363] ;
  assign mc_dma_rd_rsp_vld_C150 = fangyuan2_C [363:363] ;
  logic [0:0] mc_dma_rd_rsp_vld_R151 ;
  logic [0:0] mc_dma_rd_rsp_vld_X151 ;
  logic [0:0] mc_dma_rd_rsp_vld_C151 ;
  assign mc_dma_rd_rsp_vld_R151 = fangyuan2_R [362:362] ;
  assign mc_dma_rd_rsp_vld_X151 = fangyuan2_X [362:362] ;
  assign mc_dma_rd_rsp_vld_C151 = fangyuan2_C [362:362] ;
  logic [0:0] mc_dma_rd_rsp_vld_R152 ;
  logic [0:0] mc_dma_rd_rsp_vld_X152 ;
  logic [0:0] mc_dma_rd_rsp_vld_C152 ;
  assign mc_dma_rd_rsp_vld_R152 = fangyuan2_R [361:361] ;
  assign mc_dma_rd_rsp_vld_X152 = fangyuan2_X [361:361] ;
  assign mc_dma_rd_rsp_vld_C152 = fangyuan2_C [361:361] ;
  logic [0:0] mc_dma_rd_rsp_vld_R153 ;
  logic [0:0] mc_dma_rd_rsp_vld_X153 ;
  logic [0:0] mc_dma_rd_rsp_vld_C153 ;
  assign mc_dma_rd_rsp_vld_R153 = fangyuan2_R [360:360] ;
  assign mc_dma_rd_rsp_vld_X153 = fangyuan2_X [360:360] ;
  assign mc_dma_rd_rsp_vld_C153 = fangyuan2_C [360:360] ;
  logic [0:0] mc_dma_rd_rsp_vld_R154 ;
  logic [0:0] mc_dma_rd_rsp_vld_X154 ;
  logic [0:0] mc_dma_rd_rsp_vld_C154 ;
  assign mc_dma_rd_rsp_vld_R154 = fangyuan2_R [359:359] ;
  assign mc_dma_rd_rsp_vld_X154 = fangyuan2_X [359:359] ;
  assign mc_dma_rd_rsp_vld_C154 = fangyuan2_C [359:359] ;
  logic [0:0] mc_dma_rd_rsp_vld_R155 ;
  logic [0:0] mc_dma_rd_rsp_vld_X155 ;
  logic [0:0] mc_dma_rd_rsp_vld_C155 ;
  assign mc_dma_rd_rsp_vld_R155 = fangyuan2_R [358:358] ;
  assign mc_dma_rd_rsp_vld_X155 = fangyuan2_X [358:358] ;
  assign mc_dma_rd_rsp_vld_C155 = fangyuan2_C [358:358] ;
  logic [0:0] mc_dma_rd_rsp_vld_R156 ;
  logic [0:0] mc_dma_rd_rsp_vld_X156 ;
  logic [0:0] mc_dma_rd_rsp_vld_C156 ;
  assign mc_dma_rd_rsp_vld_R156 = fangyuan2_R [357:357] ;
  assign mc_dma_rd_rsp_vld_X156 = fangyuan2_X [357:357] ;
  assign mc_dma_rd_rsp_vld_C156 = fangyuan2_C [357:357] ;
  logic [0:0] mc_dma_rd_rsp_vld_R157 ;
  logic [0:0] mc_dma_rd_rsp_vld_X157 ;
  logic [0:0] mc_dma_rd_rsp_vld_C157 ;
  assign mc_dma_rd_rsp_vld_R157 = fangyuan2_R [356:356] ;
  assign mc_dma_rd_rsp_vld_X157 = fangyuan2_X [356:356] ;
  assign mc_dma_rd_rsp_vld_C157 = fangyuan2_C [356:356] ;
  logic [0:0] mc_dma_rd_rsp_vld_R158 ;
  logic [0:0] mc_dma_rd_rsp_vld_X158 ;
  logic [0:0] mc_dma_rd_rsp_vld_C158 ;
  assign mc_dma_rd_rsp_vld_R158 = fangyuan2_R [355:355] ;
  assign mc_dma_rd_rsp_vld_X158 = fangyuan2_X [355:355] ;
  assign mc_dma_rd_rsp_vld_C158 = fangyuan2_C [355:355] ;
  logic [0:0] mc_dma_rd_rsp_vld_R159 ;
  logic [0:0] mc_dma_rd_rsp_vld_X159 ;
  logic [0:0] mc_dma_rd_rsp_vld_C159 ;
  assign mc_dma_rd_rsp_vld_R159 = fangyuan2_R [354:354] ;
  assign mc_dma_rd_rsp_vld_X159 = fangyuan2_X [354:354] ;
  assign mc_dma_rd_rsp_vld_C159 = fangyuan2_C [354:354] ;
  logic [0:0] mc_dma_rd_rsp_vld_R160 ;
  logic [0:0] mc_dma_rd_rsp_vld_X160 ;
  logic [0:0] mc_dma_rd_rsp_vld_C160 ;
  assign mc_dma_rd_rsp_vld_R160 = fangyuan2_R [353:353] ;
  assign mc_dma_rd_rsp_vld_X160 = fangyuan2_X [353:353] ;
  assign mc_dma_rd_rsp_vld_C160 = fangyuan2_C [353:353] ;
  logic [0:0] mc_dma_rd_rsp_vld_R161 ;
  logic [0:0] mc_dma_rd_rsp_vld_X161 ;
  logic [0:0] mc_dma_rd_rsp_vld_C161 ;
  assign mc_dma_rd_rsp_vld_R161 = fangyuan2_R [352:352] ;
  assign mc_dma_rd_rsp_vld_X161 = fangyuan2_X [352:352] ;
  assign mc_dma_rd_rsp_vld_C161 = fangyuan2_C [352:352] ;
  logic [0:0] mc_dma_rd_rsp_vld_R162 ;
  logic [0:0] mc_dma_rd_rsp_vld_X162 ;
  logic [0:0] mc_dma_rd_rsp_vld_C162 ;
  assign mc_dma_rd_rsp_vld_R162 = fangyuan2_R [351:351] ;
  assign mc_dma_rd_rsp_vld_X162 = fangyuan2_X [351:351] ;
  assign mc_dma_rd_rsp_vld_C162 = fangyuan2_C [351:351] ;
  logic [0:0] mc_dma_rd_rsp_vld_R163 ;
  logic [0:0] mc_dma_rd_rsp_vld_X163 ;
  logic [0:0] mc_dma_rd_rsp_vld_C163 ;
  assign mc_dma_rd_rsp_vld_R163 = fangyuan2_R [350:350] ;
  assign mc_dma_rd_rsp_vld_X163 = fangyuan2_X [350:350] ;
  assign mc_dma_rd_rsp_vld_C163 = fangyuan2_C [350:350] ;
  logic [0:0] mc_dma_rd_rsp_vld_R164 ;
  logic [0:0] mc_dma_rd_rsp_vld_X164 ;
  logic [0:0] mc_dma_rd_rsp_vld_C164 ;
  assign mc_dma_rd_rsp_vld_R164 = fangyuan2_R [349:349] ;
  assign mc_dma_rd_rsp_vld_X164 = fangyuan2_X [349:349] ;
  assign mc_dma_rd_rsp_vld_C164 = fangyuan2_C [349:349] ;
  logic [0:0] mc_dma_rd_rsp_vld_R165 ;
  logic [0:0] mc_dma_rd_rsp_vld_X165 ;
  logic [0:0] mc_dma_rd_rsp_vld_C165 ;
  assign mc_dma_rd_rsp_vld_R165 = fangyuan2_R [348:348] ;
  assign mc_dma_rd_rsp_vld_X165 = fangyuan2_X [348:348] ;
  assign mc_dma_rd_rsp_vld_C165 = fangyuan2_C [348:348] ;
  logic [0:0] mc_dma_rd_rsp_vld_R166 ;
  logic [0:0] mc_dma_rd_rsp_vld_X166 ;
  logic [0:0] mc_dma_rd_rsp_vld_C166 ;
  assign mc_dma_rd_rsp_vld_R166 = fangyuan2_R [347:347] ;
  assign mc_dma_rd_rsp_vld_X166 = fangyuan2_X [347:347] ;
  assign mc_dma_rd_rsp_vld_C166 = fangyuan2_C [347:347] ;
  logic [0:0] mc_dma_rd_rsp_vld_R167 ;
  logic [0:0] mc_dma_rd_rsp_vld_X167 ;
  logic [0:0] mc_dma_rd_rsp_vld_C167 ;
  assign mc_dma_rd_rsp_vld_R167 = fangyuan2_R [346:346] ;
  assign mc_dma_rd_rsp_vld_X167 = fangyuan2_X [346:346] ;
  assign mc_dma_rd_rsp_vld_C167 = fangyuan2_C [346:346] ;
  logic [0:0] mc_dma_rd_rsp_vld_R168 ;
  logic [0:0] mc_dma_rd_rsp_vld_X168 ;
  logic [0:0] mc_dma_rd_rsp_vld_C168 ;
  assign mc_dma_rd_rsp_vld_R168 = fangyuan2_R [345:345] ;
  assign mc_dma_rd_rsp_vld_X168 = fangyuan2_X [345:345] ;
  assign mc_dma_rd_rsp_vld_C168 = fangyuan2_C [345:345] ;
  logic [0:0] mc_dma_rd_rsp_vld_R169 ;
  logic [0:0] mc_dma_rd_rsp_vld_X169 ;
  logic [0:0] mc_dma_rd_rsp_vld_C169 ;
  assign mc_dma_rd_rsp_vld_R169 = fangyuan2_R [344:344] ;
  assign mc_dma_rd_rsp_vld_X169 = fangyuan2_X [344:344] ;
  assign mc_dma_rd_rsp_vld_C169 = fangyuan2_C [344:344] ;
  logic [0:0] mc_dma_rd_rsp_vld_R170 ;
  logic [0:0] mc_dma_rd_rsp_vld_X170 ;
  logic [0:0] mc_dma_rd_rsp_vld_C170 ;
  assign mc_dma_rd_rsp_vld_R170 = fangyuan2_R [343:343] ;
  assign mc_dma_rd_rsp_vld_X170 = fangyuan2_X [343:343] ;
  assign mc_dma_rd_rsp_vld_C170 = fangyuan2_C [343:343] ;
  logic [0:0] mc_dma_rd_rsp_vld_R171 ;
  logic [0:0] mc_dma_rd_rsp_vld_X171 ;
  logic [0:0] mc_dma_rd_rsp_vld_C171 ;
  assign mc_dma_rd_rsp_vld_R171 = fangyuan2_R [342:342] ;
  assign mc_dma_rd_rsp_vld_X171 = fangyuan2_X [342:342] ;
  assign mc_dma_rd_rsp_vld_C171 = fangyuan2_C [342:342] ;
  logic [0:0] mc_dma_rd_rsp_vld_R172 ;
  logic [0:0] mc_dma_rd_rsp_vld_X172 ;
  logic [0:0] mc_dma_rd_rsp_vld_C172 ;
  assign mc_dma_rd_rsp_vld_R172 = fangyuan2_R [341:341] ;
  assign mc_dma_rd_rsp_vld_X172 = fangyuan2_X [341:341] ;
  assign mc_dma_rd_rsp_vld_C172 = fangyuan2_C [341:341] ;
  logic [0:0] mc_dma_rd_rsp_vld_R173 ;
  logic [0:0] mc_dma_rd_rsp_vld_X173 ;
  logic [0:0] mc_dma_rd_rsp_vld_C173 ;
  assign mc_dma_rd_rsp_vld_R173 = fangyuan2_R [340:340] ;
  assign mc_dma_rd_rsp_vld_X173 = fangyuan2_X [340:340] ;
  assign mc_dma_rd_rsp_vld_C173 = fangyuan2_C [340:340] ;
  logic [0:0] mc_dma_rd_rsp_vld_R174 ;
  logic [0:0] mc_dma_rd_rsp_vld_X174 ;
  logic [0:0] mc_dma_rd_rsp_vld_C174 ;
  assign mc_dma_rd_rsp_vld_R174 = fangyuan2_R [339:339] ;
  assign mc_dma_rd_rsp_vld_X174 = fangyuan2_X [339:339] ;
  assign mc_dma_rd_rsp_vld_C174 = fangyuan2_C [339:339] ;
  logic [0:0] mc_dma_rd_rsp_vld_R175 ;
  logic [0:0] mc_dma_rd_rsp_vld_X175 ;
  logic [0:0] mc_dma_rd_rsp_vld_C175 ;
  assign mc_dma_rd_rsp_vld_R175 = fangyuan2_R [338:338] ;
  assign mc_dma_rd_rsp_vld_X175 = fangyuan2_X [338:338] ;
  assign mc_dma_rd_rsp_vld_C175 = fangyuan2_C [338:338] ;
  logic [0:0] mc_dma_rd_rsp_vld_R176 ;
  logic [0:0] mc_dma_rd_rsp_vld_X176 ;
  logic [0:0] mc_dma_rd_rsp_vld_C176 ;
  assign mc_dma_rd_rsp_vld_R176 = fangyuan2_R [337:337] ;
  assign mc_dma_rd_rsp_vld_X176 = fangyuan2_X [337:337] ;
  assign mc_dma_rd_rsp_vld_C176 = fangyuan2_C [337:337] ;
  logic [0:0] mc_dma_rd_rsp_vld_R177 ;
  logic [0:0] mc_dma_rd_rsp_vld_X177 ;
  logic [0:0] mc_dma_rd_rsp_vld_C177 ;
  assign mc_dma_rd_rsp_vld_R177 = fangyuan2_R [336:336] ;
  assign mc_dma_rd_rsp_vld_X177 = fangyuan2_X [336:336] ;
  assign mc_dma_rd_rsp_vld_C177 = fangyuan2_C [336:336] ;
  logic [0:0] mc_dma_rd_rsp_vld_R178 ;
  logic [0:0] mc_dma_rd_rsp_vld_X178 ;
  logic [0:0] mc_dma_rd_rsp_vld_C178 ;
  assign mc_dma_rd_rsp_vld_R178 = fangyuan2_R [335:335] ;
  assign mc_dma_rd_rsp_vld_X178 = fangyuan2_X [335:335] ;
  assign mc_dma_rd_rsp_vld_C178 = fangyuan2_C [335:335] ;
  logic [0:0] mc_dma_rd_rsp_vld_R179 ;
  logic [0:0] mc_dma_rd_rsp_vld_X179 ;
  logic [0:0] mc_dma_rd_rsp_vld_C179 ;
  assign mc_dma_rd_rsp_vld_R179 = fangyuan2_R [334:334] ;
  assign mc_dma_rd_rsp_vld_X179 = fangyuan2_X [334:334] ;
  assign mc_dma_rd_rsp_vld_C179 = fangyuan2_C [334:334] ;
  logic [0:0] mc_dma_rd_rsp_vld_R180 ;
  logic [0:0] mc_dma_rd_rsp_vld_X180 ;
  logic [0:0] mc_dma_rd_rsp_vld_C180 ;
  assign mc_dma_rd_rsp_vld_R180 = fangyuan2_R [333:333] ;
  assign mc_dma_rd_rsp_vld_X180 = fangyuan2_X [333:333] ;
  assign mc_dma_rd_rsp_vld_C180 = fangyuan2_C [333:333] ;
  logic [0:0] mc_dma_rd_rsp_vld_R181 ;
  logic [0:0] mc_dma_rd_rsp_vld_X181 ;
  logic [0:0] mc_dma_rd_rsp_vld_C181 ;
  assign mc_dma_rd_rsp_vld_R181 = fangyuan2_R [332:332] ;
  assign mc_dma_rd_rsp_vld_X181 = fangyuan2_X [332:332] ;
  assign mc_dma_rd_rsp_vld_C181 = fangyuan2_C [332:332] ;
  logic [0:0] mc_dma_rd_rsp_vld_R182 ;
  logic [0:0] mc_dma_rd_rsp_vld_X182 ;
  logic [0:0] mc_dma_rd_rsp_vld_C182 ;
  assign mc_dma_rd_rsp_vld_R182 = fangyuan2_R [331:331] ;
  assign mc_dma_rd_rsp_vld_X182 = fangyuan2_X [331:331] ;
  assign mc_dma_rd_rsp_vld_C182 = fangyuan2_C [331:331] ;
  logic [0:0] mc_dma_rd_rsp_vld_R183 ;
  logic [0:0] mc_dma_rd_rsp_vld_X183 ;
  logic [0:0] mc_dma_rd_rsp_vld_C183 ;
  assign mc_dma_rd_rsp_vld_R183 = fangyuan2_R [330:330] ;
  assign mc_dma_rd_rsp_vld_X183 = fangyuan2_X [330:330] ;
  assign mc_dma_rd_rsp_vld_C183 = fangyuan2_C [330:330] ;
  logic [0:0] mc_dma_rd_rsp_vld_R184 ;
  logic [0:0] mc_dma_rd_rsp_vld_X184 ;
  logic [0:0] mc_dma_rd_rsp_vld_C184 ;
  assign mc_dma_rd_rsp_vld_R184 = fangyuan2_R [329:329] ;
  assign mc_dma_rd_rsp_vld_X184 = fangyuan2_X [329:329] ;
  assign mc_dma_rd_rsp_vld_C184 = fangyuan2_C [329:329] ;
  logic [0:0] mc_dma_rd_rsp_vld_R185 ;
  logic [0:0] mc_dma_rd_rsp_vld_X185 ;
  logic [0:0] mc_dma_rd_rsp_vld_C185 ;
  assign mc_dma_rd_rsp_vld_R185 = fangyuan2_R [328:328] ;
  assign mc_dma_rd_rsp_vld_X185 = fangyuan2_X [328:328] ;
  assign mc_dma_rd_rsp_vld_C185 = fangyuan2_C [328:328] ;
  logic [0:0] mc_dma_rd_rsp_vld_R186 ;
  logic [0:0] mc_dma_rd_rsp_vld_X186 ;
  logic [0:0] mc_dma_rd_rsp_vld_C186 ;
  assign mc_dma_rd_rsp_vld_R186 = fangyuan2_R [327:327] ;
  assign mc_dma_rd_rsp_vld_X186 = fangyuan2_X [327:327] ;
  assign mc_dma_rd_rsp_vld_C186 = fangyuan2_C [327:327] ;
  logic [0:0] mc_dma_rd_rsp_vld_R187 ;
  logic [0:0] mc_dma_rd_rsp_vld_X187 ;
  logic [0:0] mc_dma_rd_rsp_vld_C187 ;
  assign mc_dma_rd_rsp_vld_R187 = fangyuan2_R [326:326] ;
  assign mc_dma_rd_rsp_vld_X187 = fangyuan2_X [326:326] ;
  assign mc_dma_rd_rsp_vld_C187 = fangyuan2_C [326:326] ;
  logic [0:0] mc_dma_rd_rsp_vld_R188 ;
  logic [0:0] mc_dma_rd_rsp_vld_X188 ;
  logic [0:0] mc_dma_rd_rsp_vld_C188 ;
  assign mc_dma_rd_rsp_vld_R188 = fangyuan2_R [325:325] ;
  assign mc_dma_rd_rsp_vld_X188 = fangyuan2_X [325:325] ;
  assign mc_dma_rd_rsp_vld_C188 = fangyuan2_C [325:325] ;
  logic [0:0] mc_dma_rd_rsp_vld_R189 ;
  logic [0:0] mc_dma_rd_rsp_vld_X189 ;
  logic [0:0] mc_dma_rd_rsp_vld_C189 ;
  assign mc_dma_rd_rsp_vld_R189 = fangyuan2_R [324:324] ;
  assign mc_dma_rd_rsp_vld_X189 = fangyuan2_X [324:324] ;
  assign mc_dma_rd_rsp_vld_C189 = fangyuan2_C [324:324] ;
  logic [0:0] mc_dma_rd_rsp_vld_R190 ;
  logic [0:0] mc_dma_rd_rsp_vld_X190 ;
  logic [0:0] mc_dma_rd_rsp_vld_C190 ;
  assign mc_dma_rd_rsp_vld_R190 = fangyuan2_R [323:323] ;
  assign mc_dma_rd_rsp_vld_X190 = fangyuan2_X [323:323] ;
  assign mc_dma_rd_rsp_vld_C190 = fangyuan2_C [323:323] ;
  logic [0:0] mc_dma_rd_rsp_vld_R191 ;
  logic [0:0] mc_dma_rd_rsp_vld_X191 ;
  logic [0:0] mc_dma_rd_rsp_vld_C191 ;
  assign mc_dma_rd_rsp_vld_R191 = fangyuan2_R [322:322] ;
  assign mc_dma_rd_rsp_vld_X191 = fangyuan2_X [322:322] ;
  assign mc_dma_rd_rsp_vld_C191 = fangyuan2_C [322:322] ;
  logic [0:0] mc_dma_rd_rsp_vld_R192 ;
  logic [0:0] mc_dma_rd_rsp_vld_X192 ;
  logic [0:0] mc_dma_rd_rsp_vld_C192 ;
  assign mc_dma_rd_rsp_vld_R192 = fangyuan2_R [321:321] ;
  assign mc_dma_rd_rsp_vld_X192 = fangyuan2_X [321:321] ;
  assign mc_dma_rd_rsp_vld_C192 = fangyuan2_C [321:321] ;
  logic [0:0] mc_dma_rd_rsp_vld_R193 ;
  logic [0:0] mc_dma_rd_rsp_vld_X193 ;
  logic [0:0] mc_dma_rd_rsp_vld_C193 ;
  assign mc_dma_rd_rsp_vld_R193 = fangyuan2_R [320:320] ;
  assign mc_dma_rd_rsp_vld_X193 = fangyuan2_X [320:320] ;
  assign mc_dma_rd_rsp_vld_C193 = fangyuan2_C [320:320] ;
  logic [0:0] mc_dma_rd_rsp_vld_R194 ;
  logic [0:0] mc_dma_rd_rsp_vld_X194 ;
  logic [0:0] mc_dma_rd_rsp_vld_C194 ;
  assign mc_dma_rd_rsp_vld_R194 = fangyuan2_R [319:319] ;
  assign mc_dma_rd_rsp_vld_X194 = fangyuan2_X [319:319] ;
  assign mc_dma_rd_rsp_vld_C194 = fangyuan2_C [319:319] ;
  logic [0:0] mc_dma_rd_rsp_vld_R195 ;
  logic [0:0] mc_dma_rd_rsp_vld_X195 ;
  logic [0:0] mc_dma_rd_rsp_vld_C195 ;
  assign mc_dma_rd_rsp_vld_R195 = fangyuan2_R [318:318] ;
  assign mc_dma_rd_rsp_vld_X195 = fangyuan2_X [318:318] ;
  assign mc_dma_rd_rsp_vld_C195 = fangyuan2_C [318:318] ;
  logic [0:0] mc_dma_rd_rsp_vld_R196 ;
  logic [0:0] mc_dma_rd_rsp_vld_X196 ;
  logic [0:0] mc_dma_rd_rsp_vld_C196 ;
  assign mc_dma_rd_rsp_vld_R196 = fangyuan2_R [317:317] ;
  assign mc_dma_rd_rsp_vld_X196 = fangyuan2_X [317:317] ;
  assign mc_dma_rd_rsp_vld_C196 = fangyuan2_C [317:317] ;
  logic [0:0] mc_dma_rd_rsp_vld_R197 ;
  logic [0:0] mc_dma_rd_rsp_vld_X197 ;
  logic [0:0] mc_dma_rd_rsp_vld_C197 ;
  assign mc_dma_rd_rsp_vld_R197 = fangyuan2_R [316:316] ;
  assign mc_dma_rd_rsp_vld_X197 = fangyuan2_X [316:316] ;
  assign mc_dma_rd_rsp_vld_C197 = fangyuan2_C [316:316] ;
  logic [0:0] mc_dma_rd_rsp_vld_R198 ;
  logic [0:0] mc_dma_rd_rsp_vld_X198 ;
  logic [0:0] mc_dma_rd_rsp_vld_C198 ;
  assign mc_dma_rd_rsp_vld_R198 = fangyuan2_R [315:315] ;
  assign mc_dma_rd_rsp_vld_X198 = fangyuan2_X [315:315] ;
  assign mc_dma_rd_rsp_vld_C198 = fangyuan2_C [315:315] ;
  logic [0:0] mc_dma_rd_rsp_vld_R199 ;
  logic [0:0] mc_dma_rd_rsp_vld_X199 ;
  logic [0:0] mc_dma_rd_rsp_vld_C199 ;
  assign mc_dma_rd_rsp_vld_R199 = fangyuan2_R [314:314] ;
  assign mc_dma_rd_rsp_vld_X199 = fangyuan2_X [314:314] ;
  assign mc_dma_rd_rsp_vld_C199 = fangyuan2_C [314:314] ;
  logic [0:0] mc_dma_rd_rsp_vld_R200 ;
  logic [0:0] mc_dma_rd_rsp_vld_X200 ;
  logic [0:0] mc_dma_rd_rsp_vld_C200 ;
  assign mc_dma_rd_rsp_vld_R200 = fangyuan2_R [313:313] ;
  assign mc_dma_rd_rsp_vld_X200 = fangyuan2_X [313:313] ;
  assign mc_dma_rd_rsp_vld_C200 = fangyuan2_C [313:313] ;
  logic [0:0] mc_dma_rd_rsp_vld_R201 ;
  logic [0:0] mc_dma_rd_rsp_vld_X201 ;
  logic [0:0] mc_dma_rd_rsp_vld_C201 ;
  assign mc_dma_rd_rsp_vld_R201 = fangyuan2_R [312:312] ;
  assign mc_dma_rd_rsp_vld_X201 = fangyuan2_X [312:312] ;
  assign mc_dma_rd_rsp_vld_C201 = fangyuan2_C [312:312] ;
  logic [0:0] mc_dma_rd_rsp_vld_R202 ;
  logic [0:0] mc_dma_rd_rsp_vld_X202 ;
  logic [0:0] mc_dma_rd_rsp_vld_C202 ;
  assign mc_dma_rd_rsp_vld_R202 = fangyuan2_R [311:311] ;
  assign mc_dma_rd_rsp_vld_X202 = fangyuan2_X [311:311] ;
  assign mc_dma_rd_rsp_vld_C202 = fangyuan2_C [311:311] ;
  logic [0:0] mc_dma_rd_rsp_vld_R203 ;
  logic [0:0] mc_dma_rd_rsp_vld_X203 ;
  logic [0:0] mc_dma_rd_rsp_vld_C203 ;
  assign mc_dma_rd_rsp_vld_R203 = fangyuan2_R [310:310] ;
  assign mc_dma_rd_rsp_vld_X203 = fangyuan2_X [310:310] ;
  assign mc_dma_rd_rsp_vld_C203 = fangyuan2_C [310:310] ;
  logic [0:0] mc_dma_rd_rsp_vld_R204 ;
  logic [0:0] mc_dma_rd_rsp_vld_X204 ;
  logic [0:0] mc_dma_rd_rsp_vld_C204 ;
  assign mc_dma_rd_rsp_vld_R204 = fangyuan2_R [309:309] ;
  assign mc_dma_rd_rsp_vld_X204 = fangyuan2_X [309:309] ;
  assign mc_dma_rd_rsp_vld_C204 = fangyuan2_C [309:309] ;
  logic [0:0] mc_dma_rd_rsp_vld_R205 ;
  logic [0:0] mc_dma_rd_rsp_vld_X205 ;
  logic [0:0] mc_dma_rd_rsp_vld_C205 ;
  assign mc_dma_rd_rsp_vld_R205 = fangyuan2_R [308:308] ;
  assign mc_dma_rd_rsp_vld_X205 = fangyuan2_X [308:308] ;
  assign mc_dma_rd_rsp_vld_C205 = fangyuan2_C [308:308] ;
  logic [0:0] mc_dma_rd_rsp_vld_R206 ;
  logic [0:0] mc_dma_rd_rsp_vld_X206 ;
  logic [0:0] mc_dma_rd_rsp_vld_C206 ;
  assign mc_dma_rd_rsp_vld_R206 = fangyuan2_R [307:307] ;
  assign mc_dma_rd_rsp_vld_X206 = fangyuan2_X [307:307] ;
  assign mc_dma_rd_rsp_vld_C206 = fangyuan2_C [307:307] ;
  logic [0:0] mc_dma_rd_rsp_vld_R207 ;
  logic [0:0] mc_dma_rd_rsp_vld_X207 ;
  logic [0:0] mc_dma_rd_rsp_vld_C207 ;
  assign mc_dma_rd_rsp_vld_R207 = fangyuan2_R [306:306] ;
  assign mc_dma_rd_rsp_vld_X207 = fangyuan2_X [306:306] ;
  assign mc_dma_rd_rsp_vld_C207 = fangyuan2_C [306:306] ;
  logic [0:0] mc_dma_rd_rsp_vld_R208 ;
  logic [0:0] mc_dma_rd_rsp_vld_X208 ;
  logic [0:0] mc_dma_rd_rsp_vld_C208 ;
  assign mc_dma_rd_rsp_vld_R208 = fangyuan2_R [305:305] ;
  assign mc_dma_rd_rsp_vld_X208 = fangyuan2_X [305:305] ;
  assign mc_dma_rd_rsp_vld_C208 = fangyuan2_C [305:305] ;
  logic [0:0] mc_dma_rd_rsp_vld_R209 ;
  logic [0:0] mc_dma_rd_rsp_vld_X209 ;
  logic [0:0] mc_dma_rd_rsp_vld_C209 ;
  assign mc_dma_rd_rsp_vld_R209 = fangyuan2_R [304:304] ;
  assign mc_dma_rd_rsp_vld_X209 = fangyuan2_X [304:304] ;
  assign mc_dma_rd_rsp_vld_C209 = fangyuan2_C [304:304] ;
  logic [0:0] mc_dma_rd_rsp_vld_R210 ;
  logic [0:0] mc_dma_rd_rsp_vld_X210 ;
  logic [0:0] mc_dma_rd_rsp_vld_C210 ;
  assign mc_dma_rd_rsp_vld_R210 = fangyuan2_R [303:303] ;
  assign mc_dma_rd_rsp_vld_X210 = fangyuan2_X [303:303] ;
  assign mc_dma_rd_rsp_vld_C210 = fangyuan2_C [303:303] ;
  logic [0:0] mc_dma_rd_rsp_vld_R211 ;
  logic [0:0] mc_dma_rd_rsp_vld_X211 ;
  logic [0:0] mc_dma_rd_rsp_vld_C211 ;
  assign mc_dma_rd_rsp_vld_R211 = fangyuan2_R [302:302] ;
  assign mc_dma_rd_rsp_vld_X211 = fangyuan2_X [302:302] ;
  assign mc_dma_rd_rsp_vld_C211 = fangyuan2_C [302:302] ;
  logic [0:0] mc_dma_rd_rsp_vld_R212 ;
  logic [0:0] mc_dma_rd_rsp_vld_X212 ;
  logic [0:0] mc_dma_rd_rsp_vld_C212 ;
  assign mc_dma_rd_rsp_vld_R212 = fangyuan2_R [301:301] ;
  assign mc_dma_rd_rsp_vld_X212 = fangyuan2_X [301:301] ;
  assign mc_dma_rd_rsp_vld_C212 = fangyuan2_C [301:301] ;
  logic [0:0] mc_dma_rd_rsp_vld_R213 ;
  logic [0:0] mc_dma_rd_rsp_vld_X213 ;
  logic [0:0] mc_dma_rd_rsp_vld_C213 ;
  assign mc_dma_rd_rsp_vld_R213 = fangyuan2_R [300:300] ;
  assign mc_dma_rd_rsp_vld_X213 = fangyuan2_X [300:300] ;
  assign mc_dma_rd_rsp_vld_C213 = fangyuan2_C [300:300] ;
  logic [0:0] mc_dma_rd_rsp_vld_R214 ;
  logic [0:0] mc_dma_rd_rsp_vld_X214 ;
  logic [0:0] mc_dma_rd_rsp_vld_C214 ;
  assign mc_dma_rd_rsp_vld_R214 = fangyuan2_R [299:299] ;
  assign mc_dma_rd_rsp_vld_X214 = fangyuan2_X [299:299] ;
  assign mc_dma_rd_rsp_vld_C214 = fangyuan2_C [299:299] ;
  logic [0:0] mc_dma_rd_rsp_vld_R215 ;
  logic [0:0] mc_dma_rd_rsp_vld_X215 ;
  logic [0:0] mc_dma_rd_rsp_vld_C215 ;
  assign mc_dma_rd_rsp_vld_R215 = fangyuan2_R [298:298] ;
  assign mc_dma_rd_rsp_vld_X215 = fangyuan2_X [298:298] ;
  assign mc_dma_rd_rsp_vld_C215 = fangyuan2_C [298:298] ;
  logic [0:0] mc_dma_rd_rsp_vld_R216 ;
  logic [0:0] mc_dma_rd_rsp_vld_X216 ;
  logic [0:0] mc_dma_rd_rsp_vld_C216 ;
  assign mc_dma_rd_rsp_vld_R216 = fangyuan2_R [297:297] ;
  assign mc_dma_rd_rsp_vld_X216 = fangyuan2_X [297:297] ;
  assign mc_dma_rd_rsp_vld_C216 = fangyuan2_C [297:297] ;
  logic [0:0] mc_dma_rd_rsp_vld_R217 ;
  logic [0:0] mc_dma_rd_rsp_vld_X217 ;
  logic [0:0] mc_dma_rd_rsp_vld_C217 ;
  assign mc_dma_rd_rsp_vld_R217 = fangyuan2_R [296:296] ;
  assign mc_dma_rd_rsp_vld_X217 = fangyuan2_X [296:296] ;
  assign mc_dma_rd_rsp_vld_C217 = fangyuan2_C [296:296] ;
  logic [0:0] mc_dma_rd_rsp_vld_R218 ;
  logic [0:0] mc_dma_rd_rsp_vld_X218 ;
  logic [0:0] mc_dma_rd_rsp_vld_C218 ;
  assign mc_dma_rd_rsp_vld_R218 = fangyuan2_R [295:295] ;
  assign mc_dma_rd_rsp_vld_X218 = fangyuan2_X [295:295] ;
  assign mc_dma_rd_rsp_vld_C218 = fangyuan2_C [295:295] ;
  logic [0:0] mc_dma_rd_rsp_vld_R219 ;
  logic [0:0] mc_dma_rd_rsp_vld_X219 ;
  logic [0:0] mc_dma_rd_rsp_vld_C219 ;
  assign mc_dma_rd_rsp_vld_R219 = fangyuan2_R [294:294] ;
  assign mc_dma_rd_rsp_vld_X219 = fangyuan2_X [294:294] ;
  assign mc_dma_rd_rsp_vld_C219 = fangyuan2_C [294:294] ;
  logic [0:0] mc_dma_rd_rsp_vld_R220 ;
  logic [0:0] mc_dma_rd_rsp_vld_X220 ;
  logic [0:0] mc_dma_rd_rsp_vld_C220 ;
  assign mc_dma_rd_rsp_vld_R220 = fangyuan2_R [293:293] ;
  assign mc_dma_rd_rsp_vld_X220 = fangyuan2_X [293:293] ;
  assign mc_dma_rd_rsp_vld_C220 = fangyuan2_C [293:293] ;
  logic [0:0] mc_dma_rd_rsp_vld_R221 ;
  logic [0:0] mc_dma_rd_rsp_vld_X221 ;
  logic [0:0] mc_dma_rd_rsp_vld_C221 ;
  assign mc_dma_rd_rsp_vld_R221 = fangyuan2_R [292:292] ;
  assign mc_dma_rd_rsp_vld_X221 = fangyuan2_X [292:292] ;
  assign mc_dma_rd_rsp_vld_C221 = fangyuan2_C [292:292] ;
  logic [0:0] mc_dma_rd_rsp_vld_R222 ;
  logic [0:0] mc_dma_rd_rsp_vld_X222 ;
  logic [0:0] mc_dma_rd_rsp_vld_C222 ;
  assign mc_dma_rd_rsp_vld_R222 = fangyuan2_R [291:291] ;
  assign mc_dma_rd_rsp_vld_X222 = fangyuan2_X [291:291] ;
  assign mc_dma_rd_rsp_vld_C222 = fangyuan2_C [291:291] ;
  logic [0:0] mc_dma_rd_rsp_vld_R223 ;
  logic [0:0] mc_dma_rd_rsp_vld_X223 ;
  logic [0:0] mc_dma_rd_rsp_vld_C223 ;
  assign mc_dma_rd_rsp_vld_R223 = fangyuan2_R [290:290] ;
  assign mc_dma_rd_rsp_vld_X223 = fangyuan2_X [290:290] ;
  assign mc_dma_rd_rsp_vld_C223 = fangyuan2_C [290:290] ;
  logic [0:0] mc_dma_rd_rsp_vld_R224 ;
  logic [0:0] mc_dma_rd_rsp_vld_X224 ;
  logic [0:0] mc_dma_rd_rsp_vld_C224 ;
  assign mc_dma_rd_rsp_vld_R224 = fangyuan2_R [289:289] ;
  assign mc_dma_rd_rsp_vld_X224 = fangyuan2_X [289:289] ;
  assign mc_dma_rd_rsp_vld_C224 = fangyuan2_C [289:289] ;
  logic [0:0] mc_dma_rd_rsp_vld_R225 ;
  logic [0:0] mc_dma_rd_rsp_vld_X225 ;
  logic [0:0] mc_dma_rd_rsp_vld_C225 ;
  assign mc_dma_rd_rsp_vld_R225 = fangyuan2_R [288:288] ;
  assign mc_dma_rd_rsp_vld_X225 = fangyuan2_X [288:288] ;
  assign mc_dma_rd_rsp_vld_C225 = fangyuan2_C [288:288] ;
  logic [0:0] mc_dma_rd_rsp_vld_R226 ;
  logic [0:0] mc_dma_rd_rsp_vld_X226 ;
  logic [0:0] mc_dma_rd_rsp_vld_C226 ;
  assign mc_dma_rd_rsp_vld_R226 = fangyuan2_R [287:287] ;
  assign mc_dma_rd_rsp_vld_X226 = fangyuan2_X [287:287] ;
  assign mc_dma_rd_rsp_vld_C226 = fangyuan2_C [287:287] ;
  logic [0:0] mc_dma_rd_rsp_vld_R227 ;
  logic [0:0] mc_dma_rd_rsp_vld_X227 ;
  logic [0:0] mc_dma_rd_rsp_vld_C227 ;
  assign mc_dma_rd_rsp_vld_R227 = fangyuan2_R [286:286] ;
  assign mc_dma_rd_rsp_vld_X227 = fangyuan2_X [286:286] ;
  assign mc_dma_rd_rsp_vld_C227 = fangyuan2_C [286:286] ;
  logic [0:0] mc_dma_rd_rsp_vld_R228 ;
  logic [0:0] mc_dma_rd_rsp_vld_X228 ;
  logic [0:0] mc_dma_rd_rsp_vld_C228 ;
  assign mc_dma_rd_rsp_vld_R228 = fangyuan2_R [285:285] ;
  assign mc_dma_rd_rsp_vld_X228 = fangyuan2_X [285:285] ;
  assign mc_dma_rd_rsp_vld_C228 = fangyuan2_C [285:285] ;
  logic [0:0] mc_dma_rd_rsp_vld_R229 ;
  logic [0:0] mc_dma_rd_rsp_vld_X229 ;
  logic [0:0] mc_dma_rd_rsp_vld_C229 ;
  assign mc_dma_rd_rsp_vld_R229 = fangyuan2_R [284:284] ;
  assign mc_dma_rd_rsp_vld_X229 = fangyuan2_X [284:284] ;
  assign mc_dma_rd_rsp_vld_C229 = fangyuan2_C [284:284] ;
  logic [0:0] mc_dma_rd_rsp_vld_R230 ;
  logic [0:0] mc_dma_rd_rsp_vld_X230 ;
  logic [0:0] mc_dma_rd_rsp_vld_C230 ;
  assign mc_dma_rd_rsp_vld_R230 = fangyuan2_R [283:283] ;
  assign mc_dma_rd_rsp_vld_X230 = fangyuan2_X [283:283] ;
  assign mc_dma_rd_rsp_vld_C230 = fangyuan2_C [283:283] ;
  logic [0:0] mc_dma_rd_rsp_vld_R231 ;
  logic [0:0] mc_dma_rd_rsp_vld_X231 ;
  logic [0:0] mc_dma_rd_rsp_vld_C231 ;
  assign mc_dma_rd_rsp_vld_R231 = fangyuan2_R [282:282] ;
  assign mc_dma_rd_rsp_vld_X231 = fangyuan2_X [282:282] ;
  assign mc_dma_rd_rsp_vld_C231 = fangyuan2_C [282:282] ;
  logic [0:0] mc_dma_rd_rsp_vld_R232 ;
  logic [0:0] mc_dma_rd_rsp_vld_X232 ;
  logic [0:0] mc_dma_rd_rsp_vld_C232 ;
  assign mc_dma_rd_rsp_vld_R232 = fangyuan2_R [281:281] ;
  assign mc_dma_rd_rsp_vld_X232 = fangyuan2_X [281:281] ;
  assign mc_dma_rd_rsp_vld_C232 = fangyuan2_C [281:281] ;
  logic [0:0] mc_dma_rd_rsp_vld_R233 ;
  logic [0:0] mc_dma_rd_rsp_vld_X233 ;
  logic [0:0] mc_dma_rd_rsp_vld_C233 ;
  assign mc_dma_rd_rsp_vld_R233 = fangyuan2_R [280:280] ;
  assign mc_dma_rd_rsp_vld_X233 = fangyuan2_X [280:280] ;
  assign mc_dma_rd_rsp_vld_C233 = fangyuan2_C [280:280] ;
  logic [0:0] mc_dma_rd_rsp_vld_R234 ;
  logic [0:0] mc_dma_rd_rsp_vld_X234 ;
  logic [0:0] mc_dma_rd_rsp_vld_C234 ;
  assign mc_dma_rd_rsp_vld_R234 = fangyuan2_R [279:279] ;
  assign mc_dma_rd_rsp_vld_X234 = fangyuan2_X [279:279] ;
  assign mc_dma_rd_rsp_vld_C234 = fangyuan2_C [279:279] ;
  logic [0:0] mc_dma_rd_rsp_vld_R235 ;
  logic [0:0] mc_dma_rd_rsp_vld_X235 ;
  logic [0:0] mc_dma_rd_rsp_vld_C235 ;
  assign mc_dma_rd_rsp_vld_R235 = fangyuan2_R [278:278] ;
  assign mc_dma_rd_rsp_vld_X235 = fangyuan2_X [278:278] ;
  assign mc_dma_rd_rsp_vld_C235 = fangyuan2_C [278:278] ;
  logic [0:0] mc_dma_rd_rsp_vld_R236 ;
  logic [0:0] mc_dma_rd_rsp_vld_X236 ;
  logic [0:0] mc_dma_rd_rsp_vld_C236 ;
  assign mc_dma_rd_rsp_vld_R236 = fangyuan2_R [277:277] ;
  assign mc_dma_rd_rsp_vld_X236 = fangyuan2_X [277:277] ;
  assign mc_dma_rd_rsp_vld_C236 = fangyuan2_C [277:277] ;
  logic [0:0] mc_dma_rd_rsp_vld_R237 ;
  logic [0:0] mc_dma_rd_rsp_vld_X237 ;
  logic [0:0] mc_dma_rd_rsp_vld_C237 ;
  assign mc_dma_rd_rsp_vld_R237 = fangyuan2_R [276:276] ;
  assign mc_dma_rd_rsp_vld_X237 = fangyuan2_X [276:276] ;
  assign mc_dma_rd_rsp_vld_C237 = fangyuan2_C [276:276] ;
  logic [0:0] mc_dma_rd_rsp_vld_R238 ;
  logic [0:0] mc_dma_rd_rsp_vld_X238 ;
  logic [0:0] mc_dma_rd_rsp_vld_C238 ;
  assign mc_dma_rd_rsp_vld_R238 = fangyuan2_R [275:275] ;
  assign mc_dma_rd_rsp_vld_X238 = fangyuan2_X [275:275] ;
  assign mc_dma_rd_rsp_vld_C238 = fangyuan2_C [275:275] ;
  logic [0:0] mc_dma_rd_rsp_vld_R239 ;
  logic [0:0] mc_dma_rd_rsp_vld_X239 ;
  logic [0:0] mc_dma_rd_rsp_vld_C239 ;
  assign mc_dma_rd_rsp_vld_R239 = fangyuan2_R [274:274] ;
  assign mc_dma_rd_rsp_vld_X239 = fangyuan2_X [274:274] ;
  assign mc_dma_rd_rsp_vld_C239 = fangyuan2_C [274:274] ;
  logic [0:0] mc_dma_rd_rsp_vld_R240 ;
  logic [0:0] mc_dma_rd_rsp_vld_X240 ;
  logic [0:0] mc_dma_rd_rsp_vld_C240 ;
  assign mc_dma_rd_rsp_vld_R240 = fangyuan2_R [273:273] ;
  assign mc_dma_rd_rsp_vld_X240 = fangyuan2_X [273:273] ;
  assign mc_dma_rd_rsp_vld_C240 = fangyuan2_C [273:273] ;
  logic [0:0] mc_dma_rd_rsp_vld_R241 ;
  logic [0:0] mc_dma_rd_rsp_vld_X241 ;
  logic [0:0] mc_dma_rd_rsp_vld_C241 ;
  assign mc_dma_rd_rsp_vld_R241 = fangyuan2_R [272:272] ;
  assign mc_dma_rd_rsp_vld_X241 = fangyuan2_X [272:272] ;
  assign mc_dma_rd_rsp_vld_C241 = fangyuan2_C [272:272] ;
  logic [0:0] mc_dma_rd_rsp_vld_R242 ;
  logic [0:0] mc_dma_rd_rsp_vld_X242 ;
  logic [0:0] mc_dma_rd_rsp_vld_C242 ;
  assign mc_dma_rd_rsp_vld_R242 = fangyuan2_R [271:271] ;
  assign mc_dma_rd_rsp_vld_X242 = fangyuan2_X [271:271] ;
  assign mc_dma_rd_rsp_vld_C242 = fangyuan2_C [271:271] ;
  logic [0:0] mc_dma_rd_rsp_vld_R243 ;
  logic [0:0] mc_dma_rd_rsp_vld_X243 ;
  logic [0:0] mc_dma_rd_rsp_vld_C243 ;
  assign mc_dma_rd_rsp_vld_R243 = fangyuan2_R [270:270] ;
  assign mc_dma_rd_rsp_vld_X243 = fangyuan2_X [270:270] ;
  assign mc_dma_rd_rsp_vld_C243 = fangyuan2_C [270:270] ;
  logic [0:0] mc_dma_rd_rsp_vld_R244 ;
  logic [0:0] mc_dma_rd_rsp_vld_X244 ;
  logic [0:0] mc_dma_rd_rsp_vld_C244 ;
  assign mc_dma_rd_rsp_vld_R244 = fangyuan2_R [269:269] ;
  assign mc_dma_rd_rsp_vld_X244 = fangyuan2_X [269:269] ;
  assign mc_dma_rd_rsp_vld_C244 = fangyuan2_C [269:269] ;
  logic [0:0] mc_dma_rd_rsp_vld_R245 ;
  logic [0:0] mc_dma_rd_rsp_vld_X245 ;
  logic [0:0] mc_dma_rd_rsp_vld_C245 ;
  assign mc_dma_rd_rsp_vld_R245 = fangyuan2_R [268:268] ;
  assign mc_dma_rd_rsp_vld_X245 = fangyuan2_X [268:268] ;
  assign mc_dma_rd_rsp_vld_C245 = fangyuan2_C [268:268] ;
  logic [0:0] mc_dma_rd_rsp_vld_R246 ;
  logic [0:0] mc_dma_rd_rsp_vld_X246 ;
  logic [0:0] mc_dma_rd_rsp_vld_C246 ;
  assign mc_dma_rd_rsp_vld_R246 = fangyuan2_R [267:267] ;
  assign mc_dma_rd_rsp_vld_X246 = fangyuan2_X [267:267] ;
  assign mc_dma_rd_rsp_vld_C246 = fangyuan2_C [267:267] ;
  logic [0:0] mc_dma_rd_rsp_vld_R247 ;
  logic [0:0] mc_dma_rd_rsp_vld_X247 ;
  logic [0:0] mc_dma_rd_rsp_vld_C247 ;
  assign mc_dma_rd_rsp_vld_R247 = fangyuan2_R [266:266] ;
  assign mc_dma_rd_rsp_vld_X247 = fangyuan2_X [266:266] ;
  assign mc_dma_rd_rsp_vld_C247 = fangyuan2_C [266:266] ;
  logic [0:0] mc_dma_rd_rsp_vld_R248 ;
  logic [0:0] mc_dma_rd_rsp_vld_X248 ;
  logic [0:0] mc_dma_rd_rsp_vld_C248 ;
  assign mc_dma_rd_rsp_vld_R248 = fangyuan2_R [265:265] ;
  assign mc_dma_rd_rsp_vld_X248 = fangyuan2_X [265:265] ;
  assign mc_dma_rd_rsp_vld_C248 = fangyuan2_C [265:265] ;
  logic [0:0] mc_dma_rd_rsp_vld_R249 ;
  logic [0:0] mc_dma_rd_rsp_vld_X249 ;
  logic [0:0] mc_dma_rd_rsp_vld_C249 ;
  assign mc_dma_rd_rsp_vld_R249 = fangyuan2_R [264:264] ;
  assign mc_dma_rd_rsp_vld_X249 = fangyuan2_X [264:264] ;
  assign mc_dma_rd_rsp_vld_C249 = fangyuan2_C [264:264] ;
  logic [0:0] mc_dma_rd_rsp_vld_R250 ;
  logic [0:0] mc_dma_rd_rsp_vld_X250 ;
  logic [0:0] mc_dma_rd_rsp_vld_C250 ;
  assign mc_dma_rd_rsp_vld_R250 = fangyuan2_R [263:263] ;
  assign mc_dma_rd_rsp_vld_X250 = fangyuan2_X [263:263] ;
  assign mc_dma_rd_rsp_vld_C250 = fangyuan2_C [263:263] ;
  logic [0:0] mc_dma_rd_rsp_vld_R251 ;
  logic [0:0] mc_dma_rd_rsp_vld_X251 ;
  logic [0:0] mc_dma_rd_rsp_vld_C251 ;
  assign mc_dma_rd_rsp_vld_R251 = fangyuan2_R [262:262] ;
  assign mc_dma_rd_rsp_vld_X251 = fangyuan2_X [262:262] ;
  assign mc_dma_rd_rsp_vld_C251 = fangyuan2_C [262:262] ;
  logic [0:0] mc_dma_rd_rsp_vld_R252 ;
  logic [0:0] mc_dma_rd_rsp_vld_X252 ;
  logic [0:0] mc_dma_rd_rsp_vld_C252 ;
  assign mc_dma_rd_rsp_vld_R252 = fangyuan2_R [261:261] ;
  assign mc_dma_rd_rsp_vld_X252 = fangyuan2_X [261:261] ;
  assign mc_dma_rd_rsp_vld_C252 = fangyuan2_C [261:261] ;
  logic [0:0] mc_dma_rd_rsp_vld_R253 ;
  logic [0:0] mc_dma_rd_rsp_vld_X253 ;
  logic [0:0] mc_dma_rd_rsp_vld_C253 ;
  assign mc_dma_rd_rsp_vld_R253 = fangyuan2_R [260:260] ;
  assign mc_dma_rd_rsp_vld_X253 = fangyuan2_X [260:260] ;
  assign mc_dma_rd_rsp_vld_C253 = fangyuan2_C [260:260] ;
  logic [0:0] mc_dma_rd_rsp_vld_R254 ;
  logic [0:0] mc_dma_rd_rsp_vld_X254 ;
  logic [0:0] mc_dma_rd_rsp_vld_C254 ;
  assign mc_dma_rd_rsp_vld_R254 = fangyuan2_R [259:259] ;
  assign mc_dma_rd_rsp_vld_X254 = fangyuan2_X [259:259] ;
  assign mc_dma_rd_rsp_vld_C254 = fangyuan2_C [259:259] ;
  logic [0:0] mc_dma_rd_rsp_vld_R255 ;
  logic [0:0] mc_dma_rd_rsp_vld_X255 ;
  logic [0:0] mc_dma_rd_rsp_vld_C255 ;
  assign mc_dma_rd_rsp_vld_R255 = fangyuan2_R [258:258] ;
  assign mc_dma_rd_rsp_vld_X255 = fangyuan2_X [258:258] ;
  assign mc_dma_rd_rsp_vld_C255 = fangyuan2_C [258:258] ;
  logic [0:0] mc_dma_rd_rsp_vld_R256 ;
  logic [0:0] mc_dma_rd_rsp_vld_X256 ;
  logic [0:0] mc_dma_rd_rsp_vld_C256 ;
  assign mc_dma_rd_rsp_vld_R256 = fangyuan2_R [257:257] ;
  assign mc_dma_rd_rsp_vld_X256 = fangyuan2_X [257:257] ;
  assign mc_dma_rd_rsp_vld_C256 = fangyuan2_C [257:257] ;
  logic [0:0] mc_dma_rd_rsp_vld_R257 ;
  logic [0:0] mc_dma_rd_rsp_vld_X257 ;
  logic [0:0] mc_dma_rd_rsp_vld_C257 ;
  assign mc_dma_rd_rsp_vld_R257 = fangyuan2_R [256:256] ;
  assign mc_dma_rd_rsp_vld_X257 = fangyuan2_X [256:256] ;
  assign mc_dma_rd_rsp_vld_C257 = fangyuan2_C [256:256] ;
  logic [0:0] mc_dma_rd_rsp_vld_R258 ;
  logic [0:0] mc_dma_rd_rsp_vld_X258 ;
  logic [0:0] mc_dma_rd_rsp_vld_C258 ;
  assign mc_dma_rd_rsp_vld_R258 = fangyuan2_R [255:255] ;
  assign mc_dma_rd_rsp_vld_X258 = fangyuan2_X [255:255] ;
  assign mc_dma_rd_rsp_vld_C258 = fangyuan2_C [255:255] ;
  logic [0:0] mc_dma_rd_rsp_vld_R259 ;
  logic [0:0] mc_dma_rd_rsp_vld_X259 ;
  logic [0:0] mc_dma_rd_rsp_vld_C259 ;
  assign mc_dma_rd_rsp_vld_R259 = fangyuan2_R [254:254] ;
  assign mc_dma_rd_rsp_vld_X259 = fangyuan2_X [254:254] ;
  assign mc_dma_rd_rsp_vld_C259 = fangyuan2_C [254:254] ;
  logic [0:0] mc_dma_rd_rsp_vld_R260 ;
  logic [0:0] mc_dma_rd_rsp_vld_X260 ;
  logic [0:0] mc_dma_rd_rsp_vld_C260 ;
  assign mc_dma_rd_rsp_vld_R260 = fangyuan2_R [253:253] ;
  assign mc_dma_rd_rsp_vld_X260 = fangyuan2_X [253:253] ;
  assign mc_dma_rd_rsp_vld_C260 = fangyuan2_C [253:253] ;
  logic [0:0] mc_dma_rd_rsp_vld_R261 ;
  logic [0:0] mc_dma_rd_rsp_vld_X261 ;
  logic [0:0] mc_dma_rd_rsp_vld_C261 ;
  assign mc_dma_rd_rsp_vld_R261 = fangyuan2_R [252:252] ;
  assign mc_dma_rd_rsp_vld_X261 = fangyuan2_X [252:252] ;
  assign mc_dma_rd_rsp_vld_C261 = fangyuan2_C [252:252] ;
  logic [0:0] mc_dma_rd_rsp_vld_R262 ;
  logic [0:0] mc_dma_rd_rsp_vld_X262 ;
  logic [0:0] mc_dma_rd_rsp_vld_C262 ;
  assign mc_dma_rd_rsp_vld_R262 = fangyuan2_R [251:251] ;
  assign mc_dma_rd_rsp_vld_X262 = fangyuan2_X [251:251] ;
  assign mc_dma_rd_rsp_vld_C262 = fangyuan2_C [251:251] ;
  logic [0:0] mc_dma_rd_rsp_vld_R263 ;
  logic [0:0] mc_dma_rd_rsp_vld_X263 ;
  logic [0:0] mc_dma_rd_rsp_vld_C263 ;
  assign mc_dma_rd_rsp_vld_R263 = fangyuan2_R [250:250] ;
  assign mc_dma_rd_rsp_vld_X263 = fangyuan2_X [250:250] ;
  assign mc_dma_rd_rsp_vld_C263 = fangyuan2_C [250:250] ;
  logic [0:0] mc_dma_rd_rsp_vld_R264 ;
  logic [0:0] mc_dma_rd_rsp_vld_X264 ;
  logic [0:0] mc_dma_rd_rsp_vld_C264 ;
  assign mc_dma_rd_rsp_vld_R264 = fangyuan2_R [249:249] ;
  assign mc_dma_rd_rsp_vld_X264 = fangyuan2_X [249:249] ;
  assign mc_dma_rd_rsp_vld_C264 = fangyuan2_C [249:249] ;
  logic [0:0] mc_dma_rd_rsp_vld_R265 ;
  logic [0:0] mc_dma_rd_rsp_vld_X265 ;
  logic [0:0] mc_dma_rd_rsp_vld_C265 ;
  assign mc_dma_rd_rsp_vld_R265 = fangyuan2_R [248:248] ;
  assign mc_dma_rd_rsp_vld_X265 = fangyuan2_X [248:248] ;
  assign mc_dma_rd_rsp_vld_C265 = fangyuan2_C [248:248] ;
  logic [0:0] mc_dma_rd_rsp_vld_R266 ;
  logic [0:0] mc_dma_rd_rsp_vld_X266 ;
  logic [0:0] mc_dma_rd_rsp_vld_C266 ;
  assign mc_dma_rd_rsp_vld_R266 = fangyuan2_R [247:247] ;
  assign mc_dma_rd_rsp_vld_X266 = fangyuan2_X [247:247] ;
  assign mc_dma_rd_rsp_vld_C266 = fangyuan2_C [247:247] ;
  logic [0:0] mc_dma_rd_rsp_vld_R267 ;
  logic [0:0] mc_dma_rd_rsp_vld_X267 ;
  logic [0:0] mc_dma_rd_rsp_vld_C267 ;
  assign mc_dma_rd_rsp_vld_R267 = fangyuan2_R [246:246] ;
  assign mc_dma_rd_rsp_vld_X267 = fangyuan2_X [246:246] ;
  assign mc_dma_rd_rsp_vld_C267 = fangyuan2_C [246:246] ;
  logic [0:0] mc_dma_rd_rsp_vld_R268 ;
  logic [0:0] mc_dma_rd_rsp_vld_X268 ;
  logic [0:0] mc_dma_rd_rsp_vld_C268 ;
  assign mc_dma_rd_rsp_vld_R268 = fangyuan2_R [245:245] ;
  assign mc_dma_rd_rsp_vld_X268 = fangyuan2_X [245:245] ;
  assign mc_dma_rd_rsp_vld_C268 = fangyuan2_C [245:245] ;
  logic [0:0] mc_dma_rd_rsp_vld_R269 ;
  logic [0:0] mc_dma_rd_rsp_vld_X269 ;
  logic [0:0] mc_dma_rd_rsp_vld_C269 ;
  assign mc_dma_rd_rsp_vld_R269 = fangyuan2_R [244:244] ;
  assign mc_dma_rd_rsp_vld_X269 = fangyuan2_X [244:244] ;
  assign mc_dma_rd_rsp_vld_C269 = fangyuan2_C [244:244] ;
  logic [0:0] mc_dma_rd_rsp_vld_R270 ;
  logic [0:0] mc_dma_rd_rsp_vld_X270 ;
  logic [0:0] mc_dma_rd_rsp_vld_C270 ;
  assign mc_dma_rd_rsp_vld_R270 = fangyuan2_R [243:243] ;
  assign mc_dma_rd_rsp_vld_X270 = fangyuan2_X [243:243] ;
  assign mc_dma_rd_rsp_vld_C270 = fangyuan2_C [243:243] ;
  logic [0:0] mc_dma_rd_rsp_vld_R271 ;
  logic [0:0] mc_dma_rd_rsp_vld_X271 ;
  logic [0:0] mc_dma_rd_rsp_vld_C271 ;
  assign mc_dma_rd_rsp_vld_R271 = fangyuan2_R [242:242] ;
  assign mc_dma_rd_rsp_vld_X271 = fangyuan2_X [242:242] ;
  assign mc_dma_rd_rsp_vld_C271 = fangyuan2_C [242:242] ;
  logic [0:0] mc_dma_rd_rsp_vld_R272 ;
  logic [0:0] mc_dma_rd_rsp_vld_X272 ;
  logic [0:0] mc_dma_rd_rsp_vld_C272 ;
  assign mc_dma_rd_rsp_vld_R272 = fangyuan2_R [241:241] ;
  assign mc_dma_rd_rsp_vld_X272 = fangyuan2_X [241:241] ;
  assign mc_dma_rd_rsp_vld_C272 = fangyuan2_C [241:241] ;
  logic [0:0] mc_dma_rd_rsp_vld_R273 ;
  logic [0:0] mc_dma_rd_rsp_vld_X273 ;
  logic [0:0] mc_dma_rd_rsp_vld_C273 ;
  assign mc_dma_rd_rsp_vld_R273 = fangyuan2_R [240:240] ;
  assign mc_dma_rd_rsp_vld_X273 = fangyuan2_X [240:240] ;
  assign mc_dma_rd_rsp_vld_C273 = fangyuan2_C [240:240] ;
  logic [0:0] mc_dma_rd_rsp_vld_R274 ;
  logic [0:0] mc_dma_rd_rsp_vld_X274 ;
  logic [0:0] mc_dma_rd_rsp_vld_C274 ;
  assign mc_dma_rd_rsp_vld_R274 = fangyuan2_R [239:239] ;
  assign mc_dma_rd_rsp_vld_X274 = fangyuan2_X [239:239] ;
  assign mc_dma_rd_rsp_vld_C274 = fangyuan2_C [239:239] ;
  logic [0:0] mc_dma_rd_rsp_vld_R275 ;
  logic [0:0] mc_dma_rd_rsp_vld_X275 ;
  logic [0:0] mc_dma_rd_rsp_vld_C275 ;
  assign mc_dma_rd_rsp_vld_R275 = fangyuan2_R [238:238] ;
  assign mc_dma_rd_rsp_vld_X275 = fangyuan2_X [238:238] ;
  assign mc_dma_rd_rsp_vld_C275 = fangyuan2_C [238:238] ;
  logic [0:0] mc_dma_rd_rsp_vld_R276 ;
  logic [0:0] mc_dma_rd_rsp_vld_X276 ;
  logic [0:0] mc_dma_rd_rsp_vld_C276 ;
  assign mc_dma_rd_rsp_vld_R276 = fangyuan2_R [237:237] ;
  assign mc_dma_rd_rsp_vld_X276 = fangyuan2_X [237:237] ;
  assign mc_dma_rd_rsp_vld_C276 = fangyuan2_C [237:237] ;
  logic [0:0] mc_dma_rd_rsp_vld_R277 ;
  logic [0:0] mc_dma_rd_rsp_vld_X277 ;
  logic [0:0] mc_dma_rd_rsp_vld_C277 ;
  assign mc_dma_rd_rsp_vld_R277 = fangyuan2_R [236:236] ;
  assign mc_dma_rd_rsp_vld_X277 = fangyuan2_X [236:236] ;
  assign mc_dma_rd_rsp_vld_C277 = fangyuan2_C [236:236] ;
  logic [0:0] mc_dma_rd_rsp_vld_R278 ;
  logic [0:0] mc_dma_rd_rsp_vld_X278 ;
  logic [0:0] mc_dma_rd_rsp_vld_C278 ;
  assign mc_dma_rd_rsp_vld_R278 = fangyuan2_R [235:235] ;
  assign mc_dma_rd_rsp_vld_X278 = fangyuan2_X [235:235] ;
  assign mc_dma_rd_rsp_vld_C278 = fangyuan2_C [235:235] ;
  logic [0:0] mc_dma_rd_rsp_vld_R279 ;
  logic [0:0] mc_dma_rd_rsp_vld_X279 ;
  logic [0:0] mc_dma_rd_rsp_vld_C279 ;
  assign mc_dma_rd_rsp_vld_R279 = fangyuan2_R [234:234] ;
  assign mc_dma_rd_rsp_vld_X279 = fangyuan2_X [234:234] ;
  assign mc_dma_rd_rsp_vld_C279 = fangyuan2_C [234:234] ;
  logic [0:0] mc_dma_rd_rsp_vld_R280 ;
  logic [0:0] mc_dma_rd_rsp_vld_X280 ;
  logic [0:0] mc_dma_rd_rsp_vld_C280 ;
  assign mc_dma_rd_rsp_vld_R280 = fangyuan2_R [233:233] ;
  assign mc_dma_rd_rsp_vld_X280 = fangyuan2_X [233:233] ;
  assign mc_dma_rd_rsp_vld_C280 = fangyuan2_C [233:233] ;
  logic [0:0] mc_dma_rd_rsp_vld_R281 ;
  logic [0:0] mc_dma_rd_rsp_vld_X281 ;
  logic [0:0] mc_dma_rd_rsp_vld_C281 ;
  assign mc_dma_rd_rsp_vld_R281 = fangyuan2_R [232:232] ;
  assign mc_dma_rd_rsp_vld_X281 = fangyuan2_X [232:232] ;
  assign mc_dma_rd_rsp_vld_C281 = fangyuan2_C [232:232] ;
  logic [0:0] mc_dma_rd_rsp_vld_R282 ;
  logic [0:0] mc_dma_rd_rsp_vld_X282 ;
  logic [0:0] mc_dma_rd_rsp_vld_C282 ;
  assign mc_dma_rd_rsp_vld_R282 = fangyuan2_R [231:231] ;
  assign mc_dma_rd_rsp_vld_X282 = fangyuan2_X [231:231] ;
  assign mc_dma_rd_rsp_vld_C282 = fangyuan2_C [231:231] ;
  logic [0:0] mc_dma_rd_rsp_vld_R283 ;
  logic [0:0] mc_dma_rd_rsp_vld_X283 ;
  logic [0:0] mc_dma_rd_rsp_vld_C283 ;
  assign mc_dma_rd_rsp_vld_R283 = fangyuan2_R [230:230] ;
  assign mc_dma_rd_rsp_vld_X283 = fangyuan2_X [230:230] ;
  assign mc_dma_rd_rsp_vld_C283 = fangyuan2_C [230:230] ;
  logic [0:0] mc_dma_rd_rsp_vld_R284 ;
  logic [0:0] mc_dma_rd_rsp_vld_X284 ;
  logic [0:0] mc_dma_rd_rsp_vld_C284 ;
  assign mc_dma_rd_rsp_vld_R284 = fangyuan2_R [229:229] ;
  assign mc_dma_rd_rsp_vld_X284 = fangyuan2_X [229:229] ;
  assign mc_dma_rd_rsp_vld_C284 = fangyuan2_C [229:229] ;
  logic [0:0] mc_dma_rd_rsp_vld_R285 ;
  logic [0:0] mc_dma_rd_rsp_vld_X285 ;
  logic [0:0] mc_dma_rd_rsp_vld_C285 ;
  assign mc_dma_rd_rsp_vld_R285 = fangyuan2_R [228:228] ;
  assign mc_dma_rd_rsp_vld_X285 = fangyuan2_X [228:228] ;
  assign mc_dma_rd_rsp_vld_C285 = fangyuan2_C [228:228] ;
  logic [0:0] mc_dma_rd_rsp_vld_R286 ;
  logic [0:0] mc_dma_rd_rsp_vld_X286 ;
  logic [0:0] mc_dma_rd_rsp_vld_C286 ;
  assign mc_dma_rd_rsp_vld_R286 = fangyuan2_R [227:227] ;
  assign mc_dma_rd_rsp_vld_X286 = fangyuan2_X [227:227] ;
  assign mc_dma_rd_rsp_vld_C286 = fangyuan2_C [227:227] ;
  logic [0:0] mc_dma_rd_rsp_vld_R287 ;
  logic [0:0] mc_dma_rd_rsp_vld_X287 ;
  logic [0:0] mc_dma_rd_rsp_vld_C287 ;
  assign mc_dma_rd_rsp_vld_R287 = fangyuan2_R [226:226] ;
  assign mc_dma_rd_rsp_vld_X287 = fangyuan2_X [226:226] ;
  assign mc_dma_rd_rsp_vld_C287 = fangyuan2_C [226:226] ;
  logic [0:0] mc_dma_rd_rsp_vld_R288 ;
  logic [0:0] mc_dma_rd_rsp_vld_X288 ;
  logic [0:0] mc_dma_rd_rsp_vld_C288 ;
  assign mc_dma_rd_rsp_vld_R288 = fangyuan2_R [225:225] ;
  assign mc_dma_rd_rsp_vld_X288 = fangyuan2_X [225:225] ;
  assign mc_dma_rd_rsp_vld_C288 = fangyuan2_C [225:225] ;
  logic [0:0] mc_dma_rd_rsp_vld_R289 ;
  logic [0:0] mc_dma_rd_rsp_vld_X289 ;
  logic [0:0] mc_dma_rd_rsp_vld_C289 ;
  assign mc_dma_rd_rsp_vld_R289 = fangyuan2_R [224:224] ;
  assign mc_dma_rd_rsp_vld_X289 = fangyuan2_X [224:224] ;
  assign mc_dma_rd_rsp_vld_C289 = fangyuan2_C [224:224] ;
  logic [0:0] mc_dma_rd_rsp_vld_R290 ;
  logic [0:0] mc_dma_rd_rsp_vld_X290 ;
  logic [0:0] mc_dma_rd_rsp_vld_C290 ;
  assign mc_dma_rd_rsp_vld_R290 = fangyuan2_R [223:223] ;
  assign mc_dma_rd_rsp_vld_X290 = fangyuan2_X [223:223] ;
  assign mc_dma_rd_rsp_vld_C290 = fangyuan2_C [223:223] ;
  logic [0:0] mc_dma_rd_rsp_vld_R291 ;
  logic [0:0] mc_dma_rd_rsp_vld_X291 ;
  logic [0:0] mc_dma_rd_rsp_vld_C291 ;
  assign mc_dma_rd_rsp_vld_R291 = fangyuan2_R [222:222] ;
  assign mc_dma_rd_rsp_vld_X291 = fangyuan2_X [222:222] ;
  assign mc_dma_rd_rsp_vld_C291 = fangyuan2_C [222:222] ;
  logic [0:0] mc_dma_rd_rsp_vld_R292 ;
  logic [0:0] mc_dma_rd_rsp_vld_X292 ;
  logic [0:0] mc_dma_rd_rsp_vld_C292 ;
  assign mc_dma_rd_rsp_vld_R292 = fangyuan2_R [221:221] ;
  assign mc_dma_rd_rsp_vld_X292 = fangyuan2_X [221:221] ;
  assign mc_dma_rd_rsp_vld_C292 = fangyuan2_C [221:221] ;
  logic [0:0] mc_dma_rd_rsp_vld_R293 ;
  logic [0:0] mc_dma_rd_rsp_vld_X293 ;
  logic [0:0] mc_dma_rd_rsp_vld_C293 ;
  assign mc_dma_rd_rsp_vld_R293 = fangyuan2_R [220:220] ;
  assign mc_dma_rd_rsp_vld_X293 = fangyuan2_X [220:220] ;
  assign mc_dma_rd_rsp_vld_C293 = fangyuan2_C [220:220] ;
  logic [0:0] mc_dma_rd_rsp_vld_R294 ;
  logic [0:0] mc_dma_rd_rsp_vld_X294 ;
  logic [0:0] mc_dma_rd_rsp_vld_C294 ;
  assign mc_dma_rd_rsp_vld_R294 = fangyuan2_R [219:219] ;
  assign mc_dma_rd_rsp_vld_X294 = fangyuan2_X [219:219] ;
  assign mc_dma_rd_rsp_vld_C294 = fangyuan2_C [219:219] ;
  logic [0:0] mc_dma_rd_rsp_vld_R295 ;
  logic [0:0] mc_dma_rd_rsp_vld_X295 ;
  logic [0:0] mc_dma_rd_rsp_vld_C295 ;
  assign mc_dma_rd_rsp_vld_R295 = fangyuan2_R [218:218] ;
  assign mc_dma_rd_rsp_vld_X295 = fangyuan2_X [218:218] ;
  assign mc_dma_rd_rsp_vld_C295 = fangyuan2_C [218:218] ;
  logic [0:0] mc_dma_rd_rsp_vld_R296 ;
  logic [0:0] mc_dma_rd_rsp_vld_X296 ;
  logic [0:0] mc_dma_rd_rsp_vld_C296 ;
  assign mc_dma_rd_rsp_vld_R296 = fangyuan2_R [217:217] ;
  assign mc_dma_rd_rsp_vld_X296 = fangyuan2_X [217:217] ;
  assign mc_dma_rd_rsp_vld_C296 = fangyuan2_C [217:217] ;
  logic [0:0] mc_dma_rd_rsp_vld_R297 ;
  logic [0:0] mc_dma_rd_rsp_vld_X297 ;
  logic [0:0] mc_dma_rd_rsp_vld_C297 ;
  assign mc_dma_rd_rsp_vld_R297 = fangyuan2_R [216:216] ;
  assign mc_dma_rd_rsp_vld_X297 = fangyuan2_X [216:216] ;
  assign mc_dma_rd_rsp_vld_C297 = fangyuan2_C [216:216] ;
  logic [0:0] mc_dma_rd_rsp_vld_R298 ;
  logic [0:0] mc_dma_rd_rsp_vld_X298 ;
  logic [0:0] mc_dma_rd_rsp_vld_C298 ;
  assign mc_dma_rd_rsp_vld_R298 = fangyuan2_R [215:215] ;
  assign mc_dma_rd_rsp_vld_X298 = fangyuan2_X [215:215] ;
  assign mc_dma_rd_rsp_vld_C298 = fangyuan2_C [215:215] ;
  logic [0:0] mc_dma_rd_rsp_vld_R299 ;
  logic [0:0] mc_dma_rd_rsp_vld_X299 ;
  logic [0:0] mc_dma_rd_rsp_vld_C299 ;
  assign mc_dma_rd_rsp_vld_R299 = fangyuan2_R [214:214] ;
  assign mc_dma_rd_rsp_vld_X299 = fangyuan2_X [214:214] ;
  assign mc_dma_rd_rsp_vld_C299 = fangyuan2_C [214:214] ;
  logic [0:0] mc_dma_rd_rsp_vld_R300 ;
  logic [0:0] mc_dma_rd_rsp_vld_X300 ;
  logic [0:0] mc_dma_rd_rsp_vld_C300 ;
  assign mc_dma_rd_rsp_vld_R300 = fangyuan2_R [213:213] ;
  assign mc_dma_rd_rsp_vld_X300 = fangyuan2_X [213:213] ;
  assign mc_dma_rd_rsp_vld_C300 = fangyuan2_C [213:213] ;
  logic [0:0] mc_dma_rd_rsp_vld_R301 ;
  logic [0:0] mc_dma_rd_rsp_vld_X301 ;
  logic [0:0] mc_dma_rd_rsp_vld_C301 ;
  assign mc_dma_rd_rsp_vld_R301 = fangyuan2_R [212:212] ;
  assign mc_dma_rd_rsp_vld_X301 = fangyuan2_X [212:212] ;
  assign mc_dma_rd_rsp_vld_C301 = fangyuan2_C [212:212] ;
  logic [0:0] mc_dma_rd_rsp_vld_R302 ;
  logic [0:0] mc_dma_rd_rsp_vld_X302 ;
  logic [0:0] mc_dma_rd_rsp_vld_C302 ;
  assign mc_dma_rd_rsp_vld_R302 = fangyuan2_R [211:211] ;
  assign mc_dma_rd_rsp_vld_X302 = fangyuan2_X [211:211] ;
  assign mc_dma_rd_rsp_vld_C302 = fangyuan2_C [211:211] ;
  logic [0:0] mc_dma_rd_rsp_vld_R303 ;
  logic [0:0] mc_dma_rd_rsp_vld_X303 ;
  logic [0:0] mc_dma_rd_rsp_vld_C303 ;
  assign mc_dma_rd_rsp_vld_R303 = fangyuan2_R [210:210] ;
  assign mc_dma_rd_rsp_vld_X303 = fangyuan2_X [210:210] ;
  assign mc_dma_rd_rsp_vld_C303 = fangyuan2_C [210:210] ;
  logic [0:0] mc_dma_rd_rsp_vld_R304 ;
  logic [0:0] mc_dma_rd_rsp_vld_X304 ;
  logic [0:0] mc_dma_rd_rsp_vld_C304 ;
  assign mc_dma_rd_rsp_vld_R304 = fangyuan2_R [209:209] ;
  assign mc_dma_rd_rsp_vld_X304 = fangyuan2_X [209:209] ;
  assign mc_dma_rd_rsp_vld_C304 = fangyuan2_C [209:209] ;
  logic [0:0] mc_dma_rd_rsp_vld_R305 ;
  logic [0:0] mc_dma_rd_rsp_vld_X305 ;
  logic [0:0] mc_dma_rd_rsp_vld_C305 ;
  assign mc_dma_rd_rsp_vld_R305 = fangyuan2_R [208:208] ;
  assign mc_dma_rd_rsp_vld_X305 = fangyuan2_X [208:208] ;
  assign mc_dma_rd_rsp_vld_C305 = fangyuan2_C [208:208] ;
  logic [0:0] mc_dma_rd_rsp_vld_R306 ;
  logic [0:0] mc_dma_rd_rsp_vld_X306 ;
  logic [0:0] mc_dma_rd_rsp_vld_C306 ;
  assign mc_dma_rd_rsp_vld_R306 = fangyuan2_R [207:207] ;
  assign mc_dma_rd_rsp_vld_X306 = fangyuan2_X [207:207] ;
  assign mc_dma_rd_rsp_vld_C306 = fangyuan2_C [207:207] ;
  logic [0:0] mc_dma_rd_rsp_vld_R307 ;
  logic [0:0] mc_dma_rd_rsp_vld_X307 ;
  logic [0:0] mc_dma_rd_rsp_vld_C307 ;
  assign mc_dma_rd_rsp_vld_R307 = fangyuan2_R [206:206] ;
  assign mc_dma_rd_rsp_vld_X307 = fangyuan2_X [206:206] ;
  assign mc_dma_rd_rsp_vld_C307 = fangyuan2_C [206:206] ;
  logic [0:0] mc_dma_rd_rsp_vld_R308 ;
  logic [0:0] mc_dma_rd_rsp_vld_X308 ;
  logic [0:0] mc_dma_rd_rsp_vld_C308 ;
  assign mc_dma_rd_rsp_vld_R308 = fangyuan2_R [205:205] ;
  assign mc_dma_rd_rsp_vld_X308 = fangyuan2_X [205:205] ;
  assign mc_dma_rd_rsp_vld_C308 = fangyuan2_C [205:205] ;
  logic [0:0] mc_dma_rd_rsp_vld_R309 ;
  logic [0:0] mc_dma_rd_rsp_vld_X309 ;
  logic [0:0] mc_dma_rd_rsp_vld_C309 ;
  assign mc_dma_rd_rsp_vld_R309 = fangyuan2_R [204:204] ;
  assign mc_dma_rd_rsp_vld_X309 = fangyuan2_X [204:204] ;
  assign mc_dma_rd_rsp_vld_C309 = fangyuan2_C [204:204] ;
  logic [0:0] mc_dma_rd_rsp_vld_R310 ;
  logic [0:0] mc_dma_rd_rsp_vld_X310 ;
  logic [0:0] mc_dma_rd_rsp_vld_C310 ;
  assign mc_dma_rd_rsp_vld_R310 = fangyuan2_R [203:203] ;
  assign mc_dma_rd_rsp_vld_X310 = fangyuan2_X [203:203] ;
  assign mc_dma_rd_rsp_vld_C310 = fangyuan2_C [203:203] ;
  logic [0:0] mc_dma_rd_rsp_vld_R311 ;
  logic [0:0] mc_dma_rd_rsp_vld_X311 ;
  logic [0:0] mc_dma_rd_rsp_vld_C311 ;
  assign mc_dma_rd_rsp_vld_R311 = fangyuan2_R [202:202] ;
  assign mc_dma_rd_rsp_vld_X311 = fangyuan2_X [202:202] ;
  assign mc_dma_rd_rsp_vld_C311 = fangyuan2_C [202:202] ;
  logic [0:0] mc_dma_rd_rsp_vld_R312 ;
  logic [0:0] mc_dma_rd_rsp_vld_X312 ;
  logic [0:0] mc_dma_rd_rsp_vld_C312 ;
  assign mc_dma_rd_rsp_vld_R312 = fangyuan2_R [201:201] ;
  assign mc_dma_rd_rsp_vld_X312 = fangyuan2_X [201:201] ;
  assign mc_dma_rd_rsp_vld_C312 = fangyuan2_C [201:201] ;
  logic [0:0] mc_dma_rd_rsp_vld_R313 ;
  logic [0:0] mc_dma_rd_rsp_vld_X313 ;
  logic [0:0] mc_dma_rd_rsp_vld_C313 ;
  assign mc_dma_rd_rsp_vld_R313 = fangyuan2_R [200:200] ;
  assign mc_dma_rd_rsp_vld_X313 = fangyuan2_X [200:200] ;
  assign mc_dma_rd_rsp_vld_C313 = fangyuan2_C [200:200] ;
  logic [0:0] mc_dma_rd_rsp_vld_R314 ;
  logic [0:0] mc_dma_rd_rsp_vld_X314 ;
  logic [0:0] mc_dma_rd_rsp_vld_C314 ;
  assign mc_dma_rd_rsp_vld_R314 = fangyuan2_R [199:199] ;
  assign mc_dma_rd_rsp_vld_X314 = fangyuan2_X [199:199] ;
  assign mc_dma_rd_rsp_vld_C314 = fangyuan2_C [199:199] ;
  logic [0:0] mc_dma_rd_rsp_vld_R315 ;
  logic [0:0] mc_dma_rd_rsp_vld_X315 ;
  logic [0:0] mc_dma_rd_rsp_vld_C315 ;
  assign mc_dma_rd_rsp_vld_R315 = fangyuan2_R [198:198] ;
  assign mc_dma_rd_rsp_vld_X315 = fangyuan2_X [198:198] ;
  assign mc_dma_rd_rsp_vld_C315 = fangyuan2_C [198:198] ;
  logic [0:0] mc_dma_rd_rsp_vld_R316 ;
  logic [0:0] mc_dma_rd_rsp_vld_X316 ;
  logic [0:0] mc_dma_rd_rsp_vld_C316 ;
  assign mc_dma_rd_rsp_vld_R316 = fangyuan2_R [197:197] ;
  assign mc_dma_rd_rsp_vld_X316 = fangyuan2_X [197:197] ;
  assign mc_dma_rd_rsp_vld_C316 = fangyuan2_C [197:197] ;
  logic [0:0] mc_dma_rd_rsp_vld_R317 ;
  logic [0:0] mc_dma_rd_rsp_vld_X317 ;
  logic [0:0] mc_dma_rd_rsp_vld_C317 ;
  assign mc_dma_rd_rsp_vld_R317 = fangyuan2_R [196:196] ;
  assign mc_dma_rd_rsp_vld_X317 = fangyuan2_X [196:196] ;
  assign mc_dma_rd_rsp_vld_C317 = fangyuan2_C [196:196] ;
  logic [0:0] mc_dma_rd_rsp_vld_R318 ;
  logic [0:0] mc_dma_rd_rsp_vld_X318 ;
  logic [0:0] mc_dma_rd_rsp_vld_C318 ;
  assign mc_dma_rd_rsp_vld_R318 = fangyuan2_R [195:195] ;
  assign mc_dma_rd_rsp_vld_X318 = fangyuan2_X [195:195] ;
  assign mc_dma_rd_rsp_vld_C318 = fangyuan2_C [195:195] ;
  logic [0:0] mc_dma_rd_rsp_vld_R319 ;
  logic [0:0] mc_dma_rd_rsp_vld_X319 ;
  logic [0:0] mc_dma_rd_rsp_vld_C319 ;
  assign mc_dma_rd_rsp_vld_R319 = fangyuan2_R [194:194] ;
  assign mc_dma_rd_rsp_vld_X319 = fangyuan2_X [194:194] ;
  assign mc_dma_rd_rsp_vld_C319 = fangyuan2_C [194:194] ;
  logic [0:0] mc_dma_rd_rsp_vld_R320 ;
  logic [0:0] mc_dma_rd_rsp_vld_X320 ;
  logic [0:0] mc_dma_rd_rsp_vld_C320 ;
  assign mc_dma_rd_rsp_vld_R320 = fangyuan2_R [193:193] ;
  assign mc_dma_rd_rsp_vld_X320 = fangyuan2_X [193:193] ;
  assign mc_dma_rd_rsp_vld_C320 = fangyuan2_C [193:193] ;
  logic [0:0] mc_dma_rd_rsp_vld_R321 ;
  logic [0:0] mc_dma_rd_rsp_vld_X321 ;
  logic [0:0] mc_dma_rd_rsp_vld_C321 ;
  assign mc_dma_rd_rsp_vld_R321 = fangyuan2_R [192:192] ;
  assign mc_dma_rd_rsp_vld_X321 = fangyuan2_X [192:192] ;
  assign mc_dma_rd_rsp_vld_C321 = fangyuan2_C [192:192] ;
  logic [0:0] mc_dma_rd_rsp_vld_R322 ;
  logic [0:0] mc_dma_rd_rsp_vld_X322 ;
  logic [0:0] mc_dma_rd_rsp_vld_C322 ;
  assign mc_dma_rd_rsp_vld_R322 = fangyuan2_R [191:191] ;
  assign mc_dma_rd_rsp_vld_X322 = fangyuan2_X [191:191] ;
  assign mc_dma_rd_rsp_vld_C322 = fangyuan2_C [191:191] ;
  logic [0:0] mc_dma_rd_rsp_vld_R323 ;
  logic [0:0] mc_dma_rd_rsp_vld_X323 ;
  logic [0:0] mc_dma_rd_rsp_vld_C323 ;
  assign mc_dma_rd_rsp_vld_R323 = fangyuan2_R [190:190] ;
  assign mc_dma_rd_rsp_vld_X323 = fangyuan2_X [190:190] ;
  assign mc_dma_rd_rsp_vld_C323 = fangyuan2_C [190:190] ;
  logic [0:0] mc_dma_rd_rsp_vld_R324 ;
  logic [0:0] mc_dma_rd_rsp_vld_X324 ;
  logic [0:0] mc_dma_rd_rsp_vld_C324 ;
  assign mc_dma_rd_rsp_vld_R324 = fangyuan2_R [189:189] ;
  assign mc_dma_rd_rsp_vld_X324 = fangyuan2_X [189:189] ;
  assign mc_dma_rd_rsp_vld_C324 = fangyuan2_C [189:189] ;
  logic [0:0] mc_dma_rd_rsp_vld_R325 ;
  logic [0:0] mc_dma_rd_rsp_vld_X325 ;
  logic [0:0] mc_dma_rd_rsp_vld_C325 ;
  assign mc_dma_rd_rsp_vld_R325 = fangyuan2_R [188:188] ;
  assign mc_dma_rd_rsp_vld_X325 = fangyuan2_X [188:188] ;
  assign mc_dma_rd_rsp_vld_C325 = fangyuan2_C [188:188] ;
  logic [0:0] mc_dma_rd_rsp_vld_R326 ;
  logic [0:0] mc_dma_rd_rsp_vld_X326 ;
  logic [0:0] mc_dma_rd_rsp_vld_C326 ;
  assign mc_dma_rd_rsp_vld_R326 = fangyuan2_R [187:187] ;
  assign mc_dma_rd_rsp_vld_X326 = fangyuan2_X [187:187] ;
  assign mc_dma_rd_rsp_vld_C326 = fangyuan2_C [187:187] ;
  logic [0:0] mc_dma_rd_rsp_vld_R327 ;
  logic [0:0] mc_dma_rd_rsp_vld_X327 ;
  logic [0:0] mc_dma_rd_rsp_vld_C327 ;
  assign mc_dma_rd_rsp_vld_R327 = fangyuan2_R [186:186] ;
  assign mc_dma_rd_rsp_vld_X327 = fangyuan2_X [186:186] ;
  assign mc_dma_rd_rsp_vld_C327 = fangyuan2_C [186:186] ;
  logic [0:0] mc_dma_rd_rsp_vld_R328 ;
  logic [0:0] mc_dma_rd_rsp_vld_X328 ;
  logic [0:0] mc_dma_rd_rsp_vld_C328 ;
  assign mc_dma_rd_rsp_vld_R328 = fangyuan2_R [185:185] ;
  assign mc_dma_rd_rsp_vld_X328 = fangyuan2_X [185:185] ;
  assign mc_dma_rd_rsp_vld_C328 = fangyuan2_C [185:185] ;
  logic [0:0] mc_dma_rd_rsp_vld_R329 ;
  logic [0:0] mc_dma_rd_rsp_vld_X329 ;
  logic [0:0] mc_dma_rd_rsp_vld_C329 ;
  assign mc_dma_rd_rsp_vld_R329 = fangyuan2_R [184:184] ;
  assign mc_dma_rd_rsp_vld_X329 = fangyuan2_X [184:184] ;
  assign mc_dma_rd_rsp_vld_C329 = fangyuan2_C [184:184] ;
  logic [0:0] mc_dma_rd_rsp_vld_R330 ;
  logic [0:0] mc_dma_rd_rsp_vld_X330 ;
  logic [0:0] mc_dma_rd_rsp_vld_C330 ;
  assign mc_dma_rd_rsp_vld_R330 = fangyuan2_R [183:183] ;
  assign mc_dma_rd_rsp_vld_X330 = fangyuan2_X [183:183] ;
  assign mc_dma_rd_rsp_vld_C330 = fangyuan2_C [183:183] ;
  logic [0:0] mc_dma_rd_rsp_vld_R331 ;
  logic [0:0] mc_dma_rd_rsp_vld_X331 ;
  logic [0:0] mc_dma_rd_rsp_vld_C331 ;
  assign mc_dma_rd_rsp_vld_R331 = fangyuan2_R [182:182] ;
  assign mc_dma_rd_rsp_vld_X331 = fangyuan2_X [182:182] ;
  assign mc_dma_rd_rsp_vld_C331 = fangyuan2_C [182:182] ;
  logic [0:0] mc_dma_rd_rsp_vld_R332 ;
  logic [0:0] mc_dma_rd_rsp_vld_X332 ;
  logic [0:0] mc_dma_rd_rsp_vld_C332 ;
  assign mc_dma_rd_rsp_vld_R332 = fangyuan2_R [181:181] ;
  assign mc_dma_rd_rsp_vld_X332 = fangyuan2_X [181:181] ;
  assign mc_dma_rd_rsp_vld_C332 = fangyuan2_C [181:181] ;
  logic [0:0] mc_dma_rd_rsp_vld_R333 ;
  logic [0:0] mc_dma_rd_rsp_vld_X333 ;
  logic [0:0] mc_dma_rd_rsp_vld_C333 ;
  assign mc_dma_rd_rsp_vld_R333 = fangyuan2_R [180:180] ;
  assign mc_dma_rd_rsp_vld_X333 = fangyuan2_X [180:180] ;
  assign mc_dma_rd_rsp_vld_C333 = fangyuan2_C [180:180] ;
  logic [0:0] mc_dma_rd_rsp_vld_R334 ;
  logic [0:0] mc_dma_rd_rsp_vld_X334 ;
  logic [0:0] mc_dma_rd_rsp_vld_C334 ;
  assign mc_dma_rd_rsp_vld_R334 = fangyuan2_R [179:179] ;
  assign mc_dma_rd_rsp_vld_X334 = fangyuan2_X [179:179] ;
  assign mc_dma_rd_rsp_vld_C334 = fangyuan2_C [179:179] ;
  logic [0:0] mc_dma_rd_rsp_vld_R335 ;
  logic [0:0] mc_dma_rd_rsp_vld_X335 ;
  logic [0:0] mc_dma_rd_rsp_vld_C335 ;
  assign mc_dma_rd_rsp_vld_R335 = fangyuan2_R [178:178] ;
  assign mc_dma_rd_rsp_vld_X335 = fangyuan2_X [178:178] ;
  assign mc_dma_rd_rsp_vld_C335 = fangyuan2_C [178:178] ;
  logic [0:0] mc_dma_rd_rsp_vld_R336 ;
  logic [0:0] mc_dma_rd_rsp_vld_X336 ;
  logic [0:0] mc_dma_rd_rsp_vld_C336 ;
  assign mc_dma_rd_rsp_vld_R336 = fangyuan2_R [177:177] ;
  assign mc_dma_rd_rsp_vld_X336 = fangyuan2_X [177:177] ;
  assign mc_dma_rd_rsp_vld_C336 = fangyuan2_C [177:177] ;
  logic [0:0] mc_dma_rd_rsp_vld_R337 ;
  logic [0:0] mc_dma_rd_rsp_vld_X337 ;
  logic [0:0] mc_dma_rd_rsp_vld_C337 ;
  assign mc_dma_rd_rsp_vld_R337 = fangyuan2_R [176:176] ;
  assign mc_dma_rd_rsp_vld_X337 = fangyuan2_X [176:176] ;
  assign mc_dma_rd_rsp_vld_C337 = fangyuan2_C [176:176] ;
  logic [0:0] mc_dma_rd_rsp_vld_R338 ;
  logic [0:0] mc_dma_rd_rsp_vld_X338 ;
  logic [0:0] mc_dma_rd_rsp_vld_C338 ;
  assign mc_dma_rd_rsp_vld_R338 = fangyuan2_R [175:175] ;
  assign mc_dma_rd_rsp_vld_X338 = fangyuan2_X [175:175] ;
  assign mc_dma_rd_rsp_vld_C338 = fangyuan2_C [175:175] ;
  logic [0:0] mc_dma_rd_rsp_vld_R339 ;
  logic [0:0] mc_dma_rd_rsp_vld_X339 ;
  logic [0:0] mc_dma_rd_rsp_vld_C339 ;
  assign mc_dma_rd_rsp_vld_R339 = fangyuan2_R [174:174] ;
  assign mc_dma_rd_rsp_vld_X339 = fangyuan2_X [174:174] ;
  assign mc_dma_rd_rsp_vld_C339 = fangyuan2_C [174:174] ;
  logic [0:0] mc_dma_rd_rsp_vld_R340 ;
  logic [0:0] mc_dma_rd_rsp_vld_X340 ;
  logic [0:0] mc_dma_rd_rsp_vld_C340 ;
  assign mc_dma_rd_rsp_vld_R340 = fangyuan2_R [173:173] ;
  assign mc_dma_rd_rsp_vld_X340 = fangyuan2_X [173:173] ;
  assign mc_dma_rd_rsp_vld_C340 = fangyuan2_C [173:173] ;
  logic [0:0] mc_dma_rd_rsp_vld_R341 ;
  logic [0:0] mc_dma_rd_rsp_vld_X341 ;
  logic [0:0] mc_dma_rd_rsp_vld_C341 ;
  assign mc_dma_rd_rsp_vld_R341 = fangyuan2_R [172:172] ;
  assign mc_dma_rd_rsp_vld_X341 = fangyuan2_X [172:172] ;
  assign mc_dma_rd_rsp_vld_C341 = fangyuan2_C [172:172] ;
  logic [0:0] mc_dma_rd_rsp_vld_R342 ;
  logic [0:0] mc_dma_rd_rsp_vld_X342 ;
  logic [0:0] mc_dma_rd_rsp_vld_C342 ;
  assign mc_dma_rd_rsp_vld_R342 = fangyuan2_R [171:171] ;
  assign mc_dma_rd_rsp_vld_X342 = fangyuan2_X [171:171] ;
  assign mc_dma_rd_rsp_vld_C342 = fangyuan2_C [171:171] ;
  logic [0:0] mc_dma_rd_rsp_vld_R343 ;
  logic [0:0] mc_dma_rd_rsp_vld_X343 ;
  logic [0:0] mc_dma_rd_rsp_vld_C343 ;
  assign mc_dma_rd_rsp_vld_R343 = fangyuan2_R [170:170] ;
  assign mc_dma_rd_rsp_vld_X343 = fangyuan2_X [170:170] ;
  assign mc_dma_rd_rsp_vld_C343 = fangyuan2_C [170:170] ;
  logic [0:0] mc_dma_rd_rsp_vld_R344 ;
  logic [0:0] mc_dma_rd_rsp_vld_X344 ;
  logic [0:0] mc_dma_rd_rsp_vld_C344 ;
  assign mc_dma_rd_rsp_vld_R344 = fangyuan2_R [169:169] ;
  assign mc_dma_rd_rsp_vld_X344 = fangyuan2_X [169:169] ;
  assign mc_dma_rd_rsp_vld_C344 = fangyuan2_C [169:169] ;
  logic [0:0] mc_dma_rd_rsp_vld_R345 ;
  logic [0:0] mc_dma_rd_rsp_vld_X345 ;
  logic [0:0] mc_dma_rd_rsp_vld_C345 ;
  assign mc_dma_rd_rsp_vld_R345 = fangyuan2_R [168:168] ;
  assign mc_dma_rd_rsp_vld_X345 = fangyuan2_X [168:168] ;
  assign mc_dma_rd_rsp_vld_C345 = fangyuan2_C [168:168] ;
  logic [0:0] mc_dma_rd_rsp_vld_R346 ;
  logic [0:0] mc_dma_rd_rsp_vld_X346 ;
  logic [0:0] mc_dma_rd_rsp_vld_C346 ;
  assign mc_dma_rd_rsp_vld_R346 = fangyuan2_R [167:167] ;
  assign mc_dma_rd_rsp_vld_X346 = fangyuan2_X [167:167] ;
  assign mc_dma_rd_rsp_vld_C346 = fangyuan2_C [167:167] ;
  logic [0:0] mc_dma_rd_rsp_vld_R347 ;
  logic [0:0] mc_dma_rd_rsp_vld_X347 ;
  logic [0:0] mc_dma_rd_rsp_vld_C347 ;
  assign mc_dma_rd_rsp_vld_R347 = fangyuan2_R [166:166] ;
  assign mc_dma_rd_rsp_vld_X347 = fangyuan2_X [166:166] ;
  assign mc_dma_rd_rsp_vld_C347 = fangyuan2_C [166:166] ;
  logic [0:0] mc_dma_rd_rsp_vld_R348 ;
  logic [0:0] mc_dma_rd_rsp_vld_X348 ;
  logic [0:0] mc_dma_rd_rsp_vld_C348 ;
  assign mc_dma_rd_rsp_vld_R348 = fangyuan2_R [165:165] ;
  assign mc_dma_rd_rsp_vld_X348 = fangyuan2_X [165:165] ;
  assign mc_dma_rd_rsp_vld_C348 = fangyuan2_C [165:165] ;
  logic [0:0] mc_dma_rd_rsp_vld_R349 ;
  logic [0:0] mc_dma_rd_rsp_vld_X349 ;
  logic [0:0] mc_dma_rd_rsp_vld_C349 ;
  assign mc_dma_rd_rsp_vld_R349 = fangyuan2_R [164:164] ;
  assign mc_dma_rd_rsp_vld_X349 = fangyuan2_X [164:164] ;
  assign mc_dma_rd_rsp_vld_C349 = fangyuan2_C [164:164] ;
  logic [0:0] mc_dma_rd_rsp_vld_R350 ;
  logic [0:0] mc_dma_rd_rsp_vld_X350 ;
  logic [0:0] mc_dma_rd_rsp_vld_C350 ;
  assign mc_dma_rd_rsp_vld_R350 = fangyuan2_R [163:163] ;
  assign mc_dma_rd_rsp_vld_X350 = fangyuan2_X [163:163] ;
  assign mc_dma_rd_rsp_vld_C350 = fangyuan2_C [163:163] ;
  logic [0:0] mc_dma_rd_rsp_vld_R351 ;
  logic [0:0] mc_dma_rd_rsp_vld_X351 ;
  logic [0:0] mc_dma_rd_rsp_vld_C351 ;
  assign mc_dma_rd_rsp_vld_R351 = fangyuan2_R [162:162] ;
  assign mc_dma_rd_rsp_vld_X351 = fangyuan2_X [162:162] ;
  assign mc_dma_rd_rsp_vld_C351 = fangyuan2_C [162:162] ;
  logic [0:0] mc_dma_rd_rsp_vld_R352 ;
  logic [0:0] mc_dma_rd_rsp_vld_X352 ;
  logic [0:0] mc_dma_rd_rsp_vld_C352 ;
  assign mc_dma_rd_rsp_vld_R352 = fangyuan2_R [161:161] ;
  assign mc_dma_rd_rsp_vld_X352 = fangyuan2_X [161:161] ;
  assign mc_dma_rd_rsp_vld_C352 = fangyuan2_C [161:161] ;
  logic [0:0] mc_dma_rd_rsp_vld_R353 ;
  logic [0:0] mc_dma_rd_rsp_vld_X353 ;
  logic [0:0] mc_dma_rd_rsp_vld_C353 ;
  assign mc_dma_rd_rsp_vld_R353 = fangyuan2_R [160:160] ;
  assign mc_dma_rd_rsp_vld_X353 = fangyuan2_X [160:160] ;
  assign mc_dma_rd_rsp_vld_C353 = fangyuan2_C [160:160] ;
  logic [0:0] mc_dma_rd_rsp_vld_R354 ;
  logic [0:0] mc_dma_rd_rsp_vld_X354 ;
  logic [0:0] mc_dma_rd_rsp_vld_C354 ;
  assign mc_dma_rd_rsp_vld_R354 = fangyuan2_R [159:159] ;
  assign mc_dma_rd_rsp_vld_X354 = fangyuan2_X [159:159] ;
  assign mc_dma_rd_rsp_vld_C354 = fangyuan2_C [159:159] ;
  logic [0:0] mc_dma_rd_rsp_vld_R355 ;
  logic [0:0] mc_dma_rd_rsp_vld_X355 ;
  logic [0:0] mc_dma_rd_rsp_vld_C355 ;
  assign mc_dma_rd_rsp_vld_R355 = fangyuan2_R [158:158] ;
  assign mc_dma_rd_rsp_vld_X355 = fangyuan2_X [158:158] ;
  assign mc_dma_rd_rsp_vld_C355 = fangyuan2_C [158:158] ;
  logic [0:0] mc_dma_rd_rsp_vld_R356 ;
  logic [0:0] mc_dma_rd_rsp_vld_X356 ;
  logic [0:0] mc_dma_rd_rsp_vld_C356 ;
  assign mc_dma_rd_rsp_vld_R356 = fangyuan2_R [157:157] ;
  assign mc_dma_rd_rsp_vld_X356 = fangyuan2_X [157:157] ;
  assign mc_dma_rd_rsp_vld_C356 = fangyuan2_C [157:157] ;
  logic [0:0] mc_dma_rd_rsp_vld_R357 ;
  logic [0:0] mc_dma_rd_rsp_vld_X357 ;
  logic [0:0] mc_dma_rd_rsp_vld_C357 ;
  assign mc_dma_rd_rsp_vld_R357 = fangyuan2_R [156:156] ;
  assign mc_dma_rd_rsp_vld_X357 = fangyuan2_X [156:156] ;
  assign mc_dma_rd_rsp_vld_C357 = fangyuan2_C [156:156] ;
  logic [0:0] mc_dma_rd_rsp_vld_R358 ;
  logic [0:0] mc_dma_rd_rsp_vld_X358 ;
  logic [0:0] mc_dma_rd_rsp_vld_C358 ;
  assign mc_dma_rd_rsp_vld_R358 = fangyuan2_R [155:155] ;
  assign mc_dma_rd_rsp_vld_X358 = fangyuan2_X [155:155] ;
  assign mc_dma_rd_rsp_vld_C358 = fangyuan2_C [155:155] ;
  logic [0:0] mc_dma_rd_rsp_vld_R359 ;
  logic [0:0] mc_dma_rd_rsp_vld_X359 ;
  logic [0:0] mc_dma_rd_rsp_vld_C359 ;
  assign mc_dma_rd_rsp_vld_R359 = fangyuan2_R [154:154] ;
  assign mc_dma_rd_rsp_vld_X359 = fangyuan2_X [154:154] ;
  assign mc_dma_rd_rsp_vld_C359 = fangyuan2_C [154:154] ;
  logic [0:0] mc_dma_rd_rsp_vld_R360 ;
  logic [0:0] mc_dma_rd_rsp_vld_X360 ;
  logic [0:0] mc_dma_rd_rsp_vld_C360 ;
  assign mc_dma_rd_rsp_vld_R360 = fangyuan2_R [153:153] ;
  assign mc_dma_rd_rsp_vld_X360 = fangyuan2_X [153:153] ;
  assign mc_dma_rd_rsp_vld_C360 = fangyuan2_C [153:153] ;
  logic [0:0] mc_dma_rd_rsp_vld_R361 ;
  logic [0:0] mc_dma_rd_rsp_vld_X361 ;
  logic [0:0] mc_dma_rd_rsp_vld_C361 ;
  assign mc_dma_rd_rsp_vld_R361 = fangyuan2_R [152:152] ;
  assign mc_dma_rd_rsp_vld_X361 = fangyuan2_X [152:152] ;
  assign mc_dma_rd_rsp_vld_C361 = fangyuan2_C [152:152] ;
  logic [0:0] mc_dma_rd_rsp_vld_R362 ;
  logic [0:0] mc_dma_rd_rsp_vld_X362 ;
  logic [0:0] mc_dma_rd_rsp_vld_C362 ;
  assign mc_dma_rd_rsp_vld_R362 = fangyuan2_R [151:151] ;
  assign mc_dma_rd_rsp_vld_X362 = fangyuan2_X [151:151] ;
  assign mc_dma_rd_rsp_vld_C362 = fangyuan2_C [151:151] ;
  logic [0:0] mc_dma_rd_rsp_vld_R363 ;
  logic [0:0] mc_dma_rd_rsp_vld_X363 ;
  logic [0:0] mc_dma_rd_rsp_vld_C363 ;
  assign mc_dma_rd_rsp_vld_R363 = fangyuan2_R [150:150] ;
  assign mc_dma_rd_rsp_vld_X363 = fangyuan2_X [150:150] ;
  assign mc_dma_rd_rsp_vld_C363 = fangyuan2_C [150:150] ;
  logic [0:0] mc_dma_rd_rsp_vld_R364 ;
  logic [0:0] mc_dma_rd_rsp_vld_X364 ;
  logic [0:0] mc_dma_rd_rsp_vld_C364 ;
  assign mc_dma_rd_rsp_vld_R364 = fangyuan2_R [149:149] ;
  assign mc_dma_rd_rsp_vld_X364 = fangyuan2_X [149:149] ;
  assign mc_dma_rd_rsp_vld_C364 = fangyuan2_C [149:149] ;
  logic [0:0] mc_dma_rd_rsp_vld_R365 ;
  logic [0:0] mc_dma_rd_rsp_vld_X365 ;
  logic [0:0] mc_dma_rd_rsp_vld_C365 ;
  assign mc_dma_rd_rsp_vld_R365 = fangyuan2_R [148:148] ;
  assign mc_dma_rd_rsp_vld_X365 = fangyuan2_X [148:148] ;
  assign mc_dma_rd_rsp_vld_C365 = fangyuan2_C [148:148] ;
  logic [0:0] mc_dma_rd_rsp_vld_R366 ;
  logic [0:0] mc_dma_rd_rsp_vld_X366 ;
  logic [0:0] mc_dma_rd_rsp_vld_C366 ;
  assign mc_dma_rd_rsp_vld_R366 = fangyuan2_R [147:147] ;
  assign mc_dma_rd_rsp_vld_X366 = fangyuan2_X [147:147] ;
  assign mc_dma_rd_rsp_vld_C366 = fangyuan2_C [147:147] ;
  logic [0:0] mc_dma_rd_rsp_vld_R367 ;
  logic [0:0] mc_dma_rd_rsp_vld_X367 ;
  logic [0:0] mc_dma_rd_rsp_vld_C367 ;
  assign mc_dma_rd_rsp_vld_R367 = fangyuan2_R [146:146] ;
  assign mc_dma_rd_rsp_vld_X367 = fangyuan2_X [146:146] ;
  assign mc_dma_rd_rsp_vld_C367 = fangyuan2_C [146:146] ;
  logic [0:0] mc_dma_rd_rsp_vld_R368 ;
  logic [0:0] mc_dma_rd_rsp_vld_X368 ;
  logic [0:0] mc_dma_rd_rsp_vld_C368 ;
  assign mc_dma_rd_rsp_vld_R368 = fangyuan2_R [145:145] ;
  assign mc_dma_rd_rsp_vld_X368 = fangyuan2_X [145:145] ;
  assign mc_dma_rd_rsp_vld_C368 = fangyuan2_C [145:145] ;
  logic [0:0] mc_dma_rd_rsp_vld_R369 ;
  logic [0:0] mc_dma_rd_rsp_vld_X369 ;
  logic [0:0] mc_dma_rd_rsp_vld_C369 ;
  assign mc_dma_rd_rsp_vld_R369 = fangyuan2_R [144:144] ;
  assign mc_dma_rd_rsp_vld_X369 = fangyuan2_X [144:144] ;
  assign mc_dma_rd_rsp_vld_C369 = fangyuan2_C [144:144] ;
  logic [0:0] mc_dma_rd_rsp_vld_R370 ;
  logic [0:0] mc_dma_rd_rsp_vld_X370 ;
  logic [0:0] mc_dma_rd_rsp_vld_C370 ;
  assign mc_dma_rd_rsp_vld_R370 = fangyuan2_R [143:143] ;
  assign mc_dma_rd_rsp_vld_X370 = fangyuan2_X [143:143] ;
  assign mc_dma_rd_rsp_vld_C370 = fangyuan2_C [143:143] ;
  logic [0:0] mc_dma_rd_rsp_vld_R371 ;
  logic [0:0] mc_dma_rd_rsp_vld_X371 ;
  logic [0:0] mc_dma_rd_rsp_vld_C371 ;
  assign mc_dma_rd_rsp_vld_R371 = fangyuan2_R [142:142] ;
  assign mc_dma_rd_rsp_vld_X371 = fangyuan2_X [142:142] ;
  assign mc_dma_rd_rsp_vld_C371 = fangyuan2_C [142:142] ;
  logic [0:0] mc_dma_rd_rsp_vld_R372 ;
  logic [0:0] mc_dma_rd_rsp_vld_X372 ;
  logic [0:0] mc_dma_rd_rsp_vld_C372 ;
  assign mc_dma_rd_rsp_vld_R372 = fangyuan2_R [141:141] ;
  assign mc_dma_rd_rsp_vld_X372 = fangyuan2_X [141:141] ;
  assign mc_dma_rd_rsp_vld_C372 = fangyuan2_C [141:141] ;
  logic [0:0] mc_dma_rd_rsp_vld_R373 ;
  logic [0:0] mc_dma_rd_rsp_vld_X373 ;
  logic [0:0] mc_dma_rd_rsp_vld_C373 ;
  assign mc_dma_rd_rsp_vld_R373 = fangyuan2_R [140:140] ;
  assign mc_dma_rd_rsp_vld_X373 = fangyuan2_X [140:140] ;
  assign mc_dma_rd_rsp_vld_C373 = fangyuan2_C [140:140] ;
  logic [0:0] mc_dma_rd_rsp_vld_R374 ;
  logic [0:0] mc_dma_rd_rsp_vld_X374 ;
  logic [0:0] mc_dma_rd_rsp_vld_C374 ;
  assign mc_dma_rd_rsp_vld_R374 = fangyuan2_R [139:139] ;
  assign mc_dma_rd_rsp_vld_X374 = fangyuan2_X [139:139] ;
  assign mc_dma_rd_rsp_vld_C374 = fangyuan2_C [139:139] ;
  logic [0:0] mc_dma_rd_rsp_vld_R375 ;
  logic [0:0] mc_dma_rd_rsp_vld_X375 ;
  logic [0:0] mc_dma_rd_rsp_vld_C375 ;
  assign mc_dma_rd_rsp_vld_R375 = fangyuan2_R [138:138] ;
  assign mc_dma_rd_rsp_vld_X375 = fangyuan2_X [138:138] ;
  assign mc_dma_rd_rsp_vld_C375 = fangyuan2_C [138:138] ;
  logic [0:0] mc_dma_rd_rsp_vld_R376 ;
  logic [0:0] mc_dma_rd_rsp_vld_X376 ;
  logic [0:0] mc_dma_rd_rsp_vld_C376 ;
  assign mc_dma_rd_rsp_vld_R376 = fangyuan2_R [137:137] ;
  assign mc_dma_rd_rsp_vld_X376 = fangyuan2_X [137:137] ;
  assign mc_dma_rd_rsp_vld_C376 = fangyuan2_C [137:137] ;
  logic [0:0] mc_dma_rd_rsp_vld_R377 ;
  logic [0:0] mc_dma_rd_rsp_vld_X377 ;
  logic [0:0] mc_dma_rd_rsp_vld_C377 ;
  assign mc_dma_rd_rsp_vld_R377 = fangyuan2_R [136:136] ;
  assign mc_dma_rd_rsp_vld_X377 = fangyuan2_X [136:136] ;
  assign mc_dma_rd_rsp_vld_C377 = fangyuan2_C [136:136] ;
  logic [0:0] mc_dma_rd_rsp_vld_R378 ;
  logic [0:0] mc_dma_rd_rsp_vld_X378 ;
  logic [0:0] mc_dma_rd_rsp_vld_C378 ;
  assign mc_dma_rd_rsp_vld_R378 = fangyuan2_R [135:135] ;
  assign mc_dma_rd_rsp_vld_X378 = fangyuan2_X [135:135] ;
  assign mc_dma_rd_rsp_vld_C378 = fangyuan2_C [135:135] ;
  logic [0:0] mc_dma_rd_rsp_vld_R379 ;
  logic [0:0] mc_dma_rd_rsp_vld_X379 ;
  logic [0:0] mc_dma_rd_rsp_vld_C379 ;
  assign mc_dma_rd_rsp_vld_R379 = fangyuan2_R [134:134] ;
  assign mc_dma_rd_rsp_vld_X379 = fangyuan2_X [134:134] ;
  assign mc_dma_rd_rsp_vld_C379 = fangyuan2_C [134:134] ;
  logic [0:0] mc_dma_rd_rsp_vld_R380 ;
  logic [0:0] mc_dma_rd_rsp_vld_X380 ;
  logic [0:0] mc_dma_rd_rsp_vld_C380 ;
  assign mc_dma_rd_rsp_vld_R380 = fangyuan2_R [133:133] ;
  assign mc_dma_rd_rsp_vld_X380 = fangyuan2_X [133:133] ;
  assign mc_dma_rd_rsp_vld_C380 = fangyuan2_C [133:133] ;
  logic [0:0] mc_dma_rd_rsp_vld_R381 ;
  logic [0:0] mc_dma_rd_rsp_vld_X381 ;
  logic [0:0] mc_dma_rd_rsp_vld_C381 ;
  assign mc_dma_rd_rsp_vld_R381 = fangyuan2_R [132:132] ;
  assign mc_dma_rd_rsp_vld_X381 = fangyuan2_X [132:132] ;
  assign mc_dma_rd_rsp_vld_C381 = fangyuan2_C [132:132] ;
  logic [0:0] mc_dma_rd_rsp_vld_R382 ;
  logic [0:0] mc_dma_rd_rsp_vld_X382 ;
  logic [0:0] mc_dma_rd_rsp_vld_C382 ;
  assign mc_dma_rd_rsp_vld_R382 = fangyuan2_R [131:131] ;
  assign mc_dma_rd_rsp_vld_X382 = fangyuan2_X [131:131] ;
  assign mc_dma_rd_rsp_vld_C382 = fangyuan2_C [131:131] ;
  logic [0:0] mc_dma_rd_rsp_vld_R383 ;
  logic [0:0] mc_dma_rd_rsp_vld_X383 ;
  logic [0:0] mc_dma_rd_rsp_vld_C383 ;
  assign mc_dma_rd_rsp_vld_R383 = fangyuan2_R [130:130] ;
  assign mc_dma_rd_rsp_vld_X383 = fangyuan2_X [130:130] ;
  assign mc_dma_rd_rsp_vld_C383 = fangyuan2_C [130:130] ;
  logic [0:0] mc_dma_rd_rsp_vld_R384 ;
  logic [0:0] mc_dma_rd_rsp_vld_X384 ;
  logic [0:0] mc_dma_rd_rsp_vld_C384 ;
  assign mc_dma_rd_rsp_vld_R384 = fangyuan2_R [129:129] ;
  assign mc_dma_rd_rsp_vld_X384 = fangyuan2_X [129:129] ;
  assign mc_dma_rd_rsp_vld_C384 = fangyuan2_C [129:129] ;
  logic [0:0] mc_dma_rd_rsp_vld_R385 ;
  logic [0:0] mc_dma_rd_rsp_vld_X385 ;
  logic [0:0] mc_dma_rd_rsp_vld_C385 ;
  assign mc_dma_rd_rsp_vld_R385 = fangyuan2_R [128:128] ;
  assign mc_dma_rd_rsp_vld_X385 = fangyuan2_X [128:128] ;
  assign mc_dma_rd_rsp_vld_C385 = fangyuan2_C [128:128] ;
  logic [0:0] mc_dma_rd_rsp_vld_R386 ;
  logic [0:0] mc_dma_rd_rsp_vld_X386 ;
  logic [0:0] mc_dma_rd_rsp_vld_C386 ;
  assign mc_dma_rd_rsp_vld_R386 = fangyuan2_R [127:127] ;
  assign mc_dma_rd_rsp_vld_X386 = fangyuan2_X [127:127] ;
  assign mc_dma_rd_rsp_vld_C386 = fangyuan2_C [127:127] ;
  logic [0:0] mc_dma_rd_rsp_vld_R387 ;
  logic [0:0] mc_dma_rd_rsp_vld_X387 ;
  logic [0:0] mc_dma_rd_rsp_vld_C387 ;
  assign mc_dma_rd_rsp_vld_R387 = fangyuan2_R [126:126] ;
  assign mc_dma_rd_rsp_vld_X387 = fangyuan2_X [126:126] ;
  assign mc_dma_rd_rsp_vld_C387 = fangyuan2_C [126:126] ;
  logic [0:0] mc_dma_rd_rsp_vld_R388 ;
  logic [0:0] mc_dma_rd_rsp_vld_X388 ;
  logic [0:0] mc_dma_rd_rsp_vld_C388 ;
  assign mc_dma_rd_rsp_vld_R388 = fangyuan2_R [125:125] ;
  assign mc_dma_rd_rsp_vld_X388 = fangyuan2_X [125:125] ;
  assign mc_dma_rd_rsp_vld_C388 = fangyuan2_C [125:125] ;
  logic [0:0] mc_dma_rd_rsp_vld_R389 ;
  logic [0:0] mc_dma_rd_rsp_vld_X389 ;
  logic [0:0] mc_dma_rd_rsp_vld_C389 ;
  assign mc_dma_rd_rsp_vld_R389 = fangyuan2_R [124:124] ;
  assign mc_dma_rd_rsp_vld_X389 = fangyuan2_X [124:124] ;
  assign mc_dma_rd_rsp_vld_C389 = fangyuan2_C [124:124] ;
  logic [0:0] mc_dma_rd_rsp_vld_R390 ;
  logic [0:0] mc_dma_rd_rsp_vld_X390 ;
  logic [0:0] mc_dma_rd_rsp_vld_C390 ;
  assign mc_dma_rd_rsp_vld_R390 = fangyuan2_R [123:123] ;
  assign mc_dma_rd_rsp_vld_X390 = fangyuan2_X [123:123] ;
  assign mc_dma_rd_rsp_vld_C390 = fangyuan2_C [123:123] ;
  logic [0:0] mc_dma_rd_rsp_vld_R391 ;
  logic [0:0] mc_dma_rd_rsp_vld_X391 ;
  logic [0:0] mc_dma_rd_rsp_vld_C391 ;
  assign mc_dma_rd_rsp_vld_R391 = fangyuan2_R [122:122] ;
  assign mc_dma_rd_rsp_vld_X391 = fangyuan2_X [122:122] ;
  assign mc_dma_rd_rsp_vld_C391 = fangyuan2_C [122:122] ;
  logic [0:0] mc_dma_rd_rsp_vld_R392 ;
  logic [0:0] mc_dma_rd_rsp_vld_X392 ;
  logic [0:0] mc_dma_rd_rsp_vld_C392 ;
  assign mc_dma_rd_rsp_vld_R392 = fangyuan2_R [121:121] ;
  assign mc_dma_rd_rsp_vld_X392 = fangyuan2_X [121:121] ;
  assign mc_dma_rd_rsp_vld_C392 = fangyuan2_C [121:121] ;
  logic [0:0] mc_dma_rd_rsp_vld_R393 ;
  logic [0:0] mc_dma_rd_rsp_vld_X393 ;
  logic [0:0] mc_dma_rd_rsp_vld_C393 ;
  assign mc_dma_rd_rsp_vld_R393 = fangyuan2_R [120:120] ;
  assign mc_dma_rd_rsp_vld_X393 = fangyuan2_X [120:120] ;
  assign mc_dma_rd_rsp_vld_C393 = fangyuan2_C [120:120] ;
  logic [0:0] mc_dma_rd_rsp_vld_R394 ;
  logic [0:0] mc_dma_rd_rsp_vld_X394 ;
  logic [0:0] mc_dma_rd_rsp_vld_C394 ;
  assign mc_dma_rd_rsp_vld_R394 = fangyuan2_R [119:119] ;
  assign mc_dma_rd_rsp_vld_X394 = fangyuan2_X [119:119] ;
  assign mc_dma_rd_rsp_vld_C394 = fangyuan2_C [119:119] ;
  logic [0:0] mc_dma_rd_rsp_vld_R395 ;
  logic [0:0] mc_dma_rd_rsp_vld_X395 ;
  logic [0:0] mc_dma_rd_rsp_vld_C395 ;
  assign mc_dma_rd_rsp_vld_R395 = fangyuan2_R [118:118] ;
  assign mc_dma_rd_rsp_vld_X395 = fangyuan2_X [118:118] ;
  assign mc_dma_rd_rsp_vld_C395 = fangyuan2_C [118:118] ;
  logic [0:0] mc_dma_rd_rsp_vld_R396 ;
  logic [0:0] mc_dma_rd_rsp_vld_X396 ;
  logic [0:0] mc_dma_rd_rsp_vld_C396 ;
  assign mc_dma_rd_rsp_vld_R396 = fangyuan2_R [117:117] ;
  assign mc_dma_rd_rsp_vld_X396 = fangyuan2_X [117:117] ;
  assign mc_dma_rd_rsp_vld_C396 = fangyuan2_C [117:117] ;
  logic [0:0] mc_dma_rd_rsp_vld_R397 ;
  logic [0:0] mc_dma_rd_rsp_vld_X397 ;
  logic [0:0] mc_dma_rd_rsp_vld_C397 ;
  assign mc_dma_rd_rsp_vld_R397 = fangyuan2_R [116:116] ;
  assign mc_dma_rd_rsp_vld_X397 = fangyuan2_X [116:116] ;
  assign mc_dma_rd_rsp_vld_C397 = fangyuan2_C [116:116] ;
  logic [0:0] mc_dma_rd_rsp_vld_R398 ;
  logic [0:0] mc_dma_rd_rsp_vld_X398 ;
  logic [0:0] mc_dma_rd_rsp_vld_C398 ;
  assign mc_dma_rd_rsp_vld_R398 = fangyuan2_R [115:115] ;
  assign mc_dma_rd_rsp_vld_X398 = fangyuan2_X [115:115] ;
  assign mc_dma_rd_rsp_vld_C398 = fangyuan2_C [115:115] ;
  logic [0:0] mc_dma_rd_rsp_vld_R399 ;
  logic [0:0] mc_dma_rd_rsp_vld_X399 ;
  logic [0:0] mc_dma_rd_rsp_vld_C399 ;
  assign mc_dma_rd_rsp_vld_R399 = fangyuan2_R [114:114] ;
  assign mc_dma_rd_rsp_vld_X399 = fangyuan2_X [114:114] ;
  assign mc_dma_rd_rsp_vld_C399 = fangyuan2_C [114:114] ;
  logic [0:0] mc_dma_rd_rsp_vld_R400 ;
  logic [0:0] mc_dma_rd_rsp_vld_X400 ;
  logic [0:0] mc_dma_rd_rsp_vld_C400 ;
  assign mc_dma_rd_rsp_vld_R400 = fangyuan2_R [113:113] ;
  assign mc_dma_rd_rsp_vld_X400 = fangyuan2_X [113:113] ;
  assign mc_dma_rd_rsp_vld_C400 = fangyuan2_C [113:113] ;
  logic [0:0] mc_dma_rd_rsp_vld_R401 ;
  logic [0:0] mc_dma_rd_rsp_vld_X401 ;
  logic [0:0] mc_dma_rd_rsp_vld_C401 ;
  assign mc_dma_rd_rsp_vld_R401 = fangyuan2_R [112:112] ;
  assign mc_dma_rd_rsp_vld_X401 = fangyuan2_X [112:112] ;
  assign mc_dma_rd_rsp_vld_C401 = fangyuan2_C [112:112] ;
  logic [0:0] mc_dma_rd_rsp_vld_R402 ;
  logic [0:0] mc_dma_rd_rsp_vld_X402 ;
  logic [0:0] mc_dma_rd_rsp_vld_C402 ;
  assign mc_dma_rd_rsp_vld_R402 = fangyuan2_R [111:111] ;
  assign mc_dma_rd_rsp_vld_X402 = fangyuan2_X [111:111] ;
  assign mc_dma_rd_rsp_vld_C402 = fangyuan2_C [111:111] ;
  logic [0:0] mc_dma_rd_rsp_vld_R403 ;
  logic [0:0] mc_dma_rd_rsp_vld_X403 ;
  logic [0:0] mc_dma_rd_rsp_vld_C403 ;
  assign mc_dma_rd_rsp_vld_R403 = fangyuan2_R [110:110] ;
  assign mc_dma_rd_rsp_vld_X403 = fangyuan2_X [110:110] ;
  assign mc_dma_rd_rsp_vld_C403 = fangyuan2_C [110:110] ;
  logic [0:0] mc_dma_rd_rsp_vld_R404 ;
  logic [0:0] mc_dma_rd_rsp_vld_X404 ;
  logic [0:0] mc_dma_rd_rsp_vld_C404 ;
  assign mc_dma_rd_rsp_vld_R404 = fangyuan2_R [109:109] ;
  assign mc_dma_rd_rsp_vld_X404 = fangyuan2_X [109:109] ;
  assign mc_dma_rd_rsp_vld_C404 = fangyuan2_C [109:109] ;
  logic [0:0] mc_dma_rd_rsp_vld_R405 ;
  logic [0:0] mc_dma_rd_rsp_vld_X405 ;
  logic [0:0] mc_dma_rd_rsp_vld_C405 ;
  assign mc_dma_rd_rsp_vld_R405 = fangyuan2_R [108:108] ;
  assign mc_dma_rd_rsp_vld_X405 = fangyuan2_X [108:108] ;
  assign mc_dma_rd_rsp_vld_C405 = fangyuan2_C [108:108] ;
  logic [0:0] mc_dma_rd_rsp_vld_R406 ;
  logic [0:0] mc_dma_rd_rsp_vld_X406 ;
  logic [0:0] mc_dma_rd_rsp_vld_C406 ;
  assign mc_dma_rd_rsp_vld_R406 = fangyuan2_R [107:107] ;
  assign mc_dma_rd_rsp_vld_X406 = fangyuan2_X [107:107] ;
  assign mc_dma_rd_rsp_vld_C406 = fangyuan2_C [107:107] ;
  logic [0:0] mc_dma_rd_rsp_vld_R407 ;
  logic [0:0] mc_dma_rd_rsp_vld_X407 ;
  logic [0:0] mc_dma_rd_rsp_vld_C407 ;
  assign mc_dma_rd_rsp_vld_R407 = fangyuan2_R [106:106] ;
  assign mc_dma_rd_rsp_vld_X407 = fangyuan2_X [106:106] ;
  assign mc_dma_rd_rsp_vld_C407 = fangyuan2_C [106:106] ;
  logic [0:0] mc_dma_rd_rsp_vld_R408 ;
  logic [0:0] mc_dma_rd_rsp_vld_X408 ;
  logic [0:0] mc_dma_rd_rsp_vld_C408 ;
  assign mc_dma_rd_rsp_vld_R408 = fangyuan2_R [105:105] ;
  assign mc_dma_rd_rsp_vld_X408 = fangyuan2_X [105:105] ;
  assign mc_dma_rd_rsp_vld_C408 = fangyuan2_C [105:105] ;
  logic [0:0] mc_dma_rd_rsp_vld_R409 ;
  logic [0:0] mc_dma_rd_rsp_vld_X409 ;
  logic [0:0] mc_dma_rd_rsp_vld_C409 ;
  assign mc_dma_rd_rsp_vld_R409 = fangyuan2_R [104:104] ;
  assign mc_dma_rd_rsp_vld_X409 = fangyuan2_X [104:104] ;
  assign mc_dma_rd_rsp_vld_C409 = fangyuan2_C [104:104] ;
  logic [0:0] mc_dma_rd_rsp_vld_R410 ;
  logic [0:0] mc_dma_rd_rsp_vld_X410 ;
  logic [0:0] mc_dma_rd_rsp_vld_C410 ;
  assign mc_dma_rd_rsp_vld_R410 = fangyuan2_R [103:103] ;
  assign mc_dma_rd_rsp_vld_X410 = fangyuan2_X [103:103] ;
  assign mc_dma_rd_rsp_vld_C410 = fangyuan2_C [103:103] ;
  logic [0:0] mc_dma_rd_rsp_vld_R411 ;
  logic [0:0] mc_dma_rd_rsp_vld_X411 ;
  logic [0:0] mc_dma_rd_rsp_vld_C411 ;
  assign mc_dma_rd_rsp_vld_R411 = fangyuan2_R [102:102] ;
  assign mc_dma_rd_rsp_vld_X411 = fangyuan2_X [102:102] ;
  assign mc_dma_rd_rsp_vld_C411 = fangyuan2_C [102:102] ;
  logic [0:0] mc_dma_rd_rsp_vld_R412 ;
  logic [0:0] mc_dma_rd_rsp_vld_X412 ;
  logic [0:0] mc_dma_rd_rsp_vld_C412 ;
  assign mc_dma_rd_rsp_vld_R412 = fangyuan2_R [101:101] ;
  assign mc_dma_rd_rsp_vld_X412 = fangyuan2_X [101:101] ;
  assign mc_dma_rd_rsp_vld_C412 = fangyuan2_C [101:101] ;
  logic [0:0] mc_dma_rd_rsp_vld_R413 ;
  logic [0:0] mc_dma_rd_rsp_vld_X413 ;
  logic [0:0] mc_dma_rd_rsp_vld_C413 ;
  assign mc_dma_rd_rsp_vld_R413 = fangyuan2_R [100:100] ;
  assign mc_dma_rd_rsp_vld_X413 = fangyuan2_X [100:100] ;
  assign mc_dma_rd_rsp_vld_C413 = fangyuan2_C [100:100] ;
  logic [0:0] mc_dma_rd_rsp_vld_R414 ;
  logic [0:0] mc_dma_rd_rsp_vld_X414 ;
  logic [0:0] mc_dma_rd_rsp_vld_C414 ;
  assign mc_dma_rd_rsp_vld_R414 = fangyuan2_R [99:99] ;
  assign mc_dma_rd_rsp_vld_X414 = fangyuan2_X [99:99] ;
  assign mc_dma_rd_rsp_vld_C414 = fangyuan2_C [99:99] ;
  logic [0:0] mc_dma_rd_rsp_vld_R415 ;
  logic [0:0] mc_dma_rd_rsp_vld_X415 ;
  logic [0:0] mc_dma_rd_rsp_vld_C415 ;
  assign mc_dma_rd_rsp_vld_R415 = fangyuan2_R [98:98] ;
  assign mc_dma_rd_rsp_vld_X415 = fangyuan2_X [98:98] ;
  assign mc_dma_rd_rsp_vld_C415 = fangyuan2_C [98:98] ;
  logic [0:0] mc_dma_rd_rsp_vld_R416 ;
  logic [0:0] mc_dma_rd_rsp_vld_X416 ;
  logic [0:0] mc_dma_rd_rsp_vld_C416 ;
  assign mc_dma_rd_rsp_vld_R416 = fangyuan2_R [97:97] ;
  assign mc_dma_rd_rsp_vld_X416 = fangyuan2_X [97:97] ;
  assign mc_dma_rd_rsp_vld_C416 = fangyuan2_C [97:97] ;
  logic [0:0] mc_dma_rd_rsp_vld_R417 ;
  logic [0:0] mc_dma_rd_rsp_vld_X417 ;
  logic [0:0] mc_dma_rd_rsp_vld_C417 ;
  assign mc_dma_rd_rsp_vld_R417 = fangyuan2_R [96:96] ;
  assign mc_dma_rd_rsp_vld_X417 = fangyuan2_X [96:96] ;
  assign mc_dma_rd_rsp_vld_C417 = fangyuan2_C [96:96] ;
  logic [0:0] mc_dma_rd_rsp_vld_R418 ;
  logic [0:0] mc_dma_rd_rsp_vld_X418 ;
  logic [0:0] mc_dma_rd_rsp_vld_C418 ;
  assign mc_dma_rd_rsp_vld_R418 = fangyuan2_R [95:95] ;
  assign mc_dma_rd_rsp_vld_X418 = fangyuan2_X [95:95] ;
  assign mc_dma_rd_rsp_vld_C418 = fangyuan2_C [95:95] ;
  logic [0:0] mc_dma_rd_rsp_vld_R419 ;
  logic [0:0] mc_dma_rd_rsp_vld_X419 ;
  logic [0:0] mc_dma_rd_rsp_vld_C419 ;
  assign mc_dma_rd_rsp_vld_R419 = fangyuan2_R [94:94] ;
  assign mc_dma_rd_rsp_vld_X419 = fangyuan2_X [94:94] ;
  assign mc_dma_rd_rsp_vld_C419 = fangyuan2_C [94:94] ;
  logic [0:0] mc_dma_rd_rsp_vld_R420 ;
  logic [0:0] mc_dma_rd_rsp_vld_X420 ;
  logic [0:0] mc_dma_rd_rsp_vld_C420 ;
  assign mc_dma_rd_rsp_vld_R420 = fangyuan2_R [93:93] ;
  assign mc_dma_rd_rsp_vld_X420 = fangyuan2_X [93:93] ;
  assign mc_dma_rd_rsp_vld_C420 = fangyuan2_C [93:93] ;
  logic [0:0] mc_dma_rd_rsp_vld_R421 ;
  logic [0:0] mc_dma_rd_rsp_vld_X421 ;
  logic [0:0] mc_dma_rd_rsp_vld_C421 ;
  assign mc_dma_rd_rsp_vld_R421 = fangyuan2_R [92:92] ;
  assign mc_dma_rd_rsp_vld_X421 = fangyuan2_X [92:92] ;
  assign mc_dma_rd_rsp_vld_C421 = fangyuan2_C [92:92] ;
  logic [0:0] mc_dma_rd_rsp_vld_R422 ;
  logic [0:0] mc_dma_rd_rsp_vld_X422 ;
  logic [0:0] mc_dma_rd_rsp_vld_C422 ;
  assign mc_dma_rd_rsp_vld_R422 = fangyuan2_R [91:91] ;
  assign mc_dma_rd_rsp_vld_X422 = fangyuan2_X [91:91] ;
  assign mc_dma_rd_rsp_vld_C422 = fangyuan2_C [91:91] ;
  logic [0:0] mc_dma_rd_rsp_vld_R423 ;
  logic [0:0] mc_dma_rd_rsp_vld_X423 ;
  logic [0:0] mc_dma_rd_rsp_vld_C423 ;
  assign mc_dma_rd_rsp_vld_R423 = fangyuan2_R [90:90] ;
  assign mc_dma_rd_rsp_vld_X423 = fangyuan2_X [90:90] ;
  assign mc_dma_rd_rsp_vld_C423 = fangyuan2_C [90:90] ;
  logic [0:0] mc_dma_rd_rsp_vld_R424 ;
  logic [0:0] mc_dma_rd_rsp_vld_X424 ;
  logic [0:0] mc_dma_rd_rsp_vld_C424 ;
  assign mc_dma_rd_rsp_vld_R424 = fangyuan2_R [89:89] ;
  assign mc_dma_rd_rsp_vld_X424 = fangyuan2_X [89:89] ;
  assign mc_dma_rd_rsp_vld_C424 = fangyuan2_C [89:89] ;
  logic [0:0] mc_dma_rd_rsp_vld_R425 ;
  logic [0:0] mc_dma_rd_rsp_vld_X425 ;
  logic [0:0] mc_dma_rd_rsp_vld_C425 ;
  assign mc_dma_rd_rsp_vld_R425 = fangyuan2_R [88:88] ;
  assign mc_dma_rd_rsp_vld_X425 = fangyuan2_X [88:88] ;
  assign mc_dma_rd_rsp_vld_C425 = fangyuan2_C [88:88] ;
  logic [0:0] mc_dma_rd_rsp_vld_R426 ;
  logic [0:0] mc_dma_rd_rsp_vld_X426 ;
  logic [0:0] mc_dma_rd_rsp_vld_C426 ;
  assign mc_dma_rd_rsp_vld_R426 = fangyuan2_R [87:87] ;
  assign mc_dma_rd_rsp_vld_X426 = fangyuan2_X [87:87] ;
  assign mc_dma_rd_rsp_vld_C426 = fangyuan2_C [87:87] ;
  logic [0:0] mc_dma_rd_rsp_vld_R427 ;
  logic [0:0] mc_dma_rd_rsp_vld_X427 ;
  logic [0:0] mc_dma_rd_rsp_vld_C427 ;
  assign mc_dma_rd_rsp_vld_R427 = fangyuan2_R [86:86] ;
  assign mc_dma_rd_rsp_vld_X427 = fangyuan2_X [86:86] ;
  assign mc_dma_rd_rsp_vld_C427 = fangyuan2_C [86:86] ;
  logic [0:0] mc_dma_rd_rsp_vld_R428 ;
  logic [0:0] mc_dma_rd_rsp_vld_X428 ;
  logic [0:0] mc_dma_rd_rsp_vld_C428 ;
  assign mc_dma_rd_rsp_vld_R428 = fangyuan2_R [85:85] ;
  assign mc_dma_rd_rsp_vld_X428 = fangyuan2_X [85:85] ;
  assign mc_dma_rd_rsp_vld_C428 = fangyuan2_C [85:85] ;
  logic [0:0] mc_dma_rd_rsp_vld_R429 ;
  logic [0:0] mc_dma_rd_rsp_vld_X429 ;
  logic [0:0] mc_dma_rd_rsp_vld_C429 ;
  assign mc_dma_rd_rsp_vld_R429 = fangyuan2_R [84:84] ;
  assign mc_dma_rd_rsp_vld_X429 = fangyuan2_X [84:84] ;
  assign mc_dma_rd_rsp_vld_C429 = fangyuan2_C [84:84] ;
  logic [0:0] mc_dma_rd_rsp_vld_R430 ;
  logic [0:0] mc_dma_rd_rsp_vld_X430 ;
  logic [0:0] mc_dma_rd_rsp_vld_C430 ;
  assign mc_dma_rd_rsp_vld_R430 = fangyuan2_R [83:83] ;
  assign mc_dma_rd_rsp_vld_X430 = fangyuan2_X [83:83] ;
  assign mc_dma_rd_rsp_vld_C430 = fangyuan2_C [83:83] ;
  logic [0:0] mc_dma_rd_rsp_vld_R431 ;
  logic [0:0] mc_dma_rd_rsp_vld_X431 ;
  logic [0:0] mc_dma_rd_rsp_vld_C431 ;
  assign mc_dma_rd_rsp_vld_R431 = fangyuan2_R [82:82] ;
  assign mc_dma_rd_rsp_vld_X431 = fangyuan2_X [82:82] ;
  assign mc_dma_rd_rsp_vld_C431 = fangyuan2_C [82:82] ;
  logic [0:0] mc_dma_rd_rsp_vld_R432 ;
  logic [0:0] mc_dma_rd_rsp_vld_X432 ;
  logic [0:0] mc_dma_rd_rsp_vld_C432 ;
  assign mc_dma_rd_rsp_vld_R432 = fangyuan2_R [81:81] ;
  assign mc_dma_rd_rsp_vld_X432 = fangyuan2_X [81:81] ;
  assign mc_dma_rd_rsp_vld_C432 = fangyuan2_C [81:81] ;
  logic [0:0] mc_dma_rd_rsp_vld_R433 ;
  logic [0:0] mc_dma_rd_rsp_vld_X433 ;
  logic [0:0] mc_dma_rd_rsp_vld_C433 ;
  assign mc_dma_rd_rsp_vld_R433 = fangyuan2_R [80:80] ;
  assign mc_dma_rd_rsp_vld_X433 = fangyuan2_X [80:80] ;
  assign mc_dma_rd_rsp_vld_C433 = fangyuan2_C [80:80] ;
  logic [0:0] mc_dma_rd_rsp_vld_R434 ;
  logic [0:0] mc_dma_rd_rsp_vld_X434 ;
  logic [0:0] mc_dma_rd_rsp_vld_C434 ;
  assign mc_dma_rd_rsp_vld_R434 = fangyuan2_R [79:79] ;
  assign mc_dma_rd_rsp_vld_X434 = fangyuan2_X [79:79] ;
  assign mc_dma_rd_rsp_vld_C434 = fangyuan2_C [79:79] ;
  logic [0:0] mc_dma_rd_rsp_vld_R435 ;
  logic [0:0] mc_dma_rd_rsp_vld_X435 ;
  logic [0:0] mc_dma_rd_rsp_vld_C435 ;
  assign mc_dma_rd_rsp_vld_R435 = fangyuan2_R [78:78] ;
  assign mc_dma_rd_rsp_vld_X435 = fangyuan2_X [78:78] ;
  assign mc_dma_rd_rsp_vld_C435 = fangyuan2_C [78:78] ;
  logic [0:0] mc_dma_rd_rsp_vld_R436 ;
  logic [0:0] mc_dma_rd_rsp_vld_X436 ;
  logic [0:0] mc_dma_rd_rsp_vld_C436 ;
  assign mc_dma_rd_rsp_vld_R436 = fangyuan2_R [77:77] ;
  assign mc_dma_rd_rsp_vld_X436 = fangyuan2_X [77:77] ;
  assign mc_dma_rd_rsp_vld_C436 = fangyuan2_C [77:77] ;
  logic [0:0] mc_dma_rd_rsp_vld_R437 ;
  logic [0:0] mc_dma_rd_rsp_vld_X437 ;
  logic [0:0] mc_dma_rd_rsp_vld_C437 ;
  assign mc_dma_rd_rsp_vld_R437 = fangyuan2_R [76:76] ;
  assign mc_dma_rd_rsp_vld_X437 = fangyuan2_X [76:76] ;
  assign mc_dma_rd_rsp_vld_C437 = fangyuan2_C [76:76] ;
  logic [0:0] mc_dma_rd_rsp_vld_R438 ;
  logic [0:0] mc_dma_rd_rsp_vld_X438 ;
  logic [0:0] mc_dma_rd_rsp_vld_C438 ;
  assign mc_dma_rd_rsp_vld_R438 = fangyuan2_R [75:75] ;
  assign mc_dma_rd_rsp_vld_X438 = fangyuan2_X [75:75] ;
  assign mc_dma_rd_rsp_vld_C438 = fangyuan2_C [75:75] ;
  logic [0:0] mc_dma_rd_rsp_vld_R439 ;
  logic [0:0] mc_dma_rd_rsp_vld_X439 ;
  logic [0:0] mc_dma_rd_rsp_vld_C439 ;
  assign mc_dma_rd_rsp_vld_R439 = fangyuan2_R [74:74] ;
  assign mc_dma_rd_rsp_vld_X439 = fangyuan2_X [74:74] ;
  assign mc_dma_rd_rsp_vld_C439 = fangyuan2_C [74:74] ;
  logic [0:0] mc_dma_rd_rsp_vld_R440 ;
  logic [0:0] mc_dma_rd_rsp_vld_X440 ;
  logic [0:0] mc_dma_rd_rsp_vld_C440 ;
  assign mc_dma_rd_rsp_vld_R440 = fangyuan2_R [73:73] ;
  assign mc_dma_rd_rsp_vld_X440 = fangyuan2_X [73:73] ;
  assign mc_dma_rd_rsp_vld_C440 = fangyuan2_C [73:73] ;
  logic [0:0] mc_dma_rd_rsp_vld_R441 ;
  logic [0:0] mc_dma_rd_rsp_vld_X441 ;
  logic [0:0] mc_dma_rd_rsp_vld_C441 ;
  assign mc_dma_rd_rsp_vld_R441 = fangyuan2_R [72:72] ;
  assign mc_dma_rd_rsp_vld_X441 = fangyuan2_X [72:72] ;
  assign mc_dma_rd_rsp_vld_C441 = fangyuan2_C [72:72] ;
  logic [0:0] mc_dma_rd_rsp_vld_R442 ;
  logic [0:0] mc_dma_rd_rsp_vld_X442 ;
  logic [0:0] mc_dma_rd_rsp_vld_C442 ;
  assign mc_dma_rd_rsp_vld_R442 = fangyuan2_R [71:71] ;
  assign mc_dma_rd_rsp_vld_X442 = fangyuan2_X [71:71] ;
  assign mc_dma_rd_rsp_vld_C442 = fangyuan2_C [71:71] ;
  logic [0:0] mc_dma_rd_rsp_vld_R443 ;
  logic [0:0] mc_dma_rd_rsp_vld_X443 ;
  logic [0:0] mc_dma_rd_rsp_vld_C443 ;
  assign mc_dma_rd_rsp_vld_R443 = fangyuan2_R [70:70] ;
  assign mc_dma_rd_rsp_vld_X443 = fangyuan2_X [70:70] ;
  assign mc_dma_rd_rsp_vld_C443 = fangyuan2_C [70:70] ;
  logic [0:0] mc_dma_rd_rsp_vld_R444 ;
  logic [0:0] mc_dma_rd_rsp_vld_X444 ;
  logic [0:0] mc_dma_rd_rsp_vld_C444 ;
  assign mc_dma_rd_rsp_vld_R444 = fangyuan2_R [69:69] ;
  assign mc_dma_rd_rsp_vld_X444 = fangyuan2_X [69:69] ;
  assign mc_dma_rd_rsp_vld_C444 = fangyuan2_C [69:69] ;
  logic [0:0] mc_dma_rd_rsp_vld_R445 ;
  logic [0:0] mc_dma_rd_rsp_vld_X445 ;
  logic [0:0] mc_dma_rd_rsp_vld_C445 ;
  assign mc_dma_rd_rsp_vld_R445 = fangyuan2_R [68:68] ;
  assign mc_dma_rd_rsp_vld_X445 = fangyuan2_X [68:68] ;
  assign mc_dma_rd_rsp_vld_C445 = fangyuan2_C [68:68] ;
  logic [0:0] mc_dma_rd_rsp_vld_R446 ;
  logic [0:0] mc_dma_rd_rsp_vld_X446 ;
  logic [0:0] mc_dma_rd_rsp_vld_C446 ;
  assign mc_dma_rd_rsp_vld_R446 = fangyuan2_R [67:67] ;
  assign mc_dma_rd_rsp_vld_X446 = fangyuan2_X [67:67] ;
  assign mc_dma_rd_rsp_vld_C446 = fangyuan2_C [67:67] ;
  logic [0:0] mc_dma_rd_rsp_vld_R447 ;
  logic [0:0] mc_dma_rd_rsp_vld_X447 ;
  logic [0:0] mc_dma_rd_rsp_vld_C447 ;
  assign mc_dma_rd_rsp_vld_R447 = fangyuan2_R [66:66] ;
  assign mc_dma_rd_rsp_vld_X447 = fangyuan2_X [66:66] ;
  assign mc_dma_rd_rsp_vld_C447 = fangyuan2_C [66:66] ;
  logic [0:0] mc_dma_rd_rsp_vld_R448 ;
  logic [0:0] mc_dma_rd_rsp_vld_X448 ;
  logic [0:0] mc_dma_rd_rsp_vld_C448 ;
  assign mc_dma_rd_rsp_vld_R448 = fangyuan2_R [65:65] ;
  assign mc_dma_rd_rsp_vld_X448 = fangyuan2_X [65:65] ;
  assign mc_dma_rd_rsp_vld_C448 = fangyuan2_C [65:65] ;
  logic [0:0] mc_dma_rd_rsp_vld_R449 ;
  logic [0:0] mc_dma_rd_rsp_vld_X449 ;
  logic [0:0] mc_dma_rd_rsp_vld_C449 ;
  assign mc_dma_rd_rsp_vld_R449 = fangyuan2_R [64:64] ;
  assign mc_dma_rd_rsp_vld_X449 = fangyuan2_X [64:64] ;
  assign mc_dma_rd_rsp_vld_C449 = fangyuan2_C [64:64] ;
  logic [0:0] mc_dma_rd_rsp_vld_R450 ;
  logic [0:0] mc_dma_rd_rsp_vld_X450 ;
  logic [0:0] mc_dma_rd_rsp_vld_C450 ;
  assign mc_dma_rd_rsp_vld_R450 = fangyuan2_R [63:63] ;
  assign mc_dma_rd_rsp_vld_X450 = fangyuan2_X [63:63] ;
  assign mc_dma_rd_rsp_vld_C450 = fangyuan2_C [63:63] ;
  logic [0:0] mc_dma_rd_rsp_vld_R451 ;
  logic [0:0] mc_dma_rd_rsp_vld_X451 ;
  logic [0:0] mc_dma_rd_rsp_vld_C451 ;
  assign mc_dma_rd_rsp_vld_R451 = fangyuan2_R [62:62] ;
  assign mc_dma_rd_rsp_vld_X451 = fangyuan2_X [62:62] ;
  assign mc_dma_rd_rsp_vld_C451 = fangyuan2_C [62:62] ;
  logic [0:0] mc_dma_rd_rsp_vld_R452 ;
  logic [0:0] mc_dma_rd_rsp_vld_X452 ;
  logic [0:0] mc_dma_rd_rsp_vld_C452 ;
  assign mc_dma_rd_rsp_vld_R452 = fangyuan2_R [61:61] ;
  assign mc_dma_rd_rsp_vld_X452 = fangyuan2_X [61:61] ;
  assign mc_dma_rd_rsp_vld_C452 = fangyuan2_C [61:61] ;
  logic [0:0] mc_dma_rd_rsp_vld_R453 ;
  logic [0:0] mc_dma_rd_rsp_vld_X453 ;
  logic [0:0] mc_dma_rd_rsp_vld_C453 ;
  assign mc_dma_rd_rsp_vld_R453 = fangyuan2_R [60:60] ;
  assign mc_dma_rd_rsp_vld_X453 = fangyuan2_X [60:60] ;
  assign mc_dma_rd_rsp_vld_C453 = fangyuan2_C [60:60] ;
  logic [0:0] mc_dma_rd_rsp_vld_R454 ;
  logic [0:0] mc_dma_rd_rsp_vld_X454 ;
  logic [0:0] mc_dma_rd_rsp_vld_C454 ;
  assign mc_dma_rd_rsp_vld_R454 = fangyuan2_R [59:59] ;
  assign mc_dma_rd_rsp_vld_X454 = fangyuan2_X [59:59] ;
  assign mc_dma_rd_rsp_vld_C454 = fangyuan2_C [59:59] ;
  logic [0:0] mc_dma_rd_rsp_vld_R455 ;
  logic [0:0] mc_dma_rd_rsp_vld_X455 ;
  logic [0:0] mc_dma_rd_rsp_vld_C455 ;
  assign mc_dma_rd_rsp_vld_R455 = fangyuan2_R [58:58] ;
  assign mc_dma_rd_rsp_vld_X455 = fangyuan2_X [58:58] ;
  assign mc_dma_rd_rsp_vld_C455 = fangyuan2_C [58:58] ;
  logic [0:0] mc_dma_rd_rsp_vld_R456 ;
  logic [0:0] mc_dma_rd_rsp_vld_X456 ;
  logic [0:0] mc_dma_rd_rsp_vld_C456 ;
  assign mc_dma_rd_rsp_vld_R456 = fangyuan2_R [57:57] ;
  assign mc_dma_rd_rsp_vld_X456 = fangyuan2_X [57:57] ;
  assign mc_dma_rd_rsp_vld_C456 = fangyuan2_C [57:57] ;
  logic [0:0] mc_dma_rd_rsp_vld_R457 ;
  logic [0:0] mc_dma_rd_rsp_vld_X457 ;
  logic [0:0] mc_dma_rd_rsp_vld_C457 ;
  assign mc_dma_rd_rsp_vld_R457 = fangyuan2_R [56:56] ;
  assign mc_dma_rd_rsp_vld_X457 = fangyuan2_X [56:56] ;
  assign mc_dma_rd_rsp_vld_C457 = fangyuan2_C [56:56] ;
  logic [0:0] mc_dma_rd_rsp_vld_R458 ;
  logic [0:0] mc_dma_rd_rsp_vld_X458 ;
  logic [0:0] mc_dma_rd_rsp_vld_C458 ;
  assign mc_dma_rd_rsp_vld_R458 = fangyuan2_R [55:55] ;
  assign mc_dma_rd_rsp_vld_X458 = fangyuan2_X [55:55] ;
  assign mc_dma_rd_rsp_vld_C458 = fangyuan2_C [55:55] ;
  logic [0:0] mc_dma_rd_rsp_vld_R459 ;
  logic [0:0] mc_dma_rd_rsp_vld_X459 ;
  logic [0:0] mc_dma_rd_rsp_vld_C459 ;
  assign mc_dma_rd_rsp_vld_R459 = fangyuan2_R [54:54] ;
  assign mc_dma_rd_rsp_vld_X459 = fangyuan2_X [54:54] ;
  assign mc_dma_rd_rsp_vld_C459 = fangyuan2_C [54:54] ;
  logic [0:0] mc_dma_rd_rsp_vld_R460 ;
  logic [0:0] mc_dma_rd_rsp_vld_X460 ;
  logic [0:0] mc_dma_rd_rsp_vld_C460 ;
  assign mc_dma_rd_rsp_vld_R460 = fangyuan2_R [53:53] ;
  assign mc_dma_rd_rsp_vld_X460 = fangyuan2_X [53:53] ;
  assign mc_dma_rd_rsp_vld_C460 = fangyuan2_C [53:53] ;
  logic [0:0] mc_dma_rd_rsp_vld_R461 ;
  logic [0:0] mc_dma_rd_rsp_vld_X461 ;
  logic [0:0] mc_dma_rd_rsp_vld_C461 ;
  assign mc_dma_rd_rsp_vld_R461 = fangyuan2_R [52:52] ;
  assign mc_dma_rd_rsp_vld_X461 = fangyuan2_X [52:52] ;
  assign mc_dma_rd_rsp_vld_C461 = fangyuan2_C [52:52] ;
  logic [0:0] mc_dma_rd_rsp_vld_R462 ;
  logic [0:0] mc_dma_rd_rsp_vld_X462 ;
  logic [0:0] mc_dma_rd_rsp_vld_C462 ;
  assign mc_dma_rd_rsp_vld_R462 = fangyuan2_R [51:51] ;
  assign mc_dma_rd_rsp_vld_X462 = fangyuan2_X [51:51] ;
  assign mc_dma_rd_rsp_vld_C462 = fangyuan2_C [51:51] ;
  logic [0:0] mc_dma_rd_rsp_vld_R463 ;
  logic [0:0] mc_dma_rd_rsp_vld_X463 ;
  logic [0:0] mc_dma_rd_rsp_vld_C463 ;
  assign mc_dma_rd_rsp_vld_R463 = fangyuan2_R [50:50] ;
  assign mc_dma_rd_rsp_vld_X463 = fangyuan2_X [50:50] ;
  assign mc_dma_rd_rsp_vld_C463 = fangyuan2_C [50:50] ;
  logic [0:0] mc_dma_rd_rsp_vld_R464 ;
  logic [0:0] mc_dma_rd_rsp_vld_X464 ;
  logic [0:0] mc_dma_rd_rsp_vld_C464 ;
  assign mc_dma_rd_rsp_vld_R464 = fangyuan2_R [49:49] ;
  assign mc_dma_rd_rsp_vld_X464 = fangyuan2_X [49:49] ;
  assign mc_dma_rd_rsp_vld_C464 = fangyuan2_C [49:49] ;
  logic [0:0] mc_dma_rd_rsp_vld_R465 ;
  logic [0:0] mc_dma_rd_rsp_vld_X465 ;
  logic [0:0] mc_dma_rd_rsp_vld_C465 ;
  assign mc_dma_rd_rsp_vld_R465 = fangyuan2_R [48:48] ;
  assign mc_dma_rd_rsp_vld_X465 = fangyuan2_X [48:48] ;
  assign mc_dma_rd_rsp_vld_C465 = fangyuan2_C [48:48] ;
  logic [0:0] mc_dma_rd_rsp_vld_R466 ;
  logic [0:0] mc_dma_rd_rsp_vld_X466 ;
  logic [0:0] mc_dma_rd_rsp_vld_C466 ;
  assign mc_dma_rd_rsp_vld_R466 = fangyuan2_R [47:47] ;
  assign mc_dma_rd_rsp_vld_X466 = fangyuan2_X [47:47] ;
  assign mc_dma_rd_rsp_vld_C466 = fangyuan2_C [47:47] ;
  logic [0:0] mc_dma_rd_rsp_vld_R467 ;
  logic [0:0] mc_dma_rd_rsp_vld_X467 ;
  logic [0:0] mc_dma_rd_rsp_vld_C467 ;
  assign mc_dma_rd_rsp_vld_R467 = fangyuan2_R [46:46] ;
  assign mc_dma_rd_rsp_vld_X467 = fangyuan2_X [46:46] ;
  assign mc_dma_rd_rsp_vld_C467 = fangyuan2_C [46:46] ;
  logic [0:0] mc_dma_rd_rsp_vld_R468 ;
  logic [0:0] mc_dma_rd_rsp_vld_X468 ;
  logic [0:0] mc_dma_rd_rsp_vld_C468 ;
  assign mc_dma_rd_rsp_vld_R468 = fangyuan2_R [45:45] ;
  assign mc_dma_rd_rsp_vld_X468 = fangyuan2_X [45:45] ;
  assign mc_dma_rd_rsp_vld_C468 = fangyuan2_C [45:45] ;
  logic [0:0] mc_dma_rd_rsp_vld_R469 ;
  logic [0:0] mc_dma_rd_rsp_vld_X469 ;
  logic [0:0] mc_dma_rd_rsp_vld_C469 ;
  assign mc_dma_rd_rsp_vld_R469 = fangyuan2_R [44:44] ;
  assign mc_dma_rd_rsp_vld_X469 = fangyuan2_X [44:44] ;
  assign mc_dma_rd_rsp_vld_C469 = fangyuan2_C [44:44] ;
  logic [0:0] mc_dma_rd_rsp_vld_R470 ;
  logic [0:0] mc_dma_rd_rsp_vld_X470 ;
  logic [0:0] mc_dma_rd_rsp_vld_C470 ;
  assign mc_dma_rd_rsp_vld_R470 = fangyuan2_R [43:43] ;
  assign mc_dma_rd_rsp_vld_X470 = fangyuan2_X [43:43] ;
  assign mc_dma_rd_rsp_vld_C470 = fangyuan2_C [43:43] ;
  logic [0:0] mc_dma_rd_rsp_vld_R471 ;
  logic [0:0] mc_dma_rd_rsp_vld_X471 ;
  logic [0:0] mc_dma_rd_rsp_vld_C471 ;
  assign mc_dma_rd_rsp_vld_R471 = fangyuan2_R [42:42] ;
  assign mc_dma_rd_rsp_vld_X471 = fangyuan2_X [42:42] ;
  assign mc_dma_rd_rsp_vld_C471 = fangyuan2_C [42:42] ;
  logic [0:0] mc_dma_rd_rsp_vld_R472 ;
  logic [0:0] mc_dma_rd_rsp_vld_X472 ;
  logic [0:0] mc_dma_rd_rsp_vld_C472 ;
  assign mc_dma_rd_rsp_vld_R472 = fangyuan2_R [41:41] ;
  assign mc_dma_rd_rsp_vld_X472 = fangyuan2_X [41:41] ;
  assign mc_dma_rd_rsp_vld_C472 = fangyuan2_C [41:41] ;
  logic [0:0] mc_dma_rd_rsp_vld_R473 ;
  logic [0:0] mc_dma_rd_rsp_vld_X473 ;
  logic [0:0] mc_dma_rd_rsp_vld_C473 ;
  assign mc_dma_rd_rsp_vld_R473 = fangyuan2_R [40:40] ;
  assign mc_dma_rd_rsp_vld_X473 = fangyuan2_X [40:40] ;
  assign mc_dma_rd_rsp_vld_C473 = fangyuan2_C [40:40] ;
  logic [0:0] mc_dma_rd_rsp_vld_R474 ;
  logic [0:0] mc_dma_rd_rsp_vld_X474 ;
  logic [0:0] mc_dma_rd_rsp_vld_C474 ;
  assign mc_dma_rd_rsp_vld_R474 = fangyuan2_R [39:39] ;
  assign mc_dma_rd_rsp_vld_X474 = fangyuan2_X [39:39] ;
  assign mc_dma_rd_rsp_vld_C474 = fangyuan2_C [39:39] ;
  logic [0:0] mc_dma_rd_rsp_vld_R475 ;
  logic [0:0] mc_dma_rd_rsp_vld_X475 ;
  logic [0:0] mc_dma_rd_rsp_vld_C475 ;
  assign mc_dma_rd_rsp_vld_R475 = fangyuan2_R [38:38] ;
  assign mc_dma_rd_rsp_vld_X475 = fangyuan2_X [38:38] ;
  assign mc_dma_rd_rsp_vld_C475 = fangyuan2_C [38:38] ;
  logic [0:0] mc_dma_rd_rsp_vld_R476 ;
  logic [0:0] mc_dma_rd_rsp_vld_X476 ;
  logic [0:0] mc_dma_rd_rsp_vld_C476 ;
  assign mc_dma_rd_rsp_vld_R476 = fangyuan2_R [37:37] ;
  assign mc_dma_rd_rsp_vld_X476 = fangyuan2_X [37:37] ;
  assign mc_dma_rd_rsp_vld_C476 = fangyuan2_C [37:37] ;
  logic [0:0] mc_dma_rd_rsp_vld_R477 ;
  logic [0:0] mc_dma_rd_rsp_vld_X477 ;
  logic [0:0] mc_dma_rd_rsp_vld_C477 ;
  assign mc_dma_rd_rsp_vld_R477 = fangyuan2_R [36:36] ;
  assign mc_dma_rd_rsp_vld_X477 = fangyuan2_X [36:36] ;
  assign mc_dma_rd_rsp_vld_C477 = fangyuan2_C [36:36] ;
  logic [0:0] mc_dma_rd_rsp_vld_R478 ;
  logic [0:0] mc_dma_rd_rsp_vld_X478 ;
  logic [0:0] mc_dma_rd_rsp_vld_C478 ;
  assign mc_dma_rd_rsp_vld_R478 = fangyuan2_R [35:35] ;
  assign mc_dma_rd_rsp_vld_X478 = fangyuan2_X [35:35] ;
  assign mc_dma_rd_rsp_vld_C478 = fangyuan2_C [35:35] ;
  logic [0:0] mc_dma_rd_rsp_vld_R479 ;
  logic [0:0] mc_dma_rd_rsp_vld_X479 ;
  logic [0:0] mc_dma_rd_rsp_vld_C479 ;
  assign mc_dma_rd_rsp_vld_R479 = fangyuan2_R [34:34] ;
  assign mc_dma_rd_rsp_vld_X479 = fangyuan2_X [34:34] ;
  assign mc_dma_rd_rsp_vld_C479 = fangyuan2_C [34:34] ;
  logic [0:0] mc_dma_rd_rsp_vld_R480 ;
  logic [0:0] mc_dma_rd_rsp_vld_X480 ;
  logic [0:0] mc_dma_rd_rsp_vld_C480 ;
  assign mc_dma_rd_rsp_vld_R480 = fangyuan2_R [33:33] ;
  assign mc_dma_rd_rsp_vld_X480 = fangyuan2_X [33:33] ;
  assign mc_dma_rd_rsp_vld_C480 = fangyuan2_C [33:33] ;
  logic [0:0] mc_dma_rd_rsp_vld_R481 ;
  logic [0:0] mc_dma_rd_rsp_vld_X481 ;
  logic [0:0] mc_dma_rd_rsp_vld_C481 ;
  assign mc_dma_rd_rsp_vld_R481 = fangyuan2_R [32:32] ;
  assign mc_dma_rd_rsp_vld_X481 = fangyuan2_X [32:32] ;
  assign mc_dma_rd_rsp_vld_C481 = fangyuan2_C [32:32] ;
  logic [0:0] mc_dma_rd_rsp_vld_R482 ;
  logic [0:0] mc_dma_rd_rsp_vld_X482 ;
  logic [0:0] mc_dma_rd_rsp_vld_C482 ;
  assign mc_dma_rd_rsp_vld_R482 = fangyuan2_R [31:31] ;
  assign mc_dma_rd_rsp_vld_X482 = fangyuan2_X [31:31] ;
  assign mc_dma_rd_rsp_vld_C482 = fangyuan2_C [31:31] ;
  logic [0:0] mc_dma_rd_rsp_vld_R483 ;
  logic [0:0] mc_dma_rd_rsp_vld_X483 ;
  logic [0:0] mc_dma_rd_rsp_vld_C483 ;
  assign mc_dma_rd_rsp_vld_R483 = fangyuan2_R [30:30] ;
  assign mc_dma_rd_rsp_vld_X483 = fangyuan2_X [30:30] ;
  assign mc_dma_rd_rsp_vld_C483 = fangyuan2_C [30:30] ;
  logic [0:0] mc_dma_rd_rsp_vld_R484 ;
  logic [0:0] mc_dma_rd_rsp_vld_X484 ;
  logic [0:0] mc_dma_rd_rsp_vld_C484 ;
  assign mc_dma_rd_rsp_vld_R484 = fangyuan2_R [29:29] ;
  assign mc_dma_rd_rsp_vld_X484 = fangyuan2_X [29:29] ;
  assign mc_dma_rd_rsp_vld_C484 = fangyuan2_C [29:29] ;
  logic [0:0] mc_dma_rd_rsp_vld_R485 ;
  logic [0:0] mc_dma_rd_rsp_vld_X485 ;
  logic [0:0] mc_dma_rd_rsp_vld_C485 ;
  assign mc_dma_rd_rsp_vld_R485 = fangyuan2_R [28:28] ;
  assign mc_dma_rd_rsp_vld_X485 = fangyuan2_X [28:28] ;
  assign mc_dma_rd_rsp_vld_C485 = fangyuan2_C [28:28] ;
  logic [0:0] mc_dma_rd_rsp_vld_R486 ;
  logic [0:0] mc_dma_rd_rsp_vld_X486 ;
  logic [0:0] mc_dma_rd_rsp_vld_C486 ;
  assign mc_dma_rd_rsp_vld_R486 = fangyuan2_R [27:27] ;
  assign mc_dma_rd_rsp_vld_X486 = fangyuan2_X [27:27] ;
  assign mc_dma_rd_rsp_vld_C486 = fangyuan2_C [27:27] ;
  logic [0:0] mc_dma_rd_rsp_vld_R487 ;
  logic [0:0] mc_dma_rd_rsp_vld_X487 ;
  logic [0:0] mc_dma_rd_rsp_vld_C487 ;
  assign mc_dma_rd_rsp_vld_R487 = fangyuan2_R [26:26] ;
  assign mc_dma_rd_rsp_vld_X487 = fangyuan2_X [26:26] ;
  assign mc_dma_rd_rsp_vld_C487 = fangyuan2_C [26:26] ;
  logic [0:0] mc_dma_rd_rsp_vld_R488 ;
  logic [0:0] mc_dma_rd_rsp_vld_X488 ;
  logic [0:0] mc_dma_rd_rsp_vld_C488 ;
  assign mc_dma_rd_rsp_vld_R488 = fangyuan2_R [25:25] ;
  assign mc_dma_rd_rsp_vld_X488 = fangyuan2_X [25:25] ;
  assign mc_dma_rd_rsp_vld_C488 = fangyuan2_C [25:25] ;
  logic [0:0] mc_dma_rd_rsp_vld_R489 ;
  logic [0:0] mc_dma_rd_rsp_vld_X489 ;
  logic [0:0] mc_dma_rd_rsp_vld_C489 ;
  assign mc_dma_rd_rsp_vld_R489 = fangyuan2_R [24:24] ;
  assign mc_dma_rd_rsp_vld_X489 = fangyuan2_X [24:24] ;
  assign mc_dma_rd_rsp_vld_C489 = fangyuan2_C [24:24] ;
  logic [0:0] mc_dma_rd_rsp_vld_R490 ;
  logic [0:0] mc_dma_rd_rsp_vld_X490 ;
  logic [0:0] mc_dma_rd_rsp_vld_C490 ;
  assign mc_dma_rd_rsp_vld_R490 = fangyuan2_R [23:23] ;
  assign mc_dma_rd_rsp_vld_X490 = fangyuan2_X [23:23] ;
  assign mc_dma_rd_rsp_vld_C490 = fangyuan2_C [23:23] ;
  logic [0:0] mc_dma_rd_rsp_vld_R491 ;
  logic [0:0] mc_dma_rd_rsp_vld_X491 ;
  logic [0:0] mc_dma_rd_rsp_vld_C491 ;
  assign mc_dma_rd_rsp_vld_R491 = fangyuan2_R [22:22] ;
  assign mc_dma_rd_rsp_vld_X491 = fangyuan2_X [22:22] ;
  assign mc_dma_rd_rsp_vld_C491 = fangyuan2_C [22:22] ;
  logic [0:0] mc_dma_rd_rsp_vld_R492 ;
  logic [0:0] mc_dma_rd_rsp_vld_X492 ;
  logic [0:0] mc_dma_rd_rsp_vld_C492 ;
  assign mc_dma_rd_rsp_vld_R492 = fangyuan2_R [21:21] ;
  assign mc_dma_rd_rsp_vld_X492 = fangyuan2_X [21:21] ;
  assign mc_dma_rd_rsp_vld_C492 = fangyuan2_C [21:21] ;
  logic [0:0] mc_dma_rd_rsp_vld_R493 ;
  logic [0:0] mc_dma_rd_rsp_vld_X493 ;
  logic [0:0] mc_dma_rd_rsp_vld_C493 ;
  assign mc_dma_rd_rsp_vld_R493 = fangyuan2_R [20:20] ;
  assign mc_dma_rd_rsp_vld_X493 = fangyuan2_X [20:20] ;
  assign mc_dma_rd_rsp_vld_C493 = fangyuan2_C [20:20] ;
  logic [0:0] mc_dma_rd_rsp_vld_R494 ;
  logic [0:0] mc_dma_rd_rsp_vld_X494 ;
  logic [0:0] mc_dma_rd_rsp_vld_C494 ;
  assign mc_dma_rd_rsp_vld_R494 = fangyuan2_R [19:19] ;
  assign mc_dma_rd_rsp_vld_X494 = fangyuan2_X [19:19] ;
  assign mc_dma_rd_rsp_vld_C494 = fangyuan2_C [19:19] ;
  logic [0:0] mc_dma_rd_rsp_vld_R495 ;
  logic [0:0] mc_dma_rd_rsp_vld_X495 ;
  logic [0:0] mc_dma_rd_rsp_vld_C495 ;
  assign mc_dma_rd_rsp_vld_R495 = fangyuan2_R [18:18] ;
  assign mc_dma_rd_rsp_vld_X495 = fangyuan2_X [18:18] ;
  assign mc_dma_rd_rsp_vld_C495 = fangyuan2_C [18:18] ;
  logic [0:0] mc_dma_rd_rsp_vld_R496 ;
  logic [0:0] mc_dma_rd_rsp_vld_X496 ;
  logic [0:0] mc_dma_rd_rsp_vld_C496 ;
  assign mc_dma_rd_rsp_vld_R496 = fangyuan2_R [17:17] ;
  assign mc_dma_rd_rsp_vld_X496 = fangyuan2_X [17:17] ;
  assign mc_dma_rd_rsp_vld_C496 = fangyuan2_C [17:17] ;
  logic [0:0] mc_dma_rd_rsp_vld_R497 ;
  logic [0:0] mc_dma_rd_rsp_vld_X497 ;
  logic [0:0] mc_dma_rd_rsp_vld_C497 ;
  assign mc_dma_rd_rsp_vld_R497 = fangyuan2_R [16:16] ;
  assign mc_dma_rd_rsp_vld_X497 = fangyuan2_X [16:16] ;
  assign mc_dma_rd_rsp_vld_C497 = fangyuan2_C [16:16] ;
  logic [0:0] mc_dma_rd_rsp_vld_R498 ;
  logic [0:0] mc_dma_rd_rsp_vld_X498 ;
  logic [0:0] mc_dma_rd_rsp_vld_C498 ;
  assign mc_dma_rd_rsp_vld_R498 = fangyuan2_R [15:15] ;
  assign mc_dma_rd_rsp_vld_X498 = fangyuan2_X [15:15] ;
  assign mc_dma_rd_rsp_vld_C498 = fangyuan2_C [15:15] ;
  logic [0:0] mc_dma_rd_rsp_vld_R499 ;
  logic [0:0] mc_dma_rd_rsp_vld_X499 ;
  logic [0:0] mc_dma_rd_rsp_vld_C499 ;
  assign mc_dma_rd_rsp_vld_R499 = fangyuan2_R [14:14] ;
  assign mc_dma_rd_rsp_vld_X499 = fangyuan2_X [14:14] ;
  assign mc_dma_rd_rsp_vld_C499 = fangyuan2_C [14:14] ;
  logic [0:0] mc_dma_rd_rsp_vld_R500 ;
  logic [0:0] mc_dma_rd_rsp_vld_X500 ;
  logic [0:0] mc_dma_rd_rsp_vld_C500 ;
  assign mc_dma_rd_rsp_vld_R500 = fangyuan2_R [13:13] ;
  assign mc_dma_rd_rsp_vld_X500 = fangyuan2_X [13:13] ;
  assign mc_dma_rd_rsp_vld_C500 = fangyuan2_C [13:13] ;
  logic [0:0] mc_dma_rd_rsp_vld_R501 ;
  logic [0:0] mc_dma_rd_rsp_vld_X501 ;
  logic [0:0] mc_dma_rd_rsp_vld_C501 ;
  assign mc_dma_rd_rsp_vld_R501 = fangyuan2_R [12:12] ;
  assign mc_dma_rd_rsp_vld_X501 = fangyuan2_X [12:12] ;
  assign mc_dma_rd_rsp_vld_C501 = fangyuan2_C [12:12] ;
  logic [0:0] mc_dma_rd_rsp_vld_R502 ;
  logic [0:0] mc_dma_rd_rsp_vld_X502 ;
  logic [0:0] mc_dma_rd_rsp_vld_C502 ;
  assign mc_dma_rd_rsp_vld_R502 = fangyuan2_R [11:11] ;
  assign mc_dma_rd_rsp_vld_X502 = fangyuan2_X [11:11] ;
  assign mc_dma_rd_rsp_vld_C502 = fangyuan2_C [11:11] ;
  logic [0:0] mc_dma_rd_rsp_vld_R503 ;
  logic [0:0] mc_dma_rd_rsp_vld_X503 ;
  logic [0:0] mc_dma_rd_rsp_vld_C503 ;
  assign mc_dma_rd_rsp_vld_R503 = fangyuan2_R [10:10] ;
  assign mc_dma_rd_rsp_vld_X503 = fangyuan2_X [10:10] ;
  assign mc_dma_rd_rsp_vld_C503 = fangyuan2_C [10:10] ;
  logic [0:0] mc_dma_rd_rsp_vld_R504 ;
  logic [0:0] mc_dma_rd_rsp_vld_X504 ;
  logic [0:0] mc_dma_rd_rsp_vld_C504 ;
  assign mc_dma_rd_rsp_vld_R504 = fangyuan2_R [9:9] ;
  assign mc_dma_rd_rsp_vld_X504 = fangyuan2_X [9:9] ;
  assign mc_dma_rd_rsp_vld_C504 = fangyuan2_C [9:9] ;
  logic [0:0] mc_dma_rd_rsp_vld_R505 ;
  logic [0:0] mc_dma_rd_rsp_vld_X505 ;
  logic [0:0] mc_dma_rd_rsp_vld_C505 ;
  assign mc_dma_rd_rsp_vld_R505 = fangyuan2_R [8:8] ;
  assign mc_dma_rd_rsp_vld_X505 = fangyuan2_X [8:8] ;
  assign mc_dma_rd_rsp_vld_C505 = fangyuan2_C [8:8] ;
  logic [0:0] mc_dma_rd_rsp_vld_R506 ;
  logic [0:0] mc_dma_rd_rsp_vld_X506 ;
  logic [0:0] mc_dma_rd_rsp_vld_C506 ;
  assign mc_dma_rd_rsp_vld_R506 = fangyuan2_R [7:7] ;
  assign mc_dma_rd_rsp_vld_X506 = fangyuan2_X [7:7] ;
  assign mc_dma_rd_rsp_vld_C506 = fangyuan2_C [7:7] ;
  logic [0:0] mc_dma_rd_rsp_vld_R507 ;
  logic [0:0] mc_dma_rd_rsp_vld_X507 ;
  logic [0:0] mc_dma_rd_rsp_vld_C507 ;
  assign mc_dma_rd_rsp_vld_R507 = fangyuan2_R [6:6] ;
  assign mc_dma_rd_rsp_vld_X507 = fangyuan2_X [6:6] ;
  assign mc_dma_rd_rsp_vld_C507 = fangyuan2_C [6:6] ;
  logic [0:0] mc_dma_rd_rsp_vld_R508 ;
  logic [0:0] mc_dma_rd_rsp_vld_X508 ;
  logic [0:0] mc_dma_rd_rsp_vld_C508 ;
  assign mc_dma_rd_rsp_vld_R508 = fangyuan2_R [5:5] ;
  assign mc_dma_rd_rsp_vld_X508 = fangyuan2_X [5:5] ;
  assign mc_dma_rd_rsp_vld_C508 = fangyuan2_C [5:5] ;
  logic [0:0] mc_dma_rd_rsp_vld_R509 ;
  logic [0:0] mc_dma_rd_rsp_vld_X509 ;
  logic [0:0] mc_dma_rd_rsp_vld_C509 ;
  assign mc_dma_rd_rsp_vld_R509 = fangyuan2_R [4:4] ;
  assign mc_dma_rd_rsp_vld_X509 = fangyuan2_X [4:4] ;
  assign mc_dma_rd_rsp_vld_C509 = fangyuan2_C [4:4] ;
  logic [0:0] mc_dma_rd_rsp_vld_R510 ;
  logic [0:0] mc_dma_rd_rsp_vld_X510 ;
  logic [0:0] mc_dma_rd_rsp_vld_C510 ;
  assign mc_dma_rd_rsp_vld_R510 = fangyuan2_R [3:3] ;
  assign mc_dma_rd_rsp_vld_X510 = fangyuan2_X [3:3] ;
  assign mc_dma_rd_rsp_vld_C510 = fangyuan2_C [3:3] ;
  logic [0:0] mc_dma_rd_rsp_vld_R511 ;
  logic [0:0] mc_dma_rd_rsp_vld_X511 ;
  logic [0:0] mc_dma_rd_rsp_vld_C511 ;
  assign mc_dma_rd_rsp_vld_R511 = fangyuan2_R [2:2] ;
  assign mc_dma_rd_rsp_vld_X511 = fangyuan2_X [2:2] ;
  assign mc_dma_rd_rsp_vld_C511 = fangyuan2_C [2:2] ;
  logic [0:0] mc_dma_rd_rsp_vld_R512 ;
  logic [0:0] mc_dma_rd_rsp_vld_X512 ;
  logic [0:0] mc_dma_rd_rsp_vld_C512 ;
  assign mc_dma_rd_rsp_vld_R512 = fangyuan2_R [1:1] ;
  assign mc_dma_rd_rsp_vld_X512 = fangyuan2_X [1:1] ;
  assign mc_dma_rd_rsp_vld_C512 = fangyuan2_C [1:1] ;
  logic [0:0] mc_dma_rd_rsp_vld_R513 ;
  logic [0:0] mc_dma_rd_rsp_vld_X513 ;
  logic [0:0] mc_dma_rd_rsp_vld_C513 ;
  assign mc_dma_rd_rsp_vld_R513 = fangyuan2_R [0:0] ;
  assign mc_dma_rd_rsp_vld_X513 = fangyuan2_X [0:0] ;
  assign mc_dma_rd_rsp_vld_C513 = fangyuan2_C [0:0] ;

  assign _032_ = fangyuan2 & mc_dma_rd_rsp_pd;
  assign _032__S = 0 ;
  logic [513:0] fangyuan2_C0 ;
  logic [513:0] fangyuan2_R0 ;
  logic [513:0] fangyuan2_X0 ;
  logic [513:0] mc_dma_rd_rsp_pd_C0 ;
  logic [513:0] mc_dma_rd_rsp_pd_R0 ;
  logic [513:0] mc_dma_rd_rsp_pd_X0 ;
  assign _032__T = fangyuan2_T | mc_dma_rd_rsp_pd_T ;
  assign fangyuan2_C0 = _032__C ;
  assign fangyuan2_X0 = _032__X ;
  assign mc_dma_rd_rsp_pd_C0 = _032__C ;
  assign mc_dma_rd_rsp_pd_X0 = _032__X ;
  assign fangyuan2_R0 = ( _032__R | _032__C & mc_dma_rd_rsp_pd_T ) & { 514{ mc_dma_rd_rsp_pd != 0 }} ;
  assign mc_dma_rd_rsp_pd_R0 = ( _032__R | _032__C & fangyuan2_T ) & { 514{ fangyuan2 != 0 }} ;
  logic [513:0] fangyuan3;
  logic [513:0] fangyuan3_T ;
  logic [513:0] fangyuan3_R ;
  logic [513:0] fangyuan3_C ;
  logic [513:0] fangyuan3_X ;
  assign fangyuan3 = { _041_[513:410], _033_ };
  assign fangyuan3_T = {  _041__T [513:410] , _033__T  };
  logic [13:0] fangyuan3_S ;
  assign fangyuan3_S = 0 ;
  logic [513:0] _041__R0 ;
  logic [513:0] _041__X0 ;
  logic [513:0] _041__C0 ;
  assign _041__R0 [513:410] = fangyuan3_R [513:410] ;
  assign _041__X0 [513:410] = fangyuan3_X [513:410] ;
  assign _041__C0 [513:410] = fangyuan3_C [513:410] ;
  logic [409:0] _033__R0 ;
  logic [409:0] _033__X0 ;
  logic [409:0] _033__C0 ;
  assign _033__R0 = fangyuan3_R [409:0] ;
  assign _033__X0 = fangyuan3_X [409:0] ;
  assign _033__C0 = fangyuan3_C [409:0] ;
  logic [513:0] fangyuan4;
  logic [513:0] fangyuan4_T ;
  logic [513:0] fangyuan4_R ;
  logic [513:0] fangyuan4_C ;
  logic [513:0] fangyuan4_X ;
  assign fangyuan4 = { cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld, cv_dma_rd_rsp_vld };
  assign fangyuan4_T = {  cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T , cv_dma_rd_rsp_vld_T  };
  logic [13:0] fangyuan4_S ;
  assign fangyuan4_S = 0 ;
  logic [0:0] cv_dma_rd_rsp_vld_R0 ;
  logic [0:0] cv_dma_rd_rsp_vld_X0 ;
  logic [0:0] cv_dma_rd_rsp_vld_C0 ;
  assign cv_dma_rd_rsp_vld_R0 = fangyuan4_R [513:513] ;
  assign cv_dma_rd_rsp_vld_X0 = fangyuan4_X [513:513] ;
  assign cv_dma_rd_rsp_vld_C0 = fangyuan4_C [513:513] ;
  logic [0:0] cv_dma_rd_rsp_vld_R1 ;
  logic [0:0] cv_dma_rd_rsp_vld_X1 ;
  logic [0:0] cv_dma_rd_rsp_vld_C1 ;
  assign cv_dma_rd_rsp_vld_R1 = fangyuan4_R [512:512] ;
  assign cv_dma_rd_rsp_vld_X1 = fangyuan4_X [512:512] ;
  assign cv_dma_rd_rsp_vld_C1 = fangyuan4_C [512:512] ;
  logic [0:0] cv_dma_rd_rsp_vld_R2 ;
  logic [0:0] cv_dma_rd_rsp_vld_X2 ;
  logic [0:0] cv_dma_rd_rsp_vld_C2 ;
  assign cv_dma_rd_rsp_vld_R2 = fangyuan4_R [511:511] ;
  assign cv_dma_rd_rsp_vld_X2 = fangyuan4_X [511:511] ;
  assign cv_dma_rd_rsp_vld_C2 = fangyuan4_C [511:511] ;
  logic [0:0] cv_dma_rd_rsp_vld_R3 ;
  logic [0:0] cv_dma_rd_rsp_vld_X3 ;
  logic [0:0] cv_dma_rd_rsp_vld_C3 ;
  assign cv_dma_rd_rsp_vld_R3 = fangyuan4_R [510:510] ;
  assign cv_dma_rd_rsp_vld_X3 = fangyuan4_X [510:510] ;
  assign cv_dma_rd_rsp_vld_C3 = fangyuan4_C [510:510] ;
  logic [0:0] cv_dma_rd_rsp_vld_R4 ;
  logic [0:0] cv_dma_rd_rsp_vld_X4 ;
  logic [0:0] cv_dma_rd_rsp_vld_C4 ;
  assign cv_dma_rd_rsp_vld_R4 = fangyuan4_R [509:509] ;
  assign cv_dma_rd_rsp_vld_X4 = fangyuan4_X [509:509] ;
  assign cv_dma_rd_rsp_vld_C4 = fangyuan4_C [509:509] ;
  logic [0:0] cv_dma_rd_rsp_vld_R5 ;
  logic [0:0] cv_dma_rd_rsp_vld_X5 ;
  logic [0:0] cv_dma_rd_rsp_vld_C5 ;
  assign cv_dma_rd_rsp_vld_R5 = fangyuan4_R [508:508] ;
  assign cv_dma_rd_rsp_vld_X5 = fangyuan4_X [508:508] ;
  assign cv_dma_rd_rsp_vld_C5 = fangyuan4_C [508:508] ;
  logic [0:0] cv_dma_rd_rsp_vld_R6 ;
  logic [0:0] cv_dma_rd_rsp_vld_X6 ;
  logic [0:0] cv_dma_rd_rsp_vld_C6 ;
  assign cv_dma_rd_rsp_vld_R6 = fangyuan4_R [507:507] ;
  assign cv_dma_rd_rsp_vld_X6 = fangyuan4_X [507:507] ;
  assign cv_dma_rd_rsp_vld_C6 = fangyuan4_C [507:507] ;
  logic [0:0] cv_dma_rd_rsp_vld_R7 ;
  logic [0:0] cv_dma_rd_rsp_vld_X7 ;
  logic [0:0] cv_dma_rd_rsp_vld_C7 ;
  assign cv_dma_rd_rsp_vld_R7 = fangyuan4_R [506:506] ;
  assign cv_dma_rd_rsp_vld_X7 = fangyuan4_X [506:506] ;
  assign cv_dma_rd_rsp_vld_C7 = fangyuan4_C [506:506] ;
  logic [0:0] cv_dma_rd_rsp_vld_R8 ;
  logic [0:0] cv_dma_rd_rsp_vld_X8 ;
  logic [0:0] cv_dma_rd_rsp_vld_C8 ;
  assign cv_dma_rd_rsp_vld_R8 = fangyuan4_R [505:505] ;
  assign cv_dma_rd_rsp_vld_X8 = fangyuan4_X [505:505] ;
  assign cv_dma_rd_rsp_vld_C8 = fangyuan4_C [505:505] ;
  logic [0:0] cv_dma_rd_rsp_vld_R9 ;
  logic [0:0] cv_dma_rd_rsp_vld_X9 ;
  logic [0:0] cv_dma_rd_rsp_vld_C9 ;
  assign cv_dma_rd_rsp_vld_R9 = fangyuan4_R [504:504] ;
  assign cv_dma_rd_rsp_vld_X9 = fangyuan4_X [504:504] ;
  assign cv_dma_rd_rsp_vld_C9 = fangyuan4_C [504:504] ;
  logic [0:0] cv_dma_rd_rsp_vld_R10 ;
  logic [0:0] cv_dma_rd_rsp_vld_X10 ;
  logic [0:0] cv_dma_rd_rsp_vld_C10 ;
  assign cv_dma_rd_rsp_vld_R10 = fangyuan4_R [503:503] ;
  assign cv_dma_rd_rsp_vld_X10 = fangyuan4_X [503:503] ;
  assign cv_dma_rd_rsp_vld_C10 = fangyuan4_C [503:503] ;
  logic [0:0] cv_dma_rd_rsp_vld_R11 ;
  logic [0:0] cv_dma_rd_rsp_vld_X11 ;
  logic [0:0] cv_dma_rd_rsp_vld_C11 ;
  assign cv_dma_rd_rsp_vld_R11 = fangyuan4_R [502:502] ;
  assign cv_dma_rd_rsp_vld_X11 = fangyuan4_X [502:502] ;
  assign cv_dma_rd_rsp_vld_C11 = fangyuan4_C [502:502] ;
  logic [0:0] cv_dma_rd_rsp_vld_R12 ;
  logic [0:0] cv_dma_rd_rsp_vld_X12 ;
  logic [0:0] cv_dma_rd_rsp_vld_C12 ;
  assign cv_dma_rd_rsp_vld_R12 = fangyuan4_R [501:501] ;
  assign cv_dma_rd_rsp_vld_X12 = fangyuan4_X [501:501] ;
  assign cv_dma_rd_rsp_vld_C12 = fangyuan4_C [501:501] ;
  logic [0:0] cv_dma_rd_rsp_vld_R13 ;
  logic [0:0] cv_dma_rd_rsp_vld_X13 ;
  logic [0:0] cv_dma_rd_rsp_vld_C13 ;
  assign cv_dma_rd_rsp_vld_R13 = fangyuan4_R [500:500] ;
  assign cv_dma_rd_rsp_vld_X13 = fangyuan4_X [500:500] ;
  assign cv_dma_rd_rsp_vld_C13 = fangyuan4_C [500:500] ;
  logic [0:0] cv_dma_rd_rsp_vld_R14 ;
  logic [0:0] cv_dma_rd_rsp_vld_X14 ;
  logic [0:0] cv_dma_rd_rsp_vld_C14 ;
  assign cv_dma_rd_rsp_vld_R14 = fangyuan4_R [499:499] ;
  assign cv_dma_rd_rsp_vld_X14 = fangyuan4_X [499:499] ;
  assign cv_dma_rd_rsp_vld_C14 = fangyuan4_C [499:499] ;
  logic [0:0] cv_dma_rd_rsp_vld_R15 ;
  logic [0:0] cv_dma_rd_rsp_vld_X15 ;
  logic [0:0] cv_dma_rd_rsp_vld_C15 ;
  assign cv_dma_rd_rsp_vld_R15 = fangyuan4_R [498:498] ;
  assign cv_dma_rd_rsp_vld_X15 = fangyuan4_X [498:498] ;
  assign cv_dma_rd_rsp_vld_C15 = fangyuan4_C [498:498] ;
  logic [0:0] cv_dma_rd_rsp_vld_R16 ;
  logic [0:0] cv_dma_rd_rsp_vld_X16 ;
  logic [0:0] cv_dma_rd_rsp_vld_C16 ;
  assign cv_dma_rd_rsp_vld_R16 = fangyuan4_R [497:497] ;
  assign cv_dma_rd_rsp_vld_X16 = fangyuan4_X [497:497] ;
  assign cv_dma_rd_rsp_vld_C16 = fangyuan4_C [497:497] ;
  logic [0:0] cv_dma_rd_rsp_vld_R17 ;
  logic [0:0] cv_dma_rd_rsp_vld_X17 ;
  logic [0:0] cv_dma_rd_rsp_vld_C17 ;
  assign cv_dma_rd_rsp_vld_R17 = fangyuan4_R [496:496] ;
  assign cv_dma_rd_rsp_vld_X17 = fangyuan4_X [496:496] ;
  assign cv_dma_rd_rsp_vld_C17 = fangyuan4_C [496:496] ;
  logic [0:0] cv_dma_rd_rsp_vld_R18 ;
  logic [0:0] cv_dma_rd_rsp_vld_X18 ;
  logic [0:0] cv_dma_rd_rsp_vld_C18 ;
  assign cv_dma_rd_rsp_vld_R18 = fangyuan4_R [495:495] ;
  assign cv_dma_rd_rsp_vld_X18 = fangyuan4_X [495:495] ;
  assign cv_dma_rd_rsp_vld_C18 = fangyuan4_C [495:495] ;
  logic [0:0] cv_dma_rd_rsp_vld_R19 ;
  logic [0:0] cv_dma_rd_rsp_vld_X19 ;
  logic [0:0] cv_dma_rd_rsp_vld_C19 ;
  assign cv_dma_rd_rsp_vld_R19 = fangyuan4_R [494:494] ;
  assign cv_dma_rd_rsp_vld_X19 = fangyuan4_X [494:494] ;
  assign cv_dma_rd_rsp_vld_C19 = fangyuan4_C [494:494] ;
  logic [0:0] cv_dma_rd_rsp_vld_R20 ;
  logic [0:0] cv_dma_rd_rsp_vld_X20 ;
  logic [0:0] cv_dma_rd_rsp_vld_C20 ;
  assign cv_dma_rd_rsp_vld_R20 = fangyuan4_R [493:493] ;
  assign cv_dma_rd_rsp_vld_X20 = fangyuan4_X [493:493] ;
  assign cv_dma_rd_rsp_vld_C20 = fangyuan4_C [493:493] ;
  logic [0:0] cv_dma_rd_rsp_vld_R21 ;
  logic [0:0] cv_dma_rd_rsp_vld_X21 ;
  logic [0:0] cv_dma_rd_rsp_vld_C21 ;
  assign cv_dma_rd_rsp_vld_R21 = fangyuan4_R [492:492] ;
  assign cv_dma_rd_rsp_vld_X21 = fangyuan4_X [492:492] ;
  assign cv_dma_rd_rsp_vld_C21 = fangyuan4_C [492:492] ;
  logic [0:0] cv_dma_rd_rsp_vld_R22 ;
  logic [0:0] cv_dma_rd_rsp_vld_X22 ;
  logic [0:0] cv_dma_rd_rsp_vld_C22 ;
  assign cv_dma_rd_rsp_vld_R22 = fangyuan4_R [491:491] ;
  assign cv_dma_rd_rsp_vld_X22 = fangyuan4_X [491:491] ;
  assign cv_dma_rd_rsp_vld_C22 = fangyuan4_C [491:491] ;
  logic [0:0] cv_dma_rd_rsp_vld_R23 ;
  logic [0:0] cv_dma_rd_rsp_vld_X23 ;
  logic [0:0] cv_dma_rd_rsp_vld_C23 ;
  assign cv_dma_rd_rsp_vld_R23 = fangyuan4_R [490:490] ;
  assign cv_dma_rd_rsp_vld_X23 = fangyuan4_X [490:490] ;
  assign cv_dma_rd_rsp_vld_C23 = fangyuan4_C [490:490] ;
  logic [0:0] cv_dma_rd_rsp_vld_R24 ;
  logic [0:0] cv_dma_rd_rsp_vld_X24 ;
  logic [0:0] cv_dma_rd_rsp_vld_C24 ;
  assign cv_dma_rd_rsp_vld_R24 = fangyuan4_R [489:489] ;
  assign cv_dma_rd_rsp_vld_X24 = fangyuan4_X [489:489] ;
  assign cv_dma_rd_rsp_vld_C24 = fangyuan4_C [489:489] ;
  logic [0:0] cv_dma_rd_rsp_vld_R25 ;
  logic [0:0] cv_dma_rd_rsp_vld_X25 ;
  logic [0:0] cv_dma_rd_rsp_vld_C25 ;
  assign cv_dma_rd_rsp_vld_R25 = fangyuan4_R [488:488] ;
  assign cv_dma_rd_rsp_vld_X25 = fangyuan4_X [488:488] ;
  assign cv_dma_rd_rsp_vld_C25 = fangyuan4_C [488:488] ;
  logic [0:0] cv_dma_rd_rsp_vld_R26 ;
  logic [0:0] cv_dma_rd_rsp_vld_X26 ;
  logic [0:0] cv_dma_rd_rsp_vld_C26 ;
  assign cv_dma_rd_rsp_vld_R26 = fangyuan4_R [487:487] ;
  assign cv_dma_rd_rsp_vld_X26 = fangyuan4_X [487:487] ;
  assign cv_dma_rd_rsp_vld_C26 = fangyuan4_C [487:487] ;
  logic [0:0] cv_dma_rd_rsp_vld_R27 ;
  logic [0:0] cv_dma_rd_rsp_vld_X27 ;
  logic [0:0] cv_dma_rd_rsp_vld_C27 ;
  assign cv_dma_rd_rsp_vld_R27 = fangyuan4_R [486:486] ;
  assign cv_dma_rd_rsp_vld_X27 = fangyuan4_X [486:486] ;
  assign cv_dma_rd_rsp_vld_C27 = fangyuan4_C [486:486] ;
  logic [0:0] cv_dma_rd_rsp_vld_R28 ;
  logic [0:0] cv_dma_rd_rsp_vld_X28 ;
  logic [0:0] cv_dma_rd_rsp_vld_C28 ;
  assign cv_dma_rd_rsp_vld_R28 = fangyuan4_R [485:485] ;
  assign cv_dma_rd_rsp_vld_X28 = fangyuan4_X [485:485] ;
  assign cv_dma_rd_rsp_vld_C28 = fangyuan4_C [485:485] ;
  logic [0:0] cv_dma_rd_rsp_vld_R29 ;
  logic [0:0] cv_dma_rd_rsp_vld_X29 ;
  logic [0:0] cv_dma_rd_rsp_vld_C29 ;
  assign cv_dma_rd_rsp_vld_R29 = fangyuan4_R [484:484] ;
  assign cv_dma_rd_rsp_vld_X29 = fangyuan4_X [484:484] ;
  assign cv_dma_rd_rsp_vld_C29 = fangyuan4_C [484:484] ;
  logic [0:0] cv_dma_rd_rsp_vld_R30 ;
  logic [0:0] cv_dma_rd_rsp_vld_X30 ;
  logic [0:0] cv_dma_rd_rsp_vld_C30 ;
  assign cv_dma_rd_rsp_vld_R30 = fangyuan4_R [483:483] ;
  assign cv_dma_rd_rsp_vld_X30 = fangyuan4_X [483:483] ;
  assign cv_dma_rd_rsp_vld_C30 = fangyuan4_C [483:483] ;
  logic [0:0] cv_dma_rd_rsp_vld_R31 ;
  logic [0:0] cv_dma_rd_rsp_vld_X31 ;
  logic [0:0] cv_dma_rd_rsp_vld_C31 ;
  assign cv_dma_rd_rsp_vld_R31 = fangyuan4_R [482:482] ;
  assign cv_dma_rd_rsp_vld_X31 = fangyuan4_X [482:482] ;
  assign cv_dma_rd_rsp_vld_C31 = fangyuan4_C [482:482] ;
  logic [0:0] cv_dma_rd_rsp_vld_R32 ;
  logic [0:0] cv_dma_rd_rsp_vld_X32 ;
  logic [0:0] cv_dma_rd_rsp_vld_C32 ;
  assign cv_dma_rd_rsp_vld_R32 = fangyuan4_R [481:481] ;
  assign cv_dma_rd_rsp_vld_X32 = fangyuan4_X [481:481] ;
  assign cv_dma_rd_rsp_vld_C32 = fangyuan4_C [481:481] ;
  logic [0:0] cv_dma_rd_rsp_vld_R33 ;
  logic [0:0] cv_dma_rd_rsp_vld_X33 ;
  logic [0:0] cv_dma_rd_rsp_vld_C33 ;
  assign cv_dma_rd_rsp_vld_R33 = fangyuan4_R [480:480] ;
  assign cv_dma_rd_rsp_vld_X33 = fangyuan4_X [480:480] ;
  assign cv_dma_rd_rsp_vld_C33 = fangyuan4_C [480:480] ;
  logic [0:0] cv_dma_rd_rsp_vld_R34 ;
  logic [0:0] cv_dma_rd_rsp_vld_X34 ;
  logic [0:0] cv_dma_rd_rsp_vld_C34 ;
  assign cv_dma_rd_rsp_vld_R34 = fangyuan4_R [479:479] ;
  assign cv_dma_rd_rsp_vld_X34 = fangyuan4_X [479:479] ;
  assign cv_dma_rd_rsp_vld_C34 = fangyuan4_C [479:479] ;
  logic [0:0] cv_dma_rd_rsp_vld_R35 ;
  logic [0:0] cv_dma_rd_rsp_vld_X35 ;
  logic [0:0] cv_dma_rd_rsp_vld_C35 ;
  assign cv_dma_rd_rsp_vld_R35 = fangyuan4_R [478:478] ;
  assign cv_dma_rd_rsp_vld_X35 = fangyuan4_X [478:478] ;
  assign cv_dma_rd_rsp_vld_C35 = fangyuan4_C [478:478] ;
  logic [0:0] cv_dma_rd_rsp_vld_R36 ;
  logic [0:0] cv_dma_rd_rsp_vld_X36 ;
  logic [0:0] cv_dma_rd_rsp_vld_C36 ;
  assign cv_dma_rd_rsp_vld_R36 = fangyuan4_R [477:477] ;
  assign cv_dma_rd_rsp_vld_X36 = fangyuan4_X [477:477] ;
  assign cv_dma_rd_rsp_vld_C36 = fangyuan4_C [477:477] ;
  logic [0:0] cv_dma_rd_rsp_vld_R37 ;
  logic [0:0] cv_dma_rd_rsp_vld_X37 ;
  logic [0:0] cv_dma_rd_rsp_vld_C37 ;
  assign cv_dma_rd_rsp_vld_R37 = fangyuan4_R [476:476] ;
  assign cv_dma_rd_rsp_vld_X37 = fangyuan4_X [476:476] ;
  assign cv_dma_rd_rsp_vld_C37 = fangyuan4_C [476:476] ;
  logic [0:0] cv_dma_rd_rsp_vld_R38 ;
  logic [0:0] cv_dma_rd_rsp_vld_X38 ;
  logic [0:0] cv_dma_rd_rsp_vld_C38 ;
  assign cv_dma_rd_rsp_vld_R38 = fangyuan4_R [475:475] ;
  assign cv_dma_rd_rsp_vld_X38 = fangyuan4_X [475:475] ;
  assign cv_dma_rd_rsp_vld_C38 = fangyuan4_C [475:475] ;
  logic [0:0] cv_dma_rd_rsp_vld_R39 ;
  logic [0:0] cv_dma_rd_rsp_vld_X39 ;
  logic [0:0] cv_dma_rd_rsp_vld_C39 ;
  assign cv_dma_rd_rsp_vld_R39 = fangyuan4_R [474:474] ;
  assign cv_dma_rd_rsp_vld_X39 = fangyuan4_X [474:474] ;
  assign cv_dma_rd_rsp_vld_C39 = fangyuan4_C [474:474] ;
  logic [0:0] cv_dma_rd_rsp_vld_R40 ;
  logic [0:0] cv_dma_rd_rsp_vld_X40 ;
  logic [0:0] cv_dma_rd_rsp_vld_C40 ;
  assign cv_dma_rd_rsp_vld_R40 = fangyuan4_R [473:473] ;
  assign cv_dma_rd_rsp_vld_X40 = fangyuan4_X [473:473] ;
  assign cv_dma_rd_rsp_vld_C40 = fangyuan4_C [473:473] ;
  logic [0:0] cv_dma_rd_rsp_vld_R41 ;
  logic [0:0] cv_dma_rd_rsp_vld_X41 ;
  logic [0:0] cv_dma_rd_rsp_vld_C41 ;
  assign cv_dma_rd_rsp_vld_R41 = fangyuan4_R [472:472] ;
  assign cv_dma_rd_rsp_vld_X41 = fangyuan4_X [472:472] ;
  assign cv_dma_rd_rsp_vld_C41 = fangyuan4_C [472:472] ;
  logic [0:0] cv_dma_rd_rsp_vld_R42 ;
  logic [0:0] cv_dma_rd_rsp_vld_X42 ;
  logic [0:0] cv_dma_rd_rsp_vld_C42 ;
  assign cv_dma_rd_rsp_vld_R42 = fangyuan4_R [471:471] ;
  assign cv_dma_rd_rsp_vld_X42 = fangyuan4_X [471:471] ;
  assign cv_dma_rd_rsp_vld_C42 = fangyuan4_C [471:471] ;
  logic [0:0] cv_dma_rd_rsp_vld_R43 ;
  logic [0:0] cv_dma_rd_rsp_vld_X43 ;
  logic [0:0] cv_dma_rd_rsp_vld_C43 ;
  assign cv_dma_rd_rsp_vld_R43 = fangyuan4_R [470:470] ;
  assign cv_dma_rd_rsp_vld_X43 = fangyuan4_X [470:470] ;
  assign cv_dma_rd_rsp_vld_C43 = fangyuan4_C [470:470] ;
  logic [0:0] cv_dma_rd_rsp_vld_R44 ;
  logic [0:0] cv_dma_rd_rsp_vld_X44 ;
  logic [0:0] cv_dma_rd_rsp_vld_C44 ;
  assign cv_dma_rd_rsp_vld_R44 = fangyuan4_R [469:469] ;
  assign cv_dma_rd_rsp_vld_X44 = fangyuan4_X [469:469] ;
  assign cv_dma_rd_rsp_vld_C44 = fangyuan4_C [469:469] ;
  logic [0:0] cv_dma_rd_rsp_vld_R45 ;
  logic [0:0] cv_dma_rd_rsp_vld_X45 ;
  logic [0:0] cv_dma_rd_rsp_vld_C45 ;
  assign cv_dma_rd_rsp_vld_R45 = fangyuan4_R [468:468] ;
  assign cv_dma_rd_rsp_vld_X45 = fangyuan4_X [468:468] ;
  assign cv_dma_rd_rsp_vld_C45 = fangyuan4_C [468:468] ;
  logic [0:0] cv_dma_rd_rsp_vld_R46 ;
  logic [0:0] cv_dma_rd_rsp_vld_X46 ;
  logic [0:0] cv_dma_rd_rsp_vld_C46 ;
  assign cv_dma_rd_rsp_vld_R46 = fangyuan4_R [467:467] ;
  assign cv_dma_rd_rsp_vld_X46 = fangyuan4_X [467:467] ;
  assign cv_dma_rd_rsp_vld_C46 = fangyuan4_C [467:467] ;
  logic [0:0] cv_dma_rd_rsp_vld_R47 ;
  logic [0:0] cv_dma_rd_rsp_vld_X47 ;
  logic [0:0] cv_dma_rd_rsp_vld_C47 ;
  assign cv_dma_rd_rsp_vld_R47 = fangyuan4_R [466:466] ;
  assign cv_dma_rd_rsp_vld_X47 = fangyuan4_X [466:466] ;
  assign cv_dma_rd_rsp_vld_C47 = fangyuan4_C [466:466] ;
  logic [0:0] cv_dma_rd_rsp_vld_R48 ;
  logic [0:0] cv_dma_rd_rsp_vld_X48 ;
  logic [0:0] cv_dma_rd_rsp_vld_C48 ;
  assign cv_dma_rd_rsp_vld_R48 = fangyuan4_R [465:465] ;
  assign cv_dma_rd_rsp_vld_X48 = fangyuan4_X [465:465] ;
  assign cv_dma_rd_rsp_vld_C48 = fangyuan4_C [465:465] ;
  logic [0:0] cv_dma_rd_rsp_vld_R49 ;
  logic [0:0] cv_dma_rd_rsp_vld_X49 ;
  logic [0:0] cv_dma_rd_rsp_vld_C49 ;
  assign cv_dma_rd_rsp_vld_R49 = fangyuan4_R [464:464] ;
  assign cv_dma_rd_rsp_vld_X49 = fangyuan4_X [464:464] ;
  assign cv_dma_rd_rsp_vld_C49 = fangyuan4_C [464:464] ;
  logic [0:0] cv_dma_rd_rsp_vld_R50 ;
  logic [0:0] cv_dma_rd_rsp_vld_X50 ;
  logic [0:0] cv_dma_rd_rsp_vld_C50 ;
  assign cv_dma_rd_rsp_vld_R50 = fangyuan4_R [463:463] ;
  assign cv_dma_rd_rsp_vld_X50 = fangyuan4_X [463:463] ;
  assign cv_dma_rd_rsp_vld_C50 = fangyuan4_C [463:463] ;
  logic [0:0] cv_dma_rd_rsp_vld_R51 ;
  logic [0:0] cv_dma_rd_rsp_vld_X51 ;
  logic [0:0] cv_dma_rd_rsp_vld_C51 ;
  assign cv_dma_rd_rsp_vld_R51 = fangyuan4_R [462:462] ;
  assign cv_dma_rd_rsp_vld_X51 = fangyuan4_X [462:462] ;
  assign cv_dma_rd_rsp_vld_C51 = fangyuan4_C [462:462] ;
  logic [0:0] cv_dma_rd_rsp_vld_R52 ;
  logic [0:0] cv_dma_rd_rsp_vld_X52 ;
  logic [0:0] cv_dma_rd_rsp_vld_C52 ;
  assign cv_dma_rd_rsp_vld_R52 = fangyuan4_R [461:461] ;
  assign cv_dma_rd_rsp_vld_X52 = fangyuan4_X [461:461] ;
  assign cv_dma_rd_rsp_vld_C52 = fangyuan4_C [461:461] ;
  logic [0:0] cv_dma_rd_rsp_vld_R53 ;
  logic [0:0] cv_dma_rd_rsp_vld_X53 ;
  logic [0:0] cv_dma_rd_rsp_vld_C53 ;
  assign cv_dma_rd_rsp_vld_R53 = fangyuan4_R [460:460] ;
  assign cv_dma_rd_rsp_vld_X53 = fangyuan4_X [460:460] ;
  assign cv_dma_rd_rsp_vld_C53 = fangyuan4_C [460:460] ;
  logic [0:0] cv_dma_rd_rsp_vld_R54 ;
  logic [0:0] cv_dma_rd_rsp_vld_X54 ;
  logic [0:0] cv_dma_rd_rsp_vld_C54 ;
  assign cv_dma_rd_rsp_vld_R54 = fangyuan4_R [459:459] ;
  assign cv_dma_rd_rsp_vld_X54 = fangyuan4_X [459:459] ;
  assign cv_dma_rd_rsp_vld_C54 = fangyuan4_C [459:459] ;
  logic [0:0] cv_dma_rd_rsp_vld_R55 ;
  logic [0:0] cv_dma_rd_rsp_vld_X55 ;
  logic [0:0] cv_dma_rd_rsp_vld_C55 ;
  assign cv_dma_rd_rsp_vld_R55 = fangyuan4_R [458:458] ;
  assign cv_dma_rd_rsp_vld_X55 = fangyuan4_X [458:458] ;
  assign cv_dma_rd_rsp_vld_C55 = fangyuan4_C [458:458] ;
  logic [0:0] cv_dma_rd_rsp_vld_R56 ;
  logic [0:0] cv_dma_rd_rsp_vld_X56 ;
  logic [0:0] cv_dma_rd_rsp_vld_C56 ;
  assign cv_dma_rd_rsp_vld_R56 = fangyuan4_R [457:457] ;
  assign cv_dma_rd_rsp_vld_X56 = fangyuan4_X [457:457] ;
  assign cv_dma_rd_rsp_vld_C56 = fangyuan4_C [457:457] ;
  logic [0:0] cv_dma_rd_rsp_vld_R57 ;
  logic [0:0] cv_dma_rd_rsp_vld_X57 ;
  logic [0:0] cv_dma_rd_rsp_vld_C57 ;
  assign cv_dma_rd_rsp_vld_R57 = fangyuan4_R [456:456] ;
  assign cv_dma_rd_rsp_vld_X57 = fangyuan4_X [456:456] ;
  assign cv_dma_rd_rsp_vld_C57 = fangyuan4_C [456:456] ;
  logic [0:0] cv_dma_rd_rsp_vld_R58 ;
  logic [0:0] cv_dma_rd_rsp_vld_X58 ;
  logic [0:0] cv_dma_rd_rsp_vld_C58 ;
  assign cv_dma_rd_rsp_vld_R58 = fangyuan4_R [455:455] ;
  assign cv_dma_rd_rsp_vld_X58 = fangyuan4_X [455:455] ;
  assign cv_dma_rd_rsp_vld_C58 = fangyuan4_C [455:455] ;
  logic [0:0] cv_dma_rd_rsp_vld_R59 ;
  logic [0:0] cv_dma_rd_rsp_vld_X59 ;
  logic [0:0] cv_dma_rd_rsp_vld_C59 ;
  assign cv_dma_rd_rsp_vld_R59 = fangyuan4_R [454:454] ;
  assign cv_dma_rd_rsp_vld_X59 = fangyuan4_X [454:454] ;
  assign cv_dma_rd_rsp_vld_C59 = fangyuan4_C [454:454] ;
  logic [0:0] cv_dma_rd_rsp_vld_R60 ;
  logic [0:0] cv_dma_rd_rsp_vld_X60 ;
  logic [0:0] cv_dma_rd_rsp_vld_C60 ;
  assign cv_dma_rd_rsp_vld_R60 = fangyuan4_R [453:453] ;
  assign cv_dma_rd_rsp_vld_X60 = fangyuan4_X [453:453] ;
  assign cv_dma_rd_rsp_vld_C60 = fangyuan4_C [453:453] ;
  logic [0:0] cv_dma_rd_rsp_vld_R61 ;
  logic [0:0] cv_dma_rd_rsp_vld_X61 ;
  logic [0:0] cv_dma_rd_rsp_vld_C61 ;
  assign cv_dma_rd_rsp_vld_R61 = fangyuan4_R [452:452] ;
  assign cv_dma_rd_rsp_vld_X61 = fangyuan4_X [452:452] ;
  assign cv_dma_rd_rsp_vld_C61 = fangyuan4_C [452:452] ;
  logic [0:0] cv_dma_rd_rsp_vld_R62 ;
  logic [0:0] cv_dma_rd_rsp_vld_X62 ;
  logic [0:0] cv_dma_rd_rsp_vld_C62 ;
  assign cv_dma_rd_rsp_vld_R62 = fangyuan4_R [451:451] ;
  assign cv_dma_rd_rsp_vld_X62 = fangyuan4_X [451:451] ;
  assign cv_dma_rd_rsp_vld_C62 = fangyuan4_C [451:451] ;
  logic [0:0] cv_dma_rd_rsp_vld_R63 ;
  logic [0:0] cv_dma_rd_rsp_vld_X63 ;
  logic [0:0] cv_dma_rd_rsp_vld_C63 ;
  assign cv_dma_rd_rsp_vld_R63 = fangyuan4_R [450:450] ;
  assign cv_dma_rd_rsp_vld_X63 = fangyuan4_X [450:450] ;
  assign cv_dma_rd_rsp_vld_C63 = fangyuan4_C [450:450] ;
  logic [0:0] cv_dma_rd_rsp_vld_R64 ;
  logic [0:0] cv_dma_rd_rsp_vld_X64 ;
  logic [0:0] cv_dma_rd_rsp_vld_C64 ;
  assign cv_dma_rd_rsp_vld_R64 = fangyuan4_R [449:449] ;
  assign cv_dma_rd_rsp_vld_X64 = fangyuan4_X [449:449] ;
  assign cv_dma_rd_rsp_vld_C64 = fangyuan4_C [449:449] ;
  logic [0:0] cv_dma_rd_rsp_vld_R65 ;
  logic [0:0] cv_dma_rd_rsp_vld_X65 ;
  logic [0:0] cv_dma_rd_rsp_vld_C65 ;
  assign cv_dma_rd_rsp_vld_R65 = fangyuan4_R [448:448] ;
  assign cv_dma_rd_rsp_vld_X65 = fangyuan4_X [448:448] ;
  assign cv_dma_rd_rsp_vld_C65 = fangyuan4_C [448:448] ;
  logic [0:0] cv_dma_rd_rsp_vld_R66 ;
  logic [0:0] cv_dma_rd_rsp_vld_X66 ;
  logic [0:0] cv_dma_rd_rsp_vld_C66 ;
  assign cv_dma_rd_rsp_vld_R66 = fangyuan4_R [447:447] ;
  assign cv_dma_rd_rsp_vld_X66 = fangyuan4_X [447:447] ;
  assign cv_dma_rd_rsp_vld_C66 = fangyuan4_C [447:447] ;
  logic [0:0] cv_dma_rd_rsp_vld_R67 ;
  logic [0:0] cv_dma_rd_rsp_vld_X67 ;
  logic [0:0] cv_dma_rd_rsp_vld_C67 ;
  assign cv_dma_rd_rsp_vld_R67 = fangyuan4_R [446:446] ;
  assign cv_dma_rd_rsp_vld_X67 = fangyuan4_X [446:446] ;
  assign cv_dma_rd_rsp_vld_C67 = fangyuan4_C [446:446] ;
  logic [0:0] cv_dma_rd_rsp_vld_R68 ;
  logic [0:0] cv_dma_rd_rsp_vld_X68 ;
  logic [0:0] cv_dma_rd_rsp_vld_C68 ;
  assign cv_dma_rd_rsp_vld_R68 = fangyuan4_R [445:445] ;
  assign cv_dma_rd_rsp_vld_X68 = fangyuan4_X [445:445] ;
  assign cv_dma_rd_rsp_vld_C68 = fangyuan4_C [445:445] ;
  logic [0:0] cv_dma_rd_rsp_vld_R69 ;
  logic [0:0] cv_dma_rd_rsp_vld_X69 ;
  logic [0:0] cv_dma_rd_rsp_vld_C69 ;
  assign cv_dma_rd_rsp_vld_R69 = fangyuan4_R [444:444] ;
  assign cv_dma_rd_rsp_vld_X69 = fangyuan4_X [444:444] ;
  assign cv_dma_rd_rsp_vld_C69 = fangyuan4_C [444:444] ;
  logic [0:0] cv_dma_rd_rsp_vld_R70 ;
  logic [0:0] cv_dma_rd_rsp_vld_X70 ;
  logic [0:0] cv_dma_rd_rsp_vld_C70 ;
  assign cv_dma_rd_rsp_vld_R70 = fangyuan4_R [443:443] ;
  assign cv_dma_rd_rsp_vld_X70 = fangyuan4_X [443:443] ;
  assign cv_dma_rd_rsp_vld_C70 = fangyuan4_C [443:443] ;
  logic [0:0] cv_dma_rd_rsp_vld_R71 ;
  logic [0:0] cv_dma_rd_rsp_vld_X71 ;
  logic [0:0] cv_dma_rd_rsp_vld_C71 ;
  assign cv_dma_rd_rsp_vld_R71 = fangyuan4_R [442:442] ;
  assign cv_dma_rd_rsp_vld_X71 = fangyuan4_X [442:442] ;
  assign cv_dma_rd_rsp_vld_C71 = fangyuan4_C [442:442] ;
  logic [0:0] cv_dma_rd_rsp_vld_R72 ;
  logic [0:0] cv_dma_rd_rsp_vld_X72 ;
  logic [0:0] cv_dma_rd_rsp_vld_C72 ;
  assign cv_dma_rd_rsp_vld_R72 = fangyuan4_R [441:441] ;
  assign cv_dma_rd_rsp_vld_X72 = fangyuan4_X [441:441] ;
  assign cv_dma_rd_rsp_vld_C72 = fangyuan4_C [441:441] ;
  logic [0:0] cv_dma_rd_rsp_vld_R73 ;
  logic [0:0] cv_dma_rd_rsp_vld_X73 ;
  logic [0:0] cv_dma_rd_rsp_vld_C73 ;
  assign cv_dma_rd_rsp_vld_R73 = fangyuan4_R [440:440] ;
  assign cv_dma_rd_rsp_vld_X73 = fangyuan4_X [440:440] ;
  assign cv_dma_rd_rsp_vld_C73 = fangyuan4_C [440:440] ;
  logic [0:0] cv_dma_rd_rsp_vld_R74 ;
  logic [0:0] cv_dma_rd_rsp_vld_X74 ;
  logic [0:0] cv_dma_rd_rsp_vld_C74 ;
  assign cv_dma_rd_rsp_vld_R74 = fangyuan4_R [439:439] ;
  assign cv_dma_rd_rsp_vld_X74 = fangyuan4_X [439:439] ;
  assign cv_dma_rd_rsp_vld_C74 = fangyuan4_C [439:439] ;
  logic [0:0] cv_dma_rd_rsp_vld_R75 ;
  logic [0:0] cv_dma_rd_rsp_vld_X75 ;
  logic [0:0] cv_dma_rd_rsp_vld_C75 ;
  assign cv_dma_rd_rsp_vld_R75 = fangyuan4_R [438:438] ;
  assign cv_dma_rd_rsp_vld_X75 = fangyuan4_X [438:438] ;
  assign cv_dma_rd_rsp_vld_C75 = fangyuan4_C [438:438] ;
  logic [0:0] cv_dma_rd_rsp_vld_R76 ;
  logic [0:0] cv_dma_rd_rsp_vld_X76 ;
  logic [0:0] cv_dma_rd_rsp_vld_C76 ;
  assign cv_dma_rd_rsp_vld_R76 = fangyuan4_R [437:437] ;
  assign cv_dma_rd_rsp_vld_X76 = fangyuan4_X [437:437] ;
  assign cv_dma_rd_rsp_vld_C76 = fangyuan4_C [437:437] ;
  logic [0:0] cv_dma_rd_rsp_vld_R77 ;
  logic [0:0] cv_dma_rd_rsp_vld_X77 ;
  logic [0:0] cv_dma_rd_rsp_vld_C77 ;
  assign cv_dma_rd_rsp_vld_R77 = fangyuan4_R [436:436] ;
  assign cv_dma_rd_rsp_vld_X77 = fangyuan4_X [436:436] ;
  assign cv_dma_rd_rsp_vld_C77 = fangyuan4_C [436:436] ;
  logic [0:0] cv_dma_rd_rsp_vld_R78 ;
  logic [0:0] cv_dma_rd_rsp_vld_X78 ;
  logic [0:0] cv_dma_rd_rsp_vld_C78 ;
  assign cv_dma_rd_rsp_vld_R78 = fangyuan4_R [435:435] ;
  assign cv_dma_rd_rsp_vld_X78 = fangyuan4_X [435:435] ;
  assign cv_dma_rd_rsp_vld_C78 = fangyuan4_C [435:435] ;
  logic [0:0] cv_dma_rd_rsp_vld_R79 ;
  logic [0:0] cv_dma_rd_rsp_vld_X79 ;
  logic [0:0] cv_dma_rd_rsp_vld_C79 ;
  assign cv_dma_rd_rsp_vld_R79 = fangyuan4_R [434:434] ;
  assign cv_dma_rd_rsp_vld_X79 = fangyuan4_X [434:434] ;
  assign cv_dma_rd_rsp_vld_C79 = fangyuan4_C [434:434] ;
  logic [0:0] cv_dma_rd_rsp_vld_R80 ;
  logic [0:0] cv_dma_rd_rsp_vld_X80 ;
  logic [0:0] cv_dma_rd_rsp_vld_C80 ;
  assign cv_dma_rd_rsp_vld_R80 = fangyuan4_R [433:433] ;
  assign cv_dma_rd_rsp_vld_X80 = fangyuan4_X [433:433] ;
  assign cv_dma_rd_rsp_vld_C80 = fangyuan4_C [433:433] ;
  logic [0:0] cv_dma_rd_rsp_vld_R81 ;
  logic [0:0] cv_dma_rd_rsp_vld_X81 ;
  logic [0:0] cv_dma_rd_rsp_vld_C81 ;
  assign cv_dma_rd_rsp_vld_R81 = fangyuan4_R [432:432] ;
  assign cv_dma_rd_rsp_vld_X81 = fangyuan4_X [432:432] ;
  assign cv_dma_rd_rsp_vld_C81 = fangyuan4_C [432:432] ;
  logic [0:0] cv_dma_rd_rsp_vld_R82 ;
  logic [0:0] cv_dma_rd_rsp_vld_X82 ;
  logic [0:0] cv_dma_rd_rsp_vld_C82 ;
  assign cv_dma_rd_rsp_vld_R82 = fangyuan4_R [431:431] ;
  assign cv_dma_rd_rsp_vld_X82 = fangyuan4_X [431:431] ;
  assign cv_dma_rd_rsp_vld_C82 = fangyuan4_C [431:431] ;
  logic [0:0] cv_dma_rd_rsp_vld_R83 ;
  logic [0:0] cv_dma_rd_rsp_vld_X83 ;
  logic [0:0] cv_dma_rd_rsp_vld_C83 ;
  assign cv_dma_rd_rsp_vld_R83 = fangyuan4_R [430:430] ;
  assign cv_dma_rd_rsp_vld_X83 = fangyuan4_X [430:430] ;
  assign cv_dma_rd_rsp_vld_C83 = fangyuan4_C [430:430] ;
  logic [0:0] cv_dma_rd_rsp_vld_R84 ;
  logic [0:0] cv_dma_rd_rsp_vld_X84 ;
  logic [0:0] cv_dma_rd_rsp_vld_C84 ;
  assign cv_dma_rd_rsp_vld_R84 = fangyuan4_R [429:429] ;
  assign cv_dma_rd_rsp_vld_X84 = fangyuan4_X [429:429] ;
  assign cv_dma_rd_rsp_vld_C84 = fangyuan4_C [429:429] ;
  logic [0:0] cv_dma_rd_rsp_vld_R85 ;
  logic [0:0] cv_dma_rd_rsp_vld_X85 ;
  logic [0:0] cv_dma_rd_rsp_vld_C85 ;
  assign cv_dma_rd_rsp_vld_R85 = fangyuan4_R [428:428] ;
  assign cv_dma_rd_rsp_vld_X85 = fangyuan4_X [428:428] ;
  assign cv_dma_rd_rsp_vld_C85 = fangyuan4_C [428:428] ;
  logic [0:0] cv_dma_rd_rsp_vld_R86 ;
  logic [0:0] cv_dma_rd_rsp_vld_X86 ;
  logic [0:0] cv_dma_rd_rsp_vld_C86 ;
  assign cv_dma_rd_rsp_vld_R86 = fangyuan4_R [427:427] ;
  assign cv_dma_rd_rsp_vld_X86 = fangyuan4_X [427:427] ;
  assign cv_dma_rd_rsp_vld_C86 = fangyuan4_C [427:427] ;
  logic [0:0] cv_dma_rd_rsp_vld_R87 ;
  logic [0:0] cv_dma_rd_rsp_vld_X87 ;
  logic [0:0] cv_dma_rd_rsp_vld_C87 ;
  assign cv_dma_rd_rsp_vld_R87 = fangyuan4_R [426:426] ;
  assign cv_dma_rd_rsp_vld_X87 = fangyuan4_X [426:426] ;
  assign cv_dma_rd_rsp_vld_C87 = fangyuan4_C [426:426] ;
  logic [0:0] cv_dma_rd_rsp_vld_R88 ;
  logic [0:0] cv_dma_rd_rsp_vld_X88 ;
  logic [0:0] cv_dma_rd_rsp_vld_C88 ;
  assign cv_dma_rd_rsp_vld_R88 = fangyuan4_R [425:425] ;
  assign cv_dma_rd_rsp_vld_X88 = fangyuan4_X [425:425] ;
  assign cv_dma_rd_rsp_vld_C88 = fangyuan4_C [425:425] ;
  logic [0:0] cv_dma_rd_rsp_vld_R89 ;
  logic [0:0] cv_dma_rd_rsp_vld_X89 ;
  logic [0:0] cv_dma_rd_rsp_vld_C89 ;
  assign cv_dma_rd_rsp_vld_R89 = fangyuan4_R [424:424] ;
  assign cv_dma_rd_rsp_vld_X89 = fangyuan4_X [424:424] ;
  assign cv_dma_rd_rsp_vld_C89 = fangyuan4_C [424:424] ;
  logic [0:0] cv_dma_rd_rsp_vld_R90 ;
  logic [0:0] cv_dma_rd_rsp_vld_X90 ;
  logic [0:0] cv_dma_rd_rsp_vld_C90 ;
  assign cv_dma_rd_rsp_vld_R90 = fangyuan4_R [423:423] ;
  assign cv_dma_rd_rsp_vld_X90 = fangyuan4_X [423:423] ;
  assign cv_dma_rd_rsp_vld_C90 = fangyuan4_C [423:423] ;
  logic [0:0] cv_dma_rd_rsp_vld_R91 ;
  logic [0:0] cv_dma_rd_rsp_vld_X91 ;
  logic [0:0] cv_dma_rd_rsp_vld_C91 ;
  assign cv_dma_rd_rsp_vld_R91 = fangyuan4_R [422:422] ;
  assign cv_dma_rd_rsp_vld_X91 = fangyuan4_X [422:422] ;
  assign cv_dma_rd_rsp_vld_C91 = fangyuan4_C [422:422] ;
  logic [0:0] cv_dma_rd_rsp_vld_R92 ;
  logic [0:0] cv_dma_rd_rsp_vld_X92 ;
  logic [0:0] cv_dma_rd_rsp_vld_C92 ;
  assign cv_dma_rd_rsp_vld_R92 = fangyuan4_R [421:421] ;
  assign cv_dma_rd_rsp_vld_X92 = fangyuan4_X [421:421] ;
  assign cv_dma_rd_rsp_vld_C92 = fangyuan4_C [421:421] ;
  logic [0:0] cv_dma_rd_rsp_vld_R93 ;
  logic [0:0] cv_dma_rd_rsp_vld_X93 ;
  logic [0:0] cv_dma_rd_rsp_vld_C93 ;
  assign cv_dma_rd_rsp_vld_R93 = fangyuan4_R [420:420] ;
  assign cv_dma_rd_rsp_vld_X93 = fangyuan4_X [420:420] ;
  assign cv_dma_rd_rsp_vld_C93 = fangyuan4_C [420:420] ;
  logic [0:0] cv_dma_rd_rsp_vld_R94 ;
  logic [0:0] cv_dma_rd_rsp_vld_X94 ;
  logic [0:0] cv_dma_rd_rsp_vld_C94 ;
  assign cv_dma_rd_rsp_vld_R94 = fangyuan4_R [419:419] ;
  assign cv_dma_rd_rsp_vld_X94 = fangyuan4_X [419:419] ;
  assign cv_dma_rd_rsp_vld_C94 = fangyuan4_C [419:419] ;
  logic [0:0] cv_dma_rd_rsp_vld_R95 ;
  logic [0:0] cv_dma_rd_rsp_vld_X95 ;
  logic [0:0] cv_dma_rd_rsp_vld_C95 ;
  assign cv_dma_rd_rsp_vld_R95 = fangyuan4_R [418:418] ;
  assign cv_dma_rd_rsp_vld_X95 = fangyuan4_X [418:418] ;
  assign cv_dma_rd_rsp_vld_C95 = fangyuan4_C [418:418] ;
  logic [0:0] cv_dma_rd_rsp_vld_R96 ;
  logic [0:0] cv_dma_rd_rsp_vld_X96 ;
  logic [0:0] cv_dma_rd_rsp_vld_C96 ;
  assign cv_dma_rd_rsp_vld_R96 = fangyuan4_R [417:417] ;
  assign cv_dma_rd_rsp_vld_X96 = fangyuan4_X [417:417] ;
  assign cv_dma_rd_rsp_vld_C96 = fangyuan4_C [417:417] ;
  logic [0:0] cv_dma_rd_rsp_vld_R97 ;
  logic [0:0] cv_dma_rd_rsp_vld_X97 ;
  logic [0:0] cv_dma_rd_rsp_vld_C97 ;
  assign cv_dma_rd_rsp_vld_R97 = fangyuan4_R [416:416] ;
  assign cv_dma_rd_rsp_vld_X97 = fangyuan4_X [416:416] ;
  assign cv_dma_rd_rsp_vld_C97 = fangyuan4_C [416:416] ;
  logic [0:0] cv_dma_rd_rsp_vld_R98 ;
  logic [0:0] cv_dma_rd_rsp_vld_X98 ;
  logic [0:0] cv_dma_rd_rsp_vld_C98 ;
  assign cv_dma_rd_rsp_vld_R98 = fangyuan4_R [415:415] ;
  assign cv_dma_rd_rsp_vld_X98 = fangyuan4_X [415:415] ;
  assign cv_dma_rd_rsp_vld_C98 = fangyuan4_C [415:415] ;
  logic [0:0] cv_dma_rd_rsp_vld_R99 ;
  logic [0:0] cv_dma_rd_rsp_vld_X99 ;
  logic [0:0] cv_dma_rd_rsp_vld_C99 ;
  assign cv_dma_rd_rsp_vld_R99 = fangyuan4_R [414:414] ;
  assign cv_dma_rd_rsp_vld_X99 = fangyuan4_X [414:414] ;
  assign cv_dma_rd_rsp_vld_C99 = fangyuan4_C [414:414] ;
  logic [0:0] cv_dma_rd_rsp_vld_R100 ;
  logic [0:0] cv_dma_rd_rsp_vld_X100 ;
  logic [0:0] cv_dma_rd_rsp_vld_C100 ;
  assign cv_dma_rd_rsp_vld_R100 = fangyuan4_R [413:413] ;
  assign cv_dma_rd_rsp_vld_X100 = fangyuan4_X [413:413] ;
  assign cv_dma_rd_rsp_vld_C100 = fangyuan4_C [413:413] ;
  logic [0:0] cv_dma_rd_rsp_vld_R101 ;
  logic [0:0] cv_dma_rd_rsp_vld_X101 ;
  logic [0:0] cv_dma_rd_rsp_vld_C101 ;
  assign cv_dma_rd_rsp_vld_R101 = fangyuan4_R [412:412] ;
  assign cv_dma_rd_rsp_vld_X101 = fangyuan4_X [412:412] ;
  assign cv_dma_rd_rsp_vld_C101 = fangyuan4_C [412:412] ;
  logic [0:0] cv_dma_rd_rsp_vld_R102 ;
  logic [0:0] cv_dma_rd_rsp_vld_X102 ;
  logic [0:0] cv_dma_rd_rsp_vld_C102 ;
  assign cv_dma_rd_rsp_vld_R102 = fangyuan4_R [411:411] ;
  assign cv_dma_rd_rsp_vld_X102 = fangyuan4_X [411:411] ;
  assign cv_dma_rd_rsp_vld_C102 = fangyuan4_C [411:411] ;
  logic [0:0] cv_dma_rd_rsp_vld_R103 ;
  logic [0:0] cv_dma_rd_rsp_vld_X103 ;
  logic [0:0] cv_dma_rd_rsp_vld_C103 ;
  assign cv_dma_rd_rsp_vld_R103 = fangyuan4_R [410:410] ;
  assign cv_dma_rd_rsp_vld_X103 = fangyuan4_X [410:410] ;
  assign cv_dma_rd_rsp_vld_C103 = fangyuan4_C [410:410] ;
  logic [0:0] cv_dma_rd_rsp_vld_R104 ;
  logic [0:0] cv_dma_rd_rsp_vld_X104 ;
  logic [0:0] cv_dma_rd_rsp_vld_C104 ;
  assign cv_dma_rd_rsp_vld_R104 = fangyuan4_R [409:409] ;
  assign cv_dma_rd_rsp_vld_X104 = fangyuan4_X [409:409] ;
  assign cv_dma_rd_rsp_vld_C104 = fangyuan4_C [409:409] ;
  logic [0:0] cv_dma_rd_rsp_vld_R105 ;
  logic [0:0] cv_dma_rd_rsp_vld_X105 ;
  logic [0:0] cv_dma_rd_rsp_vld_C105 ;
  assign cv_dma_rd_rsp_vld_R105 = fangyuan4_R [408:408] ;
  assign cv_dma_rd_rsp_vld_X105 = fangyuan4_X [408:408] ;
  assign cv_dma_rd_rsp_vld_C105 = fangyuan4_C [408:408] ;
  logic [0:0] cv_dma_rd_rsp_vld_R106 ;
  logic [0:0] cv_dma_rd_rsp_vld_X106 ;
  logic [0:0] cv_dma_rd_rsp_vld_C106 ;
  assign cv_dma_rd_rsp_vld_R106 = fangyuan4_R [407:407] ;
  assign cv_dma_rd_rsp_vld_X106 = fangyuan4_X [407:407] ;
  assign cv_dma_rd_rsp_vld_C106 = fangyuan4_C [407:407] ;
  logic [0:0] cv_dma_rd_rsp_vld_R107 ;
  logic [0:0] cv_dma_rd_rsp_vld_X107 ;
  logic [0:0] cv_dma_rd_rsp_vld_C107 ;
  assign cv_dma_rd_rsp_vld_R107 = fangyuan4_R [406:406] ;
  assign cv_dma_rd_rsp_vld_X107 = fangyuan4_X [406:406] ;
  assign cv_dma_rd_rsp_vld_C107 = fangyuan4_C [406:406] ;
  logic [0:0] cv_dma_rd_rsp_vld_R108 ;
  logic [0:0] cv_dma_rd_rsp_vld_X108 ;
  logic [0:0] cv_dma_rd_rsp_vld_C108 ;
  assign cv_dma_rd_rsp_vld_R108 = fangyuan4_R [405:405] ;
  assign cv_dma_rd_rsp_vld_X108 = fangyuan4_X [405:405] ;
  assign cv_dma_rd_rsp_vld_C108 = fangyuan4_C [405:405] ;
  logic [0:0] cv_dma_rd_rsp_vld_R109 ;
  logic [0:0] cv_dma_rd_rsp_vld_X109 ;
  logic [0:0] cv_dma_rd_rsp_vld_C109 ;
  assign cv_dma_rd_rsp_vld_R109 = fangyuan4_R [404:404] ;
  assign cv_dma_rd_rsp_vld_X109 = fangyuan4_X [404:404] ;
  assign cv_dma_rd_rsp_vld_C109 = fangyuan4_C [404:404] ;
  logic [0:0] cv_dma_rd_rsp_vld_R110 ;
  logic [0:0] cv_dma_rd_rsp_vld_X110 ;
  logic [0:0] cv_dma_rd_rsp_vld_C110 ;
  assign cv_dma_rd_rsp_vld_R110 = fangyuan4_R [403:403] ;
  assign cv_dma_rd_rsp_vld_X110 = fangyuan4_X [403:403] ;
  assign cv_dma_rd_rsp_vld_C110 = fangyuan4_C [403:403] ;
  logic [0:0] cv_dma_rd_rsp_vld_R111 ;
  logic [0:0] cv_dma_rd_rsp_vld_X111 ;
  logic [0:0] cv_dma_rd_rsp_vld_C111 ;
  assign cv_dma_rd_rsp_vld_R111 = fangyuan4_R [402:402] ;
  assign cv_dma_rd_rsp_vld_X111 = fangyuan4_X [402:402] ;
  assign cv_dma_rd_rsp_vld_C111 = fangyuan4_C [402:402] ;
  logic [0:0] cv_dma_rd_rsp_vld_R112 ;
  logic [0:0] cv_dma_rd_rsp_vld_X112 ;
  logic [0:0] cv_dma_rd_rsp_vld_C112 ;
  assign cv_dma_rd_rsp_vld_R112 = fangyuan4_R [401:401] ;
  assign cv_dma_rd_rsp_vld_X112 = fangyuan4_X [401:401] ;
  assign cv_dma_rd_rsp_vld_C112 = fangyuan4_C [401:401] ;
  logic [0:0] cv_dma_rd_rsp_vld_R113 ;
  logic [0:0] cv_dma_rd_rsp_vld_X113 ;
  logic [0:0] cv_dma_rd_rsp_vld_C113 ;
  assign cv_dma_rd_rsp_vld_R113 = fangyuan4_R [400:400] ;
  assign cv_dma_rd_rsp_vld_X113 = fangyuan4_X [400:400] ;
  assign cv_dma_rd_rsp_vld_C113 = fangyuan4_C [400:400] ;
  logic [0:0] cv_dma_rd_rsp_vld_R114 ;
  logic [0:0] cv_dma_rd_rsp_vld_X114 ;
  logic [0:0] cv_dma_rd_rsp_vld_C114 ;
  assign cv_dma_rd_rsp_vld_R114 = fangyuan4_R [399:399] ;
  assign cv_dma_rd_rsp_vld_X114 = fangyuan4_X [399:399] ;
  assign cv_dma_rd_rsp_vld_C114 = fangyuan4_C [399:399] ;
  logic [0:0] cv_dma_rd_rsp_vld_R115 ;
  logic [0:0] cv_dma_rd_rsp_vld_X115 ;
  logic [0:0] cv_dma_rd_rsp_vld_C115 ;
  assign cv_dma_rd_rsp_vld_R115 = fangyuan4_R [398:398] ;
  assign cv_dma_rd_rsp_vld_X115 = fangyuan4_X [398:398] ;
  assign cv_dma_rd_rsp_vld_C115 = fangyuan4_C [398:398] ;
  logic [0:0] cv_dma_rd_rsp_vld_R116 ;
  logic [0:0] cv_dma_rd_rsp_vld_X116 ;
  logic [0:0] cv_dma_rd_rsp_vld_C116 ;
  assign cv_dma_rd_rsp_vld_R116 = fangyuan4_R [397:397] ;
  assign cv_dma_rd_rsp_vld_X116 = fangyuan4_X [397:397] ;
  assign cv_dma_rd_rsp_vld_C116 = fangyuan4_C [397:397] ;
  logic [0:0] cv_dma_rd_rsp_vld_R117 ;
  logic [0:0] cv_dma_rd_rsp_vld_X117 ;
  logic [0:0] cv_dma_rd_rsp_vld_C117 ;
  assign cv_dma_rd_rsp_vld_R117 = fangyuan4_R [396:396] ;
  assign cv_dma_rd_rsp_vld_X117 = fangyuan4_X [396:396] ;
  assign cv_dma_rd_rsp_vld_C117 = fangyuan4_C [396:396] ;
  logic [0:0] cv_dma_rd_rsp_vld_R118 ;
  logic [0:0] cv_dma_rd_rsp_vld_X118 ;
  logic [0:0] cv_dma_rd_rsp_vld_C118 ;
  assign cv_dma_rd_rsp_vld_R118 = fangyuan4_R [395:395] ;
  assign cv_dma_rd_rsp_vld_X118 = fangyuan4_X [395:395] ;
  assign cv_dma_rd_rsp_vld_C118 = fangyuan4_C [395:395] ;
  logic [0:0] cv_dma_rd_rsp_vld_R119 ;
  logic [0:0] cv_dma_rd_rsp_vld_X119 ;
  logic [0:0] cv_dma_rd_rsp_vld_C119 ;
  assign cv_dma_rd_rsp_vld_R119 = fangyuan4_R [394:394] ;
  assign cv_dma_rd_rsp_vld_X119 = fangyuan4_X [394:394] ;
  assign cv_dma_rd_rsp_vld_C119 = fangyuan4_C [394:394] ;
  logic [0:0] cv_dma_rd_rsp_vld_R120 ;
  logic [0:0] cv_dma_rd_rsp_vld_X120 ;
  logic [0:0] cv_dma_rd_rsp_vld_C120 ;
  assign cv_dma_rd_rsp_vld_R120 = fangyuan4_R [393:393] ;
  assign cv_dma_rd_rsp_vld_X120 = fangyuan4_X [393:393] ;
  assign cv_dma_rd_rsp_vld_C120 = fangyuan4_C [393:393] ;
  logic [0:0] cv_dma_rd_rsp_vld_R121 ;
  logic [0:0] cv_dma_rd_rsp_vld_X121 ;
  logic [0:0] cv_dma_rd_rsp_vld_C121 ;
  assign cv_dma_rd_rsp_vld_R121 = fangyuan4_R [392:392] ;
  assign cv_dma_rd_rsp_vld_X121 = fangyuan4_X [392:392] ;
  assign cv_dma_rd_rsp_vld_C121 = fangyuan4_C [392:392] ;
  logic [0:0] cv_dma_rd_rsp_vld_R122 ;
  logic [0:0] cv_dma_rd_rsp_vld_X122 ;
  logic [0:0] cv_dma_rd_rsp_vld_C122 ;
  assign cv_dma_rd_rsp_vld_R122 = fangyuan4_R [391:391] ;
  assign cv_dma_rd_rsp_vld_X122 = fangyuan4_X [391:391] ;
  assign cv_dma_rd_rsp_vld_C122 = fangyuan4_C [391:391] ;
  logic [0:0] cv_dma_rd_rsp_vld_R123 ;
  logic [0:0] cv_dma_rd_rsp_vld_X123 ;
  logic [0:0] cv_dma_rd_rsp_vld_C123 ;
  assign cv_dma_rd_rsp_vld_R123 = fangyuan4_R [390:390] ;
  assign cv_dma_rd_rsp_vld_X123 = fangyuan4_X [390:390] ;
  assign cv_dma_rd_rsp_vld_C123 = fangyuan4_C [390:390] ;
  logic [0:0] cv_dma_rd_rsp_vld_R124 ;
  logic [0:0] cv_dma_rd_rsp_vld_X124 ;
  logic [0:0] cv_dma_rd_rsp_vld_C124 ;
  assign cv_dma_rd_rsp_vld_R124 = fangyuan4_R [389:389] ;
  assign cv_dma_rd_rsp_vld_X124 = fangyuan4_X [389:389] ;
  assign cv_dma_rd_rsp_vld_C124 = fangyuan4_C [389:389] ;
  logic [0:0] cv_dma_rd_rsp_vld_R125 ;
  logic [0:0] cv_dma_rd_rsp_vld_X125 ;
  logic [0:0] cv_dma_rd_rsp_vld_C125 ;
  assign cv_dma_rd_rsp_vld_R125 = fangyuan4_R [388:388] ;
  assign cv_dma_rd_rsp_vld_X125 = fangyuan4_X [388:388] ;
  assign cv_dma_rd_rsp_vld_C125 = fangyuan4_C [388:388] ;
  logic [0:0] cv_dma_rd_rsp_vld_R126 ;
  logic [0:0] cv_dma_rd_rsp_vld_X126 ;
  logic [0:0] cv_dma_rd_rsp_vld_C126 ;
  assign cv_dma_rd_rsp_vld_R126 = fangyuan4_R [387:387] ;
  assign cv_dma_rd_rsp_vld_X126 = fangyuan4_X [387:387] ;
  assign cv_dma_rd_rsp_vld_C126 = fangyuan4_C [387:387] ;
  logic [0:0] cv_dma_rd_rsp_vld_R127 ;
  logic [0:0] cv_dma_rd_rsp_vld_X127 ;
  logic [0:0] cv_dma_rd_rsp_vld_C127 ;
  assign cv_dma_rd_rsp_vld_R127 = fangyuan4_R [386:386] ;
  assign cv_dma_rd_rsp_vld_X127 = fangyuan4_X [386:386] ;
  assign cv_dma_rd_rsp_vld_C127 = fangyuan4_C [386:386] ;
  logic [0:0] cv_dma_rd_rsp_vld_R128 ;
  logic [0:0] cv_dma_rd_rsp_vld_X128 ;
  logic [0:0] cv_dma_rd_rsp_vld_C128 ;
  assign cv_dma_rd_rsp_vld_R128 = fangyuan4_R [385:385] ;
  assign cv_dma_rd_rsp_vld_X128 = fangyuan4_X [385:385] ;
  assign cv_dma_rd_rsp_vld_C128 = fangyuan4_C [385:385] ;
  logic [0:0] cv_dma_rd_rsp_vld_R129 ;
  logic [0:0] cv_dma_rd_rsp_vld_X129 ;
  logic [0:0] cv_dma_rd_rsp_vld_C129 ;
  assign cv_dma_rd_rsp_vld_R129 = fangyuan4_R [384:384] ;
  assign cv_dma_rd_rsp_vld_X129 = fangyuan4_X [384:384] ;
  assign cv_dma_rd_rsp_vld_C129 = fangyuan4_C [384:384] ;
  logic [0:0] cv_dma_rd_rsp_vld_R130 ;
  logic [0:0] cv_dma_rd_rsp_vld_X130 ;
  logic [0:0] cv_dma_rd_rsp_vld_C130 ;
  assign cv_dma_rd_rsp_vld_R130 = fangyuan4_R [383:383] ;
  assign cv_dma_rd_rsp_vld_X130 = fangyuan4_X [383:383] ;
  assign cv_dma_rd_rsp_vld_C130 = fangyuan4_C [383:383] ;
  logic [0:0] cv_dma_rd_rsp_vld_R131 ;
  logic [0:0] cv_dma_rd_rsp_vld_X131 ;
  logic [0:0] cv_dma_rd_rsp_vld_C131 ;
  assign cv_dma_rd_rsp_vld_R131 = fangyuan4_R [382:382] ;
  assign cv_dma_rd_rsp_vld_X131 = fangyuan4_X [382:382] ;
  assign cv_dma_rd_rsp_vld_C131 = fangyuan4_C [382:382] ;
  logic [0:0] cv_dma_rd_rsp_vld_R132 ;
  logic [0:0] cv_dma_rd_rsp_vld_X132 ;
  logic [0:0] cv_dma_rd_rsp_vld_C132 ;
  assign cv_dma_rd_rsp_vld_R132 = fangyuan4_R [381:381] ;
  assign cv_dma_rd_rsp_vld_X132 = fangyuan4_X [381:381] ;
  assign cv_dma_rd_rsp_vld_C132 = fangyuan4_C [381:381] ;
  logic [0:0] cv_dma_rd_rsp_vld_R133 ;
  logic [0:0] cv_dma_rd_rsp_vld_X133 ;
  logic [0:0] cv_dma_rd_rsp_vld_C133 ;
  assign cv_dma_rd_rsp_vld_R133 = fangyuan4_R [380:380] ;
  assign cv_dma_rd_rsp_vld_X133 = fangyuan4_X [380:380] ;
  assign cv_dma_rd_rsp_vld_C133 = fangyuan4_C [380:380] ;
  logic [0:0] cv_dma_rd_rsp_vld_R134 ;
  logic [0:0] cv_dma_rd_rsp_vld_X134 ;
  logic [0:0] cv_dma_rd_rsp_vld_C134 ;
  assign cv_dma_rd_rsp_vld_R134 = fangyuan4_R [379:379] ;
  assign cv_dma_rd_rsp_vld_X134 = fangyuan4_X [379:379] ;
  assign cv_dma_rd_rsp_vld_C134 = fangyuan4_C [379:379] ;
  logic [0:0] cv_dma_rd_rsp_vld_R135 ;
  logic [0:0] cv_dma_rd_rsp_vld_X135 ;
  logic [0:0] cv_dma_rd_rsp_vld_C135 ;
  assign cv_dma_rd_rsp_vld_R135 = fangyuan4_R [378:378] ;
  assign cv_dma_rd_rsp_vld_X135 = fangyuan4_X [378:378] ;
  assign cv_dma_rd_rsp_vld_C135 = fangyuan4_C [378:378] ;
  logic [0:0] cv_dma_rd_rsp_vld_R136 ;
  logic [0:0] cv_dma_rd_rsp_vld_X136 ;
  logic [0:0] cv_dma_rd_rsp_vld_C136 ;
  assign cv_dma_rd_rsp_vld_R136 = fangyuan4_R [377:377] ;
  assign cv_dma_rd_rsp_vld_X136 = fangyuan4_X [377:377] ;
  assign cv_dma_rd_rsp_vld_C136 = fangyuan4_C [377:377] ;
  logic [0:0] cv_dma_rd_rsp_vld_R137 ;
  logic [0:0] cv_dma_rd_rsp_vld_X137 ;
  logic [0:0] cv_dma_rd_rsp_vld_C137 ;
  assign cv_dma_rd_rsp_vld_R137 = fangyuan4_R [376:376] ;
  assign cv_dma_rd_rsp_vld_X137 = fangyuan4_X [376:376] ;
  assign cv_dma_rd_rsp_vld_C137 = fangyuan4_C [376:376] ;
  logic [0:0] cv_dma_rd_rsp_vld_R138 ;
  logic [0:0] cv_dma_rd_rsp_vld_X138 ;
  logic [0:0] cv_dma_rd_rsp_vld_C138 ;
  assign cv_dma_rd_rsp_vld_R138 = fangyuan4_R [375:375] ;
  assign cv_dma_rd_rsp_vld_X138 = fangyuan4_X [375:375] ;
  assign cv_dma_rd_rsp_vld_C138 = fangyuan4_C [375:375] ;
  logic [0:0] cv_dma_rd_rsp_vld_R139 ;
  logic [0:0] cv_dma_rd_rsp_vld_X139 ;
  logic [0:0] cv_dma_rd_rsp_vld_C139 ;
  assign cv_dma_rd_rsp_vld_R139 = fangyuan4_R [374:374] ;
  assign cv_dma_rd_rsp_vld_X139 = fangyuan4_X [374:374] ;
  assign cv_dma_rd_rsp_vld_C139 = fangyuan4_C [374:374] ;
  logic [0:0] cv_dma_rd_rsp_vld_R140 ;
  logic [0:0] cv_dma_rd_rsp_vld_X140 ;
  logic [0:0] cv_dma_rd_rsp_vld_C140 ;
  assign cv_dma_rd_rsp_vld_R140 = fangyuan4_R [373:373] ;
  assign cv_dma_rd_rsp_vld_X140 = fangyuan4_X [373:373] ;
  assign cv_dma_rd_rsp_vld_C140 = fangyuan4_C [373:373] ;
  logic [0:0] cv_dma_rd_rsp_vld_R141 ;
  logic [0:0] cv_dma_rd_rsp_vld_X141 ;
  logic [0:0] cv_dma_rd_rsp_vld_C141 ;
  assign cv_dma_rd_rsp_vld_R141 = fangyuan4_R [372:372] ;
  assign cv_dma_rd_rsp_vld_X141 = fangyuan4_X [372:372] ;
  assign cv_dma_rd_rsp_vld_C141 = fangyuan4_C [372:372] ;
  logic [0:0] cv_dma_rd_rsp_vld_R142 ;
  logic [0:0] cv_dma_rd_rsp_vld_X142 ;
  logic [0:0] cv_dma_rd_rsp_vld_C142 ;
  assign cv_dma_rd_rsp_vld_R142 = fangyuan4_R [371:371] ;
  assign cv_dma_rd_rsp_vld_X142 = fangyuan4_X [371:371] ;
  assign cv_dma_rd_rsp_vld_C142 = fangyuan4_C [371:371] ;
  logic [0:0] cv_dma_rd_rsp_vld_R143 ;
  logic [0:0] cv_dma_rd_rsp_vld_X143 ;
  logic [0:0] cv_dma_rd_rsp_vld_C143 ;
  assign cv_dma_rd_rsp_vld_R143 = fangyuan4_R [370:370] ;
  assign cv_dma_rd_rsp_vld_X143 = fangyuan4_X [370:370] ;
  assign cv_dma_rd_rsp_vld_C143 = fangyuan4_C [370:370] ;
  logic [0:0] cv_dma_rd_rsp_vld_R144 ;
  logic [0:0] cv_dma_rd_rsp_vld_X144 ;
  logic [0:0] cv_dma_rd_rsp_vld_C144 ;
  assign cv_dma_rd_rsp_vld_R144 = fangyuan4_R [369:369] ;
  assign cv_dma_rd_rsp_vld_X144 = fangyuan4_X [369:369] ;
  assign cv_dma_rd_rsp_vld_C144 = fangyuan4_C [369:369] ;
  logic [0:0] cv_dma_rd_rsp_vld_R145 ;
  logic [0:0] cv_dma_rd_rsp_vld_X145 ;
  logic [0:0] cv_dma_rd_rsp_vld_C145 ;
  assign cv_dma_rd_rsp_vld_R145 = fangyuan4_R [368:368] ;
  assign cv_dma_rd_rsp_vld_X145 = fangyuan4_X [368:368] ;
  assign cv_dma_rd_rsp_vld_C145 = fangyuan4_C [368:368] ;
  logic [0:0] cv_dma_rd_rsp_vld_R146 ;
  logic [0:0] cv_dma_rd_rsp_vld_X146 ;
  logic [0:0] cv_dma_rd_rsp_vld_C146 ;
  assign cv_dma_rd_rsp_vld_R146 = fangyuan4_R [367:367] ;
  assign cv_dma_rd_rsp_vld_X146 = fangyuan4_X [367:367] ;
  assign cv_dma_rd_rsp_vld_C146 = fangyuan4_C [367:367] ;
  logic [0:0] cv_dma_rd_rsp_vld_R147 ;
  logic [0:0] cv_dma_rd_rsp_vld_X147 ;
  logic [0:0] cv_dma_rd_rsp_vld_C147 ;
  assign cv_dma_rd_rsp_vld_R147 = fangyuan4_R [366:366] ;
  assign cv_dma_rd_rsp_vld_X147 = fangyuan4_X [366:366] ;
  assign cv_dma_rd_rsp_vld_C147 = fangyuan4_C [366:366] ;
  logic [0:0] cv_dma_rd_rsp_vld_R148 ;
  logic [0:0] cv_dma_rd_rsp_vld_X148 ;
  logic [0:0] cv_dma_rd_rsp_vld_C148 ;
  assign cv_dma_rd_rsp_vld_R148 = fangyuan4_R [365:365] ;
  assign cv_dma_rd_rsp_vld_X148 = fangyuan4_X [365:365] ;
  assign cv_dma_rd_rsp_vld_C148 = fangyuan4_C [365:365] ;
  logic [0:0] cv_dma_rd_rsp_vld_R149 ;
  logic [0:0] cv_dma_rd_rsp_vld_X149 ;
  logic [0:0] cv_dma_rd_rsp_vld_C149 ;
  assign cv_dma_rd_rsp_vld_R149 = fangyuan4_R [364:364] ;
  assign cv_dma_rd_rsp_vld_X149 = fangyuan4_X [364:364] ;
  assign cv_dma_rd_rsp_vld_C149 = fangyuan4_C [364:364] ;
  logic [0:0] cv_dma_rd_rsp_vld_R150 ;
  logic [0:0] cv_dma_rd_rsp_vld_X150 ;
  logic [0:0] cv_dma_rd_rsp_vld_C150 ;
  assign cv_dma_rd_rsp_vld_R150 = fangyuan4_R [363:363] ;
  assign cv_dma_rd_rsp_vld_X150 = fangyuan4_X [363:363] ;
  assign cv_dma_rd_rsp_vld_C150 = fangyuan4_C [363:363] ;
  logic [0:0] cv_dma_rd_rsp_vld_R151 ;
  logic [0:0] cv_dma_rd_rsp_vld_X151 ;
  logic [0:0] cv_dma_rd_rsp_vld_C151 ;
  assign cv_dma_rd_rsp_vld_R151 = fangyuan4_R [362:362] ;
  assign cv_dma_rd_rsp_vld_X151 = fangyuan4_X [362:362] ;
  assign cv_dma_rd_rsp_vld_C151 = fangyuan4_C [362:362] ;
  logic [0:0] cv_dma_rd_rsp_vld_R152 ;
  logic [0:0] cv_dma_rd_rsp_vld_X152 ;
  logic [0:0] cv_dma_rd_rsp_vld_C152 ;
  assign cv_dma_rd_rsp_vld_R152 = fangyuan4_R [361:361] ;
  assign cv_dma_rd_rsp_vld_X152 = fangyuan4_X [361:361] ;
  assign cv_dma_rd_rsp_vld_C152 = fangyuan4_C [361:361] ;
  logic [0:0] cv_dma_rd_rsp_vld_R153 ;
  logic [0:0] cv_dma_rd_rsp_vld_X153 ;
  logic [0:0] cv_dma_rd_rsp_vld_C153 ;
  assign cv_dma_rd_rsp_vld_R153 = fangyuan4_R [360:360] ;
  assign cv_dma_rd_rsp_vld_X153 = fangyuan4_X [360:360] ;
  assign cv_dma_rd_rsp_vld_C153 = fangyuan4_C [360:360] ;
  logic [0:0] cv_dma_rd_rsp_vld_R154 ;
  logic [0:0] cv_dma_rd_rsp_vld_X154 ;
  logic [0:0] cv_dma_rd_rsp_vld_C154 ;
  assign cv_dma_rd_rsp_vld_R154 = fangyuan4_R [359:359] ;
  assign cv_dma_rd_rsp_vld_X154 = fangyuan4_X [359:359] ;
  assign cv_dma_rd_rsp_vld_C154 = fangyuan4_C [359:359] ;
  logic [0:0] cv_dma_rd_rsp_vld_R155 ;
  logic [0:0] cv_dma_rd_rsp_vld_X155 ;
  logic [0:0] cv_dma_rd_rsp_vld_C155 ;
  assign cv_dma_rd_rsp_vld_R155 = fangyuan4_R [358:358] ;
  assign cv_dma_rd_rsp_vld_X155 = fangyuan4_X [358:358] ;
  assign cv_dma_rd_rsp_vld_C155 = fangyuan4_C [358:358] ;
  logic [0:0] cv_dma_rd_rsp_vld_R156 ;
  logic [0:0] cv_dma_rd_rsp_vld_X156 ;
  logic [0:0] cv_dma_rd_rsp_vld_C156 ;
  assign cv_dma_rd_rsp_vld_R156 = fangyuan4_R [357:357] ;
  assign cv_dma_rd_rsp_vld_X156 = fangyuan4_X [357:357] ;
  assign cv_dma_rd_rsp_vld_C156 = fangyuan4_C [357:357] ;
  logic [0:0] cv_dma_rd_rsp_vld_R157 ;
  logic [0:0] cv_dma_rd_rsp_vld_X157 ;
  logic [0:0] cv_dma_rd_rsp_vld_C157 ;
  assign cv_dma_rd_rsp_vld_R157 = fangyuan4_R [356:356] ;
  assign cv_dma_rd_rsp_vld_X157 = fangyuan4_X [356:356] ;
  assign cv_dma_rd_rsp_vld_C157 = fangyuan4_C [356:356] ;
  logic [0:0] cv_dma_rd_rsp_vld_R158 ;
  logic [0:0] cv_dma_rd_rsp_vld_X158 ;
  logic [0:0] cv_dma_rd_rsp_vld_C158 ;
  assign cv_dma_rd_rsp_vld_R158 = fangyuan4_R [355:355] ;
  assign cv_dma_rd_rsp_vld_X158 = fangyuan4_X [355:355] ;
  assign cv_dma_rd_rsp_vld_C158 = fangyuan4_C [355:355] ;
  logic [0:0] cv_dma_rd_rsp_vld_R159 ;
  logic [0:0] cv_dma_rd_rsp_vld_X159 ;
  logic [0:0] cv_dma_rd_rsp_vld_C159 ;
  assign cv_dma_rd_rsp_vld_R159 = fangyuan4_R [354:354] ;
  assign cv_dma_rd_rsp_vld_X159 = fangyuan4_X [354:354] ;
  assign cv_dma_rd_rsp_vld_C159 = fangyuan4_C [354:354] ;
  logic [0:0] cv_dma_rd_rsp_vld_R160 ;
  logic [0:0] cv_dma_rd_rsp_vld_X160 ;
  logic [0:0] cv_dma_rd_rsp_vld_C160 ;
  assign cv_dma_rd_rsp_vld_R160 = fangyuan4_R [353:353] ;
  assign cv_dma_rd_rsp_vld_X160 = fangyuan4_X [353:353] ;
  assign cv_dma_rd_rsp_vld_C160 = fangyuan4_C [353:353] ;
  logic [0:0] cv_dma_rd_rsp_vld_R161 ;
  logic [0:0] cv_dma_rd_rsp_vld_X161 ;
  logic [0:0] cv_dma_rd_rsp_vld_C161 ;
  assign cv_dma_rd_rsp_vld_R161 = fangyuan4_R [352:352] ;
  assign cv_dma_rd_rsp_vld_X161 = fangyuan4_X [352:352] ;
  assign cv_dma_rd_rsp_vld_C161 = fangyuan4_C [352:352] ;
  logic [0:0] cv_dma_rd_rsp_vld_R162 ;
  logic [0:0] cv_dma_rd_rsp_vld_X162 ;
  logic [0:0] cv_dma_rd_rsp_vld_C162 ;
  assign cv_dma_rd_rsp_vld_R162 = fangyuan4_R [351:351] ;
  assign cv_dma_rd_rsp_vld_X162 = fangyuan4_X [351:351] ;
  assign cv_dma_rd_rsp_vld_C162 = fangyuan4_C [351:351] ;
  logic [0:0] cv_dma_rd_rsp_vld_R163 ;
  logic [0:0] cv_dma_rd_rsp_vld_X163 ;
  logic [0:0] cv_dma_rd_rsp_vld_C163 ;
  assign cv_dma_rd_rsp_vld_R163 = fangyuan4_R [350:350] ;
  assign cv_dma_rd_rsp_vld_X163 = fangyuan4_X [350:350] ;
  assign cv_dma_rd_rsp_vld_C163 = fangyuan4_C [350:350] ;
  logic [0:0] cv_dma_rd_rsp_vld_R164 ;
  logic [0:0] cv_dma_rd_rsp_vld_X164 ;
  logic [0:0] cv_dma_rd_rsp_vld_C164 ;
  assign cv_dma_rd_rsp_vld_R164 = fangyuan4_R [349:349] ;
  assign cv_dma_rd_rsp_vld_X164 = fangyuan4_X [349:349] ;
  assign cv_dma_rd_rsp_vld_C164 = fangyuan4_C [349:349] ;
  logic [0:0] cv_dma_rd_rsp_vld_R165 ;
  logic [0:0] cv_dma_rd_rsp_vld_X165 ;
  logic [0:0] cv_dma_rd_rsp_vld_C165 ;
  assign cv_dma_rd_rsp_vld_R165 = fangyuan4_R [348:348] ;
  assign cv_dma_rd_rsp_vld_X165 = fangyuan4_X [348:348] ;
  assign cv_dma_rd_rsp_vld_C165 = fangyuan4_C [348:348] ;
  logic [0:0] cv_dma_rd_rsp_vld_R166 ;
  logic [0:0] cv_dma_rd_rsp_vld_X166 ;
  logic [0:0] cv_dma_rd_rsp_vld_C166 ;
  assign cv_dma_rd_rsp_vld_R166 = fangyuan4_R [347:347] ;
  assign cv_dma_rd_rsp_vld_X166 = fangyuan4_X [347:347] ;
  assign cv_dma_rd_rsp_vld_C166 = fangyuan4_C [347:347] ;
  logic [0:0] cv_dma_rd_rsp_vld_R167 ;
  logic [0:0] cv_dma_rd_rsp_vld_X167 ;
  logic [0:0] cv_dma_rd_rsp_vld_C167 ;
  assign cv_dma_rd_rsp_vld_R167 = fangyuan4_R [346:346] ;
  assign cv_dma_rd_rsp_vld_X167 = fangyuan4_X [346:346] ;
  assign cv_dma_rd_rsp_vld_C167 = fangyuan4_C [346:346] ;
  logic [0:0] cv_dma_rd_rsp_vld_R168 ;
  logic [0:0] cv_dma_rd_rsp_vld_X168 ;
  logic [0:0] cv_dma_rd_rsp_vld_C168 ;
  assign cv_dma_rd_rsp_vld_R168 = fangyuan4_R [345:345] ;
  assign cv_dma_rd_rsp_vld_X168 = fangyuan4_X [345:345] ;
  assign cv_dma_rd_rsp_vld_C168 = fangyuan4_C [345:345] ;
  logic [0:0] cv_dma_rd_rsp_vld_R169 ;
  logic [0:0] cv_dma_rd_rsp_vld_X169 ;
  logic [0:0] cv_dma_rd_rsp_vld_C169 ;
  assign cv_dma_rd_rsp_vld_R169 = fangyuan4_R [344:344] ;
  assign cv_dma_rd_rsp_vld_X169 = fangyuan4_X [344:344] ;
  assign cv_dma_rd_rsp_vld_C169 = fangyuan4_C [344:344] ;
  logic [0:0] cv_dma_rd_rsp_vld_R170 ;
  logic [0:0] cv_dma_rd_rsp_vld_X170 ;
  logic [0:0] cv_dma_rd_rsp_vld_C170 ;
  assign cv_dma_rd_rsp_vld_R170 = fangyuan4_R [343:343] ;
  assign cv_dma_rd_rsp_vld_X170 = fangyuan4_X [343:343] ;
  assign cv_dma_rd_rsp_vld_C170 = fangyuan4_C [343:343] ;
  logic [0:0] cv_dma_rd_rsp_vld_R171 ;
  logic [0:0] cv_dma_rd_rsp_vld_X171 ;
  logic [0:0] cv_dma_rd_rsp_vld_C171 ;
  assign cv_dma_rd_rsp_vld_R171 = fangyuan4_R [342:342] ;
  assign cv_dma_rd_rsp_vld_X171 = fangyuan4_X [342:342] ;
  assign cv_dma_rd_rsp_vld_C171 = fangyuan4_C [342:342] ;
  logic [0:0] cv_dma_rd_rsp_vld_R172 ;
  logic [0:0] cv_dma_rd_rsp_vld_X172 ;
  logic [0:0] cv_dma_rd_rsp_vld_C172 ;
  assign cv_dma_rd_rsp_vld_R172 = fangyuan4_R [341:341] ;
  assign cv_dma_rd_rsp_vld_X172 = fangyuan4_X [341:341] ;
  assign cv_dma_rd_rsp_vld_C172 = fangyuan4_C [341:341] ;
  logic [0:0] cv_dma_rd_rsp_vld_R173 ;
  logic [0:0] cv_dma_rd_rsp_vld_X173 ;
  logic [0:0] cv_dma_rd_rsp_vld_C173 ;
  assign cv_dma_rd_rsp_vld_R173 = fangyuan4_R [340:340] ;
  assign cv_dma_rd_rsp_vld_X173 = fangyuan4_X [340:340] ;
  assign cv_dma_rd_rsp_vld_C173 = fangyuan4_C [340:340] ;
  logic [0:0] cv_dma_rd_rsp_vld_R174 ;
  logic [0:0] cv_dma_rd_rsp_vld_X174 ;
  logic [0:0] cv_dma_rd_rsp_vld_C174 ;
  assign cv_dma_rd_rsp_vld_R174 = fangyuan4_R [339:339] ;
  assign cv_dma_rd_rsp_vld_X174 = fangyuan4_X [339:339] ;
  assign cv_dma_rd_rsp_vld_C174 = fangyuan4_C [339:339] ;
  logic [0:0] cv_dma_rd_rsp_vld_R175 ;
  logic [0:0] cv_dma_rd_rsp_vld_X175 ;
  logic [0:0] cv_dma_rd_rsp_vld_C175 ;
  assign cv_dma_rd_rsp_vld_R175 = fangyuan4_R [338:338] ;
  assign cv_dma_rd_rsp_vld_X175 = fangyuan4_X [338:338] ;
  assign cv_dma_rd_rsp_vld_C175 = fangyuan4_C [338:338] ;
  logic [0:0] cv_dma_rd_rsp_vld_R176 ;
  logic [0:0] cv_dma_rd_rsp_vld_X176 ;
  logic [0:0] cv_dma_rd_rsp_vld_C176 ;
  assign cv_dma_rd_rsp_vld_R176 = fangyuan4_R [337:337] ;
  assign cv_dma_rd_rsp_vld_X176 = fangyuan4_X [337:337] ;
  assign cv_dma_rd_rsp_vld_C176 = fangyuan4_C [337:337] ;
  logic [0:0] cv_dma_rd_rsp_vld_R177 ;
  logic [0:0] cv_dma_rd_rsp_vld_X177 ;
  logic [0:0] cv_dma_rd_rsp_vld_C177 ;
  assign cv_dma_rd_rsp_vld_R177 = fangyuan4_R [336:336] ;
  assign cv_dma_rd_rsp_vld_X177 = fangyuan4_X [336:336] ;
  assign cv_dma_rd_rsp_vld_C177 = fangyuan4_C [336:336] ;
  logic [0:0] cv_dma_rd_rsp_vld_R178 ;
  logic [0:0] cv_dma_rd_rsp_vld_X178 ;
  logic [0:0] cv_dma_rd_rsp_vld_C178 ;
  assign cv_dma_rd_rsp_vld_R178 = fangyuan4_R [335:335] ;
  assign cv_dma_rd_rsp_vld_X178 = fangyuan4_X [335:335] ;
  assign cv_dma_rd_rsp_vld_C178 = fangyuan4_C [335:335] ;
  logic [0:0] cv_dma_rd_rsp_vld_R179 ;
  logic [0:0] cv_dma_rd_rsp_vld_X179 ;
  logic [0:0] cv_dma_rd_rsp_vld_C179 ;
  assign cv_dma_rd_rsp_vld_R179 = fangyuan4_R [334:334] ;
  assign cv_dma_rd_rsp_vld_X179 = fangyuan4_X [334:334] ;
  assign cv_dma_rd_rsp_vld_C179 = fangyuan4_C [334:334] ;
  logic [0:0] cv_dma_rd_rsp_vld_R180 ;
  logic [0:0] cv_dma_rd_rsp_vld_X180 ;
  logic [0:0] cv_dma_rd_rsp_vld_C180 ;
  assign cv_dma_rd_rsp_vld_R180 = fangyuan4_R [333:333] ;
  assign cv_dma_rd_rsp_vld_X180 = fangyuan4_X [333:333] ;
  assign cv_dma_rd_rsp_vld_C180 = fangyuan4_C [333:333] ;
  logic [0:0] cv_dma_rd_rsp_vld_R181 ;
  logic [0:0] cv_dma_rd_rsp_vld_X181 ;
  logic [0:0] cv_dma_rd_rsp_vld_C181 ;
  assign cv_dma_rd_rsp_vld_R181 = fangyuan4_R [332:332] ;
  assign cv_dma_rd_rsp_vld_X181 = fangyuan4_X [332:332] ;
  assign cv_dma_rd_rsp_vld_C181 = fangyuan4_C [332:332] ;
  logic [0:0] cv_dma_rd_rsp_vld_R182 ;
  logic [0:0] cv_dma_rd_rsp_vld_X182 ;
  logic [0:0] cv_dma_rd_rsp_vld_C182 ;
  assign cv_dma_rd_rsp_vld_R182 = fangyuan4_R [331:331] ;
  assign cv_dma_rd_rsp_vld_X182 = fangyuan4_X [331:331] ;
  assign cv_dma_rd_rsp_vld_C182 = fangyuan4_C [331:331] ;
  logic [0:0] cv_dma_rd_rsp_vld_R183 ;
  logic [0:0] cv_dma_rd_rsp_vld_X183 ;
  logic [0:0] cv_dma_rd_rsp_vld_C183 ;
  assign cv_dma_rd_rsp_vld_R183 = fangyuan4_R [330:330] ;
  assign cv_dma_rd_rsp_vld_X183 = fangyuan4_X [330:330] ;
  assign cv_dma_rd_rsp_vld_C183 = fangyuan4_C [330:330] ;
  logic [0:0] cv_dma_rd_rsp_vld_R184 ;
  logic [0:0] cv_dma_rd_rsp_vld_X184 ;
  logic [0:0] cv_dma_rd_rsp_vld_C184 ;
  assign cv_dma_rd_rsp_vld_R184 = fangyuan4_R [329:329] ;
  assign cv_dma_rd_rsp_vld_X184 = fangyuan4_X [329:329] ;
  assign cv_dma_rd_rsp_vld_C184 = fangyuan4_C [329:329] ;
  logic [0:0] cv_dma_rd_rsp_vld_R185 ;
  logic [0:0] cv_dma_rd_rsp_vld_X185 ;
  logic [0:0] cv_dma_rd_rsp_vld_C185 ;
  assign cv_dma_rd_rsp_vld_R185 = fangyuan4_R [328:328] ;
  assign cv_dma_rd_rsp_vld_X185 = fangyuan4_X [328:328] ;
  assign cv_dma_rd_rsp_vld_C185 = fangyuan4_C [328:328] ;
  logic [0:0] cv_dma_rd_rsp_vld_R186 ;
  logic [0:0] cv_dma_rd_rsp_vld_X186 ;
  logic [0:0] cv_dma_rd_rsp_vld_C186 ;
  assign cv_dma_rd_rsp_vld_R186 = fangyuan4_R [327:327] ;
  assign cv_dma_rd_rsp_vld_X186 = fangyuan4_X [327:327] ;
  assign cv_dma_rd_rsp_vld_C186 = fangyuan4_C [327:327] ;
  logic [0:0] cv_dma_rd_rsp_vld_R187 ;
  logic [0:0] cv_dma_rd_rsp_vld_X187 ;
  logic [0:0] cv_dma_rd_rsp_vld_C187 ;
  assign cv_dma_rd_rsp_vld_R187 = fangyuan4_R [326:326] ;
  assign cv_dma_rd_rsp_vld_X187 = fangyuan4_X [326:326] ;
  assign cv_dma_rd_rsp_vld_C187 = fangyuan4_C [326:326] ;
  logic [0:0] cv_dma_rd_rsp_vld_R188 ;
  logic [0:0] cv_dma_rd_rsp_vld_X188 ;
  logic [0:0] cv_dma_rd_rsp_vld_C188 ;
  assign cv_dma_rd_rsp_vld_R188 = fangyuan4_R [325:325] ;
  assign cv_dma_rd_rsp_vld_X188 = fangyuan4_X [325:325] ;
  assign cv_dma_rd_rsp_vld_C188 = fangyuan4_C [325:325] ;
  logic [0:0] cv_dma_rd_rsp_vld_R189 ;
  logic [0:0] cv_dma_rd_rsp_vld_X189 ;
  logic [0:0] cv_dma_rd_rsp_vld_C189 ;
  assign cv_dma_rd_rsp_vld_R189 = fangyuan4_R [324:324] ;
  assign cv_dma_rd_rsp_vld_X189 = fangyuan4_X [324:324] ;
  assign cv_dma_rd_rsp_vld_C189 = fangyuan4_C [324:324] ;
  logic [0:0] cv_dma_rd_rsp_vld_R190 ;
  logic [0:0] cv_dma_rd_rsp_vld_X190 ;
  logic [0:0] cv_dma_rd_rsp_vld_C190 ;
  assign cv_dma_rd_rsp_vld_R190 = fangyuan4_R [323:323] ;
  assign cv_dma_rd_rsp_vld_X190 = fangyuan4_X [323:323] ;
  assign cv_dma_rd_rsp_vld_C190 = fangyuan4_C [323:323] ;
  logic [0:0] cv_dma_rd_rsp_vld_R191 ;
  logic [0:0] cv_dma_rd_rsp_vld_X191 ;
  logic [0:0] cv_dma_rd_rsp_vld_C191 ;
  assign cv_dma_rd_rsp_vld_R191 = fangyuan4_R [322:322] ;
  assign cv_dma_rd_rsp_vld_X191 = fangyuan4_X [322:322] ;
  assign cv_dma_rd_rsp_vld_C191 = fangyuan4_C [322:322] ;
  logic [0:0] cv_dma_rd_rsp_vld_R192 ;
  logic [0:0] cv_dma_rd_rsp_vld_X192 ;
  logic [0:0] cv_dma_rd_rsp_vld_C192 ;
  assign cv_dma_rd_rsp_vld_R192 = fangyuan4_R [321:321] ;
  assign cv_dma_rd_rsp_vld_X192 = fangyuan4_X [321:321] ;
  assign cv_dma_rd_rsp_vld_C192 = fangyuan4_C [321:321] ;
  logic [0:0] cv_dma_rd_rsp_vld_R193 ;
  logic [0:0] cv_dma_rd_rsp_vld_X193 ;
  logic [0:0] cv_dma_rd_rsp_vld_C193 ;
  assign cv_dma_rd_rsp_vld_R193 = fangyuan4_R [320:320] ;
  assign cv_dma_rd_rsp_vld_X193 = fangyuan4_X [320:320] ;
  assign cv_dma_rd_rsp_vld_C193 = fangyuan4_C [320:320] ;
  logic [0:0] cv_dma_rd_rsp_vld_R194 ;
  logic [0:0] cv_dma_rd_rsp_vld_X194 ;
  logic [0:0] cv_dma_rd_rsp_vld_C194 ;
  assign cv_dma_rd_rsp_vld_R194 = fangyuan4_R [319:319] ;
  assign cv_dma_rd_rsp_vld_X194 = fangyuan4_X [319:319] ;
  assign cv_dma_rd_rsp_vld_C194 = fangyuan4_C [319:319] ;
  logic [0:0] cv_dma_rd_rsp_vld_R195 ;
  logic [0:0] cv_dma_rd_rsp_vld_X195 ;
  logic [0:0] cv_dma_rd_rsp_vld_C195 ;
  assign cv_dma_rd_rsp_vld_R195 = fangyuan4_R [318:318] ;
  assign cv_dma_rd_rsp_vld_X195 = fangyuan4_X [318:318] ;
  assign cv_dma_rd_rsp_vld_C195 = fangyuan4_C [318:318] ;
  logic [0:0] cv_dma_rd_rsp_vld_R196 ;
  logic [0:0] cv_dma_rd_rsp_vld_X196 ;
  logic [0:0] cv_dma_rd_rsp_vld_C196 ;
  assign cv_dma_rd_rsp_vld_R196 = fangyuan4_R [317:317] ;
  assign cv_dma_rd_rsp_vld_X196 = fangyuan4_X [317:317] ;
  assign cv_dma_rd_rsp_vld_C196 = fangyuan4_C [317:317] ;
  logic [0:0] cv_dma_rd_rsp_vld_R197 ;
  logic [0:0] cv_dma_rd_rsp_vld_X197 ;
  logic [0:0] cv_dma_rd_rsp_vld_C197 ;
  assign cv_dma_rd_rsp_vld_R197 = fangyuan4_R [316:316] ;
  assign cv_dma_rd_rsp_vld_X197 = fangyuan4_X [316:316] ;
  assign cv_dma_rd_rsp_vld_C197 = fangyuan4_C [316:316] ;
  logic [0:0] cv_dma_rd_rsp_vld_R198 ;
  logic [0:0] cv_dma_rd_rsp_vld_X198 ;
  logic [0:0] cv_dma_rd_rsp_vld_C198 ;
  assign cv_dma_rd_rsp_vld_R198 = fangyuan4_R [315:315] ;
  assign cv_dma_rd_rsp_vld_X198 = fangyuan4_X [315:315] ;
  assign cv_dma_rd_rsp_vld_C198 = fangyuan4_C [315:315] ;
  logic [0:0] cv_dma_rd_rsp_vld_R199 ;
  logic [0:0] cv_dma_rd_rsp_vld_X199 ;
  logic [0:0] cv_dma_rd_rsp_vld_C199 ;
  assign cv_dma_rd_rsp_vld_R199 = fangyuan4_R [314:314] ;
  assign cv_dma_rd_rsp_vld_X199 = fangyuan4_X [314:314] ;
  assign cv_dma_rd_rsp_vld_C199 = fangyuan4_C [314:314] ;
  logic [0:0] cv_dma_rd_rsp_vld_R200 ;
  logic [0:0] cv_dma_rd_rsp_vld_X200 ;
  logic [0:0] cv_dma_rd_rsp_vld_C200 ;
  assign cv_dma_rd_rsp_vld_R200 = fangyuan4_R [313:313] ;
  assign cv_dma_rd_rsp_vld_X200 = fangyuan4_X [313:313] ;
  assign cv_dma_rd_rsp_vld_C200 = fangyuan4_C [313:313] ;
  logic [0:0] cv_dma_rd_rsp_vld_R201 ;
  logic [0:0] cv_dma_rd_rsp_vld_X201 ;
  logic [0:0] cv_dma_rd_rsp_vld_C201 ;
  assign cv_dma_rd_rsp_vld_R201 = fangyuan4_R [312:312] ;
  assign cv_dma_rd_rsp_vld_X201 = fangyuan4_X [312:312] ;
  assign cv_dma_rd_rsp_vld_C201 = fangyuan4_C [312:312] ;
  logic [0:0] cv_dma_rd_rsp_vld_R202 ;
  logic [0:0] cv_dma_rd_rsp_vld_X202 ;
  logic [0:0] cv_dma_rd_rsp_vld_C202 ;
  assign cv_dma_rd_rsp_vld_R202 = fangyuan4_R [311:311] ;
  assign cv_dma_rd_rsp_vld_X202 = fangyuan4_X [311:311] ;
  assign cv_dma_rd_rsp_vld_C202 = fangyuan4_C [311:311] ;
  logic [0:0] cv_dma_rd_rsp_vld_R203 ;
  logic [0:0] cv_dma_rd_rsp_vld_X203 ;
  logic [0:0] cv_dma_rd_rsp_vld_C203 ;
  assign cv_dma_rd_rsp_vld_R203 = fangyuan4_R [310:310] ;
  assign cv_dma_rd_rsp_vld_X203 = fangyuan4_X [310:310] ;
  assign cv_dma_rd_rsp_vld_C203 = fangyuan4_C [310:310] ;
  logic [0:0] cv_dma_rd_rsp_vld_R204 ;
  logic [0:0] cv_dma_rd_rsp_vld_X204 ;
  logic [0:0] cv_dma_rd_rsp_vld_C204 ;
  assign cv_dma_rd_rsp_vld_R204 = fangyuan4_R [309:309] ;
  assign cv_dma_rd_rsp_vld_X204 = fangyuan4_X [309:309] ;
  assign cv_dma_rd_rsp_vld_C204 = fangyuan4_C [309:309] ;
  logic [0:0] cv_dma_rd_rsp_vld_R205 ;
  logic [0:0] cv_dma_rd_rsp_vld_X205 ;
  logic [0:0] cv_dma_rd_rsp_vld_C205 ;
  assign cv_dma_rd_rsp_vld_R205 = fangyuan4_R [308:308] ;
  assign cv_dma_rd_rsp_vld_X205 = fangyuan4_X [308:308] ;
  assign cv_dma_rd_rsp_vld_C205 = fangyuan4_C [308:308] ;
  logic [0:0] cv_dma_rd_rsp_vld_R206 ;
  logic [0:0] cv_dma_rd_rsp_vld_X206 ;
  logic [0:0] cv_dma_rd_rsp_vld_C206 ;
  assign cv_dma_rd_rsp_vld_R206 = fangyuan4_R [307:307] ;
  assign cv_dma_rd_rsp_vld_X206 = fangyuan4_X [307:307] ;
  assign cv_dma_rd_rsp_vld_C206 = fangyuan4_C [307:307] ;
  logic [0:0] cv_dma_rd_rsp_vld_R207 ;
  logic [0:0] cv_dma_rd_rsp_vld_X207 ;
  logic [0:0] cv_dma_rd_rsp_vld_C207 ;
  assign cv_dma_rd_rsp_vld_R207 = fangyuan4_R [306:306] ;
  assign cv_dma_rd_rsp_vld_X207 = fangyuan4_X [306:306] ;
  assign cv_dma_rd_rsp_vld_C207 = fangyuan4_C [306:306] ;
  logic [0:0] cv_dma_rd_rsp_vld_R208 ;
  logic [0:0] cv_dma_rd_rsp_vld_X208 ;
  logic [0:0] cv_dma_rd_rsp_vld_C208 ;
  assign cv_dma_rd_rsp_vld_R208 = fangyuan4_R [305:305] ;
  assign cv_dma_rd_rsp_vld_X208 = fangyuan4_X [305:305] ;
  assign cv_dma_rd_rsp_vld_C208 = fangyuan4_C [305:305] ;
  logic [0:0] cv_dma_rd_rsp_vld_R209 ;
  logic [0:0] cv_dma_rd_rsp_vld_X209 ;
  logic [0:0] cv_dma_rd_rsp_vld_C209 ;
  assign cv_dma_rd_rsp_vld_R209 = fangyuan4_R [304:304] ;
  assign cv_dma_rd_rsp_vld_X209 = fangyuan4_X [304:304] ;
  assign cv_dma_rd_rsp_vld_C209 = fangyuan4_C [304:304] ;
  logic [0:0] cv_dma_rd_rsp_vld_R210 ;
  logic [0:0] cv_dma_rd_rsp_vld_X210 ;
  logic [0:0] cv_dma_rd_rsp_vld_C210 ;
  assign cv_dma_rd_rsp_vld_R210 = fangyuan4_R [303:303] ;
  assign cv_dma_rd_rsp_vld_X210 = fangyuan4_X [303:303] ;
  assign cv_dma_rd_rsp_vld_C210 = fangyuan4_C [303:303] ;
  logic [0:0] cv_dma_rd_rsp_vld_R211 ;
  logic [0:0] cv_dma_rd_rsp_vld_X211 ;
  logic [0:0] cv_dma_rd_rsp_vld_C211 ;
  assign cv_dma_rd_rsp_vld_R211 = fangyuan4_R [302:302] ;
  assign cv_dma_rd_rsp_vld_X211 = fangyuan4_X [302:302] ;
  assign cv_dma_rd_rsp_vld_C211 = fangyuan4_C [302:302] ;
  logic [0:0] cv_dma_rd_rsp_vld_R212 ;
  logic [0:0] cv_dma_rd_rsp_vld_X212 ;
  logic [0:0] cv_dma_rd_rsp_vld_C212 ;
  assign cv_dma_rd_rsp_vld_R212 = fangyuan4_R [301:301] ;
  assign cv_dma_rd_rsp_vld_X212 = fangyuan4_X [301:301] ;
  assign cv_dma_rd_rsp_vld_C212 = fangyuan4_C [301:301] ;
  logic [0:0] cv_dma_rd_rsp_vld_R213 ;
  logic [0:0] cv_dma_rd_rsp_vld_X213 ;
  logic [0:0] cv_dma_rd_rsp_vld_C213 ;
  assign cv_dma_rd_rsp_vld_R213 = fangyuan4_R [300:300] ;
  assign cv_dma_rd_rsp_vld_X213 = fangyuan4_X [300:300] ;
  assign cv_dma_rd_rsp_vld_C213 = fangyuan4_C [300:300] ;
  logic [0:0] cv_dma_rd_rsp_vld_R214 ;
  logic [0:0] cv_dma_rd_rsp_vld_X214 ;
  logic [0:0] cv_dma_rd_rsp_vld_C214 ;
  assign cv_dma_rd_rsp_vld_R214 = fangyuan4_R [299:299] ;
  assign cv_dma_rd_rsp_vld_X214 = fangyuan4_X [299:299] ;
  assign cv_dma_rd_rsp_vld_C214 = fangyuan4_C [299:299] ;
  logic [0:0] cv_dma_rd_rsp_vld_R215 ;
  logic [0:0] cv_dma_rd_rsp_vld_X215 ;
  logic [0:0] cv_dma_rd_rsp_vld_C215 ;
  assign cv_dma_rd_rsp_vld_R215 = fangyuan4_R [298:298] ;
  assign cv_dma_rd_rsp_vld_X215 = fangyuan4_X [298:298] ;
  assign cv_dma_rd_rsp_vld_C215 = fangyuan4_C [298:298] ;
  logic [0:0] cv_dma_rd_rsp_vld_R216 ;
  logic [0:0] cv_dma_rd_rsp_vld_X216 ;
  logic [0:0] cv_dma_rd_rsp_vld_C216 ;
  assign cv_dma_rd_rsp_vld_R216 = fangyuan4_R [297:297] ;
  assign cv_dma_rd_rsp_vld_X216 = fangyuan4_X [297:297] ;
  assign cv_dma_rd_rsp_vld_C216 = fangyuan4_C [297:297] ;
  logic [0:0] cv_dma_rd_rsp_vld_R217 ;
  logic [0:0] cv_dma_rd_rsp_vld_X217 ;
  logic [0:0] cv_dma_rd_rsp_vld_C217 ;
  assign cv_dma_rd_rsp_vld_R217 = fangyuan4_R [296:296] ;
  assign cv_dma_rd_rsp_vld_X217 = fangyuan4_X [296:296] ;
  assign cv_dma_rd_rsp_vld_C217 = fangyuan4_C [296:296] ;
  logic [0:0] cv_dma_rd_rsp_vld_R218 ;
  logic [0:0] cv_dma_rd_rsp_vld_X218 ;
  logic [0:0] cv_dma_rd_rsp_vld_C218 ;
  assign cv_dma_rd_rsp_vld_R218 = fangyuan4_R [295:295] ;
  assign cv_dma_rd_rsp_vld_X218 = fangyuan4_X [295:295] ;
  assign cv_dma_rd_rsp_vld_C218 = fangyuan4_C [295:295] ;
  logic [0:0] cv_dma_rd_rsp_vld_R219 ;
  logic [0:0] cv_dma_rd_rsp_vld_X219 ;
  logic [0:0] cv_dma_rd_rsp_vld_C219 ;
  assign cv_dma_rd_rsp_vld_R219 = fangyuan4_R [294:294] ;
  assign cv_dma_rd_rsp_vld_X219 = fangyuan4_X [294:294] ;
  assign cv_dma_rd_rsp_vld_C219 = fangyuan4_C [294:294] ;
  logic [0:0] cv_dma_rd_rsp_vld_R220 ;
  logic [0:0] cv_dma_rd_rsp_vld_X220 ;
  logic [0:0] cv_dma_rd_rsp_vld_C220 ;
  assign cv_dma_rd_rsp_vld_R220 = fangyuan4_R [293:293] ;
  assign cv_dma_rd_rsp_vld_X220 = fangyuan4_X [293:293] ;
  assign cv_dma_rd_rsp_vld_C220 = fangyuan4_C [293:293] ;
  logic [0:0] cv_dma_rd_rsp_vld_R221 ;
  logic [0:0] cv_dma_rd_rsp_vld_X221 ;
  logic [0:0] cv_dma_rd_rsp_vld_C221 ;
  assign cv_dma_rd_rsp_vld_R221 = fangyuan4_R [292:292] ;
  assign cv_dma_rd_rsp_vld_X221 = fangyuan4_X [292:292] ;
  assign cv_dma_rd_rsp_vld_C221 = fangyuan4_C [292:292] ;
  logic [0:0] cv_dma_rd_rsp_vld_R222 ;
  logic [0:0] cv_dma_rd_rsp_vld_X222 ;
  logic [0:0] cv_dma_rd_rsp_vld_C222 ;
  assign cv_dma_rd_rsp_vld_R222 = fangyuan4_R [291:291] ;
  assign cv_dma_rd_rsp_vld_X222 = fangyuan4_X [291:291] ;
  assign cv_dma_rd_rsp_vld_C222 = fangyuan4_C [291:291] ;
  logic [0:0] cv_dma_rd_rsp_vld_R223 ;
  logic [0:0] cv_dma_rd_rsp_vld_X223 ;
  logic [0:0] cv_dma_rd_rsp_vld_C223 ;
  assign cv_dma_rd_rsp_vld_R223 = fangyuan4_R [290:290] ;
  assign cv_dma_rd_rsp_vld_X223 = fangyuan4_X [290:290] ;
  assign cv_dma_rd_rsp_vld_C223 = fangyuan4_C [290:290] ;
  logic [0:0] cv_dma_rd_rsp_vld_R224 ;
  logic [0:0] cv_dma_rd_rsp_vld_X224 ;
  logic [0:0] cv_dma_rd_rsp_vld_C224 ;
  assign cv_dma_rd_rsp_vld_R224 = fangyuan4_R [289:289] ;
  assign cv_dma_rd_rsp_vld_X224 = fangyuan4_X [289:289] ;
  assign cv_dma_rd_rsp_vld_C224 = fangyuan4_C [289:289] ;
  logic [0:0] cv_dma_rd_rsp_vld_R225 ;
  logic [0:0] cv_dma_rd_rsp_vld_X225 ;
  logic [0:0] cv_dma_rd_rsp_vld_C225 ;
  assign cv_dma_rd_rsp_vld_R225 = fangyuan4_R [288:288] ;
  assign cv_dma_rd_rsp_vld_X225 = fangyuan4_X [288:288] ;
  assign cv_dma_rd_rsp_vld_C225 = fangyuan4_C [288:288] ;
  logic [0:0] cv_dma_rd_rsp_vld_R226 ;
  logic [0:0] cv_dma_rd_rsp_vld_X226 ;
  logic [0:0] cv_dma_rd_rsp_vld_C226 ;
  assign cv_dma_rd_rsp_vld_R226 = fangyuan4_R [287:287] ;
  assign cv_dma_rd_rsp_vld_X226 = fangyuan4_X [287:287] ;
  assign cv_dma_rd_rsp_vld_C226 = fangyuan4_C [287:287] ;
  logic [0:0] cv_dma_rd_rsp_vld_R227 ;
  logic [0:0] cv_dma_rd_rsp_vld_X227 ;
  logic [0:0] cv_dma_rd_rsp_vld_C227 ;
  assign cv_dma_rd_rsp_vld_R227 = fangyuan4_R [286:286] ;
  assign cv_dma_rd_rsp_vld_X227 = fangyuan4_X [286:286] ;
  assign cv_dma_rd_rsp_vld_C227 = fangyuan4_C [286:286] ;
  logic [0:0] cv_dma_rd_rsp_vld_R228 ;
  logic [0:0] cv_dma_rd_rsp_vld_X228 ;
  logic [0:0] cv_dma_rd_rsp_vld_C228 ;
  assign cv_dma_rd_rsp_vld_R228 = fangyuan4_R [285:285] ;
  assign cv_dma_rd_rsp_vld_X228 = fangyuan4_X [285:285] ;
  assign cv_dma_rd_rsp_vld_C228 = fangyuan4_C [285:285] ;
  logic [0:0] cv_dma_rd_rsp_vld_R229 ;
  logic [0:0] cv_dma_rd_rsp_vld_X229 ;
  logic [0:0] cv_dma_rd_rsp_vld_C229 ;
  assign cv_dma_rd_rsp_vld_R229 = fangyuan4_R [284:284] ;
  assign cv_dma_rd_rsp_vld_X229 = fangyuan4_X [284:284] ;
  assign cv_dma_rd_rsp_vld_C229 = fangyuan4_C [284:284] ;
  logic [0:0] cv_dma_rd_rsp_vld_R230 ;
  logic [0:0] cv_dma_rd_rsp_vld_X230 ;
  logic [0:0] cv_dma_rd_rsp_vld_C230 ;
  assign cv_dma_rd_rsp_vld_R230 = fangyuan4_R [283:283] ;
  assign cv_dma_rd_rsp_vld_X230 = fangyuan4_X [283:283] ;
  assign cv_dma_rd_rsp_vld_C230 = fangyuan4_C [283:283] ;
  logic [0:0] cv_dma_rd_rsp_vld_R231 ;
  logic [0:0] cv_dma_rd_rsp_vld_X231 ;
  logic [0:0] cv_dma_rd_rsp_vld_C231 ;
  assign cv_dma_rd_rsp_vld_R231 = fangyuan4_R [282:282] ;
  assign cv_dma_rd_rsp_vld_X231 = fangyuan4_X [282:282] ;
  assign cv_dma_rd_rsp_vld_C231 = fangyuan4_C [282:282] ;
  logic [0:0] cv_dma_rd_rsp_vld_R232 ;
  logic [0:0] cv_dma_rd_rsp_vld_X232 ;
  logic [0:0] cv_dma_rd_rsp_vld_C232 ;
  assign cv_dma_rd_rsp_vld_R232 = fangyuan4_R [281:281] ;
  assign cv_dma_rd_rsp_vld_X232 = fangyuan4_X [281:281] ;
  assign cv_dma_rd_rsp_vld_C232 = fangyuan4_C [281:281] ;
  logic [0:0] cv_dma_rd_rsp_vld_R233 ;
  logic [0:0] cv_dma_rd_rsp_vld_X233 ;
  logic [0:0] cv_dma_rd_rsp_vld_C233 ;
  assign cv_dma_rd_rsp_vld_R233 = fangyuan4_R [280:280] ;
  assign cv_dma_rd_rsp_vld_X233 = fangyuan4_X [280:280] ;
  assign cv_dma_rd_rsp_vld_C233 = fangyuan4_C [280:280] ;
  logic [0:0] cv_dma_rd_rsp_vld_R234 ;
  logic [0:0] cv_dma_rd_rsp_vld_X234 ;
  logic [0:0] cv_dma_rd_rsp_vld_C234 ;
  assign cv_dma_rd_rsp_vld_R234 = fangyuan4_R [279:279] ;
  assign cv_dma_rd_rsp_vld_X234 = fangyuan4_X [279:279] ;
  assign cv_dma_rd_rsp_vld_C234 = fangyuan4_C [279:279] ;
  logic [0:0] cv_dma_rd_rsp_vld_R235 ;
  logic [0:0] cv_dma_rd_rsp_vld_X235 ;
  logic [0:0] cv_dma_rd_rsp_vld_C235 ;
  assign cv_dma_rd_rsp_vld_R235 = fangyuan4_R [278:278] ;
  assign cv_dma_rd_rsp_vld_X235 = fangyuan4_X [278:278] ;
  assign cv_dma_rd_rsp_vld_C235 = fangyuan4_C [278:278] ;
  logic [0:0] cv_dma_rd_rsp_vld_R236 ;
  logic [0:0] cv_dma_rd_rsp_vld_X236 ;
  logic [0:0] cv_dma_rd_rsp_vld_C236 ;
  assign cv_dma_rd_rsp_vld_R236 = fangyuan4_R [277:277] ;
  assign cv_dma_rd_rsp_vld_X236 = fangyuan4_X [277:277] ;
  assign cv_dma_rd_rsp_vld_C236 = fangyuan4_C [277:277] ;
  logic [0:0] cv_dma_rd_rsp_vld_R237 ;
  logic [0:0] cv_dma_rd_rsp_vld_X237 ;
  logic [0:0] cv_dma_rd_rsp_vld_C237 ;
  assign cv_dma_rd_rsp_vld_R237 = fangyuan4_R [276:276] ;
  assign cv_dma_rd_rsp_vld_X237 = fangyuan4_X [276:276] ;
  assign cv_dma_rd_rsp_vld_C237 = fangyuan4_C [276:276] ;
  logic [0:0] cv_dma_rd_rsp_vld_R238 ;
  logic [0:0] cv_dma_rd_rsp_vld_X238 ;
  logic [0:0] cv_dma_rd_rsp_vld_C238 ;
  assign cv_dma_rd_rsp_vld_R238 = fangyuan4_R [275:275] ;
  assign cv_dma_rd_rsp_vld_X238 = fangyuan4_X [275:275] ;
  assign cv_dma_rd_rsp_vld_C238 = fangyuan4_C [275:275] ;
  logic [0:0] cv_dma_rd_rsp_vld_R239 ;
  logic [0:0] cv_dma_rd_rsp_vld_X239 ;
  logic [0:0] cv_dma_rd_rsp_vld_C239 ;
  assign cv_dma_rd_rsp_vld_R239 = fangyuan4_R [274:274] ;
  assign cv_dma_rd_rsp_vld_X239 = fangyuan4_X [274:274] ;
  assign cv_dma_rd_rsp_vld_C239 = fangyuan4_C [274:274] ;
  logic [0:0] cv_dma_rd_rsp_vld_R240 ;
  logic [0:0] cv_dma_rd_rsp_vld_X240 ;
  logic [0:0] cv_dma_rd_rsp_vld_C240 ;
  assign cv_dma_rd_rsp_vld_R240 = fangyuan4_R [273:273] ;
  assign cv_dma_rd_rsp_vld_X240 = fangyuan4_X [273:273] ;
  assign cv_dma_rd_rsp_vld_C240 = fangyuan4_C [273:273] ;
  logic [0:0] cv_dma_rd_rsp_vld_R241 ;
  logic [0:0] cv_dma_rd_rsp_vld_X241 ;
  logic [0:0] cv_dma_rd_rsp_vld_C241 ;
  assign cv_dma_rd_rsp_vld_R241 = fangyuan4_R [272:272] ;
  assign cv_dma_rd_rsp_vld_X241 = fangyuan4_X [272:272] ;
  assign cv_dma_rd_rsp_vld_C241 = fangyuan4_C [272:272] ;
  logic [0:0] cv_dma_rd_rsp_vld_R242 ;
  logic [0:0] cv_dma_rd_rsp_vld_X242 ;
  logic [0:0] cv_dma_rd_rsp_vld_C242 ;
  assign cv_dma_rd_rsp_vld_R242 = fangyuan4_R [271:271] ;
  assign cv_dma_rd_rsp_vld_X242 = fangyuan4_X [271:271] ;
  assign cv_dma_rd_rsp_vld_C242 = fangyuan4_C [271:271] ;
  logic [0:0] cv_dma_rd_rsp_vld_R243 ;
  logic [0:0] cv_dma_rd_rsp_vld_X243 ;
  logic [0:0] cv_dma_rd_rsp_vld_C243 ;
  assign cv_dma_rd_rsp_vld_R243 = fangyuan4_R [270:270] ;
  assign cv_dma_rd_rsp_vld_X243 = fangyuan4_X [270:270] ;
  assign cv_dma_rd_rsp_vld_C243 = fangyuan4_C [270:270] ;
  logic [0:0] cv_dma_rd_rsp_vld_R244 ;
  logic [0:0] cv_dma_rd_rsp_vld_X244 ;
  logic [0:0] cv_dma_rd_rsp_vld_C244 ;
  assign cv_dma_rd_rsp_vld_R244 = fangyuan4_R [269:269] ;
  assign cv_dma_rd_rsp_vld_X244 = fangyuan4_X [269:269] ;
  assign cv_dma_rd_rsp_vld_C244 = fangyuan4_C [269:269] ;
  logic [0:0] cv_dma_rd_rsp_vld_R245 ;
  logic [0:0] cv_dma_rd_rsp_vld_X245 ;
  logic [0:0] cv_dma_rd_rsp_vld_C245 ;
  assign cv_dma_rd_rsp_vld_R245 = fangyuan4_R [268:268] ;
  assign cv_dma_rd_rsp_vld_X245 = fangyuan4_X [268:268] ;
  assign cv_dma_rd_rsp_vld_C245 = fangyuan4_C [268:268] ;
  logic [0:0] cv_dma_rd_rsp_vld_R246 ;
  logic [0:0] cv_dma_rd_rsp_vld_X246 ;
  logic [0:0] cv_dma_rd_rsp_vld_C246 ;
  assign cv_dma_rd_rsp_vld_R246 = fangyuan4_R [267:267] ;
  assign cv_dma_rd_rsp_vld_X246 = fangyuan4_X [267:267] ;
  assign cv_dma_rd_rsp_vld_C246 = fangyuan4_C [267:267] ;
  logic [0:0] cv_dma_rd_rsp_vld_R247 ;
  logic [0:0] cv_dma_rd_rsp_vld_X247 ;
  logic [0:0] cv_dma_rd_rsp_vld_C247 ;
  assign cv_dma_rd_rsp_vld_R247 = fangyuan4_R [266:266] ;
  assign cv_dma_rd_rsp_vld_X247 = fangyuan4_X [266:266] ;
  assign cv_dma_rd_rsp_vld_C247 = fangyuan4_C [266:266] ;
  logic [0:0] cv_dma_rd_rsp_vld_R248 ;
  logic [0:0] cv_dma_rd_rsp_vld_X248 ;
  logic [0:0] cv_dma_rd_rsp_vld_C248 ;
  assign cv_dma_rd_rsp_vld_R248 = fangyuan4_R [265:265] ;
  assign cv_dma_rd_rsp_vld_X248 = fangyuan4_X [265:265] ;
  assign cv_dma_rd_rsp_vld_C248 = fangyuan4_C [265:265] ;
  logic [0:0] cv_dma_rd_rsp_vld_R249 ;
  logic [0:0] cv_dma_rd_rsp_vld_X249 ;
  logic [0:0] cv_dma_rd_rsp_vld_C249 ;
  assign cv_dma_rd_rsp_vld_R249 = fangyuan4_R [264:264] ;
  assign cv_dma_rd_rsp_vld_X249 = fangyuan4_X [264:264] ;
  assign cv_dma_rd_rsp_vld_C249 = fangyuan4_C [264:264] ;
  logic [0:0] cv_dma_rd_rsp_vld_R250 ;
  logic [0:0] cv_dma_rd_rsp_vld_X250 ;
  logic [0:0] cv_dma_rd_rsp_vld_C250 ;
  assign cv_dma_rd_rsp_vld_R250 = fangyuan4_R [263:263] ;
  assign cv_dma_rd_rsp_vld_X250 = fangyuan4_X [263:263] ;
  assign cv_dma_rd_rsp_vld_C250 = fangyuan4_C [263:263] ;
  logic [0:0] cv_dma_rd_rsp_vld_R251 ;
  logic [0:0] cv_dma_rd_rsp_vld_X251 ;
  logic [0:0] cv_dma_rd_rsp_vld_C251 ;
  assign cv_dma_rd_rsp_vld_R251 = fangyuan4_R [262:262] ;
  assign cv_dma_rd_rsp_vld_X251 = fangyuan4_X [262:262] ;
  assign cv_dma_rd_rsp_vld_C251 = fangyuan4_C [262:262] ;
  logic [0:0] cv_dma_rd_rsp_vld_R252 ;
  logic [0:0] cv_dma_rd_rsp_vld_X252 ;
  logic [0:0] cv_dma_rd_rsp_vld_C252 ;
  assign cv_dma_rd_rsp_vld_R252 = fangyuan4_R [261:261] ;
  assign cv_dma_rd_rsp_vld_X252 = fangyuan4_X [261:261] ;
  assign cv_dma_rd_rsp_vld_C252 = fangyuan4_C [261:261] ;
  logic [0:0] cv_dma_rd_rsp_vld_R253 ;
  logic [0:0] cv_dma_rd_rsp_vld_X253 ;
  logic [0:0] cv_dma_rd_rsp_vld_C253 ;
  assign cv_dma_rd_rsp_vld_R253 = fangyuan4_R [260:260] ;
  assign cv_dma_rd_rsp_vld_X253 = fangyuan4_X [260:260] ;
  assign cv_dma_rd_rsp_vld_C253 = fangyuan4_C [260:260] ;
  logic [0:0] cv_dma_rd_rsp_vld_R254 ;
  logic [0:0] cv_dma_rd_rsp_vld_X254 ;
  logic [0:0] cv_dma_rd_rsp_vld_C254 ;
  assign cv_dma_rd_rsp_vld_R254 = fangyuan4_R [259:259] ;
  assign cv_dma_rd_rsp_vld_X254 = fangyuan4_X [259:259] ;
  assign cv_dma_rd_rsp_vld_C254 = fangyuan4_C [259:259] ;
  logic [0:0] cv_dma_rd_rsp_vld_R255 ;
  logic [0:0] cv_dma_rd_rsp_vld_X255 ;
  logic [0:0] cv_dma_rd_rsp_vld_C255 ;
  assign cv_dma_rd_rsp_vld_R255 = fangyuan4_R [258:258] ;
  assign cv_dma_rd_rsp_vld_X255 = fangyuan4_X [258:258] ;
  assign cv_dma_rd_rsp_vld_C255 = fangyuan4_C [258:258] ;
  logic [0:0] cv_dma_rd_rsp_vld_R256 ;
  logic [0:0] cv_dma_rd_rsp_vld_X256 ;
  logic [0:0] cv_dma_rd_rsp_vld_C256 ;
  assign cv_dma_rd_rsp_vld_R256 = fangyuan4_R [257:257] ;
  assign cv_dma_rd_rsp_vld_X256 = fangyuan4_X [257:257] ;
  assign cv_dma_rd_rsp_vld_C256 = fangyuan4_C [257:257] ;
  logic [0:0] cv_dma_rd_rsp_vld_R257 ;
  logic [0:0] cv_dma_rd_rsp_vld_X257 ;
  logic [0:0] cv_dma_rd_rsp_vld_C257 ;
  assign cv_dma_rd_rsp_vld_R257 = fangyuan4_R [256:256] ;
  assign cv_dma_rd_rsp_vld_X257 = fangyuan4_X [256:256] ;
  assign cv_dma_rd_rsp_vld_C257 = fangyuan4_C [256:256] ;
  logic [0:0] cv_dma_rd_rsp_vld_R258 ;
  logic [0:0] cv_dma_rd_rsp_vld_X258 ;
  logic [0:0] cv_dma_rd_rsp_vld_C258 ;
  assign cv_dma_rd_rsp_vld_R258 = fangyuan4_R [255:255] ;
  assign cv_dma_rd_rsp_vld_X258 = fangyuan4_X [255:255] ;
  assign cv_dma_rd_rsp_vld_C258 = fangyuan4_C [255:255] ;
  logic [0:0] cv_dma_rd_rsp_vld_R259 ;
  logic [0:0] cv_dma_rd_rsp_vld_X259 ;
  logic [0:0] cv_dma_rd_rsp_vld_C259 ;
  assign cv_dma_rd_rsp_vld_R259 = fangyuan4_R [254:254] ;
  assign cv_dma_rd_rsp_vld_X259 = fangyuan4_X [254:254] ;
  assign cv_dma_rd_rsp_vld_C259 = fangyuan4_C [254:254] ;
  logic [0:0] cv_dma_rd_rsp_vld_R260 ;
  logic [0:0] cv_dma_rd_rsp_vld_X260 ;
  logic [0:0] cv_dma_rd_rsp_vld_C260 ;
  assign cv_dma_rd_rsp_vld_R260 = fangyuan4_R [253:253] ;
  assign cv_dma_rd_rsp_vld_X260 = fangyuan4_X [253:253] ;
  assign cv_dma_rd_rsp_vld_C260 = fangyuan4_C [253:253] ;
  logic [0:0] cv_dma_rd_rsp_vld_R261 ;
  logic [0:0] cv_dma_rd_rsp_vld_X261 ;
  logic [0:0] cv_dma_rd_rsp_vld_C261 ;
  assign cv_dma_rd_rsp_vld_R261 = fangyuan4_R [252:252] ;
  assign cv_dma_rd_rsp_vld_X261 = fangyuan4_X [252:252] ;
  assign cv_dma_rd_rsp_vld_C261 = fangyuan4_C [252:252] ;
  logic [0:0] cv_dma_rd_rsp_vld_R262 ;
  logic [0:0] cv_dma_rd_rsp_vld_X262 ;
  logic [0:0] cv_dma_rd_rsp_vld_C262 ;
  assign cv_dma_rd_rsp_vld_R262 = fangyuan4_R [251:251] ;
  assign cv_dma_rd_rsp_vld_X262 = fangyuan4_X [251:251] ;
  assign cv_dma_rd_rsp_vld_C262 = fangyuan4_C [251:251] ;
  logic [0:0] cv_dma_rd_rsp_vld_R263 ;
  logic [0:0] cv_dma_rd_rsp_vld_X263 ;
  logic [0:0] cv_dma_rd_rsp_vld_C263 ;
  assign cv_dma_rd_rsp_vld_R263 = fangyuan4_R [250:250] ;
  assign cv_dma_rd_rsp_vld_X263 = fangyuan4_X [250:250] ;
  assign cv_dma_rd_rsp_vld_C263 = fangyuan4_C [250:250] ;
  logic [0:0] cv_dma_rd_rsp_vld_R264 ;
  logic [0:0] cv_dma_rd_rsp_vld_X264 ;
  logic [0:0] cv_dma_rd_rsp_vld_C264 ;
  assign cv_dma_rd_rsp_vld_R264 = fangyuan4_R [249:249] ;
  assign cv_dma_rd_rsp_vld_X264 = fangyuan4_X [249:249] ;
  assign cv_dma_rd_rsp_vld_C264 = fangyuan4_C [249:249] ;
  logic [0:0] cv_dma_rd_rsp_vld_R265 ;
  logic [0:0] cv_dma_rd_rsp_vld_X265 ;
  logic [0:0] cv_dma_rd_rsp_vld_C265 ;
  assign cv_dma_rd_rsp_vld_R265 = fangyuan4_R [248:248] ;
  assign cv_dma_rd_rsp_vld_X265 = fangyuan4_X [248:248] ;
  assign cv_dma_rd_rsp_vld_C265 = fangyuan4_C [248:248] ;
  logic [0:0] cv_dma_rd_rsp_vld_R266 ;
  logic [0:0] cv_dma_rd_rsp_vld_X266 ;
  logic [0:0] cv_dma_rd_rsp_vld_C266 ;
  assign cv_dma_rd_rsp_vld_R266 = fangyuan4_R [247:247] ;
  assign cv_dma_rd_rsp_vld_X266 = fangyuan4_X [247:247] ;
  assign cv_dma_rd_rsp_vld_C266 = fangyuan4_C [247:247] ;
  logic [0:0] cv_dma_rd_rsp_vld_R267 ;
  logic [0:0] cv_dma_rd_rsp_vld_X267 ;
  logic [0:0] cv_dma_rd_rsp_vld_C267 ;
  assign cv_dma_rd_rsp_vld_R267 = fangyuan4_R [246:246] ;
  assign cv_dma_rd_rsp_vld_X267 = fangyuan4_X [246:246] ;
  assign cv_dma_rd_rsp_vld_C267 = fangyuan4_C [246:246] ;
  logic [0:0] cv_dma_rd_rsp_vld_R268 ;
  logic [0:0] cv_dma_rd_rsp_vld_X268 ;
  logic [0:0] cv_dma_rd_rsp_vld_C268 ;
  assign cv_dma_rd_rsp_vld_R268 = fangyuan4_R [245:245] ;
  assign cv_dma_rd_rsp_vld_X268 = fangyuan4_X [245:245] ;
  assign cv_dma_rd_rsp_vld_C268 = fangyuan4_C [245:245] ;
  logic [0:0] cv_dma_rd_rsp_vld_R269 ;
  logic [0:0] cv_dma_rd_rsp_vld_X269 ;
  logic [0:0] cv_dma_rd_rsp_vld_C269 ;
  assign cv_dma_rd_rsp_vld_R269 = fangyuan4_R [244:244] ;
  assign cv_dma_rd_rsp_vld_X269 = fangyuan4_X [244:244] ;
  assign cv_dma_rd_rsp_vld_C269 = fangyuan4_C [244:244] ;
  logic [0:0] cv_dma_rd_rsp_vld_R270 ;
  logic [0:0] cv_dma_rd_rsp_vld_X270 ;
  logic [0:0] cv_dma_rd_rsp_vld_C270 ;
  assign cv_dma_rd_rsp_vld_R270 = fangyuan4_R [243:243] ;
  assign cv_dma_rd_rsp_vld_X270 = fangyuan4_X [243:243] ;
  assign cv_dma_rd_rsp_vld_C270 = fangyuan4_C [243:243] ;
  logic [0:0] cv_dma_rd_rsp_vld_R271 ;
  logic [0:0] cv_dma_rd_rsp_vld_X271 ;
  logic [0:0] cv_dma_rd_rsp_vld_C271 ;
  assign cv_dma_rd_rsp_vld_R271 = fangyuan4_R [242:242] ;
  assign cv_dma_rd_rsp_vld_X271 = fangyuan4_X [242:242] ;
  assign cv_dma_rd_rsp_vld_C271 = fangyuan4_C [242:242] ;
  logic [0:0] cv_dma_rd_rsp_vld_R272 ;
  logic [0:0] cv_dma_rd_rsp_vld_X272 ;
  logic [0:0] cv_dma_rd_rsp_vld_C272 ;
  assign cv_dma_rd_rsp_vld_R272 = fangyuan4_R [241:241] ;
  assign cv_dma_rd_rsp_vld_X272 = fangyuan4_X [241:241] ;
  assign cv_dma_rd_rsp_vld_C272 = fangyuan4_C [241:241] ;
  logic [0:0] cv_dma_rd_rsp_vld_R273 ;
  logic [0:0] cv_dma_rd_rsp_vld_X273 ;
  logic [0:0] cv_dma_rd_rsp_vld_C273 ;
  assign cv_dma_rd_rsp_vld_R273 = fangyuan4_R [240:240] ;
  assign cv_dma_rd_rsp_vld_X273 = fangyuan4_X [240:240] ;
  assign cv_dma_rd_rsp_vld_C273 = fangyuan4_C [240:240] ;
  logic [0:0] cv_dma_rd_rsp_vld_R274 ;
  logic [0:0] cv_dma_rd_rsp_vld_X274 ;
  logic [0:0] cv_dma_rd_rsp_vld_C274 ;
  assign cv_dma_rd_rsp_vld_R274 = fangyuan4_R [239:239] ;
  assign cv_dma_rd_rsp_vld_X274 = fangyuan4_X [239:239] ;
  assign cv_dma_rd_rsp_vld_C274 = fangyuan4_C [239:239] ;
  logic [0:0] cv_dma_rd_rsp_vld_R275 ;
  logic [0:0] cv_dma_rd_rsp_vld_X275 ;
  logic [0:0] cv_dma_rd_rsp_vld_C275 ;
  assign cv_dma_rd_rsp_vld_R275 = fangyuan4_R [238:238] ;
  assign cv_dma_rd_rsp_vld_X275 = fangyuan4_X [238:238] ;
  assign cv_dma_rd_rsp_vld_C275 = fangyuan4_C [238:238] ;
  logic [0:0] cv_dma_rd_rsp_vld_R276 ;
  logic [0:0] cv_dma_rd_rsp_vld_X276 ;
  logic [0:0] cv_dma_rd_rsp_vld_C276 ;
  assign cv_dma_rd_rsp_vld_R276 = fangyuan4_R [237:237] ;
  assign cv_dma_rd_rsp_vld_X276 = fangyuan4_X [237:237] ;
  assign cv_dma_rd_rsp_vld_C276 = fangyuan4_C [237:237] ;
  logic [0:0] cv_dma_rd_rsp_vld_R277 ;
  logic [0:0] cv_dma_rd_rsp_vld_X277 ;
  logic [0:0] cv_dma_rd_rsp_vld_C277 ;
  assign cv_dma_rd_rsp_vld_R277 = fangyuan4_R [236:236] ;
  assign cv_dma_rd_rsp_vld_X277 = fangyuan4_X [236:236] ;
  assign cv_dma_rd_rsp_vld_C277 = fangyuan4_C [236:236] ;
  logic [0:0] cv_dma_rd_rsp_vld_R278 ;
  logic [0:0] cv_dma_rd_rsp_vld_X278 ;
  logic [0:0] cv_dma_rd_rsp_vld_C278 ;
  assign cv_dma_rd_rsp_vld_R278 = fangyuan4_R [235:235] ;
  assign cv_dma_rd_rsp_vld_X278 = fangyuan4_X [235:235] ;
  assign cv_dma_rd_rsp_vld_C278 = fangyuan4_C [235:235] ;
  logic [0:0] cv_dma_rd_rsp_vld_R279 ;
  logic [0:0] cv_dma_rd_rsp_vld_X279 ;
  logic [0:0] cv_dma_rd_rsp_vld_C279 ;
  assign cv_dma_rd_rsp_vld_R279 = fangyuan4_R [234:234] ;
  assign cv_dma_rd_rsp_vld_X279 = fangyuan4_X [234:234] ;
  assign cv_dma_rd_rsp_vld_C279 = fangyuan4_C [234:234] ;
  logic [0:0] cv_dma_rd_rsp_vld_R280 ;
  logic [0:0] cv_dma_rd_rsp_vld_X280 ;
  logic [0:0] cv_dma_rd_rsp_vld_C280 ;
  assign cv_dma_rd_rsp_vld_R280 = fangyuan4_R [233:233] ;
  assign cv_dma_rd_rsp_vld_X280 = fangyuan4_X [233:233] ;
  assign cv_dma_rd_rsp_vld_C280 = fangyuan4_C [233:233] ;
  logic [0:0] cv_dma_rd_rsp_vld_R281 ;
  logic [0:0] cv_dma_rd_rsp_vld_X281 ;
  logic [0:0] cv_dma_rd_rsp_vld_C281 ;
  assign cv_dma_rd_rsp_vld_R281 = fangyuan4_R [232:232] ;
  assign cv_dma_rd_rsp_vld_X281 = fangyuan4_X [232:232] ;
  assign cv_dma_rd_rsp_vld_C281 = fangyuan4_C [232:232] ;
  logic [0:0] cv_dma_rd_rsp_vld_R282 ;
  logic [0:0] cv_dma_rd_rsp_vld_X282 ;
  logic [0:0] cv_dma_rd_rsp_vld_C282 ;
  assign cv_dma_rd_rsp_vld_R282 = fangyuan4_R [231:231] ;
  assign cv_dma_rd_rsp_vld_X282 = fangyuan4_X [231:231] ;
  assign cv_dma_rd_rsp_vld_C282 = fangyuan4_C [231:231] ;
  logic [0:0] cv_dma_rd_rsp_vld_R283 ;
  logic [0:0] cv_dma_rd_rsp_vld_X283 ;
  logic [0:0] cv_dma_rd_rsp_vld_C283 ;
  assign cv_dma_rd_rsp_vld_R283 = fangyuan4_R [230:230] ;
  assign cv_dma_rd_rsp_vld_X283 = fangyuan4_X [230:230] ;
  assign cv_dma_rd_rsp_vld_C283 = fangyuan4_C [230:230] ;
  logic [0:0] cv_dma_rd_rsp_vld_R284 ;
  logic [0:0] cv_dma_rd_rsp_vld_X284 ;
  logic [0:0] cv_dma_rd_rsp_vld_C284 ;
  assign cv_dma_rd_rsp_vld_R284 = fangyuan4_R [229:229] ;
  assign cv_dma_rd_rsp_vld_X284 = fangyuan4_X [229:229] ;
  assign cv_dma_rd_rsp_vld_C284 = fangyuan4_C [229:229] ;
  logic [0:0] cv_dma_rd_rsp_vld_R285 ;
  logic [0:0] cv_dma_rd_rsp_vld_X285 ;
  logic [0:0] cv_dma_rd_rsp_vld_C285 ;
  assign cv_dma_rd_rsp_vld_R285 = fangyuan4_R [228:228] ;
  assign cv_dma_rd_rsp_vld_X285 = fangyuan4_X [228:228] ;
  assign cv_dma_rd_rsp_vld_C285 = fangyuan4_C [228:228] ;
  logic [0:0] cv_dma_rd_rsp_vld_R286 ;
  logic [0:0] cv_dma_rd_rsp_vld_X286 ;
  logic [0:0] cv_dma_rd_rsp_vld_C286 ;
  assign cv_dma_rd_rsp_vld_R286 = fangyuan4_R [227:227] ;
  assign cv_dma_rd_rsp_vld_X286 = fangyuan4_X [227:227] ;
  assign cv_dma_rd_rsp_vld_C286 = fangyuan4_C [227:227] ;
  logic [0:0] cv_dma_rd_rsp_vld_R287 ;
  logic [0:0] cv_dma_rd_rsp_vld_X287 ;
  logic [0:0] cv_dma_rd_rsp_vld_C287 ;
  assign cv_dma_rd_rsp_vld_R287 = fangyuan4_R [226:226] ;
  assign cv_dma_rd_rsp_vld_X287 = fangyuan4_X [226:226] ;
  assign cv_dma_rd_rsp_vld_C287 = fangyuan4_C [226:226] ;
  logic [0:0] cv_dma_rd_rsp_vld_R288 ;
  logic [0:0] cv_dma_rd_rsp_vld_X288 ;
  logic [0:0] cv_dma_rd_rsp_vld_C288 ;
  assign cv_dma_rd_rsp_vld_R288 = fangyuan4_R [225:225] ;
  assign cv_dma_rd_rsp_vld_X288 = fangyuan4_X [225:225] ;
  assign cv_dma_rd_rsp_vld_C288 = fangyuan4_C [225:225] ;
  logic [0:0] cv_dma_rd_rsp_vld_R289 ;
  logic [0:0] cv_dma_rd_rsp_vld_X289 ;
  logic [0:0] cv_dma_rd_rsp_vld_C289 ;
  assign cv_dma_rd_rsp_vld_R289 = fangyuan4_R [224:224] ;
  assign cv_dma_rd_rsp_vld_X289 = fangyuan4_X [224:224] ;
  assign cv_dma_rd_rsp_vld_C289 = fangyuan4_C [224:224] ;
  logic [0:0] cv_dma_rd_rsp_vld_R290 ;
  logic [0:0] cv_dma_rd_rsp_vld_X290 ;
  logic [0:0] cv_dma_rd_rsp_vld_C290 ;
  assign cv_dma_rd_rsp_vld_R290 = fangyuan4_R [223:223] ;
  assign cv_dma_rd_rsp_vld_X290 = fangyuan4_X [223:223] ;
  assign cv_dma_rd_rsp_vld_C290 = fangyuan4_C [223:223] ;
  logic [0:0] cv_dma_rd_rsp_vld_R291 ;
  logic [0:0] cv_dma_rd_rsp_vld_X291 ;
  logic [0:0] cv_dma_rd_rsp_vld_C291 ;
  assign cv_dma_rd_rsp_vld_R291 = fangyuan4_R [222:222] ;
  assign cv_dma_rd_rsp_vld_X291 = fangyuan4_X [222:222] ;
  assign cv_dma_rd_rsp_vld_C291 = fangyuan4_C [222:222] ;
  logic [0:0] cv_dma_rd_rsp_vld_R292 ;
  logic [0:0] cv_dma_rd_rsp_vld_X292 ;
  logic [0:0] cv_dma_rd_rsp_vld_C292 ;
  assign cv_dma_rd_rsp_vld_R292 = fangyuan4_R [221:221] ;
  assign cv_dma_rd_rsp_vld_X292 = fangyuan4_X [221:221] ;
  assign cv_dma_rd_rsp_vld_C292 = fangyuan4_C [221:221] ;
  logic [0:0] cv_dma_rd_rsp_vld_R293 ;
  logic [0:0] cv_dma_rd_rsp_vld_X293 ;
  logic [0:0] cv_dma_rd_rsp_vld_C293 ;
  assign cv_dma_rd_rsp_vld_R293 = fangyuan4_R [220:220] ;
  assign cv_dma_rd_rsp_vld_X293 = fangyuan4_X [220:220] ;
  assign cv_dma_rd_rsp_vld_C293 = fangyuan4_C [220:220] ;
  logic [0:0] cv_dma_rd_rsp_vld_R294 ;
  logic [0:0] cv_dma_rd_rsp_vld_X294 ;
  logic [0:0] cv_dma_rd_rsp_vld_C294 ;
  assign cv_dma_rd_rsp_vld_R294 = fangyuan4_R [219:219] ;
  assign cv_dma_rd_rsp_vld_X294 = fangyuan4_X [219:219] ;
  assign cv_dma_rd_rsp_vld_C294 = fangyuan4_C [219:219] ;
  logic [0:0] cv_dma_rd_rsp_vld_R295 ;
  logic [0:0] cv_dma_rd_rsp_vld_X295 ;
  logic [0:0] cv_dma_rd_rsp_vld_C295 ;
  assign cv_dma_rd_rsp_vld_R295 = fangyuan4_R [218:218] ;
  assign cv_dma_rd_rsp_vld_X295 = fangyuan4_X [218:218] ;
  assign cv_dma_rd_rsp_vld_C295 = fangyuan4_C [218:218] ;
  logic [0:0] cv_dma_rd_rsp_vld_R296 ;
  logic [0:0] cv_dma_rd_rsp_vld_X296 ;
  logic [0:0] cv_dma_rd_rsp_vld_C296 ;
  assign cv_dma_rd_rsp_vld_R296 = fangyuan4_R [217:217] ;
  assign cv_dma_rd_rsp_vld_X296 = fangyuan4_X [217:217] ;
  assign cv_dma_rd_rsp_vld_C296 = fangyuan4_C [217:217] ;
  logic [0:0] cv_dma_rd_rsp_vld_R297 ;
  logic [0:0] cv_dma_rd_rsp_vld_X297 ;
  logic [0:0] cv_dma_rd_rsp_vld_C297 ;
  assign cv_dma_rd_rsp_vld_R297 = fangyuan4_R [216:216] ;
  assign cv_dma_rd_rsp_vld_X297 = fangyuan4_X [216:216] ;
  assign cv_dma_rd_rsp_vld_C297 = fangyuan4_C [216:216] ;
  logic [0:0] cv_dma_rd_rsp_vld_R298 ;
  logic [0:0] cv_dma_rd_rsp_vld_X298 ;
  logic [0:0] cv_dma_rd_rsp_vld_C298 ;
  assign cv_dma_rd_rsp_vld_R298 = fangyuan4_R [215:215] ;
  assign cv_dma_rd_rsp_vld_X298 = fangyuan4_X [215:215] ;
  assign cv_dma_rd_rsp_vld_C298 = fangyuan4_C [215:215] ;
  logic [0:0] cv_dma_rd_rsp_vld_R299 ;
  logic [0:0] cv_dma_rd_rsp_vld_X299 ;
  logic [0:0] cv_dma_rd_rsp_vld_C299 ;
  assign cv_dma_rd_rsp_vld_R299 = fangyuan4_R [214:214] ;
  assign cv_dma_rd_rsp_vld_X299 = fangyuan4_X [214:214] ;
  assign cv_dma_rd_rsp_vld_C299 = fangyuan4_C [214:214] ;
  logic [0:0] cv_dma_rd_rsp_vld_R300 ;
  logic [0:0] cv_dma_rd_rsp_vld_X300 ;
  logic [0:0] cv_dma_rd_rsp_vld_C300 ;
  assign cv_dma_rd_rsp_vld_R300 = fangyuan4_R [213:213] ;
  assign cv_dma_rd_rsp_vld_X300 = fangyuan4_X [213:213] ;
  assign cv_dma_rd_rsp_vld_C300 = fangyuan4_C [213:213] ;
  logic [0:0] cv_dma_rd_rsp_vld_R301 ;
  logic [0:0] cv_dma_rd_rsp_vld_X301 ;
  logic [0:0] cv_dma_rd_rsp_vld_C301 ;
  assign cv_dma_rd_rsp_vld_R301 = fangyuan4_R [212:212] ;
  assign cv_dma_rd_rsp_vld_X301 = fangyuan4_X [212:212] ;
  assign cv_dma_rd_rsp_vld_C301 = fangyuan4_C [212:212] ;
  logic [0:0] cv_dma_rd_rsp_vld_R302 ;
  logic [0:0] cv_dma_rd_rsp_vld_X302 ;
  logic [0:0] cv_dma_rd_rsp_vld_C302 ;
  assign cv_dma_rd_rsp_vld_R302 = fangyuan4_R [211:211] ;
  assign cv_dma_rd_rsp_vld_X302 = fangyuan4_X [211:211] ;
  assign cv_dma_rd_rsp_vld_C302 = fangyuan4_C [211:211] ;
  logic [0:0] cv_dma_rd_rsp_vld_R303 ;
  logic [0:0] cv_dma_rd_rsp_vld_X303 ;
  logic [0:0] cv_dma_rd_rsp_vld_C303 ;
  assign cv_dma_rd_rsp_vld_R303 = fangyuan4_R [210:210] ;
  assign cv_dma_rd_rsp_vld_X303 = fangyuan4_X [210:210] ;
  assign cv_dma_rd_rsp_vld_C303 = fangyuan4_C [210:210] ;
  logic [0:0] cv_dma_rd_rsp_vld_R304 ;
  logic [0:0] cv_dma_rd_rsp_vld_X304 ;
  logic [0:0] cv_dma_rd_rsp_vld_C304 ;
  assign cv_dma_rd_rsp_vld_R304 = fangyuan4_R [209:209] ;
  assign cv_dma_rd_rsp_vld_X304 = fangyuan4_X [209:209] ;
  assign cv_dma_rd_rsp_vld_C304 = fangyuan4_C [209:209] ;
  logic [0:0] cv_dma_rd_rsp_vld_R305 ;
  logic [0:0] cv_dma_rd_rsp_vld_X305 ;
  logic [0:0] cv_dma_rd_rsp_vld_C305 ;
  assign cv_dma_rd_rsp_vld_R305 = fangyuan4_R [208:208] ;
  assign cv_dma_rd_rsp_vld_X305 = fangyuan4_X [208:208] ;
  assign cv_dma_rd_rsp_vld_C305 = fangyuan4_C [208:208] ;
  logic [0:0] cv_dma_rd_rsp_vld_R306 ;
  logic [0:0] cv_dma_rd_rsp_vld_X306 ;
  logic [0:0] cv_dma_rd_rsp_vld_C306 ;
  assign cv_dma_rd_rsp_vld_R306 = fangyuan4_R [207:207] ;
  assign cv_dma_rd_rsp_vld_X306 = fangyuan4_X [207:207] ;
  assign cv_dma_rd_rsp_vld_C306 = fangyuan4_C [207:207] ;
  logic [0:0] cv_dma_rd_rsp_vld_R307 ;
  logic [0:0] cv_dma_rd_rsp_vld_X307 ;
  logic [0:0] cv_dma_rd_rsp_vld_C307 ;
  assign cv_dma_rd_rsp_vld_R307 = fangyuan4_R [206:206] ;
  assign cv_dma_rd_rsp_vld_X307 = fangyuan4_X [206:206] ;
  assign cv_dma_rd_rsp_vld_C307 = fangyuan4_C [206:206] ;
  logic [0:0] cv_dma_rd_rsp_vld_R308 ;
  logic [0:0] cv_dma_rd_rsp_vld_X308 ;
  logic [0:0] cv_dma_rd_rsp_vld_C308 ;
  assign cv_dma_rd_rsp_vld_R308 = fangyuan4_R [205:205] ;
  assign cv_dma_rd_rsp_vld_X308 = fangyuan4_X [205:205] ;
  assign cv_dma_rd_rsp_vld_C308 = fangyuan4_C [205:205] ;
  logic [0:0] cv_dma_rd_rsp_vld_R309 ;
  logic [0:0] cv_dma_rd_rsp_vld_X309 ;
  logic [0:0] cv_dma_rd_rsp_vld_C309 ;
  assign cv_dma_rd_rsp_vld_R309 = fangyuan4_R [204:204] ;
  assign cv_dma_rd_rsp_vld_X309 = fangyuan4_X [204:204] ;
  assign cv_dma_rd_rsp_vld_C309 = fangyuan4_C [204:204] ;
  logic [0:0] cv_dma_rd_rsp_vld_R310 ;
  logic [0:0] cv_dma_rd_rsp_vld_X310 ;
  logic [0:0] cv_dma_rd_rsp_vld_C310 ;
  assign cv_dma_rd_rsp_vld_R310 = fangyuan4_R [203:203] ;
  assign cv_dma_rd_rsp_vld_X310 = fangyuan4_X [203:203] ;
  assign cv_dma_rd_rsp_vld_C310 = fangyuan4_C [203:203] ;
  logic [0:0] cv_dma_rd_rsp_vld_R311 ;
  logic [0:0] cv_dma_rd_rsp_vld_X311 ;
  logic [0:0] cv_dma_rd_rsp_vld_C311 ;
  assign cv_dma_rd_rsp_vld_R311 = fangyuan4_R [202:202] ;
  assign cv_dma_rd_rsp_vld_X311 = fangyuan4_X [202:202] ;
  assign cv_dma_rd_rsp_vld_C311 = fangyuan4_C [202:202] ;
  logic [0:0] cv_dma_rd_rsp_vld_R312 ;
  logic [0:0] cv_dma_rd_rsp_vld_X312 ;
  logic [0:0] cv_dma_rd_rsp_vld_C312 ;
  assign cv_dma_rd_rsp_vld_R312 = fangyuan4_R [201:201] ;
  assign cv_dma_rd_rsp_vld_X312 = fangyuan4_X [201:201] ;
  assign cv_dma_rd_rsp_vld_C312 = fangyuan4_C [201:201] ;
  logic [0:0] cv_dma_rd_rsp_vld_R313 ;
  logic [0:0] cv_dma_rd_rsp_vld_X313 ;
  logic [0:0] cv_dma_rd_rsp_vld_C313 ;
  assign cv_dma_rd_rsp_vld_R313 = fangyuan4_R [200:200] ;
  assign cv_dma_rd_rsp_vld_X313 = fangyuan4_X [200:200] ;
  assign cv_dma_rd_rsp_vld_C313 = fangyuan4_C [200:200] ;
  logic [0:0] cv_dma_rd_rsp_vld_R314 ;
  logic [0:0] cv_dma_rd_rsp_vld_X314 ;
  logic [0:0] cv_dma_rd_rsp_vld_C314 ;
  assign cv_dma_rd_rsp_vld_R314 = fangyuan4_R [199:199] ;
  assign cv_dma_rd_rsp_vld_X314 = fangyuan4_X [199:199] ;
  assign cv_dma_rd_rsp_vld_C314 = fangyuan4_C [199:199] ;
  logic [0:0] cv_dma_rd_rsp_vld_R315 ;
  logic [0:0] cv_dma_rd_rsp_vld_X315 ;
  logic [0:0] cv_dma_rd_rsp_vld_C315 ;
  assign cv_dma_rd_rsp_vld_R315 = fangyuan4_R [198:198] ;
  assign cv_dma_rd_rsp_vld_X315 = fangyuan4_X [198:198] ;
  assign cv_dma_rd_rsp_vld_C315 = fangyuan4_C [198:198] ;
  logic [0:0] cv_dma_rd_rsp_vld_R316 ;
  logic [0:0] cv_dma_rd_rsp_vld_X316 ;
  logic [0:0] cv_dma_rd_rsp_vld_C316 ;
  assign cv_dma_rd_rsp_vld_R316 = fangyuan4_R [197:197] ;
  assign cv_dma_rd_rsp_vld_X316 = fangyuan4_X [197:197] ;
  assign cv_dma_rd_rsp_vld_C316 = fangyuan4_C [197:197] ;
  logic [0:0] cv_dma_rd_rsp_vld_R317 ;
  logic [0:0] cv_dma_rd_rsp_vld_X317 ;
  logic [0:0] cv_dma_rd_rsp_vld_C317 ;
  assign cv_dma_rd_rsp_vld_R317 = fangyuan4_R [196:196] ;
  assign cv_dma_rd_rsp_vld_X317 = fangyuan4_X [196:196] ;
  assign cv_dma_rd_rsp_vld_C317 = fangyuan4_C [196:196] ;
  logic [0:0] cv_dma_rd_rsp_vld_R318 ;
  logic [0:0] cv_dma_rd_rsp_vld_X318 ;
  logic [0:0] cv_dma_rd_rsp_vld_C318 ;
  assign cv_dma_rd_rsp_vld_R318 = fangyuan4_R [195:195] ;
  assign cv_dma_rd_rsp_vld_X318 = fangyuan4_X [195:195] ;
  assign cv_dma_rd_rsp_vld_C318 = fangyuan4_C [195:195] ;
  logic [0:0] cv_dma_rd_rsp_vld_R319 ;
  logic [0:0] cv_dma_rd_rsp_vld_X319 ;
  logic [0:0] cv_dma_rd_rsp_vld_C319 ;
  assign cv_dma_rd_rsp_vld_R319 = fangyuan4_R [194:194] ;
  assign cv_dma_rd_rsp_vld_X319 = fangyuan4_X [194:194] ;
  assign cv_dma_rd_rsp_vld_C319 = fangyuan4_C [194:194] ;
  logic [0:0] cv_dma_rd_rsp_vld_R320 ;
  logic [0:0] cv_dma_rd_rsp_vld_X320 ;
  logic [0:0] cv_dma_rd_rsp_vld_C320 ;
  assign cv_dma_rd_rsp_vld_R320 = fangyuan4_R [193:193] ;
  assign cv_dma_rd_rsp_vld_X320 = fangyuan4_X [193:193] ;
  assign cv_dma_rd_rsp_vld_C320 = fangyuan4_C [193:193] ;
  logic [0:0] cv_dma_rd_rsp_vld_R321 ;
  logic [0:0] cv_dma_rd_rsp_vld_X321 ;
  logic [0:0] cv_dma_rd_rsp_vld_C321 ;
  assign cv_dma_rd_rsp_vld_R321 = fangyuan4_R [192:192] ;
  assign cv_dma_rd_rsp_vld_X321 = fangyuan4_X [192:192] ;
  assign cv_dma_rd_rsp_vld_C321 = fangyuan4_C [192:192] ;
  logic [0:0] cv_dma_rd_rsp_vld_R322 ;
  logic [0:0] cv_dma_rd_rsp_vld_X322 ;
  logic [0:0] cv_dma_rd_rsp_vld_C322 ;
  assign cv_dma_rd_rsp_vld_R322 = fangyuan4_R [191:191] ;
  assign cv_dma_rd_rsp_vld_X322 = fangyuan4_X [191:191] ;
  assign cv_dma_rd_rsp_vld_C322 = fangyuan4_C [191:191] ;
  logic [0:0] cv_dma_rd_rsp_vld_R323 ;
  logic [0:0] cv_dma_rd_rsp_vld_X323 ;
  logic [0:0] cv_dma_rd_rsp_vld_C323 ;
  assign cv_dma_rd_rsp_vld_R323 = fangyuan4_R [190:190] ;
  assign cv_dma_rd_rsp_vld_X323 = fangyuan4_X [190:190] ;
  assign cv_dma_rd_rsp_vld_C323 = fangyuan4_C [190:190] ;
  logic [0:0] cv_dma_rd_rsp_vld_R324 ;
  logic [0:0] cv_dma_rd_rsp_vld_X324 ;
  logic [0:0] cv_dma_rd_rsp_vld_C324 ;
  assign cv_dma_rd_rsp_vld_R324 = fangyuan4_R [189:189] ;
  assign cv_dma_rd_rsp_vld_X324 = fangyuan4_X [189:189] ;
  assign cv_dma_rd_rsp_vld_C324 = fangyuan4_C [189:189] ;
  logic [0:0] cv_dma_rd_rsp_vld_R325 ;
  logic [0:0] cv_dma_rd_rsp_vld_X325 ;
  logic [0:0] cv_dma_rd_rsp_vld_C325 ;
  assign cv_dma_rd_rsp_vld_R325 = fangyuan4_R [188:188] ;
  assign cv_dma_rd_rsp_vld_X325 = fangyuan4_X [188:188] ;
  assign cv_dma_rd_rsp_vld_C325 = fangyuan4_C [188:188] ;
  logic [0:0] cv_dma_rd_rsp_vld_R326 ;
  logic [0:0] cv_dma_rd_rsp_vld_X326 ;
  logic [0:0] cv_dma_rd_rsp_vld_C326 ;
  assign cv_dma_rd_rsp_vld_R326 = fangyuan4_R [187:187] ;
  assign cv_dma_rd_rsp_vld_X326 = fangyuan4_X [187:187] ;
  assign cv_dma_rd_rsp_vld_C326 = fangyuan4_C [187:187] ;
  logic [0:0] cv_dma_rd_rsp_vld_R327 ;
  logic [0:0] cv_dma_rd_rsp_vld_X327 ;
  logic [0:0] cv_dma_rd_rsp_vld_C327 ;
  assign cv_dma_rd_rsp_vld_R327 = fangyuan4_R [186:186] ;
  assign cv_dma_rd_rsp_vld_X327 = fangyuan4_X [186:186] ;
  assign cv_dma_rd_rsp_vld_C327 = fangyuan4_C [186:186] ;
  logic [0:0] cv_dma_rd_rsp_vld_R328 ;
  logic [0:0] cv_dma_rd_rsp_vld_X328 ;
  logic [0:0] cv_dma_rd_rsp_vld_C328 ;
  assign cv_dma_rd_rsp_vld_R328 = fangyuan4_R [185:185] ;
  assign cv_dma_rd_rsp_vld_X328 = fangyuan4_X [185:185] ;
  assign cv_dma_rd_rsp_vld_C328 = fangyuan4_C [185:185] ;
  logic [0:0] cv_dma_rd_rsp_vld_R329 ;
  logic [0:0] cv_dma_rd_rsp_vld_X329 ;
  logic [0:0] cv_dma_rd_rsp_vld_C329 ;
  assign cv_dma_rd_rsp_vld_R329 = fangyuan4_R [184:184] ;
  assign cv_dma_rd_rsp_vld_X329 = fangyuan4_X [184:184] ;
  assign cv_dma_rd_rsp_vld_C329 = fangyuan4_C [184:184] ;
  logic [0:0] cv_dma_rd_rsp_vld_R330 ;
  logic [0:0] cv_dma_rd_rsp_vld_X330 ;
  logic [0:0] cv_dma_rd_rsp_vld_C330 ;
  assign cv_dma_rd_rsp_vld_R330 = fangyuan4_R [183:183] ;
  assign cv_dma_rd_rsp_vld_X330 = fangyuan4_X [183:183] ;
  assign cv_dma_rd_rsp_vld_C330 = fangyuan4_C [183:183] ;
  logic [0:0] cv_dma_rd_rsp_vld_R331 ;
  logic [0:0] cv_dma_rd_rsp_vld_X331 ;
  logic [0:0] cv_dma_rd_rsp_vld_C331 ;
  assign cv_dma_rd_rsp_vld_R331 = fangyuan4_R [182:182] ;
  assign cv_dma_rd_rsp_vld_X331 = fangyuan4_X [182:182] ;
  assign cv_dma_rd_rsp_vld_C331 = fangyuan4_C [182:182] ;
  logic [0:0] cv_dma_rd_rsp_vld_R332 ;
  logic [0:0] cv_dma_rd_rsp_vld_X332 ;
  logic [0:0] cv_dma_rd_rsp_vld_C332 ;
  assign cv_dma_rd_rsp_vld_R332 = fangyuan4_R [181:181] ;
  assign cv_dma_rd_rsp_vld_X332 = fangyuan4_X [181:181] ;
  assign cv_dma_rd_rsp_vld_C332 = fangyuan4_C [181:181] ;
  logic [0:0] cv_dma_rd_rsp_vld_R333 ;
  logic [0:0] cv_dma_rd_rsp_vld_X333 ;
  logic [0:0] cv_dma_rd_rsp_vld_C333 ;
  assign cv_dma_rd_rsp_vld_R333 = fangyuan4_R [180:180] ;
  assign cv_dma_rd_rsp_vld_X333 = fangyuan4_X [180:180] ;
  assign cv_dma_rd_rsp_vld_C333 = fangyuan4_C [180:180] ;
  logic [0:0] cv_dma_rd_rsp_vld_R334 ;
  logic [0:0] cv_dma_rd_rsp_vld_X334 ;
  logic [0:0] cv_dma_rd_rsp_vld_C334 ;
  assign cv_dma_rd_rsp_vld_R334 = fangyuan4_R [179:179] ;
  assign cv_dma_rd_rsp_vld_X334 = fangyuan4_X [179:179] ;
  assign cv_dma_rd_rsp_vld_C334 = fangyuan4_C [179:179] ;
  logic [0:0] cv_dma_rd_rsp_vld_R335 ;
  logic [0:0] cv_dma_rd_rsp_vld_X335 ;
  logic [0:0] cv_dma_rd_rsp_vld_C335 ;
  assign cv_dma_rd_rsp_vld_R335 = fangyuan4_R [178:178] ;
  assign cv_dma_rd_rsp_vld_X335 = fangyuan4_X [178:178] ;
  assign cv_dma_rd_rsp_vld_C335 = fangyuan4_C [178:178] ;
  logic [0:0] cv_dma_rd_rsp_vld_R336 ;
  logic [0:0] cv_dma_rd_rsp_vld_X336 ;
  logic [0:0] cv_dma_rd_rsp_vld_C336 ;
  assign cv_dma_rd_rsp_vld_R336 = fangyuan4_R [177:177] ;
  assign cv_dma_rd_rsp_vld_X336 = fangyuan4_X [177:177] ;
  assign cv_dma_rd_rsp_vld_C336 = fangyuan4_C [177:177] ;
  logic [0:0] cv_dma_rd_rsp_vld_R337 ;
  logic [0:0] cv_dma_rd_rsp_vld_X337 ;
  logic [0:0] cv_dma_rd_rsp_vld_C337 ;
  assign cv_dma_rd_rsp_vld_R337 = fangyuan4_R [176:176] ;
  assign cv_dma_rd_rsp_vld_X337 = fangyuan4_X [176:176] ;
  assign cv_dma_rd_rsp_vld_C337 = fangyuan4_C [176:176] ;
  logic [0:0] cv_dma_rd_rsp_vld_R338 ;
  logic [0:0] cv_dma_rd_rsp_vld_X338 ;
  logic [0:0] cv_dma_rd_rsp_vld_C338 ;
  assign cv_dma_rd_rsp_vld_R338 = fangyuan4_R [175:175] ;
  assign cv_dma_rd_rsp_vld_X338 = fangyuan4_X [175:175] ;
  assign cv_dma_rd_rsp_vld_C338 = fangyuan4_C [175:175] ;
  logic [0:0] cv_dma_rd_rsp_vld_R339 ;
  logic [0:0] cv_dma_rd_rsp_vld_X339 ;
  logic [0:0] cv_dma_rd_rsp_vld_C339 ;
  assign cv_dma_rd_rsp_vld_R339 = fangyuan4_R [174:174] ;
  assign cv_dma_rd_rsp_vld_X339 = fangyuan4_X [174:174] ;
  assign cv_dma_rd_rsp_vld_C339 = fangyuan4_C [174:174] ;
  logic [0:0] cv_dma_rd_rsp_vld_R340 ;
  logic [0:0] cv_dma_rd_rsp_vld_X340 ;
  logic [0:0] cv_dma_rd_rsp_vld_C340 ;
  assign cv_dma_rd_rsp_vld_R340 = fangyuan4_R [173:173] ;
  assign cv_dma_rd_rsp_vld_X340 = fangyuan4_X [173:173] ;
  assign cv_dma_rd_rsp_vld_C340 = fangyuan4_C [173:173] ;
  logic [0:0] cv_dma_rd_rsp_vld_R341 ;
  logic [0:0] cv_dma_rd_rsp_vld_X341 ;
  logic [0:0] cv_dma_rd_rsp_vld_C341 ;
  assign cv_dma_rd_rsp_vld_R341 = fangyuan4_R [172:172] ;
  assign cv_dma_rd_rsp_vld_X341 = fangyuan4_X [172:172] ;
  assign cv_dma_rd_rsp_vld_C341 = fangyuan4_C [172:172] ;
  logic [0:0] cv_dma_rd_rsp_vld_R342 ;
  logic [0:0] cv_dma_rd_rsp_vld_X342 ;
  logic [0:0] cv_dma_rd_rsp_vld_C342 ;
  assign cv_dma_rd_rsp_vld_R342 = fangyuan4_R [171:171] ;
  assign cv_dma_rd_rsp_vld_X342 = fangyuan4_X [171:171] ;
  assign cv_dma_rd_rsp_vld_C342 = fangyuan4_C [171:171] ;
  logic [0:0] cv_dma_rd_rsp_vld_R343 ;
  logic [0:0] cv_dma_rd_rsp_vld_X343 ;
  logic [0:0] cv_dma_rd_rsp_vld_C343 ;
  assign cv_dma_rd_rsp_vld_R343 = fangyuan4_R [170:170] ;
  assign cv_dma_rd_rsp_vld_X343 = fangyuan4_X [170:170] ;
  assign cv_dma_rd_rsp_vld_C343 = fangyuan4_C [170:170] ;
  logic [0:0] cv_dma_rd_rsp_vld_R344 ;
  logic [0:0] cv_dma_rd_rsp_vld_X344 ;
  logic [0:0] cv_dma_rd_rsp_vld_C344 ;
  assign cv_dma_rd_rsp_vld_R344 = fangyuan4_R [169:169] ;
  assign cv_dma_rd_rsp_vld_X344 = fangyuan4_X [169:169] ;
  assign cv_dma_rd_rsp_vld_C344 = fangyuan4_C [169:169] ;
  logic [0:0] cv_dma_rd_rsp_vld_R345 ;
  logic [0:0] cv_dma_rd_rsp_vld_X345 ;
  logic [0:0] cv_dma_rd_rsp_vld_C345 ;
  assign cv_dma_rd_rsp_vld_R345 = fangyuan4_R [168:168] ;
  assign cv_dma_rd_rsp_vld_X345 = fangyuan4_X [168:168] ;
  assign cv_dma_rd_rsp_vld_C345 = fangyuan4_C [168:168] ;
  logic [0:0] cv_dma_rd_rsp_vld_R346 ;
  logic [0:0] cv_dma_rd_rsp_vld_X346 ;
  logic [0:0] cv_dma_rd_rsp_vld_C346 ;
  assign cv_dma_rd_rsp_vld_R346 = fangyuan4_R [167:167] ;
  assign cv_dma_rd_rsp_vld_X346 = fangyuan4_X [167:167] ;
  assign cv_dma_rd_rsp_vld_C346 = fangyuan4_C [167:167] ;
  logic [0:0] cv_dma_rd_rsp_vld_R347 ;
  logic [0:0] cv_dma_rd_rsp_vld_X347 ;
  logic [0:0] cv_dma_rd_rsp_vld_C347 ;
  assign cv_dma_rd_rsp_vld_R347 = fangyuan4_R [166:166] ;
  assign cv_dma_rd_rsp_vld_X347 = fangyuan4_X [166:166] ;
  assign cv_dma_rd_rsp_vld_C347 = fangyuan4_C [166:166] ;
  logic [0:0] cv_dma_rd_rsp_vld_R348 ;
  logic [0:0] cv_dma_rd_rsp_vld_X348 ;
  logic [0:0] cv_dma_rd_rsp_vld_C348 ;
  assign cv_dma_rd_rsp_vld_R348 = fangyuan4_R [165:165] ;
  assign cv_dma_rd_rsp_vld_X348 = fangyuan4_X [165:165] ;
  assign cv_dma_rd_rsp_vld_C348 = fangyuan4_C [165:165] ;
  logic [0:0] cv_dma_rd_rsp_vld_R349 ;
  logic [0:0] cv_dma_rd_rsp_vld_X349 ;
  logic [0:0] cv_dma_rd_rsp_vld_C349 ;
  assign cv_dma_rd_rsp_vld_R349 = fangyuan4_R [164:164] ;
  assign cv_dma_rd_rsp_vld_X349 = fangyuan4_X [164:164] ;
  assign cv_dma_rd_rsp_vld_C349 = fangyuan4_C [164:164] ;
  logic [0:0] cv_dma_rd_rsp_vld_R350 ;
  logic [0:0] cv_dma_rd_rsp_vld_X350 ;
  logic [0:0] cv_dma_rd_rsp_vld_C350 ;
  assign cv_dma_rd_rsp_vld_R350 = fangyuan4_R [163:163] ;
  assign cv_dma_rd_rsp_vld_X350 = fangyuan4_X [163:163] ;
  assign cv_dma_rd_rsp_vld_C350 = fangyuan4_C [163:163] ;
  logic [0:0] cv_dma_rd_rsp_vld_R351 ;
  logic [0:0] cv_dma_rd_rsp_vld_X351 ;
  logic [0:0] cv_dma_rd_rsp_vld_C351 ;
  assign cv_dma_rd_rsp_vld_R351 = fangyuan4_R [162:162] ;
  assign cv_dma_rd_rsp_vld_X351 = fangyuan4_X [162:162] ;
  assign cv_dma_rd_rsp_vld_C351 = fangyuan4_C [162:162] ;
  logic [0:0] cv_dma_rd_rsp_vld_R352 ;
  logic [0:0] cv_dma_rd_rsp_vld_X352 ;
  logic [0:0] cv_dma_rd_rsp_vld_C352 ;
  assign cv_dma_rd_rsp_vld_R352 = fangyuan4_R [161:161] ;
  assign cv_dma_rd_rsp_vld_X352 = fangyuan4_X [161:161] ;
  assign cv_dma_rd_rsp_vld_C352 = fangyuan4_C [161:161] ;
  logic [0:0] cv_dma_rd_rsp_vld_R353 ;
  logic [0:0] cv_dma_rd_rsp_vld_X353 ;
  logic [0:0] cv_dma_rd_rsp_vld_C353 ;
  assign cv_dma_rd_rsp_vld_R353 = fangyuan4_R [160:160] ;
  assign cv_dma_rd_rsp_vld_X353 = fangyuan4_X [160:160] ;
  assign cv_dma_rd_rsp_vld_C353 = fangyuan4_C [160:160] ;
  logic [0:0] cv_dma_rd_rsp_vld_R354 ;
  logic [0:0] cv_dma_rd_rsp_vld_X354 ;
  logic [0:0] cv_dma_rd_rsp_vld_C354 ;
  assign cv_dma_rd_rsp_vld_R354 = fangyuan4_R [159:159] ;
  assign cv_dma_rd_rsp_vld_X354 = fangyuan4_X [159:159] ;
  assign cv_dma_rd_rsp_vld_C354 = fangyuan4_C [159:159] ;
  logic [0:0] cv_dma_rd_rsp_vld_R355 ;
  logic [0:0] cv_dma_rd_rsp_vld_X355 ;
  logic [0:0] cv_dma_rd_rsp_vld_C355 ;
  assign cv_dma_rd_rsp_vld_R355 = fangyuan4_R [158:158] ;
  assign cv_dma_rd_rsp_vld_X355 = fangyuan4_X [158:158] ;
  assign cv_dma_rd_rsp_vld_C355 = fangyuan4_C [158:158] ;
  logic [0:0] cv_dma_rd_rsp_vld_R356 ;
  logic [0:0] cv_dma_rd_rsp_vld_X356 ;
  logic [0:0] cv_dma_rd_rsp_vld_C356 ;
  assign cv_dma_rd_rsp_vld_R356 = fangyuan4_R [157:157] ;
  assign cv_dma_rd_rsp_vld_X356 = fangyuan4_X [157:157] ;
  assign cv_dma_rd_rsp_vld_C356 = fangyuan4_C [157:157] ;
  logic [0:0] cv_dma_rd_rsp_vld_R357 ;
  logic [0:0] cv_dma_rd_rsp_vld_X357 ;
  logic [0:0] cv_dma_rd_rsp_vld_C357 ;
  assign cv_dma_rd_rsp_vld_R357 = fangyuan4_R [156:156] ;
  assign cv_dma_rd_rsp_vld_X357 = fangyuan4_X [156:156] ;
  assign cv_dma_rd_rsp_vld_C357 = fangyuan4_C [156:156] ;
  logic [0:0] cv_dma_rd_rsp_vld_R358 ;
  logic [0:0] cv_dma_rd_rsp_vld_X358 ;
  logic [0:0] cv_dma_rd_rsp_vld_C358 ;
  assign cv_dma_rd_rsp_vld_R358 = fangyuan4_R [155:155] ;
  assign cv_dma_rd_rsp_vld_X358 = fangyuan4_X [155:155] ;
  assign cv_dma_rd_rsp_vld_C358 = fangyuan4_C [155:155] ;
  logic [0:0] cv_dma_rd_rsp_vld_R359 ;
  logic [0:0] cv_dma_rd_rsp_vld_X359 ;
  logic [0:0] cv_dma_rd_rsp_vld_C359 ;
  assign cv_dma_rd_rsp_vld_R359 = fangyuan4_R [154:154] ;
  assign cv_dma_rd_rsp_vld_X359 = fangyuan4_X [154:154] ;
  assign cv_dma_rd_rsp_vld_C359 = fangyuan4_C [154:154] ;
  logic [0:0] cv_dma_rd_rsp_vld_R360 ;
  logic [0:0] cv_dma_rd_rsp_vld_X360 ;
  logic [0:0] cv_dma_rd_rsp_vld_C360 ;
  assign cv_dma_rd_rsp_vld_R360 = fangyuan4_R [153:153] ;
  assign cv_dma_rd_rsp_vld_X360 = fangyuan4_X [153:153] ;
  assign cv_dma_rd_rsp_vld_C360 = fangyuan4_C [153:153] ;
  logic [0:0] cv_dma_rd_rsp_vld_R361 ;
  logic [0:0] cv_dma_rd_rsp_vld_X361 ;
  logic [0:0] cv_dma_rd_rsp_vld_C361 ;
  assign cv_dma_rd_rsp_vld_R361 = fangyuan4_R [152:152] ;
  assign cv_dma_rd_rsp_vld_X361 = fangyuan4_X [152:152] ;
  assign cv_dma_rd_rsp_vld_C361 = fangyuan4_C [152:152] ;
  logic [0:0] cv_dma_rd_rsp_vld_R362 ;
  logic [0:0] cv_dma_rd_rsp_vld_X362 ;
  logic [0:0] cv_dma_rd_rsp_vld_C362 ;
  assign cv_dma_rd_rsp_vld_R362 = fangyuan4_R [151:151] ;
  assign cv_dma_rd_rsp_vld_X362 = fangyuan4_X [151:151] ;
  assign cv_dma_rd_rsp_vld_C362 = fangyuan4_C [151:151] ;
  logic [0:0] cv_dma_rd_rsp_vld_R363 ;
  logic [0:0] cv_dma_rd_rsp_vld_X363 ;
  logic [0:0] cv_dma_rd_rsp_vld_C363 ;
  assign cv_dma_rd_rsp_vld_R363 = fangyuan4_R [150:150] ;
  assign cv_dma_rd_rsp_vld_X363 = fangyuan4_X [150:150] ;
  assign cv_dma_rd_rsp_vld_C363 = fangyuan4_C [150:150] ;
  logic [0:0] cv_dma_rd_rsp_vld_R364 ;
  logic [0:0] cv_dma_rd_rsp_vld_X364 ;
  logic [0:0] cv_dma_rd_rsp_vld_C364 ;
  assign cv_dma_rd_rsp_vld_R364 = fangyuan4_R [149:149] ;
  assign cv_dma_rd_rsp_vld_X364 = fangyuan4_X [149:149] ;
  assign cv_dma_rd_rsp_vld_C364 = fangyuan4_C [149:149] ;
  logic [0:0] cv_dma_rd_rsp_vld_R365 ;
  logic [0:0] cv_dma_rd_rsp_vld_X365 ;
  logic [0:0] cv_dma_rd_rsp_vld_C365 ;
  assign cv_dma_rd_rsp_vld_R365 = fangyuan4_R [148:148] ;
  assign cv_dma_rd_rsp_vld_X365 = fangyuan4_X [148:148] ;
  assign cv_dma_rd_rsp_vld_C365 = fangyuan4_C [148:148] ;
  logic [0:0] cv_dma_rd_rsp_vld_R366 ;
  logic [0:0] cv_dma_rd_rsp_vld_X366 ;
  logic [0:0] cv_dma_rd_rsp_vld_C366 ;
  assign cv_dma_rd_rsp_vld_R366 = fangyuan4_R [147:147] ;
  assign cv_dma_rd_rsp_vld_X366 = fangyuan4_X [147:147] ;
  assign cv_dma_rd_rsp_vld_C366 = fangyuan4_C [147:147] ;
  logic [0:0] cv_dma_rd_rsp_vld_R367 ;
  logic [0:0] cv_dma_rd_rsp_vld_X367 ;
  logic [0:0] cv_dma_rd_rsp_vld_C367 ;
  assign cv_dma_rd_rsp_vld_R367 = fangyuan4_R [146:146] ;
  assign cv_dma_rd_rsp_vld_X367 = fangyuan4_X [146:146] ;
  assign cv_dma_rd_rsp_vld_C367 = fangyuan4_C [146:146] ;
  logic [0:0] cv_dma_rd_rsp_vld_R368 ;
  logic [0:0] cv_dma_rd_rsp_vld_X368 ;
  logic [0:0] cv_dma_rd_rsp_vld_C368 ;
  assign cv_dma_rd_rsp_vld_R368 = fangyuan4_R [145:145] ;
  assign cv_dma_rd_rsp_vld_X368 = fangyuan4_X [145:145] ;
  assign cv_dma_rd_rsp_vld_C368 = fangyuan4_C [145:145] ;
  logic [0:0] cv_dma_rd_rsp_vld_R369 ;
  logic [0:0] cv_dma_rd_rsp_vld_X369 ;
  logic [0:0] cv_dma_rd_rsp_vld_C369 ;
  assign cv_dma_rd_rsp_vld_R369 = fangyuan4_R [144:144] ;
  assign cv_dma_rd_rsp_vld_X369 = fangyuan4_X [144:144] ;
  assign cv_dma_rd_rsp_vld_C369 = fangyuan4_C [144:144] ;
  logic [0:0] cv_dma_rd_rsp_vld_R370 ;
  logic [0:0] cv_dma_rd_rsp_vld_X370 ;
  logic [0:0] cv_dma_rd_rsp_vld_C370 ;
  assign cv_dma_rd_rsp_vld_R370 = fangyuan4_R [143:143] ;
  assign cv_dma_rd_rsp_vld_X370 = fangyuan4_X [143:143] ;
  assign cv_dma_rd_rsp_vld_C370 = fangyuan4_C [143:143] ;
  logic [0:0] cv_dma_rd_rsp_vld_R371 ;
  logic [0:0] cv_dma_rd_rsp_vld_X371 ;
  logic [0:0] cv_dma_rd_rsp_vld_C371 ;
  assign cv_dma_rd_rsp_vld_R371 = fangyuan4_R [142:142] ;
  assign cv_dma_rd_rsp_vld_X371 = fangyuan4_X [142:142] ;
  assign cv_dma_rd_rsp_vld_C371 = fangyuan4_C [142:142] ;
  logic [0:0] cv_dma_rd_rsp_vld_R372 ;
  logic [0:0] cv_dma_rd_rsp_vld_X372 ;
  logic [0:0] cv_dma_rd_rsp_vld_C372 ;
  assign cv_dma_rd_rsp_vld_R372 = fangyuan4_R [141:141] ;
  assign cv_dma_rd_rsp_vld_X372 = fangyuan4_X [141:141] ;
  assign cv_dma_rd_rsp_vld_C372 = fangyuan4_C [141:141] ;
  logic [0:0] cv_dma_rd_rsp_vld_R373 ;
  logic [0:0] cv_dma_rd_rsp_vld_X373 ;
  logic [0:0] cv_dma_rd_rsp_vld_C373 ;
  assign cv_dma_rd_rsp_vld_R373 = fangyuan4_R [140:140] ;
  assign cv_dma_rd_rsp_vld_X373 = fangyuan4_X [140:140] ;
  assign cv_dma_rd_rsp_vld_C373 = fangyuan4_C [140:140] ;
  logic [0:0] cv_dma_rd_rsp_vld_R374 ;
  logic [0:0] cv_dma_rd_rsp_vld_X374 ;
  logic [0:0] cv_dma_rd_rsp_vld_C374 ;
  assign cv_dma_rd_rsp_vld_R374 = fangyuan4_R [139:139] ;
  assign cv_dma_rd_rsp_vld_X374 = fangyuan4_X [139:139] ;
  assign cv_dma_rd_rsp_vld_C374 = fangyuan4_C [139:139] ;
  logic [0:0] cv_dma_rd_rsp_vld_R375 ;
  logic [0:0] cv_dma_rd_rsp_vld_X375 ;
  logic [0:0] cv_dma_rd_rsp_vld_C375 ;
  assign cv_dma_rd_rsp_vld_R375 = fangyuan4_R [138:138] ;
  assign cv_dma_rd_rsp_vld_X375 = fangyuan4_X [138:138] ;
  assign cv_dma_rd_rsp_vld_C375 = fangyuan4_C [138:138] ;
  logic [0:0] cv_dma_rd_rsp_vld_R376 ;
  logic [0:0] cv_dma_rd_rsp_vld_X376 ;
  logic [0:0] cv_dma_rd_rsp_vld_C376 ;
  assign cv_dma_rd_rsp_vld_R376 = fangyuan4_R [137:137] ;
  assign cv_dma_rd_rsp_vld_X376 = fangyuan4_X [137:137] ;
  assign cv_dma_rd_rsp_vld_C376 = fangyuan4_C [137:137] ;
  logic [0:0] cv_dma_rd_rsp_vld_R377 ;
  logic [0:0] cv_dma_rd_rsp_vld_X377 ;
  logic [0:0] cv_dma_rd_rsp_vld_C377 ;
  assign cv_dma_rd_rsp_vld_R377 = fangyuan4_R [136:136] ;
  assign cv_dma_rd_rsp_vld_X377 = fangyuan4_X [136:136] ;
  assign cv_dma_rd_rsp_vld_C377 = fangyuan4_C [136:136] ;
  logic [0:0] cv_dma_rd_rsp_vld_R378 ;
  logic [0:0] cv_dma_rd_rsp_vld_X378 ;
  logic [0:0] cv_dma_rd_rsp_vld_C378 ;
  assign cv_dma_rd_rsp_vld_R378 = fangyuan4_R [135:135] ;
  assign cv_dma_rd_rsp_vld_X378 = fangyuan4_X [135:135] ;
  assign cv_dma_rd_rsp_vld_C378 = fangyuan4_C [135:135] ;
  logic [0:0] cv_dma_rd_rsp_vld_R379 ;
  logic [0:0] cv_dma_rd_rsp_vld_X379 ;
  logic [0:0] cv_dma_rd_rsp_vld_C379 ;
  assign cv_dma_rd_rsp_vld_R379 = fangyuan4_R [134:134] ;
  assign cv_dma_rd_rsp_vld_X379 = fangyuan4_X [134:134] ;
  assign cv_dma_rd_rsp_vld_C379 = fangyuan4_C [134:134] ;
  logic [0:0] cv_dma_rd_rsp_vld_R380 ;
  logic [0:0] cv_dma_rd_rsp_vld_X380 ;
  logic [0:0] cv_dma_rd_rsp_vld_C380 ;
  assign cv_dma_rd_rsp_vld_R380 = fangyuan4_R [133:133] ;
  assign cv_dma_rd_rsp_vld_X380 = fangyuan4_X [133:133] ;
  assign cv_dma_rd_rsp_vld_C380 = fangyuan4_C [133:133] ;
  logic [0:0] cv_dma_rd_rsp_vld_R381 ;
  logic [0:0] cv_dma_rd_rsp_vld_X381 ;
  logic [0:0] cv_dma_rd_rsp_vld_C381 ;
  assign cv_dma_rd_rsp_vld_R381 = fangyuan4_R [132:132] ;
  assign cv_dma_rd_rsp_vld_X381 = fangyuan4_X [132:132] ;
  assign cv_dma_rd_rsp_vld_C381 = fangyuan4_C [132:132] ;
  logic [0:0] cv_dma_rd_rsp_vld_R382 ;
  logic [0:0] cv_dma_rd_rsp_vld_X382 ;
  logic [0:0] cv_dma_rd_rsp_vld_C382 ;
  assign cv_dma_rd_rsp_vld_R382 = fangyuan4_R [131:131] ;
  assign cv_dma_rd_rsp_vld_X382 = fangyuan4_X [131:131] ;
  assign cv_dma_rd_rsp_vld_C382 = fangyuan4_C [131:131] ;
  logic [0:0] cv_dma_rd_rsp_vld_R383 ;
  logic [0:0] cv_dma_rd_rsp_vld_X383 ;
  logic [0:0] cv_dma_rd_rsp_vld_C383 ;
  assign cv_dma_rd_rsp_vld_R383 = fangyuan4_R [130:130] ;
  assign cv_dma_rd_rsp_vld_X383 = fangyuan4_X [130:130] ;
  assign cv_dma_rd_rsp_vld_C383 = fangyuan4_C [130:130] ;
  logic [0:0] cv_dma_rd_rsp_vld_R384 ;
  logic [0:0] cv_dma_rd_rsp_vld_X384 ;
  logic [0:0] cv_dma_rd_rsp_vld_C384 ;
  assign cv_dma_rd_rsp_vld_R384 = fangyuan4_R [129:129] ;
  assign cv_dma_rd_rsp_vld_X384 = fangyuan4_X [129:129] ;
  assign cv_dma_rd_rsp_vld_C384 = fangyuan4_C [129:129] ;
  logic [0:0] cv_dma_rd_rsp_vld_R385 ;
  logic [0:0] cv_dma_rd_rsp_vld_X385 ;
  logic [0:0] cv_dma_rd_rsp_vld_C385 ;
  assign cv_dma_rd_rsp_vld_R385 = fangyuan4_R [128:128] ;
  assign cv_dma_rd_rsp_vld_X385 = fangyuan4_X [128:128] ;
  assign cv_dma_rd_rsp_vld_C385 = fangyuan4_C [128:128] ;
  logic [0:0] cv_dma_rd_rsp_vld_R386 ;
  logic [0:0] cv_dma_rd_rsp_vld_X386 ;
  logic [0:0] cv_dma_rd_rsp_vld_C386 ;
  assign cv_dma_rd_rsp_vld_R386 = fangyuan4_R [127:127] ;
  assign cv_dma_rd_rsp_vld_X386 = fangyuan4_X [127:127] ;
  assign cv_dma_rd_rsp_vld_C386 = fangyuan4_C [127:127] ;
  logic [0:0] cv_dma_rd_rsp_vld_R387 ;
  logic [0:0] cv_dma_rd_rsp_vld_X387 ;
  logic [0:0] cv_dma_rd_rsp_vld_C387 ;
  assign cv_dma_rd_rsp_vld_R387 = fangyuan4_R [126:126] ;
  assign cv_dma_rd_rsp_vld_X387 = fangyuan4_X [126:126] ;
  assign cv_dma_rd_rsp_vld_C387 = fangyuan4_C [126:126] ;
  logic [0:0] cv_dma_rd_rsp_vld_R388 ;
  logic [0:0] cv_dma_rd_rsp_vld_X388 ;
  logic [0:0] cv_dma_rd_rsp_vld_C388 ;
  assign cv_dma_rd_rsp_vld_R388 = fangyuan4_R [125:125] ;
  assign cv_dma_rd_rsp_vld_X388 = fangyuan4_X [125:125] ;
  assign cv_dma_rd_rsp_vld_C388 = fangyuan4_C [125:125] ;
  logic [0:0] cv_dma_rd_rsp_vld_R389 ;
  logic [0:0] cv_dma_rd_rsp_vld_X389 ;
  logic [0:0] cv_dma_rd_rsp_vld_C389 ;
  assign cv_dma_rd_rsp_vld_R389 = fangyuan4_R [124:124] ;
  assign cv_dma_rd_rsp_vld_X389 = fangyuan4_X [124:124] ;
  assign cv_dma_rd_rsp_vld_C389 = fangyuan4_C [124:124] ;
  logic [0:0] cv_dma_rd_rsp_vld_R390 ;
  logic [0:0] cv_dma_rd_rsp_vld_X390 ;
  logic [0:0] cv_dma_rd_rsp_vld_C390 ;
  assign cv_dma_rd_rsp_vld_R390 = fangyuan4_R [123:123] ;
  assign cv_dma_rd_rsp_vld_X390 = fangyuan4_X [123:123] ;
  assign cv_dma_rd_rsp_vld_C390 = fangyuan4_C [123:123] ;
  logic [0:0] cv_dma_rd_rsp_vld_R391 ;
  logic [0:0] cv_dma_rd_rsp_vld_X391 ;
  logic [0:0] cv_dma_rd_rsp_vld_C391 ;
  assign cv_dma_rd_rsp_vld_R391 = fangyuan4_R [122:122] ;
  assign cv_dma_rd_rsp_vld_X391 = fangyuan4_X [122:122] ;
  assign cv_dma_rd_rsp_vld_C391 = fangyuan4_C [122:122] ;
  logic [0:0] cv_dma_rd_rsp_vld_R392 ;
  logic [0:0] cv_dma_rd_rsp_vld_X392 ;
  logic [0:0] cv_dma_rd_rsp_vld_C392 ;
  assign cv_dma_rd_rsp_vld_R392 = fangyuan4_R [121:121] ;
  assign cv_dma_rd_rsp_vld_X392 = fangyuan4_X [121:121] ;
  assign cv_dma_rd_rsp_vld_C392 = fangyuan4_C [121:121] ;
  logic [0:0] cv_dma_rd_rsp_vld_R393 ;
  logic [0:0] cv_dma_rd_rsp_vld_X393 ;
  logic [0:0] cv_dma_rd_rsp_vld_C393 ;
  assign cv_dma_rd_rsp_vld_R393 = fangyuan4_R [120:120] ;
  assign cv_dma_rd_rsp_vld_X393 = fangyuan4_X [120:120] ;
  assign cv_dma_rd_rsp_vld_C393 = fangyuan4_C [120:120] ;
  logic [0:0] cv_dma_rd_rsp_vld_R394 ;
  logic [0:0] cv_dma_rd_rsp_vld_X394 ;
  logic [0:0] cv_dma_rd_rsp_vld_C394 ;
  assign cv_dma_rd_rsp_vld_R394 = fangyuan4_R [119:119] ;
  assign cv_dma_rd_rsp_vld_X394 = fangyuan4_X [119:119] ;
  assign cv_dma_rd_rsp_vld_C394 = fangyuan4_C [119:119] ;
  logic [0:0] cv_dma_rd_rsp_vld_R395 ;
  logic [0:0] cv_dma_rd_rsp_vld_X395 ;
  logic [0:0] cv_dma_rd_rsp_vld_C395 ;
  assign cv_dma_rd_rsp_vld_R395 = fangyuan4_R [118:118] ;
  assign cv_dma_rd_rsp_vld_X395 = fangyuan4_X [118:118] ;
  assign cv_dma_rd_rsp_vld_C395 = fangyuan4_C [118:118] ;
  logic [0:0] cv_dma_rd_rsp_vld_R396 ;
  logic [0:0] cv_dma_rd_rsp_vld_X396 ;
  logic [0:0] cv_dma_rd_rsp_vld_C396 ;
  assign cv_dma_rd_rsp_vld_R396 = fangyuan4_R [117:117] ;
  assign cv_dma_rd_rsp_vld_X396 = fangyuan4_X [117:117] ;
  assign cv_dma_rd_rsp_vld_C396 = fangyuan4_C [117:117] ;
  logic [0:0] cv_dma_rd_rsp_vld_R397 ;
  logic [0:0] cv_dma_rd_rsp_vld_X397 ;
  logic [0:0] cv_dma_rd_rsp_vld_C397 ;
  assign cv_dma_rd_rsp_vld_R397 = fangyuan4_R [116:116] ;
  assign cv_dma_rd_rsp_vld_X397 = fangyuan4_X [116:116] ;
  assign cv_dma_rd_rsp_vld_C397 = fangyuan4_C [116:116] ;
  logic [0:0] cv_dma_rd_rsp_vld_R398 ;
  logic [0:0] cv_dma_rd_rsp_vld_X398 ;
  logic [0:0] cv_dma_rd_rsp_vld_C398 ;
  assign cv_dma_rd_rsp_vld_R398 = fangyuan4_R [115:115] ;
  assign cv_dma_rd_rsp_vld_X398 = fangyuan4_X [115:115] ;
  assign cv_dma_rd_rsp_vld_C398 = fangyuan4_C [115:115] ;
  logic [0:0] cv_dma_rd_rsp_vld_R399 ;
  logic [0:0] cv_dma_rd_rsp_vld_X399 ;
  logic [0:0] cv_dma_rd_rsp_vld_C399 ;
  assign cv_dma_rd_rsp_vld_R399 = fangyuan4_R [114:114] ;
  assign cv_dma_rd_rsp_vld_X399 = fangyuan4_X [114:114] ;
  assign cv_dma_rd_rsp_vld_C399 = fangyuan4_C [114:114] ;
  logic [0:0] cv_dma_rd_rsp_vld_R400 ;
  logic [0:0] cv_dma_rd_rsp_vld_X400 ;
  logic [0:0] cv_dma_rd_rsp_vld_C400 ;
  assign cv_dma_rd_rsp_vld_R400 = fangyuan4_R [113:113] ;
  assign cv_dma_rd_rsp_vld_X400 = fangyuan4_X [113:113] ;
  assign cv_dma_rd_rsp_vld_C400 = fangyuan4_C [113:113] ;
  logic [0:0] cv_dma_rd_rsp_vld_R401 ;
  logic [0:0] cv_dma_rd_rsp_vld_X401 ;
  logic [0:0] cv_dma_rd_rsp_vld_C401 ;
  assign cv_dma_rd_rsp_vld_R401 = fangyuan4_R [112:112] ;
  assign cv_dma_rd_rsp_vld_X401 = fangyuan4_X [112:112] ;
  assign cv_dma_rd_rsp_vld_C401 = fangyuan4_C [112:112] ;
  logic [0:0] cv_dma_rd_rsp_vld_R402 ;
  logic [0:0] cv_dma_rd_rsp_vld_X402 ;
  logic [0:0] cv_dma_rd_rsp_vld_C402 ;
  assign cv_dma_rd_rsp_vld_R402 = fangyuan4_R [111:111] ;
  assign cv_dma_rd_rsp_vld_X402 = fangyuan4_X [111:111] ;
  assign cv_dma_rd_rsp_vld_C402 = fangyuan4_C [111:111] ;
  logic [0:0] cv_dma_rd_rsp_vld_R403 ;
  logic [0:0] cv_dma_rd_rsp_vld_X403 ;
  logic [0:0] cv_dma_rd_rsp_vld_C403 ;
  assign cv_dma_rd_rsp_vld_R403 = fangyuan4_R [110:110] ;
  assign cv_dma_rd_rsp_vld_X403 = fangyuan4_X [110:110] ;
  assign cv_dma_rd_rsp_vld_C403 = fangyuan4_C [110:110] ;
  logic [0:0] cv_dma_rd_rsp_vld_R404 ;
  logic [0:0] cv_dma_rd_rsp_vld_X404 ;
  logic [0:0] cv_dma_rd_rsp_vld_C404 ;
  assign cv_dma_rd_rsp_vld_R404 = fangyuan4_R [109:109] ;
  assign cv_dma_rd_rsp_vld_X404 = fangyuan4_X [109:109] ;
  assign cv_dma_rd_rsp_vld_C404 = fangyuan4_C [109:109] ;
  logic [0:0] cv_dma_rd_rsp_vld_R405 ;
  logic [0:0] cv_dma_rd_rsp_vld_X405 ;
  logic [0:0] cv_dma_rd_rsp_vld_C405 ;
  assign cv_dma_rd_rsp_vld_R405 = fangyuan4_R [108:108] ;
  assign cv_dma_rd_rsp_vld_X405 = fangyuan4_X [108:108] ;
  assign cv_dma_rd_rsp_vld_C405 = fangyuan4_C [108:108] ;
  logic [0:0] cv_dma_rd_rsp_vld_R406 ;
  logic [0:0] cv_dma_rd_rsp_vld_X406 ;
  logic [0:0] cv_dma_rd_rsp_vld_C406 ;
  assign cv_dma_rd_rsp_vld_R406 = fangyuan4_R [107:107] ;
  assign cv_dma_rd_rsp_vld_X406 = fangyuan4_X [107:107] ;
  assign cv_dma_rd_rsp_vld_C406 = fangyuan4_C [107:107] ;
  logic [0:0] cv_dma_rd_rsp_vld_R407 ;
  logic [0:0] cv_dma_rd_rsp_vld_X407 ;
  logic [0:0] cv_dma_rd_rsp_vld_C407 ;
  assign cv_dma_rd_rsp_vld_R407 = fangyuan4_R [106:106] ;
  assign cv_dma_rd_rsp_vld_X407 = fangyuan4_X [106:106] ;
  assign cv_dma_rd_rsp_vld_C407 = fangyuan4_C [106:106] ;
  logic [0:0] cv_dma_rd_rsp_vld_R408 ;
  logic [0:0] cv_dma_rd_rsp_vld_X408 ;
  logic [0:0] cv_dma_rd_rsp_vld_C408 ;
  assign cv_dma_rd_rsp_vld_R408 = fangyuan4_R [105:105] ;
  assign cv_dma_rd_rsp_vld_X408 = fangyuan4_X [105:105] ;
  assign cv_dma_rd_rsp_vld_C408 = fangyuan4_C [105:105] ;
  logic [0:0] cv_dma_rd_rsp_vld_R409 ;
  logic [0:0] cv_dma_rd_rsp_vld_X409 ;
  logic [0:0] cv_dma_rd_rsp_vld_C409 ;
  assign cv_dma_rd_rsp_vld_R409 = fangyuan4_R [104:104] ;
  assign cv_dma_rd_rsp_vld_X409 = fangyuan4_X [104:104] ;
  assign cv_dma_rd_rsp_vld_C409 = fangyuan4_C [104:104] ;
  logic [0:0] cv_dma_rd_rsp_vld_R410 ;
  logic [0:0] cv_dma_rd_rsp_vld_X410 ;
  logic [0:0] cv_dma_rd_rsp_vld_C410 ;
  assign cv_dma_rd_rsp_vld_R410 = fangyuan4_R [103:103] ;
  assign cv_dma_rd_rsp_vld_X410 = fangyuan4_X [103:103] ;
  assign cv_dma_rd_rsp_vld_C410 = fangyuan4_C [103:103] ;
  logic [0:0] cv_dma_rd_rsp_vld_R411 ;
  logic [0:0] cv_dma_rd_rsp_vld_X411 ;
  logic [0:0] cv_dma_rd_rsp_vld_C411 ;
  assign cv_dma_rd_rsp_vld_R411 = fangyuan4_R [102:102] ;
  assign cv_dma_rd_rsp_vld_X411 = fangyuan4_X [102:102] ;
  assign cv_dma_rd_rsp_vld_C411 = fangyuan4_C [102:102] ;
  logic [0:0] cv_dma_rd_rsp_vld_R412 ;
  logic [0:0] cv_dma_rd_rsp_vld_X412 ;
  logic [0:0] cv_dma_rd_rsp_vld_C412 ;
  assign cv_dma_rd_rsp_vld_R412 = fangyuan4_R [101:101] ;
  assign cv_dma_rd_rsp_vld_X412 = fangyuan4_X [101:101] ;
  assign cv_dma_rd_rsp_vld_C412 = fangyuan4_C [101:101] ;
  logic [0:0] cv_dma_rd_rsp_vld_R413 ;
  logic [0:0] cv_dma_rd_rsp_vld_X413 ;
  logic [0:0] cv_dma_rd_rsp_vld_C413 ;
  assign cv_dma_rd_rsp_vld_R413 = fangyuan4_R [100:100] ;
  assign cv_dma_rd_rsp_vld_X413 = fangyuan4_X [100:100] ;
  assign cv_dma_rd_rsp_vld_C413 = fangyuan4_C [100:100] ;
  logic [0:0] cv_dma_rd_rsp_vld_R414 ;
  logic [0:0] cv_dma_rd_rsp_vld_X414 ;
  logic [0:0] cv_dma_rd_rsp_vld_C414 ;
  assign cv_dma_rd_rsp_vld_R414 = fangyuan4_R [99:99] ;
  assign cv_dma_rd_rsp_vld_X414 = fangyuan4_X [99:99] ;
  assign cv_dma_rd_rsp_vld_C414 = fangyuan4_C [99:99] ;
  logic [0:0] cv_dma_rd_rsp_vld_R415 ;
  logic [0:0] cv_dma_rd_rsp_vld_X415 ;
  logic [0:0] cv_dma_rd_rsp_vld_C415 ;
  assign cv_dma_rd_rsp_vld_R415 = fangyuan4_R [98:98] ;
  assign cv_dma_rd_rsp_vld_X415 = fangyuan4_X [98:98] ;
  assign cv_dma_rd_rsp_vld_C415 = fangyuan4_C [98:98] ;
  logic [0:0] cv_dma_rd_rsp_vld_R416 ;
  logic [0:0] cv_dma_rd_rsp_vld_X416 ;
  logic [0:0] cv_dma_rd_rsp_vld_C416 ;
  assign cv_dma_rd_rsp_vld_R416 = fangyuan4_R [97:97] ;
  assign cv_dma_rd_rsp_vld_X416 = fangyuan4_X [97:97] ;
  assign cv_dma_rd_rsp_vld_C416 = fangyuan4_C [97:97] ;
  logic [0:0] cv_dma_rd_rsp_vld_R417 ;
  logic [0:0] cv_dma_rd_rsp_vld_X417 ;
  logic [0:0] cv_dma_rd_rsp_vld_C417 ;
  assign cv_dma_rd_rsp_vld_R417 = fangyuan4_R [96:96] ;
  assign cv_dma_rd_rsp_vld_X417 = fangyuan4_X [96:96] ;
  assign cv_dma_rd_rsp_vld_C417 = fangyuan4_C [96:96] ;
  logic [0:0] cv_dma_rd_rsp_vld_R418 ;
  logic [0:0] cv_dma_rd_rsp_vld_X418 ;
  logic [0:0] cv_dma_rd_rsp_vld_C418 ;
  assign cv_dma_rd_rsp_vld_R418 = fangyuan4_R [95:95] ;
  assign cv_dma_rd_rsp_vld_X418 = fangyuan4_X [95:95] ;
  assign cv_dma_rd_rsp_vld_C418 = fangyuan4_C [95:95] ;
  logic [0:0] cv_dma_rd_rsp_vld_R419 ;
  logic [0:0] cv_dma_rd_rsp_vld_X419 ;
  logic [0:0] cv_dma_rd_rsp_vld_C419 ;
  assign cv_dma_rd_rsp_vld_R419 = fangyuan4_R [94:94] ;
  assign cv_dma_rd_rsp_vld_X419 = fangyuan4_X [94:94] ;
  assign cv_dma_rd_rsp_vld_C419 = fangyuan4_C [94:94] ;
  logic [0:0] cv_dma_rd_rsp_vld_R420 ;
  logic [0:0] cv_dma_rd_rsp_vld_X420 ;
  logic [0:0] cv_dma_rd_rsp_vld_C420 ;
  assign cv_dma_rd_rsp_vld_R420 = fangyuan4_R [93:93] ;
  assign cv_dma_rd_rsp_vld_X420 = fangyuan4_X [93:93] ;
  assign cv_dma_rd_rsp_vld_C420 = fangyuan4_C [93:93] ;
  logic [0:0] cv_dma_rd_rsp_vld_R421 ;
  logic [0:0] cv_dma_rd_rsp_vld_X421 ;
  logic [0:0] cv_dma_rd_rsp_vld_C421 ;
  assign cv_dma_rd_rsp_vld_R421 = fangyuan4_R [92:92] ;
  assign cv_dma_rd_rsp_vld_X421 = fangyuan4_X [92:92] ;
  assign cv_dma_rd_rsp_vld_C421 = fangyuan4_C [92:92] ;
  logic [0:0] cv_dma_rd_rsp_vld_R422 ;
  logic [0:0] cv_dma_rd_rsp_vld_X422 ;
  logic [0:0] cv_dma_rd_rsp_vld_C422 ;
  assign cv_dma_rd_rsp_vld_R422 = fangyuan4_R [91:91] ;
  assign cv_dma_rd_rsp_vld_X422 = fangyuan4_X [91:91] ;
  assign cv_dma_rd_rsp_vld_C422 = fangyuan4_C [91:91] ;
  logic [0:0] cv_dma_rd_rsp_vld_R423 ;
  logic [0:0] cv_dma_rd_rsp_vld_X423 ;
  logic [0:0] cv_dma_rd_rsp_vld_C423 ;
  assign cv_dma_rd_rsp_vld_R423 = fangyuan4_R [90:90] ;
  assign cv_dma_rd_rsp_vld_X423 = fangyuan4_X [90:90] ;
  assign cv_dma_rd_rsp_vld_C423 = fangyuan4_C [90:90] ;
  logic [0:0] cv_dma_rd_rsp_vld_R424 ;
  logic [0:0] cv_dma_rd_rsp_vld_X424 ;
  logic [0:0] cv_dma_rd_rsp_vld_C424 ;
  assign cv_dma_rd_rsp_vld_R424 = fangyuan4_R [89:89] ;
  assign cv_dma_rd_rsp_vld_X424 = fangyuan4_X [89:89] ;
  assign cv_dma_rd_rsp_vld_C424 = fangyuan4_C [89:89] ;
  logic [0:0] cv_dma_rd_rsp_vld_R425 ;
  logic [0:0] cv_dma_rd_rsp_vld_X425 ;
  logic [0:0] cv_dma_rd_rsp_vld_C425 ;
  assign cv_dma_rd_rsp_vld_R425 = fangyuan4_R [88:88] ;
  assign cv_dma_rd_rsp_vld_X425 = fangyuan4_X [88:88] ;
  assign cv_dma_rd_rsp_vld_C425 = fangyuan4_C [88:88] ;
  logic [0:0] cv_dma_rd_rsp_vld_R426 ;
  logic [0:0] cv_dma_rd_rsp_vld_X426 ;
  logic [0:0] cv_dma_rd_rsp_vld_C426 ;
  assign cv_dma_rd_rsp_vld_R426 = fangyuan4_R [87:87] ;
  assign cv_dma_rd_rsp_vld_X426 = fangyuan4_X [87:87] ;
  assign cv_dma_rd_rsp_vld_C426 = fangyuan4_C [87:87] ;
  logic [0:0] cv_dma_rd_rsp_vld_R427 ;
  logic [0:0] cv_dma_rd_rsp_vld_X427 ;
  logic [0:0] cv_dma_rd_rsp_vld_C427 ;
  assign cv_dma_rd_rsp_vld_R427 = fangyuan4_R [86:86] ;
  assign cv_dma_rd_rsp_vld_X427 = fangyuan4_X [86:86] ;
  assign cv_dma_rd_rsp_vld_C427 = fangyuan4_C [86:86] ;
  logic [0:0] cv_dma_rd_rsp_vld_R428 ;
  logic [0:0] cv_dma_rd_rsp_vld_X428 ;
  logic [0:0] cv_dma_rd_rsp_vld_C428 ;
  assign cv_dma_rd_rsp_vld_R428 = fangyuan4_R [85:85] ;
  assign cv_dma_rd_rsp_vld_X428 = fangyuan4_X [85:85] ;
  assign cv_dma_rd_rsp_vld_C428 = fangyuan4_C [85:85] ;
  logic [0:0] cv_dma_rd_rsp_vld_R429 ;
  logic [0:0] cv_dma_rd_rsp_vld_X429 ;
  logic [0:0] cv_dma_rd_rsp_vld_C429 ;
  assign cv_dma_rd_rsp_vld_R429 = fangyuan4_R [84:84] ;
  assign cv_dma_rd_rsp_vld_X429 = fangyuan4_X [84:84] ;
  assign cv_dma_rd_rsp_vld_C429 = fangyuan4_C [84:84] ;
  logic [0:0] cv_dma_rd_rsp_vld_R430 ;
  logic [0:0] cv_dma_rd_rsp_vld_X430 ;
  logic [0:0] cv_dma_rd_rsp_vld_C430 ;
  assign cv_dma_rd_rsp_vld_R430 = fangyuan4_R [83:83] ;
  assign cv_dma_rd_rsp_vld_X430 = fangyuan4_X [83:83] ;
  assign cv_dma_rd_rsp_vld_C430 = fangyuan4_C [83:83] ;
  logic [0:0] cv_dma_rd_rsp_vld_R431 ;
  logic [0:0] cv_dma_rd_rsp_vld_X431 ;
  logic [0:0] cv_dma_rd_rsp_vld_C431 ;
  assign cv_dma_rd_rsp_vld_R431 = fangyuan4_R [82:82] ;
  assign cv_dma_rd_rsp_vld_X431 = fangyuan4_X [82:82] ;
  assign cv_dma_rd_rsp_vld_C431 = fangyuan4_C [82:82] ;
  logic [0:0] cv_dma_rd_rsp_vld_R432 ;
  logic [0:0] cv_dma_rd_rsp_vld_X432 ;
  logic [0:0] cv_dma_rd_rsp_vld_C432 ;
  assign cv_dma_rd_rsp_vld_R432 = fangyuan4_R [81:81] ;
  assign cv_dma_rd_rsp_vld_X432 = fangyuan4_X [81:81] ;
  assign cv_dma_rd_rsp_vld_C432 = fangyuan4_C [81:81] ;
  logic [0:0] cv_dma_rd_rsp_vld_R433 ;
  logic [0:0] cv_dma_rd_rsp_vld_X433 ;
  logic [0:0] cv_dma_rd_rsp_vld_C433 ;
  assign cv_dma_rd_rsp_vld_R433 = fangyuan4_R [80:80] ;
  assign cv_dma_rd_rsp_vld_X433 = fangyuan4_X [80:80] ;
  assign cv_dma_rd_rsp_vld_C433 = fangyuan4_C [80:80] ;
  logic [0:0] cv_dma_rd_rsp_vld_R434 ;
  logic [0:0] cv_dma_rd_rsp_vld_X434 ;
  logic [0:0] cv_dma_rd_rsp_vld_C434 ;
  assign cv_dma_rd_rsp_vld_R434 = fangyuan4_R [79:79] ;
  assign cv_dma_rd_rsp_vld_X434 = fangyuan4_X [79:79] ;
  assign cv_dma_rd_rsp_vld_C434 = fangyuan4_C [79:79] ;
  logic [0:0] cv_dma_rd_rsp_vld_R435 ;
  logic [0:0] cv_dma_rd_rsp_vld_X435 ;
  logic [0:0] cv_dma_rd_rsp_vld_C435 ;
  assign cv_dma_rd_rsp_vld_R435 = fangyuan4_R [78:78] ;
  assign cv_dma_rd_rsp_vld_X435 = fangyuan4_X [78:78] ;
  assign cv_dma_rd_rsp_vld_C435 = fangyuan4_C [78:78] ;
  logic [0:0] cv_dma_rd_rsp_vld_R436 ;
  logic [0:0] cv_dma_rd_rsp_vld_X436 ;
  logic [0:0] cv_dma_rd_rsp_vld_C436 ;
  assign cv_dma_rd_rsp_vld_R436 = fangyuan4_R [77:77] ;
  assign cv_dma_rd_rsp_vld_X436 = fangyuan4_X [77:77] ;
  assign cv_dma_rd_rsp_vld_C436 = fangyuan4_C [77:77] ;
  logic [0:0] cv_dma_rd_rsp_vld_R437 ;
  logic [0:0] cv_dma_rd_rsp_vld_X437 ;
  logic [0:0] cv_dma_rd_rsp_vld_C437 ;
  assign cv_dma_rd_rsp_vld_R437 = fangyuan4_R [76:76] ;
  assign cv_dma_rd_rsp_vld_X437 = fangyuan4_X [76:76] ;
  assign cv_dma_rd_rsp_vld_C437 = fangyuan4_C [76:76] ;
  logic [0:0] cv_dma_rd_rsp_vld_R438 ;
  logic [0:0] cv_dma_rd_rsp_vld_X438 ;
  logic [0:0] cv_dma_rd_rsp_vld_C438 ;
  assign cv_dma_rd_rsp_vld_R438 = fangyuan4_R [75:75] ;
  assign cv_dma_rd_rsp_vld_X438 = fangyuan4_X [75:75] ;
  assign cv_dma_rd_rsp_vld_C438 = fangyuan4_C [75:75] ;
  logic [0:0] cv_dma_rd_rsp_vld_R439 ;
  logic [0:0] cv_dma_rd_rsp_vld_X439 ;
  logic [0:0] cv_dma_rd_rsp_vld_C439 ;
  assign cv_dma_rd_rsp_vld_R439 = fangyuan4_R [74:74] ;
  assign cv_dma_rd_rsp_vld_X439 = fangyuan4_X [74:74] ;
  assign cv_dma_rd_rsp_vld_C439 = fangyuan4_C [74:74] ;
  logic [0:0] cv_dma_rd_rsp_vld_R440 ;
  logic [0:0] cv_dma_rd_rsp_vld_X440 ;
  logic [0:0] cv_dma_rd_rsp_vld_C440 ;
  assign cv_dma_rd_rsp_vld_R440 = fangyuan4_R [73:73] ;
  assign cv_dma_rd_rsp_vld_X440 = fangyuan4_X [73:73] ;
  assign cv_dma_rd_rsp_vld_C440 = fangyuan4_C [73:73] ;
  logic [0:0] cv_dma_rd_rsp_vld_R441 ;
  logic [0:0] cv_dma_rd_rsp_vld_X441 ;
  logic [0:0] cv_dma_rd_rsp_vld_C441 ;
  assign cv_dma_rd_rsp_vld_R441 = fangyuan4_R [72:72] ;
  assign cv_dma_rd_rsp_vld_X441 = fangyuan4_X [72:72] ;
  assign cv_dma_rd_rsp_vld_C441 = fangyuan4_C [72:72] ;
  logic [0:0] cv_dma_rd_rsp_vld_R442 ;
  logic [0:0] cv_dma_rd_rsp_vld_X442 ;
  logic [0:0] cv_dma_rd_rsp_vld_C442 ;
  assign cv_dma_rd_rsp_vld_R442 = fangyuan4_R [71:71] ;
  assign cv_dma_rd_rsp_vld_X442 = fangyuan4_X [71:71] ;
  assign cv_dma_rd_rsp_vld_C442 = fangyuan4_C [71:71] ;
  logic [0:0] cv_dma_rd_rsp_vld_R443 ;
  logic [0:0] cv_dma_rd_rsp_vld_X443 ;
  logic [0:0] cv_dma_rd_rsp_vld_C443 ;
  assign cv_dma_rd_rsp_vld_R443 = fangyuan4_R [70:70] ;
  assign cv_dma_rd_rsp_vld_X443 = fangyuan4_X [70:70] ;
  assign cv_dma_rd_rsp_vld_C443 = fangyuan4_C [70:70] ;
  logic [0:0] cv_dma_rd_rsp_vld_R444 ;
  logic [0:0] cv_dma_rd_rsp_vld_X444 ;
  logic [0:0] cv_dma_rd_rsp_vld_C444 ;
  assign cv_dma_rd_rsp_vld_R444 = fangyuan4_R [69:69] ;
  assign cv_dma_rd_rsp_vld_X444 = fangyuan4_X [69:69] ;
  assign cv_dma_rd_rsp_vld_C444 = fangyuan4_C [69:69] ;
  logic [0:0] cv_dma_rd_rsp_vld_R445 ;
  logic [0:0] cv_dma_rd_rsp_vld_X445 ;
  logic [0:0] cv_dma_rd_rsp_vld_C445 ;
  assign cv_dma_rd_rsp_vld_R445 = fangyuan4_R [68:68] ;
  assign cv_dma_rd_rsp_vld_X445 = fangyuan4_X [68:68] ;
  assign cv_dma_rd_rsp_vld_C445 = fangyuan4_C [68:68] ;
  logic [0:0] cv_dma_rd_rsp_vld_R446 ;
  logic [0:0] cv_dma_rd_rsp_vld_X446 ;
  logic [0:0] cv_dma_rd_rsp_vld_C446 ;
  assign cv_dma_rd_rsp_vld_R446 = fangyuan4_R [67:67] ;
  assign cv_dma_rd_rsp_vld_X446 = fangyuan4_X [67:67] ;
  assign cv_dma_rd_rsp_vld_C446 = fangyuan4_C [67:67] ;
  logic [0:0] cv_dma_rd_rsp_vld_R447 ;
  logic [0:0] cv_dma_rd_rsp_vld_X447 ;
  logic [0:0] cv_dma_rd_rsp_vld_C447 ;
  assign cv_dma_rd_rsp_vld_R447 = fangyuan4_R [66:66] ;
  assign cv_dma_rd_rsp_vld_X447 = fangyuan4_X [66:66] ;
  assign cv_dma_rd_rsp_vld_C447 = fangyuan4_C [66:66] ;
  logic [0:0] cv_dma_rd_rsp_vld_R448 ;
  logic [0:0] cv_dma_rd_rsp_vld_X448 ;
  logic [0:0] cv_dma_rd_rsp_vld_C448 ;
  assign cv_dma_rd_rsp_vld_R448 = fangyuan4_R [65:65] ;
  assign cv_dma_rd_rsp_vld_X448 = fangyuan4_X [65:65] ;
  assign cv_dma_rd_rsp_vld_C448 = fangyuan4_C [65:65] ;
  logic [0:0] cv_dma_rd_rsp_vld_R449 ;
  logic [0:0] cv_dma_rd_rsp_vld_X449 ;
  logic [0:0] cv_dma_rd_rsp_vld_C449 ;
  assign cv_dma_rd_rsp_vld_R449 = fangyuan4_R [64:64] ;
  assign cv_dma_rd_rsp_vld_X449 = fangyuan4_X [64:64] ;
  assign cv_dma_rd_rsp_vld_C449 = fangyuan4_C [64:64] ;
  logic [0:0] cv_dma_rd_rsp_vld_R450 ;
  logic [0:0] cv_dma_rd_rsp_vld_X450 ;
  logic [0:0] cv_dma_rd_rsp_vld_C450 ;
  assign cv_dma_rd_rsp_vld_R450 = fangyuan4_R [63:63] ;
  assign cv_dma_rd_rsp_vld_X450 = fangyuan4_X [63:63] ;
  assign cv_dma_rd_rsp_vld_C450 = fangyuan4_C [63:63] ;
  logic [0:0] cv_dma_rd_rsp_vld_R451 ;
  logic [0:0] cv_dma_rd_rsp_vld_X451 ;
  logic [0:0] cv_dma_rd_rsp_vld_C451 ;
  assign cv_dma_rd_rsp_vld_R451 = fangyuan4_R [62:62] ;
  assign cv_dma_rd_rsp_vld_X451 = fangyuan4_X [62:62] ;
  assign cv_dma_rd_rsp_vld_C451 = fangyuan4_C [62:62] ;
  logic [0:0] cv_dma_rd_rsp_vld_R452 ;
  logic [0:0] cv_dma_rd_rsp_vld_X452 ;
  logic [0:0] cv_dma_rd_rsp_vld_C452 ;
  assign cv_dma_rd_rsp_vld_R452 = fangyuan4_R [61:61] ;
  assign cv_dma_rd_rsp_vld_X452 = fangyuan4_X [61:61] ;
  assign cv_dma_rd_rsp_vld_C452 = fangyuan4_C [61:61] ;
  logic [0:0] cv_dma_rd_rsp_vld_R453 ;
  logic [0:0] cv_dma_rd_rsp_vld_X453 ;
  logic [0:0] cv_dma_rd_rsp_vld_C453 ;
  assign cv_dma_rd_rsp_vld_R453 = fangyuan4_R [60:60] ;
  assign cv_dma_rd_rsp_vld_X453 = fangyuan4_X [60:60] ;
  assign cv_dma_rd_rsp_vld_C453 = fangyuan4_C [60:60] ;
  logic [0:0] cv_dma_rd_rsp_vld_R454 ;
  logic [0:0] cv_dma_rd_rsp_vld_X454 ;
  logic [0:0] cv_dma_rd_rsp_vld_C454 ;
  assign cv_dma_rd_rsp_vld_R454 = fangyuan4_R [59:59] ;
  assign cv_dma_rd_rsp_vld_X454 = fangyuan4_X [59:59] ;
  assign cv_dma_rd_rsp_vld_C454 = fangyuan4_C [59:59] ;
  logic [0:0] cv_dma_rd_rsp_vld_R455 ;
  logic [0:0] cv_dma_rd_rsp_vld_X455 ;
  logic [0:0] cv_dma_rd_rsp_vld_C455 ;
  assign cv_dma_rd_rsp_vld_R455 = fangyuan4_R [58:58] ;
  assign cv_dma_rd_rsp_vld_X455 = fangyuan4_X [58:58] ;
  assign cv_dma_rd_rsp_vld_C455 = fangyuan4_C [58:58] ;
  logic [0:0] cv_dma_rd_rsp_vld_R456 ;
  logic [0:0] cv_dma_rd_rsp_vld_X456 ;
  logic [0:0] cv_dma_rd_rsp_vld_C456 ;
  assign cv_dma_rd_rsp_vld_R456 = fangyuan4_R [57:57] ;
  assign cv_dma_rd_rsp_vld_X456 = fangyuan4_X [57:57] ;
  assign cv_dma_rd_rsp_vld_C456 = fangyuan4_C [57:57] ;
  logic [0:0] cv_dma_rd_rsp_vld_R457 ;
  logic [0:0] cv_dma_rd_rsp_vld_X457 ;
  logic [0:0] cv_dma_rd_rsp_vld_C457 ;
  assign cv_dma_rd_rsp_vld_R457 = fangyuan4_R [56:56] ;
  assign cv_dma_rd_rsp_vld_X457 = fangyuan4_X [56:56] ;
  assign cv_dma_rd_rsp_vld_C457 = fangyuan4_C [56:56] ;
  logic [0:0] cv_dma_rd_rsp_vld_R458 ;
  logic [0:0] cv_dma_rd_rsp_vld_X458 ;
  logic [0:0] cv_dma_rd_rsp_vld_C458 ;
  assign cv_dma_rd_rsp_vld_R458 = fangyuan4_R [55:55] ;
  assign cv_dma_rd_rsp_vld_X458 = fangyuan4_X [55:55] ;
  assign cv_dma_rd_rsp_vld_C458 = fangyuan4_C [55:55] ;
  logic [0:0] cv_dma_rd_rsp_vld_R459 ;
  logic [0:0] cv_dma_rd_rsp_vld_X459 ;
  logic [0:0] cv_dma_rd_rsp_vld_C459 ;
  assign cv_dma_rd_rsp_vld_R459 = fangyuan4_R [54:54] ;
  assign cv_dma_rd_rsp_vld_X459 = fangyuan4_X [54:54] ;
  assign cv_dma_rd_rsp_vld_C459 = fangyuan4_C [54:54] ;
  logic [0:0] cv_dma_rd_rsp_vld_R460 ;
  logic [0:0] cv_dma_rd_rsp_vld_X460 ;
  logic [0:0] cv_dma_rd_rsp_vld_C460 ;
  assign cv_dma_rd_rsp_vld_R460 = fangyuan4_R [53:53] ;
  assign cv_dma_rd_rsp_vld_X460 = fangyuan4_X [53:53] ;
  assign cv_dma_rd_rsp_vld_C460 = fangyuan4_C [53:53] ;
  logic [0:0] cv_dma_rd_rsp_vld_R461 ;
  logic [0:0] cv_dma_rd_rsp_vld_X461 ;
  logic [0:0] cv_dma_rd_rsp_vld_C461 ;
  assign cv_dma_rd_rsp_vld_R461 = fangyuan4_R [52:52] ;
  assign cv_dma_rd_rsp_vld_X461 = fangyuan4_X [52:52] ;
  assign cv_dma_rd_rsp_vld_C461 = fangyuan4_C [52:52] ;
  logic [0:0] cv_dma_rd_rsp_vld_R462 ;
  logic [0:0] cv_dma_rd_rsp_vld_X462 ;
  logic [0:0] cv_dma_rd_rsp_vld_C462 ;
  assign cv_dma_rd_rsp_vld_R462 = fangyuan4_R [51:51] ;
  assign cv_dma_rd_rsp_vld_X462 = fangyuan4_X [51:51] ;
  assign cv_dma_rd_rsp_vld_C462 = fangyuan4_C [51:51] ;
  logic [0:0] cv_dma_rd_rsp_vld_R463 ;
  logic [0:0] cv_dma_rd_rsp_vld_X463 ;
  logic [0:0] cv_dma_rd_rsp_vld_C463 ;
  assign cv_dma_rd_rsp_vld_R463 = fangyuan4_R [50:50] ;
  assign cv_dma_rd_rsp_vld_X463 = fangyuan4_X [50:50] ;
  assign cv_dma_rd_rsp_vld_C463 = fangyuan4_C [50:50] ;
  logic [0:0] cv_dma_rd_rsp_vld_R464 ;
  logic [0:0] cv_dma_rd_rsp_vld_X464 ;
  logic [0:0] cv_dma_rd_rsp_vld_C464 ;
  assign cv_dma_rd_rsp_vld_R464 = fangyuan4_R [49:49] ;
  assign cv_dma_rd_rsp_vld_X464 = fangyuan4_X [49:49] ;
  assign cv_dma_rd_rsp_vld_C464 = fangyuan4_C [49:49] ;
  logic [0:0] cv_dma_rd_rsp_vld_R465 ;
  logic [0:0] cv_dma_rd_rsp_vld_X465 ;
  logic [0:0] cv_dma_rd_rsp_vld_C465 ;
  assign cv_dma_rd_rsp_vld_R465 = fangyuan4_R [48:48] ;
  assign cv_dma_rd_rsp_vld_X465 = fangyuan4_X [48:48] ;
  assign cv_dma_rd_rsp_vld_C465 = fangyuan4_C [48:48] ;
  logic [0:0] cv_dma_rd_rsp_vld_R466 ;
  logic [0:0] cv_dma_rd_rsp_vld_X466 ;
  logic [0:0] cv_dma_rd_rsp_vld_C466 ;
  assign cv_dma_rd_rsp_vld_R466 = fangyuan4_R [47:47] ;
  assign cv_dma_rd_rsp_vld_X466 = fangyuan4_X [47:47] ;
  assign cv_dma_rd_rsp_vld_C466 = fangyuan4_C [47:47] ;
  logic [0:0] cv_dma_rd_rsp_vld_R467 ;
  logic [0:0] cv_dma_rd_rsp_vld_X467 ;
  logic [0:0] cv_dma_rd_rsp_vld_C467 ;
  assign cv_dma_rd_rsp_vld_R467 = fangyuan4_R [46:46] ;
  assign cv_dma_rd_rsp_vld_X467 = fangyuan4_X [46:46] ;
  assign cv_dma_rd_rsp_vld_C467 = fangyuan4_C [46:46] ;
  logic [0:0] cv_dma_rd_rsp_vld_R468 ;
  logic [0:0] cv_dma_rd_rsp_vld_X468 ;
  logic [0:0] cv_dma_rd_rsp_vld_C468 ;
  assign cv_dma_rd_rsp_vld_R468 = fangyuan4_R [45:45] ;
  assign cv_dma_rd_rsp_vld_X468 = fangyuan4_X [45:45] ;
  assign cv_dma_rd_rsp_vld_C468 = fangyuan4_C [45:45] ;
  logic [0:0] cv_dma_rd_rsp_vld_R469 ;
  logic [0:0] cv_dma_rd_rsp_vld_X469 ;
  logic [0:0] cv_dma_rd_rsp_vld_C469 ;
  assign cv_dma_rd_rsp_vld_R469 = fangyuan4_R [44:44] ;
  assign cv_dma_rd_rsp_vld_X469 = fangyuan4_X [44:44] ;
  assign cv_dma_rd_rsp_vld_C469 = fangyuan4_C [44:44] ;
  logic [0:0] cv_dma_rd_rsp_vld_R470 ;
  logic [0:0] cv_dma_rd_rsp_vld_X470 ;
  logic [0:0] cv_dma_rd_rsp_vld_C470 ;
  assign cv_dma_rd_rsp_vld_R470 = fangyuan4_R [43:43] ;
  assign cv_dma_rd_rsp_vld_X470 = fangyuan4_X [43:43] ;
  assign cv_dma_rd_rsp_vld_C470 = fangyuan4_C [43:43] ;
  logic [0:0] cv_dma_rd_rsp_vld_R471 ;
  logic [0:0] cv_dma_rd_rsp_vld_X471 ;
  logic [0:0] cv_dma_rd_rsp_vld_C471 ;
  assign cv_dma_rd_rsp_vld_R471 = fangyuan4_R [42:42] ;
  assign cv_dma_rd_rsp_vld_X471 = fangyuan4_X [42:42] ;
  assign cv_dma_rd_rsp_vld_C471 = fangyuan4_C [42:42] ;
  logic [0:0] cv_dma_rd_rsp_vld_R472 ;
  logic [0:0] cv_dma_rd_rsp_vld_X472 ;
  logic [0:0] cv_dma_rd_rsp_vld_C472 ;
  assign cv_dma_rd_rsp_vld_R472 = fangyuan4_R [41:41] ;
  assign cv_dma_rd_rsp_vld_X472 = fangyuan4_X [41:41] ;
  assign cv_dma_rd_rsp_vld_C472 = fangyuan4_C [41:41] ;
  logic [0:0] cv_dma_rd_rsp_vld_R473 ;
  logic [0:0] cv_dma_rd_rsp_vld_X473 ;
  logic [0:0] cv_dma_rd_rsp_vld_C473 ;
  assign cv_dma_rd_rsp_vld_R473 = fangyuan4_R [40:40] ;
  assign cv_dma_rd_rsp_vld_X473 = fangyuan4_X [40:40] ;
  assign cv_dma_rd_rsp_vld_C473 = fangyuan4_C [40:40] ;
  logic [0:0] cv_dma_rd_rsp_vld_R474 ;
  logic [0:0] cv_dma_rd_rsp_vld_X474 ;
  logic [0:0] cv_dma_rd_rsp_vld_C474 ;
  assign cv_dma_rd_rsp_vld_R474 = fangyuan4_R [39:39] ;
  assign cv_dma_rd_rsp_vld_X474 = fangyuan4_X [39:39] ;
  assign cv_dma_rd_rsp_vld_C474 = fangyuan4_C [39:39] ;
  logic [0:0] cv_dma_rd_rsp_vld_R475 ;
  logic [0:0] cv_dma_rd_rsp_vld_X475 ;
  logic [0:0] cv_dma_rd_rsp_vld_C475 ;
  assign cv_dma_rd_rsp_vld_R475 = fangyuan4_R [38:38] ;
  assign cv_dma_rd_rsp_vld_X475 = fangyuan4_X [38:38] ;
  assign cv_dma_rd_rsp_vld_C475 = fangyuan4_C [38:38] ;
  logic [0:0] cv_dma_rd_rsp_vld_R476 ;
  logic [0:0] cv_dma_rd_rsp_vld_X476 ;
  logic [0:0] cv_dma_rd_rsp_vld_C476 ;
  assign cv_dma_rd_rsp_vld_R476 = fangyuan4_R [37:37] ;
  assign cv_dma_rd_rsp_vld_X476 = fangyuan4_X [37:37] ;
  assign cv_dma_rd_rsp_vld_C476 = fangyuan4_C [37:37] ;
  logic [0:0] cv_dma_rd_rsp_vld_R477 ;
  logic [0:0] cv_dma_rd_rsp_vld_X477 ;
  logic [0:0] cv_dma_rd_rsp_vld_C477 ;
  assign cv_dma_rd_rsp_vld_R477 = fangyuan4_R [36:36] ;
  assign cv_dma_rd_rsp_vld_X477 = fangyuan4_X [36:36] ;
  assign cv_dma_rd_rsp_vld_C477 = fangyuan4_C [36:36] ;
  logic [0:0] cv_dma_rd_rsp_vld_R478 ;
  logic [0:0] cv_dma_rd_rsp_vld_X478 ;
  logic [0:0] cv_dma_rd_rsp_vld_C478 ;
  assign cv_dma_rd_rsp_vld_R478 = fangyuan4_R [35:35] ;
  assign cv_dma_rd_rsp_vld_X478 = fangyuan4_X [35:35] ;
  assign cv_dma_rd_rsp_vld_C478 = fangyuan4_C [35:35] ;
  logic [0:0] cv_dma_rd_rsp_vld_R479 ;
  logic [0:0] cv_dma_rd_rsp_vld_X479 ;
  logic [0:0] cv_dma_rd_rsp_vld_C479 ;
  assign cv_dma_rd_rsp_vld_R479 = fangyuan4_R [34:34] ;
  assign cv_dma_rd_rsp_vld_X479 = fangyuan4_X [34:34] ;
  assign cv_dma_rd_rsp_vld_C479 = fangyuan4_C [34:34] ;
  logic [0:0] cv_dma_rd_rsp_vld_R480 ;
  logic [0:0] cv_dma_rd_rsp_vld_X480 ;
  logic [0:0] cv_dma_rd_rsp_vld_C480 ;
  assign cv_dma_rd_rsp_vld_R480 = fangyuan4_R [33:33] ;
  assign cv_dma_rd_rsp_vld_X480 = fangyuan4_X [33:33] ;
  assign cv_dma_rd_rsp_vld_C480 = fangyuan4_C [33:33] ;
  logic [0:0] cv_dma_rd_rsp_vld_R481 ;
  logic [0:0] cv_dma_rd_rsp_vld_X481 ;
  logic [0:0] cv_dma_rd_rsp_vld_C481 ;
  assign cv_dma_rd_rsp_vld_R481 = fangyuan4_R [32:32] ;
  assign cv_dma_rd_rsp_vld_X481 = fangyuan4_X [32:32] ;
  assign cv_dma_rd_rsp_vld_C481 = fangyuan4_C [32:32] ;
  logic [0:0] cv_dma_rd_rsp_vld_R482 ;
  logic [0:0] cv_dma_rd_rsp_vld_X482 ;
  logic [0:0] cv_dma_rd_rsp_vld_C482 ;
  assign cv_dma_rd_rsp_vld_R482 = fangyuan4_R [31:31] ;
  assign cv_dma_rd_rsp_vld_X482 = fangyuan4_X [31:31] ;
  assign cv_dma_rd_rsp_vld_C482 = fangyuan4_C [31:31] ;
  logic [0:0] cv_dma_rd_rsp_vld_R483 ;
  logic [0:0] cv_dma_rd_rsp_vld_X483 ;
  logic [0:0] cv_dma_rd_rsp_vld_C483 ;
  assign cv_dma_rd_rsp_vld_R483 = fangyuan4_R [30:30] ;
  assign cv_dma_rd_rsp_vld_X483 = fangyuan4_X [30:30] ;
  assign cv_dma_rd_rsp_vld_C483 = fangyuan4_C [30:30] ;
  logic [0:0] cv_dma_rd_rsp_vld_R484 ;
  logic [0:0] cv_dma_rd_rsp_vld_X484 ;
  logic [0:0] cv_dma_rd_rsp_vld_C484 ;
  assign cv_dma_rd_rsp_vld_R484 = fangyuan4_R [29:29] ;
  assign cv_dma_rd_rsp_vld_X484 = fangyuan4_X [29:29] ;
  assign cv_dma_rd_rsp_vld_C484 = fangyuan4_C [29:29] ;
  logic [0:0] cv_dma_rd_rsp_vld_R485 ;
  logic [0:0] cv_dma_rd_rsp_vld_X485 ;
  logic [0:0] cv_dma_rd_rsp_vld_C485 ;
  assign cv_dma_rd_rsp_vld_R485 = fangyuan4_R [28:28] ;
  assign cv_dma_rd_rsp_vld_X485 = fangyuan4_X [28:28] ;
  assign cv_dma_rd_rsp_vld_C485 = fangyuan4_C [28:28] ;
  logic [0:0] cv_dma_rd_rsp_vld_R486 ;
  logic [0:0] cv_dma_rd_rsp_vld_X486 ;
  logic [0:0] cv_dma_rd_rsp_vld_C486 ;
  assign cv_dma_rd_rsp_vld_R486 = fangyuan4_R [27:27] ;
  assign cv_dma_rd_rsp_vld_X486 = fangyuan4_X [27:27] ;
  assign cv_dma_rd_rsp_vld_C486 = fangyuan4_C [27:27] ;
  logic [0:0] cv_dma_rd_rsp_vld_R487 ;
  logic [0:0] cv_dma_rd_rsp_vld_X487 ;
  logic [0:0] cv_dma_rd_rsp_vld_C487 ;
  assign cv_dma_rd_rsp_vld_R487 = fangyuan4_R [26:26] ;
  assign cv_dma_rd_rsp_vld_X487 = fangyuan4_X [26:26] ;
  assign cv_dma_rd_rsp_vld_C487 = fangyuan4_C [26:26] ;
  logic [0:0] cv_dma_rd_rsp_vld_R488 ;
  logic [0:0] cv_dma_rd_rsp_vld_X488 ;
  logic [0:0] cv_dma_rd_rsp_vld_C488 ;
  assign cv_dma_rd_rsp_vld_R488 = fangyuan4_R [25:25] ;
  assign cv_dma_rd_rsp_vld_X488 = fangyuan4_X [25:25] ;
  assign cv_dma_rd_rsp_vld_C488 = fangyuan4_C [25:25] ;
  logic [0:0] cv_dma_rd_rsp_vld_R489 ;
  logic [0:0] cv_dma_rd_rsp_vld_X489 ;
  logic [0:0] cv_dma_rd_rsp_vld_C489 ;
  assign cv_dma_rd_rsp_vld_R489 = fangyuan4_R [24:24] ;
  assign cv_dma_rd_rsp_vld_X489 = fangyuan4_X [24:24] ;
  assign cv_dma_rd_rsp_vld_C489 = fangyuan4_C [24:24] ;
  logic [0:0] cv_dma_rd_rsp_vld_R490 ;
  logic [0:0] cv_dma_rd_rsp_vld_X490 ;
  logic [0:0] cv_dma_rd_rsp_vld_C490 ;
  assign cv_dma_rd_rsp_vld_R490 = fangyuan4_R [23:23] ;
  assign cv_dma_rd_rsp_vld_X490 = fangyuan4_X [23:23] ;
  assign cv_dma_rd_rsp_vld_C490 = fangyuan4_C [23:23] ;
  logic [0:0] cv_dma_rd_rsp_vld_R491 ;
  logic [0:0] cv_dma_rd_rsp_vld_X491 ;
  logic [0:0] cv_dma_rd_rsp_vld_C491 ;
  assign cv_dma_rd_rsp_vld_R491 = fangyuan4_R [22:22] ;
  assign cv_dma_rd_rsp_vld_X491 = fangyuan4_X [22:22] ;
  assign cv_dma_rd_rsp_vld_C491 = fangyuan4_C [22:22] ;
  logic [0:0] cv_dma_rd_rsp_vld_R492 ;
  logic [0:0] cv_dma_rd_rsp_vld_X492 ;
  logic [0:0] cv_dma_rd_rsp_vld_C492 ;
  assign cv_dma_rd_rsp_vld_R492 = fangyuan4_R [21:21] ;
  assign cv_dma_rd_rsp_vld_X492 = fangyuan4_X [21:21] ;
  assign cv_dma_rd_rsp_vld_C492 = fangyuan4_C [21:21] ;
  logic [0:0] cv_dma_rd_rsp_vld_R493 ;
  logic [0:0] cv_dma_rd_rsp_vld_X493 ;
  logic [0:0] cv_dma_rd_rsp_vld_C493 ;
  assign cv_dma_rd_rsp_vld_R493 = fangyuan4_R [20:20] ;
  assign cv_dma_rd_rsp_vld_X493 = fangyuan4_X [20:20] ;
  assign cv_dma_rd_rsp_vld_C493 = fangyuan4_C [20:20] ;
  logic [0:0] cv_dma_rd_rsp_vld_R494 ;
  logic [0:0] cv_dma_rd_rsp_vld_X494 ;
  logic [0:0] cv_dma_rd_rsp_vld_C494 ;
  assign cv_dma_rd_rsp_vld_R494 = fangyuan4_R [19:19] ;
  assign cv_dma_rd_rsp_vld_X494 = fangyuan4_X [19:19] ;
  assign cv_dma_rd_rsp_vld_C494 = fangyuan4_C [19:19] ;
  logic [0:0] cv_dma_rd_rsp_vld_R495 ;
  logic [0:0] cv_dma_rd_rsp_vld_X495 ;
  logic [0:0] cv_dma_rd_rsp_vld_C495 ;
  assign cv_dma_rd_rsp_vld_R495 = fangyuan4_R [18:18] ;
  assign cv_dma_rd_rsp_vld_X495 = fangyuan4_X [18:18] ;
  assign cv_dma_rd_rsp_vld_C495 = fangyuan4_C [18:18] ;
  logic [0:0] cv_dma_rd_rsp_vld_R496 ;
  logic [0:0] cv_dma_rd_rsp_vld_X496 ;
  logic [0:0] cv_dma_rd_rsp_vld_C496 ;
  assign cv_dma_rd_rsp_vld_R496 = fangyuan4_R [17:17] ;
  assign cv_dma_rd_rsp_vld_X496 = fangyuan4_X [17:17] ;
  assign cv_dma_rd_rsp_vld_C496 = fangyuan4_C [17:17] ;
  logic [0:0] cv_dma_rd_rsp_vld_R497 ;
  logic [0:0] cv_dma_rd_rsp_vld_X497 ;
  logic [0:0] cv_dma_rd_rsp_vld_C497 ;
  assign cv_dma_rd_rsp_vld_R497 = fangyuan4_R [16:16] ;
  assign cv_dma_rd_rsp_vld_X497 = fangyuan4_X [16:16] ;
  assign cv_dma_rd_rsp_vld_C497 = fangyuan4_C [16:16] ;
  logic [0:0] cv_dma_rd_rsp_vld_R498 ;
  logic [0:0] cv_dma_rd_rsp_vld_X498 ;
  logic [0:0] cv_dma_rd_rsp_vld_C498 ;
  assign cv_dma_rd_rsp_vld_R498 = fangyuan4_R [15:15] ;
  assign cv_dma_rd_rsp_vld_X498 = fangyuan4_X [15:15] ;
  assign cv_dma_rd_rsp_vld_C498 = fangyuan4_C [15:15] ;
  logic [0:0] cv_dma_rd_rsp_vld_R499 ;
  logic [0:0] cv_dma_rd_rsp_vld_X499 ;
  logic [0:0] cv_dma_rd_rsp_vld_C499 ;
  assign cv_dma_rd_rsp_vld_R499 = fangyuan4_R [14:14] ;
  assign cv_dma_rd_rsp_vld_X499 = fangyuan4_X [14:14] ;
  assign cv_dma_rd_rsp_vld_C499 = fangyuan4_C [14:14] ;
  logic [0:0] cv_dma_rd_rsp_vld_R500 ;
  logic [0:0] cv_dma_rd_rsp_vld_X500 ;
  logic [0:0] cv_dma_rd_rsp_vld_C500 ;
  assign cv_dma_rd_rsp_vld_R500 = fangyuan4_R [13:13] ;
  assign cv_dma_rd_rsp_vld_X500 = fangyuan4_X [13:13] ;
  assign cv_dma_rd_rsp_vld_C500 = fangyuan4_C [13:13] ;
  logic [0:0] cv_dma_rd_rsp_vld_R501 ;
  logic [0:0] cv_dma_rd_rsp_vld_X501 ;
  logic [0:0] cv_dma_rd_rsp_vld_C501 ;
  assign cv_dma_rd_rsp_vld_R501 = fangyuan4_R [12:12] ;
  assign cv_dma_rd_rsp_vld_X501 = fangyuan4_X [12:12] ;
  assign cv_dma_rd_rsp_vld_C501 = fangyuan4_C [12:12] ;
  logic [0:0] cv_dma_rd_rsp_vld_R502 ;
  logic [0:0] cv_dma_rd_rsp_vld_X502 ;
  logic [0:0] cv_dma_rd_rsp_vld_C502 ;
  assign cv_dma_rd_rsp_vld_R502 = fangyuan4_R [11:11] ;
  assign cv_dma_rd_rsp_vld_X502 = fangyuan4_X [11:11] ;
  assign cv_dma_rd_rsp_vld_C502 = fangyuan4_C [11:11] ;
  logic [0:0] cv_dma_rd_rsp_vld_R503 ;
  logic [0:0] cv_dma_rd_rsp_vld_X503 ;
  logic [0:0] cv_dma_rd_rsp_vld_C503 ;
  assign cv_dma_rd_rsp_vld_R503 = fangyuan4_R [10:10] ;
  assign cv_dma_rd_rsp_vld_X503 = fangyuan4_X [10:10] ;
  assign cv_dma_rd_rsp_vld_C503 = fangyuan4_C [10:10] ;
  logic [0:0] cv_dma_rd_rsp_vld_R504 ;
  logic [0:0] cv_dma_rd_rsp_vld_X504 ;
  logic [0:0] cv_dma_rd_rsp_vld_C504 ;
  assign cv_dma_rd_rsp_vld_R504 = fangyuan4_R [9:9] ;
  assign cv_dma_rd_rsp_vld_X504 = fangyuan4_X [9:9] ;
  assign cv_dma_rd_rsp_vld_C504 = fangyuan4_C [9:9] ;
  logic [0:0] cv_dma_rd_rsp_vld_R505 ;
  logic [0:0] cv_dma_rd_rsp_vld_X505 ;
  logic [0:0] cv_dma_rd_rsp_vld_C505 ;
  assign cv_dma_rd_rsp_vld_R505 = fangyuan4_R [8:8] ;
  assign cv_dma_rd_rsp_vld_X505 = fangyuan4_X [8:8] ;
  assign cv_dma_rd_rsp_vld_C505 = fangyuan4_C [8:8] ;
  logic [0:0] cv_dma_rd_rsp_vld_R506 ;
  logic [0:0] cv_dma_rd_rsp_vld_X506 ;
  logic [0:0] cv_dma_rd_rsp_vld_C506 ;
  assign cv_dma_rd_rsp_vld_R506 = fangyuan4_R [7:7] ;
  assign cv_dma_rd_rsp_vld_X506 = fangyuan4_X [7:7] ;
  assign cv_dma_rd_rsp_vld_C506 = fangyuan4_C [7:7] ;
  logic [0:0] cv_dma_rd_rsp_vld_R507 ;
  logic [0:0] cv_dma_rd_rsp_vld_X507 ;
  logic [0:0] cv_dma_rd_rsp_vld_C507 ;
  assign cv_dma_rd_rsp_vld_R507 = fangyuan4_R [6:6] ;
  assign cv_dma_rd_rsp_vld_X507 = fangyuan4_X [6:6] ;
  assign cv_dma_rd_rsp_vld_C507 = fangyuan4_C [6:6] ;
  logic [0:0] cv_dma_rd_rsp_vld_R508 ;
  logic [0:0] cv_dma_rd_rsp_vld_X508 ;
  logic [0:0] cv_dma_rd_rsp_vld_C508 ;
  assign cv_dma_rd_rsp_vld_R508 = fangyuan4_R [5:5] ;
  assign cv_dma_rd_rsp_vld_X508 = fangyuan4_X [5:5] ;
  assign cv_dma_rd_rsp_vld_C508 = fangyuan4_C [5:5] ;
  logic [0:0] cv_dma_rd_rsp_vld_R509 ;
  logic [0:0] cv_dma_rd_rsp_vld_X509 ;
  logic [0:0] cv_dma_rd_rsp_vld_C509 ;
  assign cv_dma_rd_rsp_vld_R509 = fangyuan4_R [4:4] ;
  assign cv_dma_rd_rsp_vld_X509 = fangyuan4_X [4:4] ;
  assign cv_dma_rd_rsp_vld_C509 = fangyuan4_C [4:4] ;
  logic [0:0] cv_dma_rd_rsp_vld_R510 ;
  logic [0:0] cv_dma_rd_rsp_vld_X510 ;
  logic [0:0] cv_dma_rd_rsp_vld_C510 ;
  assign cv_dma_rd_rsp_vld_R510 = fangyuan4_R [3:3] ;
  assign cv_dma_rd_rsp_vld_X510 = fangyuan4_X [3:3] ;
  assign cv_dma_rd_rsp_vld_C510 = fangyuan4_C [3:3] ;
  logic [0:0] cv_dma_rd_rsp_vld_R511 ;
  logic [0:0] cv_dma_rd_rsp_vld_X511 ;
  logic [0:0] cv_dma_rd_rsp_vld_C511 ;
  assign cv_dma_rd_rsp_vld_R511 = fangyuan4_R [2:2] ;
  assign cv_dma_rd_rsp_vld_X511 = fangyuan4_X [2:2] ;
  assign cv_dma_rd_rsp_vld_C511 = fangyuan4_C [2:2] ;
  logic [0:0] cv_dma_rd_rsp_vld_R512 ;
  logic [0:0] cv_dma_rd_rsp_vld_X512 ;
  logic [0:0] cv_dma_rd_rsp_vld_C512 ;
  assign cv_dma_rd_rsp_vld_R512 = fangyuan4_R [1:1] ;
  assign cv_dma_rd_rsp_vld_X512 = fangyuan4_X [1:1] ;
  assign cv_dma_rd_rsp_vld_C512 = fangyuan4_C [1:1] ;
  logic [0:0] cv_dma_rd_rsp_vld_R513 ;
  logic [0:0] cv_dma_rd_rsp_vld_X513 ;
  logic [0:0] cv_dma_rd_rsp_vld_C513 ;
  assign cv_dma_rd_rsp_vld_R513 = fangyuan4_R [0:0] ;
  assign cv_dma_rd_rsp_vld_X513 = fangyuan4_X [0:0] ;
  assign cv_dma_rd_rsp_vld_C513 = fangyuan4_C [0:0] ;

  assign fangyuan3 = fangyuan4 & cv_dma_rd_rsp_pd;
  assign fangyuan3_S = 0 ;
  logic [513:0] fangyuan4_C0 ;
  logic [513:0] fangyuan4_R0 ;
  logic [513:0] fangyuan4_X0 ;
  logic [513:0] cv_dma_rd_rsp_pd_C0 ;
  logic [513:0] cv_dma_rd_rsp_pd_R0 ;
  logic [513:0] cv_dma_rd_rsp_pd_X0 ;
  assign fangyuan3_T = fangyuan4_T | cv_dma_rd_rsp_pd_T ;
  assign fangyuan4_C0 = fangyuan3_C ;
  assign fangyuan4_X0 = fangyuan3_X ;
  assign cv_dma_rd_rsp_pd_C0 = fangyuan3_C ;
  assign cv_dma_rd_rsp_pd_X0 = fangyuan3_X ;
  assign fangyuan4_R0 = ( fangyuan3_R | fangyuan3_C & cv_dma_rd_rsp_pd_T ) & { 514{ cv_dma_rd_rsp_pd != 0 }} ;
  assign cv_dma_rd_rsp_pd_R0 = ( fangyuan3_R | fangyuan3_C & fangyuan4_T ) & { 514{ fangyuan4 != 0 }} ;
  assign _005_ = dma_rd_cdt_lat_fifo_pop & reg_cmd_src_ram_type;
  assign _005__S = 0 ;
  logic [0:0] dma_rd_cdt_lat_fifo_pop_C0 ;
  logic [0:0] dma_rd_cdt_lat_fifo_pop_R0 ;
  logic [0:0] dma_rd_cdt_lat_fifo_pop_X0 ;
  logic [0:0] reg_cmd_src_ram_type_C0 ;
  logic [0:0] reg_cmd_src_ram_type_R0 ;
  logic [0:0] reg_cmd_src_ram_type_X0 ;
  assign _005__T = dma_rd_cdt_lat_fifo_pop_T | reg_cmd_src_ram_type_T ;
  assign dma_rd_cdt_lat_fifo_pop_C0 = _005__C ;
  assign dma_rd_cdt_lat_fifo_pop_X0 = _005__X ;
  assign reg_cmd_src_ram_type_C0 = _005__C ;
  assign reg_cmd_src_ram_type_X0 = _005__X ;
  assign dma_rd_cdt_lat_fifo_pop_R0 = ( _005__R | _005__C & reg_cmd_src_ram_type_T ) & { 1{ reg_cmd_src_ram_type != 0 }} ;
  assign reg_cmd_src_ram_type_R0 = ( _005__R | _005__C & dma_rd_cdt_lat_fifo_pop_T ) & { 1{ dma_rd_cdt_lat_fifo_pop != 0 }} ;
  assign _004_ = dma_rd_cdt_lat_fifo_pop & _042_;
  assign _004__S = 0 ;
  logic [0:0] dma_rd_cdt_lat_fifo_pop_C1 ;
  logic [0:0] dma_rd_cdt_lat_fifo_pop_R1 ;
  logic [0:0] dma_rd_cdt_lat_fifo_pop_X1 ;
  logic [0:0] _042__C0 ;
  logic [0:0] _042__R0 ;
  logic [0:0] _042__X0 ;
  assign _004__T = dma_rd_cdt_lat_fifo_pop_T | _042__T ;
  assign dma_rd_cdt_lat_fifo_pop_C1 = _004__C ;
  assign dma_rd_cdt_lat_fifo_pop_X1 = _004__X ;
  assign _042__C0 = _004__C ;
  assign _042__X0 = _004__X ;
  assign dma_rd_cdt_lat_fifo_pop_R1 = ( _004__R | _004__C & _042__T ) & { 1{ _042_ != 0 }} ;
  assign _042__R0 = ( _004__R | _004__C & dma_rd_cdt_lat_fifo_pop_T ) & { 1{ dma_rd_cdt_lat_fifo_pop != 0 }} ;
  assign _034_ = tran_dat_accept & is_last_beat;
  assign _034__S = 0 ;
  logic [0:0] tran_dat_accept_C0 ;
  logic [0:0] tran_dat_accept_R0 ;
  logic [0:0] tran_dat_accept_X0 ;
  logic [0:0] is_last_beat_C0 ;
  logic [0:0] is_last_beat_R0 ;
  logic [0:0] is_last_beat_X0 ;
  assign _034__T = tran_dat_accept_T | is_last_beat_T ;
  assign tran_dat_accept_C0 = _034__C ;
  assign tran_dat_accept_X0 = _034__X ;
  assign is_last_beat_C0 = _034__C ;
  assign is_last_beat_X0 = _034__X ;
  assign tran_dat_accept_R0 = ( _034__R | _034__C & is_last_beat_T ) & { 1{ is_last_beat != 0 }} ;
  assign is_last_beat_R0 = ( _034__R | _034__C & tran_dat_accept_T ) & { 1{ tran_dat_accept != 0 }} ;
  assign _035_ = _034_ & is_cube_last;
  assign _035__S = 0 ;
  logic [0:0] _034__C0 ;
  logic [0:0] _034__R0 ;
  logic [0:0] _034__X0 ;
  logic [0:0] is_cube_last_C0 ;
  logic [0:0] is_cube_last_R0 ;
  logic [0:0] is_cube_last_X0 ;
  assign _035__T = _034__T | is_cube_last_T ;
  assign _034__C0 = _035__C ;
  assign _034__X0 = _035__X ;
  assign is_cube_last_C0 = _035__C ;
  assign is_cube_last_X0 = _035__X ;
  assign _034__R0 = ( _035__R | _035__C & is_cube_last_T ) & { 1{ is_cube_last != 0 }} ;
  assign is_cube_last_R0 = ( _035__R | _035__C & _034__T ) & { 1{ _034_ != 0 }} ;
  assign ld2st_rd_accept = ld2st_rd_prdy & ld2st_rd_pvld;
  assign ld2st_rd_accept_S = 0 ;
  logic [0:0] ld2st_rd_prdy_C1 ;
  logic [0:0] ld2st_rd_prdy_R1 ;
  logic [0:0] ld2st_rd_prdy_X1 ;
  logic [0:0] ld2st_rd_pvld_C0 ;
  logic [0:0] ld2st_rd_pvld_R0 ;
  logic [0:0] ld2st_rd_pvld_X0 ;
  assign ld2st_rd_accept_T = ld2st_rd_prdy_T | ld2st_rd_pvld_T ;
  assign ld2st_rd_prdy_C1 = ld2st_rd_accept_C ;
  assign ld2st_rd_prdy_X1 = ld2st_rd_accept_X ;
  assign ld2st_rd_pvld_C0 = ld2st_rd_accept_C ;
  assign ld2st_rd_pvld_X0 = ld2st_rd_accept_X ;
  assign ld2st_rd_prdy_R1 = ( ld2st_rd_accept_R | ld2st_rd_accept_C & ld2st_rd_pvld_T ) & { 1{ ld2st_rd_pvld != 0 }} ;
  assign ld2st_rd_pvld_R0 = ( ld2st_rd_accept_R | ld2st_rd_accept_C & ld2st_rd_prdy_T ) & { 1{ ld2st_rd_prdy != 0 }} ;
  assign dma_rd_cdt_lat_fifo_pop = dma_wr_dat_pvld & dma_wr_dat_rdy;
  assign dma_rd_cdt_lat_fifo_pop_S = 0 ;
  logic [0:0] dma_wr_dat_pvld_C0 ;
  logic [0:0] dma_wr_dat_pvld_R0 ;
  logic [0:0] dma_wr_dat_pvld_X0 ;
  logic [0:0] dma_wr_dat_rdy_C0 ;
  logic [0:0] dma_wr_dat_rdy_R0 ;
  logic [0:0] dma_wr_dat_rdy_X0 ;
  assign dma_rd_cdt_lat_fifo_pop_T = dma_wr_dat_pvld_T | dma_wr_dat_rdy_T ;
  assign dma_wr_dat_pvld_C0 = dma_rd_cdt_lat_fifo_pop_C ;
  assign dma_wr_dat_pvld_X0 = dma_rd_cdt_lat_fifo_pop_X ;
  assign dma_wr_dat_rdy_C0 = dma_rd_cdt_lat_fifo_pop_C ;
  assign dma_wr_dat_rdy_X0 = dma_rd_cdt_lat_fifo_pop_X ;
  assign dma_wr_dat_pvld_R0 = ( dma_rd_cdt_lat_fifo_pop_R | dma_rd_cdt_lat_fifo_pop_C & dma_wr_dat_rdy_T ) & { 1{ dma_wr_dat_rdy != 0 }} ;
  assign dma_wr_dat_rdy_R0 = ( dma_rd_cdt_lat_fifo_pop_R | dma_rd_cdt_lat_fifo_pop_C & dma_wr_dat_pvld_T ) & { 1{ dma_wr_dat_pvld != 0 }} ;
  assign _036_ = dma_wr_cmd_vld & dma_wr_cmd_rdy;
  assign _036__S = 0 ;
  logic [0:0] dma_wr_cmd_vld_C0 ;
  logic [0:0] dma_wr_cmd_vld_R0 ;
  logic [0:0] dma_wr_cmd_vld_X0 ;
  logic [0:0] dma_wr_cmd_rdy_C0 ;
  logic [0:0] dma_wr_cmd_rdy_R0 ;
  logic [0:0] dma_wr_cmd_rdy_X0 ;
  assign _036__T = dma_wr_cmd_vld_T | dma_wr_cmd_rdy_T ;
  assign dma_wr_cmd_vld_C0 = _036__C ;
  assign dma_wr_cmd_vld_X0 = _036__X ;
  assign dma_wr_cmd_rdy_C0 = _036__C ;
  assign dma_wr_cmd_rdy_X0 = _036__X ;
  assign dma_wr_cmd_vld_R0 = ( _036__R | _036__C & dma_wr_cmd_rdy_T ) & { 1{ dma_wr_cmd_rdy != 0 }} ;
  assign dma_wr_cmd_rdy_R0 = ( _036__R | _036__C & dma_wr_cmd_vld_T ) & { 1{ dma_wr_cmd_vld != 0 }} ;
  assign fifo_intr_wr_pvld = _036_ & dma_wr_cmd_require_ack;
  assign fifo_intr_wr_pvld_S = 0 ;
  logic [0:0] _036__C0 ;
  logic [0:0] _036__R0 ;
  logic [0:0] _036__X0 ;
  logic [0:0] dma_wr_cmd_require_ack_C0 ;
  logic [0:0] dma_wr_cmd_require_ack_R0 ;
  logic [0:0] dma_wr_cmd_require_ack_X0 ;
  assign fifo_intr_wr_pvld_T = _036__T | dma_wr_cmd_require_ack_T ;
  assign _036__C0 = fifo_intr_wr_pvld_C ;
  assign _036__X0 = fifo_intr_wr_pvld_X ;
  assign dma_wr_cmd_require_ack_C0 = fifo_intr_wr_pvld_C ;
  assign dma_wr_cmd_require_ack_X0 = fifo_intr_wr_pvld_X ;
  assign _036__R0 = ( fifo_intr_wr_pvld_R | fifo_intr_wr_pvld_C & dma_wr_cmd_require_ack_T ) & { 1{ dma_wr_cmd_require_ack != 0 }} ;
  assign dma_wr_cmd_require_ack_R0 = ( fifo_intr_wr_pvld_R | fifo_intr_wr_pvld_C & _036__T ) & { 1{ _036_ != 0 }} ;
  assign _037_ = fifo_intr_rd_pvld & dma_wr_rsp_complete;
  assign _037__S = 0 ;
  logic [0:0] fifo_intr_rd_pvld_C0 ;
  logic [0:0] fifo_intr_rd_pvld_R0 ;
  logic [0:0] fifo_intr_rd_pvld_X0 ;
  logic [0:0] dma_wr_rsp_complete_C0 ;
  logic [0:0] dma_wr_rsp_complete_R0 ;
  logic [0:0] dma_wr_rsp_complete_X0 ;
  assign _037__T = fifo_intr_rd_pvld_T | dma_wr_rsp_complete_T ;
  assign fifo_intr_rd_pvld_C0 = _037__C ;
  assign fifo_intr_rd_pvld_X0 = _037__X ;
  assign dma_wr_rsp_complete_C0 = _037__C ;
  assign dma_wr_rsp_complete_X0 = _037__X ;
  assign fifo_intr_rd_pvld_R0 = ( _037__R | _037__C & dma_wr_rsp_complete_T ) & { 1{ dma_wr_rsp_complete != 0 }} ;
  assign dma_wr_rsp_complete_R0 = ( _037__R | _037__C & fifo_intr_rd_pvld_T ) & { 1{ fifo_intr_rd_pvld != 0 }} ;
  assign st2csb_grp0_done = _037_ & _043_;
  assign st2csb_grp0_done_S = 0 ;
  logic [0:0] _037__C0 ;
  logic [0:0] _037__R0 ;
  logic [0:0] _037__X0 ;
  logic [0:0] _043__C0 ;
  logic [0:0] _043__R0 ;
  logic [0:0] _043__X0 ;
  assign st2csb_grp0_done_T = _037__T | _043__T ;
  assign _037__C0 = st2csb_grp0_done_C ;
  assign _037__X0 = st2csb_grp0_done_X ;
  assign _043__C0 = st2csb_grp0_done_C ;
  assign _043__X0 = st2csb_grp0_done_X ;
  assign _037__R0 = ( st2csb_grp0_done_R | st2csb_grp0_done_C & _043__T ) & { 1{ _043_ != 0 }} ;
  assign _043__R0 = ( st2csb_grp0_done_R | st2csb_grp0_done_C & _037__T ) & { 1{ _037_ != 0 }} ;
  assign st2csb_grp1_done = _037_ & fifo_intr_rd_pd;
  assign st2csb_grp1_done_S = 0 ;
  logic [0:0] _037__C1 ;
  logic [0:0] _037__R1 ;
  logic [0:0] _037__X1 ;
  logic [0:0] fifo_intr_rd_pd_C0 ;
  logic [0:0] fifo_intr_rd_pd_R0 ;
  logic [0:0] fifo_intr_rd_pd_X0 ;
  assign st2csb_grp1_done_T = _037__T | fifo_intr_rd_pd_T ;
  assign _037__C1 = st2csb_grp1_done_C ;
  assign _037__X1 = st2csb_grp1_done_X ;
  assign fifo_intr_rd_pd_C0 = st2csb_grp1_done_C ;
  assign fifo_intr_rd_pd_X0 = st2csb_grp1_done_X ;
  assign _037__R1 = ( st2csb_grp1_done_R | st2csb_grp1_done_C & fifo_intr_rd_pd_T ) & { 1{ fifo_intr_rd_pd != 0 }} ;
  assign fifo_intr_rd_pd_R0 = ( st2csb_grp1_done_R | st2csb_grp1_done_C & _037__T ) & { 1{ _037_ != 0 }} ;
  assign dma_wr_cmd_rdy = dma_wr_req_rdy & cmd_en;
  assign dma_wr_cmd_rdy_S = 0 ;
  logic [0:0] dma_wr_req_rdy_C0 ;
  logic [0:0] dma_wr_req_rdy_R0 ;
  logic [0:0] dma_wr_req_rdy_X0 ;
  logic [0:0] cmd_en_C1 ;
  logic [0:0] cmd_en_R1 ;
  logic [0:0] cmd_en_X1 ;
  assign dma_wr_cmd_rdy_T = dma_wr_req_rdy_T | cmd_en_T ;
  assign dma_wr_req_rdy_C0 = dma_wr_cmd_rdy_C ;
  assign dma_wr_req_rdy_X0 = dma_wr_cmd_rdy_X ;
  assign cmd_en_C1 = dma_wr_cmd_rdy_C ;
  assign cmd_en_X1 = dma_wr_cmd_rdy_X ;
  assign dma_wr_req_rdy_R0 = ( dma_wr_cmd_rdy_R | dma_wr_cmd_rdy_C & cmd_en_T ) & { 1{ cmd_en != 0 }} ;
  assign cmd_en_R1 = ( dma_wr_cmd_rdy_R | dma_wr_cmd_rdy_C & dma_wr_req_rdy_T ) & { 1{ dma_wr_req_rdy != 0 }} ;
  assign dma_wr_dat_rdy = dma_wr_req_rdy & dat_en;
  assign dma_wr_dat_rdy_S = 0 ;
  logic [0:0] dma_wr_req_rdy_C1 ;
  logic [0:0] dma_wr_req_rdy_R1 ;
  logic [0:0] dma_wr_req_rdy_X1 ;
  logic [0:0] dat_en_C0 ;
  logic [0:0] dat_en_R0 ;
  logic [0:0] dat_en_X0 ;
  assign dma_wr_dat_rdy_T = dma_wr_req_rdy_T | dat_en_T ;
  assign dma_wr_req_rdy_C1 = dma_wr_dat_rdy_C ;
  assign dma_wr_req_rdy_X1 = dma_wr_dat_rdy_X ;
  assign dat_en_C0 = dma_wr_dat_rdy_C ;
  assign dat_en_X0 = dma_wr_dat_rdy_X ;
  assign dma_wr_req_rdy_R1 = ( dma_wr_dat_rdy_R | dma_wr_dat_rdy_C & dat_en_T ) & { 1{ dat_en != 0 }} ;
  assign dat_en_R0 = ( dma_wr_dat_rdy_R | dma_wr_dat_rdy_C & dma_wr_req_rdy_T ) & { 1{ dma_wr_req_rdy != 0 }} ;
  assign tran_cmd_accept = dma_wr_cmd_rdy & dma_wr_req_vld;
  assign tran_cmd_accept_S = 0 ;
  logic [0:0] dma_wr_cmd_rdy_C1 ;
  logic [0:0] dma_wr_cmd_rdy_R1 ;
  logic [0:0] dma_wr_cmd_rdy_X1 ;
  logic [0:0] dma_wr_req_vld_C1 ;
  logic [0:0] dma_wr_req_vld_R1 ;
  logic [0:0] dma_wr_req_vld_X1 ;
  assign tran_cmd_accept_T = dma_wr_cmd_rdy_T | dma_wr_req_vld_T ;
  assign dma_wr_cmd_rdy_C1 = tran_cmd_accept_C ;
  assign dma_wr_cmd_rdy_X1 = tran_cmd_accept_X ;
  assign dma_wr_req_vld_C1 = tran_cmd_accept_C ;
  assign dma_wr_req_vld_X1 = tran_cmd_accept_X ;
  assign dma_wr_cmd_rdy_R1 = ( tran_cmd_accept_R | tran_cmd_accept_C & dma_wr_req_vld_T ) & { 1{ dma_wr_req_vld != 0 }} ;
  assign dma_wr_req_vld_R1 = ( tran_cmd_accept_R | tran_cmd_accept_C & dma_wr_cmd_rdy_T ) & { 1{ dma_wr_cmd_rdy != 0 }} ;
  assign tran_dat_accept = dma_wr_dat_rdy & dma_wr_req_vld;
  assign tran_dat_accept_S = 0 ;
  logic [0:0] dma_wr_dat_rdy_C1 ;
  logic [0:0] dma_wr_dat_rdy_R1 ;
  logic [0:0] dma_wr_dat_rdy_X1 ;
  logic [0:0] dma_wr_req_vld_C2 ;
  logic [0:0] dma_wr_req_vld_R2 ;
  logic [0:0] dma_wr_req_vld_X2 ;
  assign tran_dat_accept_T = dma_wr_dat_rdy_T | dma_wr_req_vld_T ;
  assign dma_wr_dat_rdy_C1 = tran_dat_accept_C ;
  assign dma_wr_dat_rdy_X1 = tran_dat_accept_X ;
  assign dma_wr_req_vld_C2 = tran_dat_accept_C ;
  assign dma_wr_req_vld_X2 = tran_dat_accept_X ;
  assign dma_wr_dat_rdy_R1 = ( tran_dat_accept_R | tran_dat_accept_C & dma_wr_req_vld_T ) & { 1{ dma_wr_req_vld != 0 }} ;
  assign dma_wr_req_vld_R2 = ( tran_dat_accept_R | tran_dat_accept_C & dma_wr_dat_rdy_T ) & { 1{ dma_wr_dat_rdy != 0 }} ;
  assign dma_wr_cmd_vld = cmd_en & tran_cmd_valid;
  assign dma_wr_cmd_vld_S = 0 ;
  logic [0:0] cmd_en_C2 ;
  logic [0:0] cmd_en_R2 ;
  logic [0:0] cmd_en_X2 ;
  logic [0:0] tran_cmd_valid_C0 ;
  logic [0:0] tran_cmd_valid_R0 ;
  logic [0:0] tran_cmd_valid_X0 ;
  assign dma_wr_cmd_vld_T = cmd_en_T | tran_cmd_valid_T ;
  assign cmd_en_C2 = dma_wr_cmd_vld_C ;
  assign cmd_en_X2 = dma_wr_cmd_vld_X ;
  assign tran_cmd_valid_C0 = dma_wr_cmd_vld_C ;
  assign tran_cmd_valid_X0 = dma_wr_cmd_vld_X ;
  assign cmd_en_R2 = ( dma_wr_cmd_vld_R | dma_wr_cmd_vld_C & tran_cmd_valid_T ) & { 1{ tran_cmd_valid != 0 }} ;
  assign tran_cmd_valid_R0 = ( dma_wr_cmd_vld_R | dma_wr_cmd_vld_C & cmd_en_T ) & { 1{ cmd_en != 0 }} ;
  assign dma_wr_cmd_require_ack = reg_cmd_interrupt & is_cube_last;
  assign dma_wr_cmd_require_ack_S = 0 ;
  logic [0:0] reg_cmd_interrupt_C0 ;
  logic [0:0] reg_cmd_interrupt_R0 ;
  logic [0:0] reg_cmd_interrupt_X0 ;
  logic [0:0] is_cube_last_C1 ;
  logic [0:0] is_cube_last_R1 ;
  logic [0:0] is_cube_last_X1 ;
  assign dma_wr_cmd_require_ack_T = reg_cmd_interrupt_T | is_cube_last_T ;
  assign reg_cmd_interrupt_C0 = dma_wr_cmd_require_ack_C ;
  assign reg_cmd_interrupt_X0 = dma_wr_cmd_require_ack_X ;
  assign is_cube_last_C1 = dma_wr_cmd_require_ack_C ;
  assign is_cube_last_X1 = dma_wr_cmd_require_ack_X ;
  assign reg_cmd_interrupt_R0 = ( dma_wr_cmd_require_ack_R | dma_wr_cmd_require_ack_C & is_cube_last_T ) & { 1{ is_cube_last != 0 }} ;
  assign is_cube_last_R1 = ( dma_wr_cmd_require_ack_R | dma_wr_cmd_require_ack_C & reg_cmd_interrupt_T ) & { 1{ reg_cmd_interrupt != 0 }} ;
  assign dma_wr_dat_vld = dat_en & dma_wr_dat_pvld;
  assign dma_wr_dat_vld_S = 0 ;
  logic [0:0] dat_en_C1 ;
  logic [0:0] dat_en_R1 ;
  logic [0:0] dat_en_X1 ;
  logic [0:0] dma_wr_dat_pvld_C1 ;
  logic [0:0] dma_wr_dat_pvld_R1 ;
  logic [0:0] dma_wr_dat_pvld_X1 ;
  assign dma_wr_dat_vld_T = dat_en_T | dma_wr_dat_pvld_T ;
  assign dat_en_C1 = dma_wr_dat_vld_C ;
  assign dat_en_X1 = dma_wr_dat_vld_X ;
  assign dma_wr_dat_pvld_C1 = dma_wr_dat_vld_C ;
  assign dma_wr_dat_pvld_X1 = dma_wr_dat_vld_X ;
  assign dat_en_R1 = ( dma_wr_dat_vld_R | dma_wr_dat_vld_C & dma_wr_dat_pvld_T ) & { 1{ dma_wr_dat_pvld != 0 }} ;
  assign dma_wr_dat_pvld_R1 = ( dma_wr_dat_vld_R | dma_wr_dat_vld_C & dat_en_T ) & { 1{ dat_en != 0 }} ;
  assign cv_dma_wr_req_vld = dma_wr_req_vld & _046_;
  assign cv_dma_wr_req_vld_S = 0 ;
  logic [0:0] dma_wr_req_vld_C3 ;
  logic [0:0] dma_wr_req_vld_R3 ;
  logic [0:0] dma_wr_req_vld_X3 ;
  logic [0:0] _046__C0 ;
  logic [0:0] _046__R0 ;
  logic [0:0] _046__X0 ;
  assign cv_dma_wr_req_vld_T = dma_wr_req_vld_T | _046__T ;
  assign dma_wr_req_vld_C3 = cv_dma_wr_req_vld_C ;
  assign dma_wr_req_vld_X3 = cv_dma_wr_req_vld_X ;
  assign _046__C0 = cv_dma_wr_req_vld_C ;
  assign _046__X0 = cv_dma_wr_req_vld_X ;
  assign dma_wr_req_vld_R3 = ( cv_dma_wr_req_vld_R | cv_dma_wr_req_vld_C & _046__T ) & { 1{ _046_ != 0 }} ;
  assign _046__R0 = ( cv_dma_wr_req_vld_R | cv_dma_wr_req_vld_C & dma_wr_req_vld_T ) & { 1{ dma_wr_req_vld != 0 }} ;
  assign mc_dma_wr_req_vld = dma_wr_req_vld & reg_cmd_dst_ram_type;
  assign mc_dma_wr_req_vld_S = 0 ;
  logic [0:0] dma_wr_req_vld_C4 ;
  logic [0:0] dma_wr_req_vld_R4 ;
  logic [0:0] dma_wr_req_vld_X4 ;
  logic [0:0] reg_cmd_dst_ram_type_C0 ;
  logic [0:0] reg_cmd_dst_ram_type_R0 ;
  logic [0:0] reg_cmd_dst_ram_type_X0 ;
  assign mc_dma_wr_req_vld_T = dma_wr_req_vld_T | reg_cmd_dst_ram_type_T ;
  assign dma_wr_req_vld_C4 = mc_dma_wr_req_vld_C ;
  assign dma_wr_req_vld_X4 = mc_dma_wr_req_vld_X ;
  assign reg_cmd_dst_ram_type_C0 = mc_dma_wr_req_vld_C ;
  assign reg_cmd_dst_ram_type_X0 = mc_dma_wr_req_vld_X ;
  assign dma_wr_req_vld_R4 = ( mc_dma_wr_req_vld_R | mc_dma_wr_req_vld_C & reg_cmd_dst_ram_type_T ) & { 1{ reg_cmd_dst_ram_type != 0 }} ;
  assign reg_cmd_dst_ram_type_R0 = ( mc_dma_wr_req_vld_R | mc_dma_wr_req_vld_C & dma_wr_req_vld_T ) & { 1{ dma_wr_req_vld != 0 }} ;
  assign cv_wr_req_rdyi = cv_dma_wr_req_rdy & _046_;
  assign cv_wr_req_rdyi_S = 0 ;
  logic [0:0] cv_dma_wr_req_rdy_C0 ;
  logic [0:0] cv_dma_wr_req_rdy_R0 ;
  logic [0:0] cv_dma_wr_req_rdy_X0 ;
  logic [0:0] _046__C1 ;
  logic [0:0] _046__R1 ;
  logic [0:0] _046__X1 ;
  assign cv_wr_req_rdyi_T = cv_dma_wr_req_rdy_T | _046__T ;
  assign cv_dma_wr_req_rdy_C0 = cv_wr_req_rdyi_C ;
  assign cv_dma_wr_req_rdy_X0 = cv_wr_req_rdyi_X ;
  assign _046__C1 = cv_wr_req_rdyi_C ;
  assign _046__X1 = cv_wr_req_rdyi_X ;
  assign cv_dma_wr_req_rdy_R0 = ( cv_wr_req_rdyi_R | cv_wr_req_rdyi_C & _046__T ) & { 1{ _046_ != 0 }} ;
  assign _046__R1 = ( cv_wr_req_rdyi_R | cv_wr_req_rdyi_C & cv_dma_wr_req_rdy_T ) & { 1{ cv_dma_wr_req_rdy != 0 }} ;
  assign mc_wr_req_rdyi = mc_dma_wr_req_rdy & reg_cmd_dst_ram_type;
  assign mc_wr_req_rdyi_S = 0 ;
  logic [0:0] mc_dma_wr_req_rdy_C0 ;
  logic [0:0] mc_dma_wr_req_rdy_R0 ;
  logic [0:0] mc_dma_wr_req_rdy_X0 ;
  logic [0:0] reg_cmd_dst_ram_type_C1 ;
  logic [0:0] reg_cmd_dst_ram_type_R1 ;
  logic [0:0] reg_cmd_dst_ram_type_X1 ;
  assign mc_wr_req_rdyi_T = mc_dma_wr_req_rdy_T | reg_cmd_dst_ram_type_T ;
  assign mc_dma_wr_req_rdy_C0 = mc_wr_req_rdyi_C ;
  assign mc_dma_wr_req_rdy_X0 = mc_wr_req_rdyi_X ;
  assign reg_cmd_dst_ram_type_C1 = mc_wr_req_rdyi_C ;
  assign reg_cmd_dst_ram_type_X1 = mc_wr_req_rdyi_X ;
  assign mc_dma_wr_req_rdy_R0 = ( mc_wr_req_rdyi_R | mc_wr_req_rdyi_C & reg_cmd_dst_ram_type_T ) & { 1{ reg_cmd_dst_ram_type != 0 }} ;
  assign reg_cmd_dst_ram_type_R1 = ( mc_wr_req_rdyi_R | mc_wr_req_rdyi_C & mc_dma_wr_req_rdy_T ) & { 1{ mc_dma_wr_req_rdy != 0 }} ;
  assign require_ack = cmd_en & dma_wr_req_pd[77];
  assign require_ack_S = 0 ;
  logic [0:0] cmd_en_C3 ;
  logic [0:0] cmd_en_R3 ;
  logic [0:0] cmd_en_X3 ;
  logic [514:0] dma_wr_req_pd_C0 ;
  logic [514:0] dma_wr_req_pd_R0 ;
  logic [514:0] dma_wr_req_pd_X0 ;
  assign require_ack_T = cmd_en_T | dma_wr_req_pd_T [77] ;
  assign cmd_en_C3 = require_ack_C ;
  assign cmd_en_X3 = require_ack_X ;
  assign dma_wr_req_pd_C0 [77] = require_ack_C ;
  assign dma_wr_req_pd_X0 [77] = require_ack_X ;
  assign cmd_en_R3 = ( require_ack_R | require_ack_C & dma_wr_req_pd_T [77] ) & { 1{ dma_wr_req_pd[77] != 0 }} ;
  assign dma_wr_req_pd_R0 [77] = ( require_ack_R | require_ack_C & cmd_en_T ) & { 1{ cmd_en != 0 }} ;
  assign _038_ = dma_wr_req_vld & dma_wr_req_rdy;
  assign _038__S = 0 ;
  logic [0:0] dma_wr_req_vld_C5 ;
  logic [0:0] dma_wr_req_vld_R5 ;
  logic [0:0] dma_wr_req_vld_X5 ;
  logic [0:0] dma_wr_req_rdy_C2 ;
  logic [0:0] dma_wr_req_rdy_R2 ;
  logic [0:0] dma_wr_req_rdy_X2 ;
  assign _038__T = dma_wr_req_vld_T | dma_wr_req_rdy_T ;
  assign dma_wr_req_vld_C5 = _038__C ;
  assign dma_wr_req_vld_X5 = _038__X ;
  assign dma_wr_req_rdy_C2 = _038__C ;
  assign dma_wr_req_rdy_X2 = _038__X ;
  assign dma_wr_req_vld_R5 = ( _038__R | _038__C & dma_wr_req_rdy_T ) & { 1{ dma_wr_req_rdy != 0 }} ;
  assign dma_wr_req_rdy_R2 = ( _038__R | _038__C & dma_wr_req_vld_T ) & { 1{ dma_wr_req_vld != 0 }} ;
  assign ack_raw_vld = _038_ & require_ack;
  assign ack_raw_vld_S = 0 ;
  logic [0:0] _038__C0 ;
  logic [0:0] _038__R0 ;
  logic [0:0] _038__X0 ;
  logic [0:0] require_ack_C0 ;
  logic [0:0] require_ack_R0 ;
  logic [0:0] require_ack_X0 ;
  assign ack_raw_vld_T = _038__T | require_ack_T ;
  assign _038__C0 = ack_raw_vld_C ;
  assign _038__X0 = ack_raw_vld_X ;
  assign require_ack_C0 = ack_raw_vld_C ;
  assign require_ack_X0 = ack_raw_vld_X ;
  assign _038__R0 = ( ack_raw_vld_R | ack_raw_vld_C & require_ack_T ) & { 1{ require_ack != 0 }} ;
  assign require_ack_R0 = ( ack_raw_vld_R | ack_raw_vld_C & _038__T ) & { 1{ _038_ != 0 }} ;
  assign _039_ = ack_raw_vld & ack_raw_rdy;
  assign _039__S = 0 ;
  logic [0:0] ack_raw_vld_C0 ;
  logic [0:0] ack_raw_vld_R0 ;
  logic [0:0] ack_raw_vld_X0 ;
  logic [0:0] ack_raw_rdy_C0 ;
  logic [0:0] ack_raw_rdy_R0 ;
  logic [0:0] ack_raw_rdy_X0 ;
  assign _039__T = ack_raw_vld_T | ack_raw_rdy_T ;
  assign ack_raw_vld_C0 = _039__C ;
  assign ack_raw_vld_X0 = _039__X ;
  assign ack_raw_rdy_C0 = _039__C ;
  assign ack_raw_rdy_X0 = _039__X ;
  assign ack_raw_vld_R0 = ( _039__R | _039__C & ack_raw_rdy_T ) & { 1{ ack_raw_rdy != 0 }} ;
  assign ack_raw_rdy_R0 = ( _039__R | _039__C & ack_raw_vld_T ) & { 1{ ack_raw_vld != 0 }} ;
  assign _040_ = ack_bot_vld & ack_bot_rdy;
  assign _040__S = 0 ;
  logic [0:0] ack_bot_vld_C0 ;
  logic [0:0] ack_bot_vld_R0 ;
  logic [0:0] ack_bot_vld_X0 ;
  logic [0:0] ack_bot_rdy_C0 ;
  logic [0:0] ack_bot_rdy_R0 ;
  logic [0:0] ack_bot_rdy_X0 ;
  assign _040__T = ack_bot_vld_T | ack_bot_rdy_T ;
  assign ack_bot_vld_C0 = _040__C ;
  assign ack_bot_vld_X0 = _040__X ;
  assign ack_bot_rdy_C0 = _040__C ;
  assign ack_bot_rdy_X0 = _040__X ;
  assign ack_bot_vld_R0 = ( _040__R | _040__C & ack_bot_rdy_T ) & { 1{ ack_bot_rdy != 0 }} ;
  assign ack_bot_rdy_R0 = ( _040__R | _040__C & ack_bot_vld_T ) & { 1{ ack_bot_vld != 0 }} ;
  assign mc_releasing = ack_top_id & _053_;
  assign mc_releasing_S = 0 ;
  logic [0:0] ack_top_id_C0 ;
  logic [0:0] ack_top_id_R0 ;
  logic [0:0] ack_top_id_X0 ;
  logic [0:0] _053__C0 ;
  logic [0:0] _053__R0 ;
  logic [0:0] _053__X0 ;
  assign mc_releasing_T = ack_top_id_T | _053__T ;
  assign ack_top_id_C0 = mc_releasing_C ;
  assign ack_top_id_X0 = mc_releasing_X ;
  assign _053__C0 = mc_releasing_C ;
  assign _053__X0 = mc_releasing_X ;
  assign ack_top_id_R0 = ( mc_releasing_R | mc_releasing_C & _053__T ) & { 1{ _053_ != 0 }} ;
  assign _053__R0 = ( mc_releasing_R | mc_releasing_C & ack_top_id_T ) & { 1{ ack_top_id != 0 }} ;
  assign cv_releasing = _047_ & _054_;
  assign cv_releasing_S = 0 ;
  logic [0:0] _047__C0 ;
  logic [0:0] _047__R0 ;
  logic [0:0] _047__X0 ;
  logic [0:0] _054__C0 ;
  logic [0:0] _054__R0 ;
  logic [0:0] _054__X0 ;
  assign cv_releasing_T = _047__T | _054__T ;
  assign _047__C0 = cv_releasing_C ;
  assign _047__X0 = cv_releasing_X ;
  assign _054__C0 = cv_releasing_C ;
  assign _054__X0 = cv_releasing_X ;
  assign _047__R0 = ( cv_releasing_R | cv_releasing_C & _054__T ) & { 1{ _054_ != 0 }} ;
  assign _054__R0 = ( cv_releasing_R | cv_releasing_C & _047__T ) & { 1{ _047_ != 0 }} ;
  assign _042_ = ~ reg_cmd_src_ram_type;
  logic [0:0] reg_cmd_src_ram_type_C1 ;
  logic [0:0] reg_cmd_src_ram_type_R1 ;
  logic [0:0] reg_cmd_src_ram_type_X1 ;
  assign _042__T = reg_cmd_src_ram_type_T ;
  assign reg_cmd_src_ram_type_C1 = _042__C ;
  assign reg_cmd_src_ram_type_R1 = _042__R ;
  assign reg_cmd_src_ram_type_X1 = _042__X ;
  assign _042__S = 0 ;
  assign is_last_beat = beat_count == reg_line_size[12:1];
  assign is_last_beat_S = 0 ;
  logic [11:0] beat_count_C1 ;
  logic [11:0] beat_count_R1 ;
  logic [11:0] beat_count_X1 ;
  logic [12:0] reg_line_size_C0 ;
  logic [12:0] reg_line_size_R0 ;
  logic [12:0] reg_line_size_X0 ;
  assign is_last_beat_T = (| beat_count_T ) | (|reg_line_size_T [12:1] ) ;
  assign beat_count_C1 = { 12{ is_last_beat_C }} ;
  assign beat_count_R1 = { 12{ is_last_beat_R }} | ( { 12{ is_last_beat_C }} & reg_line_size_T [12:1] );
  assign beat_count_X1 = { 12{ is_last_beat_X }} ;
  assign reg_line_size_C0 [12:1] = { 12{ is_last_beat_C }} ;
  assign reg_line_size_R0 [12:1] = { 12{ is_last_beat_R }} | ( { 12{ is_last_beat_C }} & beat_count_T );
  assign reg_line_size_X0 [12:1] = { 12{ is_last_beat_X }} ;
  assign _043_ = ~ fifo_intr_rd_pd;
  logic [0:0] fifo_intr_rd_pd_C1 ;
  logic [0:0] fifo_intr_rd_pd_R1 ;
  logic [0:0] fifo_intr_rd_pd_X1 ;
  assign _043__T = fifo_intr_rd_pd_T ;
  assign fifo_intr_rd_pd_C1 = _043__C ;
  assign fifo_intr_rd_pd_R1 = _043__R ;
  assign fifo_intr_rd_pd_X1 = _043__X ;
  assign _043__S = 0 ;
  assign is_surf_last = line_count == reg_line_repeat_number;
  assign is_surf_last_S = 0 ;
  logic [12:0] line_count_C1 ;
  logic [12:0] line_count_R1 ;
  logic [12:0] line_count_X1 ;
  logic [12:0] reg_line_repeat_number_C0 ;
  logic [12:0] reg_line_repeat_number_R0 ;
  logic [12:0] reg_line_repeat_number_X0 ;
  assign is_surf_last_T = (| line_count_T ) | (|reg_line_repeat_number_T ) ;
  assign line_count_C1 = { 13{ is_surf_last_C }} ;
  assign line_count_R1 = { 13{ is_surf_last_R }} | ( { 13{ is_surf_last_C }} & reg_line_repeat_number_T );
  assign line_count_X1 = { 13{ is_surf_last_X }} ;
  assign reg_line_repeat_number_C0 = { 13{ is_surf_last_C }} ;
  assign reg_line_repeat_number_R0 = { 13{ is_surf_last_R }} | ( { 13{ is_surf_last_C }} & line_count_T );
  assign reg_line_repeat_number_X0 = { 13{ is_surf_last_X }} ;
  assign _044_ = surf_count == reg_surf_repeat_number;
  assign _044__S = 0 ;
  logic [12:0] surf_count_C1 ;
  logic [12:0] surf_count_R1 ;
  logic [12:0] surf_count_X1 ;
  logic [12:0] reg_surf_repeat_number_C0 ;
  logic [12:0] reg_surf_repeat_number_R0 ;
  logic [12:0] reg_surf_repeat_number_X0 ;
  assign _044__T = (| surf_count_T ) | (|reg_surf_repeat_number_T ) ;
  assign surf_count_C1 = { 13{ _044__C }} ;
  assign surf_count_R1 = { 13{ _044__R }} | ( { 13{ _044__C }} & reg_surf_repeat_number_T );
  assign surf_count_X1 = { 13{ _044__X }} ;
  assign reg_surf_repeat_number_C0 = { 13{ _044__C }} ;
  assign reg_surf_repeat_number_R0 = { 13{ _044__R }} | ( { 13{ _044__C }} & surf_count_T );
  assign reg_surf_repeat_number_X0 = { 13{ _044__X }} ;
  assign _045_ = ~ reg_line_size[0];
  assign _045__T = reg_line_size_T [0] ;
  assign reg_line_size_C0 [0] = _045__C ;
  assign reg_line_size_R0 [0] = _045__R ;
  assign reg_line_size_X0 [0] = _045__X ;
  assign _045__S = 0 ;
  assign _046_ = ~ reg_cmd_dst_ram_type;
  logic [0:0] reg_cmd_dst_ram_type_C2 ;
  logic [0:0] reg_cmd_dst_ram_type_R2 ;
  logic [0:0] reg_cmd_dst_ram_type_X2 ;
  assign _046__T = reg_cmd_dst_ram_type_T ;
  assign reg_cmd_dst_ram_type_C2 = _046__C ;
  assign reg_cmd_dst_ram_type_R2 = _046__R ;
  assign reg_cmd_dst_ram_type_X2 = _046__X ;
  assign _046__S = 0 ;
  assign _047_ = ~ ack_top_id;
  logic [0:0] ack_top_id_C1 ;
  logic [0:0] ack_top_id_R1 ;
  logic [0:0] ack_top_id_X1 ;
  assign _047__T = ack_top_id_T ;
  assign ack_top_id_C1 = _047__C ;
  assign ack_top_id_R1 = _047__R ;
  assign ack_top_id_X1 = _047__X ;
  assign _047__S = 0 ;
  assign is_cube_last = _044_ && is_surf_last;
  assign is_cube_last_S = 0 ;
  logic [0:0] _044__C0 ;
  logic [0:0] _044__R0 ;
  logic [0:0] _044__X0 ;
  logic [0:0] is_surf_last_C0 ;
  logic [0:0] is_surf_last_R0 ;
  logic [0:0] is_surf_last_X0 ;
  assign is_cube_last_T = _044__T | is_surf_last_T ;
  assign _044__C0 = is_cube_last_C ;
  assign _044__X0 = is_cube_last_X ;
  assign is_surf_last_C0 = is_cube_last_C ;
  assign is_surf_last_X0 = is_cube_last_X ;
  assign _044__R0 = ( is_cube_last_R | is_cube_last_C & is_surf_last_T ) & { 1{ is_surf_last != 0 }} ;
  assign is_surf_last_R0 = ( is_cube_last_R | is_cube_last_C & _044__T ) & { 1{ _044_ != 0 }} ;
  assign _048_ = _045_ && is_last_beat;
  assign _048__S = 0 ;
  logic [0:0] _045__C0 ;
  logic [0:0] _045__R0 ;
  logic [0:0] _045__X0 ;
  logic [0:0] is_last_beat_C1 ;
  logic [0:0] is_last_beat_R1 ;
  logic [0:0] is_last_beat_X1 ;
  assign _048__T = _045__T | is_last_beat_T ;
  assign _045__C0 = _048__C ;
  assign _045__X0 = _048__X ;
  assign is_last_beat_C1 = _048__C ;
  assign is_last_beat_X1 = _048__X ;
  assign _045__R0 = ( _048__R | _048__C & is_last_beat_T ) & { 1{ is_last_beat != 0 }} ;
  assign is_last_beat_R1 = ( _048__R | _048__C & _045__T ) & { 1{ _045_ != 0 }} ;
  assign _049_ = ! dma_wr_req_rdy;
  logic [0:0] dma_wr_req_rdy_C3 ;
  logic [0:0] dma_wr_req_rdy_R3 ;
  logic [0:0] dma_wr_req_rdy_X3 ;
  assign _049__T = | dma_wr_req_rdy_T ;
  assign dma_wr_req_rdy_C3 = { 1{ _049__C }} ;
  assign dma_wr_req_rdy_X3 = { 1{ _049__X }} ;
  assign dma_wr_req_rdy_R3 = { 1{ _049__R }} ;
  assign _049__S = 0 ;
  assign _050_ = ! tran_cmd_valid;
  logic [0:0] tran_cmd_valid_C1 ;
  logic [0:0] tran_cmd_valid_R1 ;
  logic [0:0] tran_cmd_valid_X1 ;
  assign _050__T = | tran_cmd_valid_T ;
  assign tran_cmd_valid_C1 = { 1{ _050__C }} ;
  assign tran_cmd_valid_X1 = { 1{ _050__X }} ;
  assign tran_cmd_valid_R1 = { 1{ _050__R }} ;
  assign _050__S = 0 ;
  assign _022_ = ! st_idle;
  logic [0:0] st_idle_C0 ;
  logic [0:0] st_idle_R0 ;
  logic [0:0] st_idle_X0 ;
  assign _022__T = | st_idle_T ;
  assign st_idle_C0 = { 1{ _022__C }} ;
  assign st_idle_X0 = { 1{ _022__X }} ;
  assign st_idle_R0 = { 1{ _022__R }} ;
  assign _022__S = 0 ;
  assign _051_ = ! ack_bot_vld;
  logic [0:0] ack_bot_vld_C1 ;
  logic [0:0] ack_bot_vld_R1 ;
  logic [0:0] ack_bot_vld_X1 ;
  assign _051__T = | ack_bot_vld_T ;
  assign ack_bot_vld_C1 = { 1{ _051__C }} ;
  assign ack_bot_vld_X1 = { 1{ _051__X }} ;
  assign ack_bot_vld_R1 = { 1{ _051__R }} ;
  assign _051__S = 0 ;
  assign _052_ = ! ack_top_vld;
  logic [0:0] ack_top_vld_C0 ;
  logic [0:0] ack_top_vld_R0 ;
  logic [0:0] ack_top_vld_X0 ;
  assign _052__T = | ack_top_vld_T ;
  assign ack_top_vld_C0 = { 1{ _052__C }} ;
  assign ack_top_vld_X0 = { 1{ _052__X }} ;
  assign ack_top_vld_R0 = { 1{ _052__R }} ;
  assign _052__S = 0 ;
  assign ld2st_rd_prdy = _035_ || _050_;
  assign ld2st_rd_prdy_S = 0 ;
  logic [0:0] _035__C0 ;
  logic [0:0] _035__R0 ;
  logic [0:0] _035__X0 ;
  logic [0:0] _050__C2 ;
  logic [0:0] _050__R2 ;
  logic [0:0] _050__X2 ;
  assign ld2st_rd_prdy_T = _035__T | _050__T ;
  assign _035__C0 = ld2st_rd_prdy_C ;
  assign _035__X0 = ld2st_rd_prdy_X ;
  assign _050__C2 = ld2st_rd_prdy_C ;
  assign _050__X2 = ld2st_rd_prdy_X ;
  assign _035__R0 = ( ld2st_rd_prdy_R | ld2st_rd_prdy_C & _050__T ) & { 1{ _050_ == 0 }} ;
  assign _050__R2 = ( ld2st_rd_prdy_R | ld2st_rd_prdy_C & _035__T ) & { 1{ _035_ == 0 }} ;
  assign ack_raw_rdy = ack_bot_rdy || _051_;
  assign ack_raw_rdy_S = 0 ;
  logic [0:0] ack_bot_rdy_C1 ;
  logic [0:0] ack_bot_rdy_R1 ;
  logic [0:0] ack_bot_rdy_X1 ;
  logic [0:0] _051__C0 ;
  logic [0:0] _051__R0 ;
  logic [0:0] _051__X0 ;
  assign ack_raw_rdy_T = ack_bot_rdy_T | _051__T ;
  assign ack_bot_rdy_C1 = ack_raw_rdy_C ;
  assign ack_bot_rdy_X1 = ack_raw_rdy_X ;
  assign _051__C0 = ack_raw_rdy_C ;
  assign _051__X0 = ack_raw_rdy_X ;
  assign ack_bot_rdy_R1 = ( ack_raw_rdy_R | ack_raw_rdy_C & _051__T ) & { 1{ _051_ == 0 }} ;
  assign _051__R0 = ( ack_raw_rdy_R | ack_raw_rdy_C & ack_bot_rdy_T ) & { 1{ ack_bot_rdy == 0 }} ;
  assign ack_bot_rdy = ack_top_rdy || _052_;
  assign ack_bot_rdy_S = 0 ;
  logic [0:0] ack_top_rdy_C0 ;
  logic [0:0] ack_top_rdy_R0 ;
  logic [0:0] ack_top_rdy_X0 ;
  logic [0:0] _052__C0 ;
  logic [0:0] _052__R0 ;
  logic [0:0] _052__X0 ;
  assign ack_bot_rdy_T = ack_top_rdy_T | _052__T ;
  assign ack_top_rdy_C0 = ack_bot_rdy_C ;
  assign ack_top_rdy_X0 = ack_bot_rdy_X ;
  assign _052__C0 = ack_bot_rdy_C ;
  assign _052__X0 = ack_bot_rdy_X ;
  assign ack_top_rdy_R0 = ( ack_bot_rdy_R | ack_bot_rdy_C & _052__T ) & { 1{ _052_ == 0 }} ;
  assign _052__R0 = ( ack_bot_rdy_R | ack_bot_rdy_C & ack_top_rdy_T ) & { 1{ ack_top_rdy == 0 }} ;
  assign dma_rd_rsp_vld = mc_dma_rd_rsp_vld | cv_dma_rd_rsp_vld;
  assign dma_rd_rsp_vld_S = 0 ;
  logic [0:0] mc_dma_rd_rsp_vld_C514 ;
  logic [0:0] mc_dma_rd_rsp_vld_R514 ;
  logic [0:0] mc_dma_rd_rsp_vld_X514 ;
  logic [0:0] cv_dma_rd_rsp_vld_C514 ;
  logic [0:0] cv_dma_rd_rsp_vld_R514 ;
  logic [0:0] cv_dma_rd_rsp_vld_X514 ;
  assign dma_rd_rsp_vld_T = mc_dma_rd_rsp_vld_T | cv_dma_rd_rsp_vld_T ;
  assign mc_dma_rd_rsp_vld_C514 = dma_rd_rsp_vld_C ;
  assign mc_dma_rd_rsp_vld_X514 = dma_rd_rsp_vld_X ;
  assign cv_dma_rd_rsp_vld_C514 = dma_rd_rsp_vld_C ;
  assign cv_dma_rd_rsp_vld_X514 = dma_rd_rsp_vld_X ;
  assign mc_dma_rd_rsp_vld_R514 = ( dma_rd_rsp_vld_R | dma_rd_rsp_vld_C & cv_dma_rd_rsp_vld_T ) & { 1{ cv_dma_rd_rsp_vld != 1'b1 }} ;
  assign cv_dma_rd_rsp_vld_R514 = ( dma_rd_rsp_vld_R | dma_rd_rsp_vld_C & mc_dma_rd_rsp_vld_T ) & { 1{ mc_dma_rd_rsp_vld != 1'b1 }} ;
  logic [513:0] fangyuan5;
  logic [513:0] fangyuan5_T ;
  logic [513:0] fangyuan5_R ;
  logic [513:0] fangyuan5_C ;
  logic [513:0] fangyuan5_X ;
  assign fangyuan5 = { _041_[513:410], _033_ };
  assign fangyuan5_T = {  _041__T [513:410] , _033__T  };
  logic [13:0] fangyuan5_S ;
  assign fangyuan5_S = 0 ;
  assign { _041__R0 [0], _041__R0 [1], _041__R0 [2], _041__R0 [3], _041__R0 [4], _041__R0 [5], _041__R0 [6], _041__R0 [7], _041__R0 [8], _041__R0 [9], _041__R0 [10], _041__R0 [11], _041__R0 [12], _041__R0 [13], _041__R0 [14], _041__R0 [15], _041__R0 [16], _041__R0 [17], _041__R0 [18], _041__R0 [19], _041__R0 [20], _041__R0 [21], _041__R0 [22], _041__R0 [23], _041__R0 [24], _041__R0 [25], _041__R0 [26], _041__R0 [27], _041__R0 [28], _041__R0 [29], _041__R0 [30], _041__R0 [31], _041__R0 [32], _041__R0 [33], _041__R0 [34], _041__R0 [35], _041__R0 [36], _041__R0 [37], _041__R0 [38], _041__R0 [39], _041__R0 [40], _041__R0 [41], _041__R0 [42], _041__R0 [43], _041__R0 [44], _041__R0 [45], _041__R0 [46], _041__R0 [47], _041__R0 [48], _041__R0 [49], _041__R0 [50], _041__R0 [51], _041__R0 [52], _041__R0 [53], _041__R0 [54], _041__R0 [55], _041__R0 [56], _041__R0 [57], _041__R0 [58], _041__R0 [59], _041__R0 [60], _041__R0 [61], _041__R0 [62], _041__R0 [63], _041__R0 [64], _041__R0 [65], _041__R0 [66], _041__R0 [67], _041__R0 [68], _041__R0 [69], _041__R0 [70], _041__R0 [71], _041__R0 [72], _041__R0 [73], _041__R0 [74], _041__R0 [75], _041__R0 [76], _041__R0 [77], _041__R0 [78], _041__R0 [79], _041__R0 [80], _041__R0 [81], _041__R0 [82], _041__R0 [83], _041__R0 [84], _041__R0 [85], _041__R0 [86], _041__R0 [87], _041__R0 [88], _041__R0 [89], _041__R0 [90], _041__R0 [91], _041__R0 [92], _041__R0 [93], _041__R0 [94], _041__R0 [95], _041__R0 [96], _041__R0 [97], _041__R0 [98], _041__R0 [99], _041__R0 [100], _041__R0 [101], _041__R0 [102], _041__R0 [103], _041__R0 [104], _041__R0 [105], _041__R0 [106], _041__R0 [107], _041__R0 [108], _041__R0 [109], _041__R0 [110], _041__R0 [111], _041__R0 [112], _041__R0 [113], _041__R0 [114], _041__R0 [115], _041__R0 [116], _041__R0 [117], _041__R0 [118], _041__R0 [119], _041__R0 [120], _041__R0 [121], _041__R0 [122], _041__R0 [123], _041__R0 [124], _041__R0 [125], _041__R0 [126], _041__R0 [127], _041__R0 [128], _041__R0 [129], _041__R0 [130], _041__R0 [131], _041__R0 [132], _041__R0 [133], _041__R0 [134], _041__R0 [135], _041__R0 [136], _041__R0 [137], _041__R0 [138], _041__R0 [139], _041__R0 [140], _041__R0 [141], _041__R0 [142], _041__R0 [143], _041__R0 [144], _041__R0 [145], _041__R0 [146], _041__R0 [147], _041__R0 [148], _041__R0 [149], _041__R0 [150], _041__R0 [151], _041__R0 [152], _041__R0 [153], _041__R0 [154], _041__R0 [155], _041__R0 [156], _041__R0 [157], _041__R0 [158], _041__R0 [159], _041__R0 [160], _041__R0 [161], _041__R0 [162], _041__R0 [163], _041__R0 [164], _041__R0 [165], _041__R0 [166], _041__R0 [167], _041__R0 [168], _041__R0 [169], _041__R0 [170], _041__R0 [171], _041__R0 [172], _041__R0 [173], _041__R0 [174], _041__R0 [175], _041__R0 [176], _041__R0 [177], _041__R0 [178], _041__R0 [179], _041__R0 [180], _041__R0 [181], _041__R0 [182], _041__R0 [183], _041__R0 [184], _041__R0 [185], _041__R0 [186], _041__R0 [187], _041__R0 [188], _041__R0 [189], _041__R0 [190], _041__R0 [191], _041__R0 [192], _041__R0 [193], _041__R0 [194], _041__R0 [195], _041__R0 [196], _041__R0 [197], _041__R0 [198], _041__R0 [199], _041__R0 [200], _041__R0 [201], _041__R0 [202], _041__R0 [203], _041__R0 [204], _041__R0 [205], _041__R0 [206], _041__R0 [207], _041__R0 [208], _041__R0 [209], _041__R0 [210], _041__R0 [211], _041__R0 [212], _041__R0 [213], _041__R0 [214], _041__R0 [215], _041__R0 [216], _041__R0 [217], _041__R0 [218], _041__R0 [219], _041__R0 [220], _041__R0 [221], _041__R0 [222], _041__R0 [223], _041__R0 [224], _041__R0 [225], _041__R0 [226], _041__R0 [227], _041__R0 [228], _041__R0 [229], _041__R0 [230], _041__R0 [231], _041__R0 [232], _041__R0 [233], _041__R0 [234], _041__R0 [235], _041__R0 [236], _041__R0 [237], _041__R0 [238], _041__R0 [239], _041__R0 [240], _041__R0 [241], _041__R0 [242], _041__R0 [243], _041__R0 [244], _041__R0 [245], _041__R0 [246], _041__R0 [247], _041__R0 [248], _041__R0 [249], _041__R0 [250], _041__R0 [251], _041__R0 [252], _041__R0 [253], _041__R0 [254], _041__R0 [255], _041__R0 [256], _041__R0 [257], _041__R0 [258], _041__R0 [259], _041__R0 [260], _041__R0 [261], _041__R0 [262], _041__R0 [263], _041__R0 [264], _041__R0 [265], _041__R0 [266], _041__R0 [267], _041__R0 [268], _041__R0 [269], _041__R0 [270], _041__R0 [271], _041__R0 [272], _041__R0 [273], _041__R0 [274], _041__R0 [275], _041__R0 [276], _041__R0 [277], _041__R0 [278], _041__R0 [279], _041__R0 [280], _041__R0 [281], _041__R0 [282], _041__R0 [283], _041__R0 [284], _041__R0 [285], _041__R0 [286], _041__R0 [287], _041__R0 [288], _041__R0 [289], _041__R0 [290], _041__R0 [291], _041__R0 [292], _041__R0 [293], _041__R0 [294], _041__R0 [295], _041__R0 [296], _041__R0 [297], _041__R0 [298], _041__R0 [299], _041__R0 [300], _041__R0 [301], _041__R0 [302], _041__R0 [303], _041__R0 [304], _041__R0 [305], _041__R0 [306], _041__R0 [307], _041__R0 [308], _041__R0 [309], _041__R0 [310], _041__R0 [311], _041__R0 [312], _041__R0 [313], _041__R0 [314], _041__R0 [315], _041__R0 [316], _041__R0 [317], _041__R0 [318], _041__R0 [319], _041__R0 [320], _041__R0 [321], _041__R0 [322], _041__R0 [323], _041__R0 [324], _041__R0 [325], _041__R0 [326], _041__R0 [327], _041__R0 [328], _041__R0 [329], _041__R0 [330], _041__R0 [331], _041__R0 [332], _041__R0 [333], _041__R0 [334], _041__R0 [335], _041__R0 [336], _041__R0 [337], _041__R0 [338], _041__R0 [339], _041__R0 [340], _041__R0 [341], _041__R0 [342], _041__R0 [343], _041__R0 [344], _041__R0 [345], _041__R0 [346], _041__R0 [347], _041__R0 [348], _041__R0 [349], _041__R0 [350], _041__R0 [351], _041__R0 [352], _041__R0 [353], _041__R0 [354], _041__R0 [355], _041__R0 [356], _041__R0 [357], _041__R0 [358], _041__R0 [359], _041__R0 [360], _041__R0 [361], _041__R0 [362], _041__R0 [363], _041__R0 [364], _041__R0 [365], _041__R0 [366], _041__R0 [367], _041__R0 [368], _041__R0 [369], _041__R0 [370], _041__R0 [371], _041__R0 [372], _041__R0 [373], _041__R0 [374], _041__R0 [375], _041__R0 [376], _041__R0 [377], _041__R0 [378], _041__R0 [379], _041__R0 [380], _041__R0 [381], _041__R0 [382], _041__R0 [383], _041__R0 [384], _041__R0 [385], _041__R0 [386], _041__R0 [387], _041__R0 [388], _041__R0 [389], _041__R0 [390], _041__R0 [391], _041__R0 [392], _041__R0 [393], _041__R0 [394], _041__R0 [395], _041__R0 [396], _041__R0 [397], _041__R0 [398], _041__R0 [399], _041__R0 [400], _041__R0 [401], _041__R0 [402], _041__R0 [403], _041__R0 [404], _041__R0 [405], _041__R0 [406], _041__R0 [407], _041__R0 [408], _041__R0 [409] } = 0;
  assign { _041__X0 [0], _041__X0 [1], _041__X0 [2], _041__X0 [3], _041__X0 [4], _041__X0 [5], _041__X0 [6], _041__X0 [7], _041__X0 [8], _041__X0 [9], _041__X0 [10], _041__X0 [11], _041__X0 [12], _041__X0 [13], _041__X0 [14], _041__X0 [15], _041__X0 [16], _041__X0 [17], _041__X0 [18], _041__X0 [19], _041__X0 [20], _041__X0 [21], _041__X0 [22], _041__X0 [23], _041__X0 [24], _041__X0 [25], _041__X0 [26], _041__X0 [27], _041__X0 [28], _041__X0 [29], _041__X0 [30], _041__X0 [31], _041__X0 [32], _041__X0 [33], _041__X0 [34], _041__X0 [35], _041__X0 [36], _041__X0 [37], _041__X0 [38], _041__X0 [39], _041__X0 [40], _041__X0 [41], _041__X0 [42], _041__X0 [43], _041__X0 [44], _041__X0 [45], _041__X0 [46], _041__X0 [47], _041__X0 [48], _041__X0 [49], _041__X0 [50], _041__X0 [51], _041__X0 [52], _041__X0 [53], _041__X0 [54], _041__X0 [55], _041__X0 [56], _041__X0 [57], _041__X0 [58], _041__X0 [59], _041__X0 [60], _041__X0 [61], _041__X0 [62], _041__X0 [63], _041__X0 [64], _041__X0 [65], _041__X0 [66], _041__X0 [67], _041__X0 [68], _041__X0 [69], _041__X0 [70], _041__X0 [71], _041__X0 [72], _041__X0 [73], _041__X0 [74], _041__X0 [75], _041__X0 [76], _041__X0 [77], _041__X0 [78], _041__X0 [79], _041__X0 [80], _041__X0 [81], _041__X0 [82], _041__X0 [83], _041__X0 [84], _041__X0 [85], _041__X0 [86], _041__X0 [87], _041__X0 [88], _041__X0 [89], _041__X0 [90], _041__X0 [91], _041__X0 [92], _041__X0 [93], _041__X0 [94], _041__X0 [95], _041__X0 [96], _041__X0 [97], _041__X0 [98], _041__X0 [99], _041__X0 [100], _041__X0 [101], _041__X0 [102], _041__X0 [103], _041__X0 [104], _041__X0 [105], _041__X0 [106], _041__X0 [107], _041__X0 [108], _041__X0 [109], _041__X0 [110], _041__X0 [111], _041__X0 [112], _041__X0 [113], _041__X0 [114], _041__X0 [115], _041__X0 [116], _041__X0 [117], _041__X0 [118], _041__X0 [119], _041__X0 [120], _041__X0 [121], _041__X0 [122], _041__X0 [123], _041__X0 [124], _041__X0 [125], _041__X0 [126], _041__X0 [127], _041__X0 [128], _041__X0 [129], _041__X0 [130], _041__X0 [131], _041__X0 [132], _041__X0 [133], _041__X0 [134], _041__X0 [135], _041__X0 [136], _041__X0 [137], _041__X0 [138], _041__X0 [139], _041__X0 [140], _041__X0 [141], _041__X0 [142], _041__X0 [143], _041__X0 [144], _041__X0 [145], _041__X0 [146], _041__X0 [147], _041__X0 [148], _041__X0 [149], _041__X0 [150], _041__X0 [151], _041__X0 [152], _041__X0 [153], _041__X0 [154], _041__X0 [155], _041__X0 [156], _041__X0 [157], _041__X0 [158], _041__X0 [159], _041__X0 [160], _041__X0 [161], _041__X0 [162], _041__X0 [163], _041__X0 [164], _041__X0 [165], _041__X0 [166], _041__X0 [167], _041__X0 [168], _041__X0 [169], _041__X0 [170], _041__X0 [171], _041__X0 [172], _041__X0 [173], _041__X0 [174], _041__X0 [175], _041__X0 [176], _041__X0 [177], _041__X0 [178], _041__X0 [179], _041__X0 [180], _041__X0 [181], _041__X0 [182], _041__X0 [183], _041__X0 [184], _041__X0 [185], _041__X0 [186], _041__X0 [187], _041__X0 [188], _041__X0 [189], _041__X0 [190], _041__X0 [191], _041__X0 [192], _041__X0 [193], _041__X0 [194], _041__X0 [195], _041__X0 [196], _041__X0 [197], _041__X0 [198], _041__X0 [199], _041__X0 [200], _041__X0 [201], _041__X0 [202], _041__X0 [203], _041__X0 [204], _041__X0 [205], _041__X0 [206], _041__X0 [207], _041__X0 [208], _041__X0 [209], _041__X0 [210], _041__X0 [211], _041__X0 [212], _041__X0 [213], _041__X0 [214], _041__X0 [215], _041__X0 [216], _041__X0 [217], _041__X0 [218], _041__X0 [219], _041__X0 [220], _041__X0 [221], _041__X0 [222], _041__X0 [223], _041__X0 [224], _041__X0 [225], _041__X0 [226], _041__X0 [227], _041__X0 [228], _041__X0 [229], _041__X0 [230], _041__X0 [231], _041__X0 [232], _041__X0 [233], _041__X0 [234], _041__X0 [235], _041__X0 [236], _041__X0 [237], _041__X0 [238], _041__X0 [239], _041__X0 [240], _041__X0 [241], _041__X0 [242], _041__X0 [243], _041__X0 [244], _041__X0 [245], _041__X0 [246], _041__X0 [247], _041__X0 [248], _041__X0 [249], _041__X0 [250], _041__X0 [251], _041__X0 [252], _041__X0 [253], _041__X0 [254], _041__X0 [255], _041__X0 [256], _041__X0 [257], _041__X0 [258], _041__X0 [259], _041__X0 [260], _041__X0 [261], _041__X0 [262], _041__X0 [263], _041__X0 [264], _041__X0 [265], _041__X0 [266], _041__X0 [267], _041__X0 [268], _041__X0 [269], _041__X0 [270], _041__X0 [271], _041__X0 [272], _041__X0 [273], _041__X0 [274], _041__X0 [275], _041__X0 [276], _041__X0 [277], _041__X0 [278], _041__X0 [279], _041__X0 [280], _041__X0 [281], _041__X0 [282], _041__X0 [283], _041__X0 [284], _041__X0 [285], _041__X0 [286], _041__X0 [287], _041__X0 [288], _041__X0 [289], _041__X0 [290], _041__X0 [291], _041__X0 [292], _041__X0 [293], _041__X0 [294], _041__X0 [295], _041__X0 [296], _041__X0 [297], _041__X0 [298], _041__X0 [299], _041__X0 [300], _041__X0 [301], _041__X0 [302], _041__X0 [303], _041__X0 [304], _041__X0 [305], _041__X0 [306], _041__X0 [307], _041__X0 [308], _041__X0 [309], _041__X0 [310], _041__X0 [311], _041__X0 [312], _041__X0 [313], _041__X0 [314], _041__X0 [315], _041__X0 [316], _041__X0 [317], _041__X0 [318], _041__X0 [319], _041__X0 [320], _041__X0 [321], _041__X0 [322], _041__X0 [323], _041__X0 [324], _041__X0 [325], _041__X0 [326], _041__X0 [327], _041__X0 [328], _041__X0 [329], _041__X0 [330], _041__X0 [331], _041__X0 [332], _041__X0 [333], _041__X0 [334], _041__X0 [335], _041__X0 [336], _041__X0 [337], _041__X0 [338], _041__X0 [339], _041__X0 [340], _041__X0 [341], _041__X0 [342], _041__X0 [343], _041__X0 [344], _041__X0 [345], _041__X0 [346], _041__X0 [347], _041__X0 [348], _041__X0 [349], _041__X0 [350], _041__X0 [351], _041__X0 [352], _041__X0 [353], _041__X0 [354], _041__X0 [355], _041__X0 [356], _041__X0 [357], _041__X0 [358], _041__X0 [359], _041__X0 [360], _041__X0 [361], _041__X0 [362], _041__X0 [363], _041__X0 [364], _041__X0 [365], _041__X0 [366], _041__X0 [367], _041__X0 [368], _041__X0 [369], _041__X0 [370], _041__X0 [371], _041__X0 [372], _041__X0 [373], _041__X0 [374], _041__X0 [375], _041__X0 [376], _041__X0 [377], _041__X0 [378], _041__X0 [379], _041__X0 [380], _041__X0 [381], _041__X0 [382], _041__X0 [383], _041__X0 [384], _041__X0 [385], _041__X0 [386], _041__X0 [387], _041__X0 [388], _041__X0 [389], _041__X0 [390], _041__X0 [391], _041__X0 [392], _041__X0 [393], _041__X0 [394], _041__X0 [395], _041__X0 [396], _041__X0 [397], _041__X0 [398], _041__X0 [399], _041__X0 [400], _041__X0 [401], _041__X0 [402], _041__X0 [403], _041__X0 [404], _041__X0 [405], _041__X0 [406], _041__X0 [407], _041__X0 [408], _041__X0 [409] } = 0;
  assign { _041__C0 [0], _041__C0 [1], _041__C0 [2], _041__C0 [3], _041__C0 [4], _041__C0 [5], _041__C0 [6], _041__C0 [7], _041__C0 [8], _041__C0 [9], _041__C0 [10], _041__C0 [11], _041__C0 [12], _041__C0 [13], _041__C0 [14], _041__C0 [15], _041__C0 [16], _041__C0 [17], _041__C0 [18], _041__C0 [19], _041__C0 [20], _041__C0 [21], _041__C0 [22], _041__C0 [23], _041__C0 [24], _041__C0 [25], _041__C0 [26], _041__C0 [27], _041__C0 [28], _041__C0 [29], _041__C0 [30], _041__C0 [31], _041__C0 [32], _041__C0 [33], _041__C0 [34], _041__C0 [35], _041__C0 [36], _041__C0 [37], _041__C0 [38], _041__C0 [39], _041__C0 [40], _041__C0 [41], _041__C0 [42], _041__C0 [43], _041__C0 [44], _041__C0 [45], _041__C0 [46], _041__C0 [47], _041__C0 [48], _041__C0 [49], _041__C0 [50], _041__C0 [51], _041__C0 [52], _041__C0 [53], _041__C0 [54], _041__C0 [55], _041__C0 [56], _041__C0 [57], _041__C0 [58], _041__C0 [59], _041__C0 [60], _041__C0 [61], _041__C0 [62], _041__C0 [63], _041__C0 [64], _041__C0 [65], _041__C0 [66], _041__C0 [67], _041__C0 [68], _041__C0 [69], _041__C0 [70], _041__C0 [71], _041__C0 [72], _041__C0 [73], _041__C0 [74], _041__C0 [75], _041__C0 [76], _041__C0 [77], _041__C0 [78], _041__C0 [79], _041__C0 [80], _041__C0 [81], _041__C0 [82], _041__C0 [83], _041__C0 [84], _041__C0 [85], _041__C0 [86], _041__C0 [87], _041__C0 [88], _041__C0 [89], _041__C0 [90], _041__C0 [91], _041__C0 [92], _041__C0 [93], _041__C0 [94], _041__C0 [95], _041__C0 [96], _041__C0 [97], _041__C0 [98], _041__C0 [99], _041__C0 [100], _041__C0 [101], _041__C0 [102], _041__C0 [103], _041__C0 [104], _041__C0 [105], _041__C0 [106], _041__C0 [107], _041__C0 [108], _041__C0 [109], _041__C0 [110], _041__C0 [111], _041__C0 [112], _041__C0 [113], _041__C0 [114], _041__C0 [115], _041__C0 [116], _041__C0 [117], _041__C0 [118], _041__C0 [119], _041__C0 [120], _041__C0 [121], _041__C0 [122], _041__C0 [123], _041__C0 [124], _041__C0 [125], _041__C0 [126], _041__C0 [127], _041__C0 [128], _041__C0 [129], _041__C0 [130], _041__C0 [131], _041__C0 [132], _041__C0 [133], _041__C0 [134], _041__C0 [135], _041__C0 [136], _041__C0 [137], _041__C0 [138], _041__C0 [139], _041__C0 [140], _041__C0 [141], _041__C0 [142], _041__C0 [143], _041__C0 [144], _041__C0 [145], _041__C0 [146], _041__C0 [147], _041__C0 [148], _041__C0 [149], _041__C0 [150], _041__C0 [151], _041__C0 [152], _041__C0 [153], _041__C0 [154], _041__C0 [155], _041__C0 [156], _041__C0 [157], _041__C0 [158], _041__C0 [159], _041__C0 [160], _041__C0 [161], _041__C0 [162], _041__C0 [163], _041__C0 [164], _041__C0 [165], _041__C0 [166], _041__C0 [167], _041__C0 [168], _041__C0 [169], _041__C0 [170], _041__C0 [171], _041__C0 [172], _041__C0 [173], _041__C0 [174], _041__C0 [175], _041__C0 [176], _041__C0 [177], _041__C0 [178], _041__C0 [179], _041__C0 [180], _041__C0 [181], _041__C0 [182], _041__C0 [183], _041__C0 [184], _041__C0 [185], _041__C0 [186], _041__C0 [187], _041__C0 [188], _041__C0 [189], _041__C0 [190], _041__C0 [191], _041__C0 [192], _041__C0 [193], _041__C0 [194], _041__C0 [195], _041__C0 [196], _041__C0 [197], _041__C0 [198], _041__C0 [199], _041__C0 [200], _041__C0 [201], _041__C0 [202], _041__C0 [203], _041__C0 [204], _041__C0 [205], _041__C0 [206], _041__C0 [207], _041__C0 [208], _041__C0 [209], _041__C0 [210], _041__C0 [211], _041__C0 [212], _041__C0 [213], _041__C0 [214], _041__C0 [215], _041__C0 [216], _041__C0 [217], _041__C0 [218], _041__C0 [219], _041__C0 [220], _041__C0 [221], _041__C0 [222], _041__C0 [223], _041__C0 [224], _041__C0 [225], _041__C0 [226], _041__C0 [227], _041__C0 [228], _041__C0 [229], _041__C0 [230], _041__C0 [231], _041__C0 [232], _041__C0 [233], _041__C0 [234], _041__C0 [235], _041__C0 [236], _041__C0 [237], _041__C0 [238], _041__C0 [239], _041__C0 [240], _041__C0 [241], _041__C0 [242], _041__C0 [243], _041__C0 [244], _041__C0 [245], _041__C0 [246], _041__C0 [247], _041__C0 [248], _041__C0 [249], _041__C0 [250], _041__C0 [251], _041__C0 [252], _041__C0 [253], _041__C0 [254], _041__C0 [255], _041__C0 [256], _041__C0 [257], _041__C0 [258], _041__C0 [259], _041__C0 [260], _041__C0 [261], _041__C0 [262], _041__C0 [263], _041__C0 [264], _041__C0 [265], _041__C0 [266], _041__C0 [267], _041__C0 [268], _041__C0 [269], _041__C0 [270], _041__C0 [271], _041__C0 [272], _041__C0 [273], _041__C0 [274], _041__C0 [275], _041__C0 [276], _041__C0 [277], _041__C0 [278], _041__C0 [279], _041__C0 [280], _041__C0 [281], _041__C0 [282], _041__C0 [283], _041__C0 [284], _041__C0 [285], _041__C0 [286], _041__C0 [287], _041__C0 [288], _041__C0 [289], _041__C0 [290], _041__C0 [291], _041__C0 [292], _041__C0 [293], _041__C0 [294], _041__C0 [295], _041__C0 [296], _041__C0 [297], _041__C0 [298], _041__C0 [299], _041__C0 [300], _041__C0 [301], _041__C0 [302], _041__C0 [303], _041__C0 [304], _041__C0 [305], _041__C0 [306], _041__C0 [307], _041__C0 [308], _041__C0 [309], _041__C0 [310], _041__C0 [311], _041__C0 [312], _041__C0 [313], _041__C0 [314], _041__C0 [315], _041__C0 [316], _041__C0 [317], _041__C0 [318], _041__C0 [319], _041__C0 [320], _041__C0 [321], _041__C0 [322], _041__C0 [323], _041__C0 [324], _041__C0 [325], _041__C0 [326], _041__C0 [327], _041__C0 [328], _041__C0 [329], _041__C0 [330], _041__C0 [331], _041__C0 [332], _041__C0 [333], _041__C0 [334], _041__C0 [335], _041__C0 [336], _041__C0 [337], _041__C0 [338], _041__C0 [339], _041__C0 [340], _041__C0 [341], _041__C0 [342], _041__C0 [343], _041__C0 [344], _041__C0 [345], _041__C0 [346], _041__C0 [347], _041__C0 [348], _041__C0 [349], _041__C0 [350], _041__C0 [351], _041__C0 [352], _041__C0 [353], _041__C0 [354], _041__C0 [355], _041__C0 [356], _041__C0 [357], _041__C0 [358], _041__C0 [359], _041__C0 [360], _041__C0 [361], _041__C0 [362], _041__C0 [363], _041__C0 [364], _041__C0 [365], _041__C0 [366], _041__C0 [367], _041__C0 [368], _041__C0 [369], _041__C0 [370], _041__C0 [371], _041__C0 [372], _041__C0 [373], _041__C0 [374], _041__C0 [375], _041__C0 [376], _041__C0 [377], _041__C0 [378], _041__C0 [379], _041__C0 [380], _041__C0 [381], _041__C0 [382], _041__C0 [383], _041__C0 [384], _041__C0 [385], _041__C0 [386], _041__C0 [387], _041__C0 [388], _041__C0 [389], _041__C0 [390], _041__C0 [391], _041__C0 [392], _041__C0 [393], _041__C0 [394], _041__C0 [395], _041__C0 [396], _041__C0 [397], _041__C0 [398], _041__C0 [399], _041__C0 [400], _041__C0 [401], _041__C0 [402], _041__C0 [403], _041__C0 [404], _041__C0 [405], _041__C0 [406], _041__C0 [407], _041__C0 [408], _041__C0 [409] } = 0;
  logic [513:0] _041__R1 ;
  logic [513:0] _041__X1 ;
  logic [513:0] _041__C1 ;
  assign _041__R1 [513:410] = fangyuan5_R [513:410] ;
  assign _041__X1 [513:410] = fangyuan5_X [513:410] ;
  assign _041__C1 [513:410] = fangyuan5_C [513:410] ;
  logic [409:0] _033__R1 ;
  logic [409:0] _033__X1 ;
  logic [409:0] _033__C1 ;
  assign _033__R1 = fangyuan5_R [409:0] ;
  assign _033__X1 = fangyuan5_X [409:0] ;
  assign _033__C1 = fangyuan5_C [409:0] ;

  assign dma_rd_rsp_pd = _032_ | fangyuan5;
  assign dma_rd_rsp_pd_S = 0 ;
  logic [513:0] _032__C0 ;
  logic [513:0] _032__R0 ;
  logic [513:0] _032__X0 ;
  logic [513:0] fangyuan5_C0 ;
  logic [513:0] fangyuan5_R0 ;
  logic [513:0] fangyuan5_X0 ;
  assign dma_rd_rsp_pd_T = _032__T | fangyuan5_T ;
  assign _032__C0 = dma_rd_rsp_pd_C ;
  assign _032__X0 = dma_rd_rsp_pd_X ;
  assign fangyuan5_C0 = dma_rd_rsp_pd_C ;
  assign fangyuan5_X0 = dma_rd_rsp_pd_X ;
  assign _032__R0 = ( dma_rd_rsp_pd_R | dma_rd_rsp_pd_C & fangyuan5_T ) & { 514{ fangyuan5 != 514'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 }} ;
  assign fangyuan5_R0 = ( dma_rd_rsp_pd_R | dma_rd_rsp_pd_C & _032__T ) & { 514{ _032_ != 514'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 }} ;
  assign dma_wr_req_vld = dma_wr_cmd_vld | dma_wr_dat_vld;
  assign dma_wr_req_vld_S = 0 ;
  logic [0:0] dma_wr_cmd_vld_C1 ;
  logic [0:0] dma_wr_cmd_vld_R1 ;
  logic [0:0] dma_wr_cmd_vld_X1 ;
  logic [0:0] dma_wr_dat_vld_C0 ;
  logic [0:0] dma_wr_dat_vld_R0 ;
  logic [0:0] dma_wr_dat_vld_X0 ;
  assign dma_wr_req_vld_T = dma_wr_cmd_vld_T | dma_wr_dat_vld_T ;
  assign dma_wr_cmd_vld_C1 = dma_wr_req_vld_C ;
  assign dma_wr_cmd_vld_X1 = dma_wr_req_vld_X ;
  assign dma_wr_dat_vld_C0 = dma_wr_req_vld_C ;
  assign dma_wr_dat_vld_X0 = dma_wr_req_vld_X ;
  assign dma_wr_cmd_vld_R1 = ( dma_wr_req_vld_R | dma_wr_req_vld_C & dma_wr_dat_vld_T ) & { 1{ dma_wr_dat_vld != 1'b1 }} ;
  assign dma_wr_dat_vld_R0 = ( dma_wr_req_vld_R | dma_wr_req_vld_C & dma_wr_cmd_vld_T ) & { 1{ dma_wr_cmd_vld != 1'b1 }} ;
  assign dma_wr_req_rdy = mc_wr_req_rdyi | cv_wr_req_rdyi;
  assign dma_wr_req_rdy_S = 0 ;
  logic [0:0] mc_wr_req_rdyi_C0 ;
  logic [0:0] mc_wr_req_rdyi_R0 ;
  logic [0:0] mc_wr_req_rdyi_X0 ;
  logic [0:0] cv_wr_req_rdyi_C0 ;
  logic [0:0] cv_wr_req_rdyi_R0 ;
  logic [0:0] cv_wr_req_rdyi_X0 ;
  assign dma_wr_req_rdy_T = mc_wr_req_rdyi_T | cv_wr_req_rdyi_T ;
  assign mc_wr_req_rdyi_C0 = dma_wr_req_rdy_C ;
  assign mc_wr_req_rdyi_X0 = dma_wr_req_rdy_X ;
  assign cv_wr_req_rdyi_C0 = dma_wr_req_rdy_C ;
  assign cv_wr_req_rdyi_X0 = dma_wr_req_rdy_X ;
  assign mc_wr_req_rdyi_R0 = ( dma_wr_req_rdy_R | dma_wr_req_rdy_C & cv_wr_req_rdyi_T ) & { 1{ cv_wr_req_rdyi != 1'b1 }} ;
  assign cv_wr_req_rdyi_R0 = ( dma_wr_req_rdy_R | dma_wr_req_rdy_C & mc_wr_req_rdyi_T ) & { 1{ mc_wr_req_rdyi != 1'b1 }} ;
  assign _053_ = mc_dma_wr_rsp_complete | mc_pending;
  assign _053__S = 0 ;
  logic [0:0] mc_dma_wr_rsp_complete_C0 ;
  logic [0:0] mc_dma_wr_rsp_complete_R0 ;
  logic [0:0] mc_dma_wr_rsp_complete_X0 ;
  logic [0:0] mc_pending_C0 ;
  logic [0:0] mc_pending_R0 ;
  logic [0:0] mc_pending_X0 ;
  assign _053__T = mc_dma_wr_rsp_complete_T | mc_pending_T ;
  assign mc_dma_wr_rsp_complete_C0 = _053__C ;
  assign mc_dma_wr_rsp_complete_X0 = _053__X ;
  assign mc_pending_C0 = _053__C ;
  assign mc_pending_X0 = _053__X ;
  assign mc_dma_wr_rsp_complete_R0 = ( _053__R | _053__C & mc_pending_T ) & { 1{ mc_pending != 1'b1 }} ;
  assign mc_pending_R0 = ( _053__R | _053__C & mc_dma_wr_rsp_complete_T ) & { 1{ mc_dma_wr_rsp_complete != 1'b1 }} ;
  assign _054_ = cv_dma_wr_rsp_complete | cv_pending;
  assign _054__S = 0 ;
  logic [0:0] cv_dma_wr_rsp_complete_C0 ;
  logic [0:0] cv_dma_wr_rsp_complete_R0 ;
  logic [0:0] cv_dma_wr_rsp_complete_X0 ;
  logic [0:0] cv_pending_C0 ;
  logic [0:0] cv_pending_R0 ;
  logic [0:0] cv_pending_X0 ;
  assign _054__T = cv_dma_wr_rsp_complete_T | cv_pending_T ;
  assign cv_dma_wr_rsp_complete_C0 = _054__C ;
  assign cv_dma_wr_rsp_complete_X0 = _054__X ;
  assign cv_pending_C0 = _054__C ;
  assign cv_pending_X0 = _054__X ;
  assign cv_dma_wr_rsp_complete_R0 = ( _054__R | _054__C & cv_pending_T ) & { 1{ cv_pending != 1'b1 }} ;
  assign cv_pending_R0 = ( _054__R | _054__C & cv_dma_wr_rsp_complete_T ) & { 1{ cv_dma_wr_rsp_complete != 1'b1 }} ;
  assign ack_top_rdy = mc_releasing | cv_releasing;
  assign ack_top_rdy_S = 0 ;
  logic [0:0] mc_releasing_C0 ;
  logic [0:0] mc_releasing_R0 ;
  logic [0:0] mc_releasing_X0 ;
  logic [0:0] cv_releasing_C0 ;
  logic [0:0] cv_releasing_R0 ;
  logic [0:0] cv_releasing_X0 ;
  assign ack_top_rdy_T = mc_releasing_T | cv_releasing_T ;
  assign mc_releasing_C0 = ack_top_rdy_C ;
  assign mc_releasing_X0 = ack_top_rdy_X ;
  assign cv_releasing_C0 = ack_top_rdy_C ;
  assign cv_releasing_X0 = ack_top_rdy_X ;
  assign mc_releasing_R0 = ( ack_top_rdy_R | ack_top_rdy_C & cv_releasing_T ) & { 1{ cv_releasing != 1'b1 }} ;
  assign cv_releasing_R0 = ( ack_top_rdy_R | ack_top_rdy_C & mc_releasing_T ) & { 1{ mc_releasing != 1'b1 }} ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      st2gate_slcg_en <= 1'b0;
    else
      st2gate_slcg_en <= _022_;
  logic [0:0] _022__X0 ;
  logic [0:0] _022__R0 ;
  logic [0:0] _022__C0 ;
  assign _022__X0 = { 1{ st2gate_slcg_en_S != _022__S }} ;
  assign _022__R0 = 0 ;
  assign _022__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      st2gate_slcg_en_T 		<= !nvdla_core_rstn ? 0 : ( _022__T & _022__X0 );
  always @( posedge nvdla_core_clk )
      st2gate_slcg_en_t_flag 	<= !nvdla_core_rstn ? 0 : st2gate_slcg_en_t_flag ? 1 : | _022__T & ( | _022__X0 );
  always @( posedge nvdla_core_clk )
      st2gate_slcg_en_r_flag 	<= !nvdla_core_rstn ? 0 : st2gate_slcg_en_r_flag ? 1 : st2gate_slcg_en_t_flag ? 0 : ( | st2gate_slcg_en_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      stl_cnt_cur <= 32'd0;
    else
      stl_cnt_cur <= _023_;
  logic [31:0] _023__X0 ;
  logic [31:0] _023__R0 ;
  logic [31:0] _023__C0 ;
  assign _023__X0 = { 32{ stl_cnt_cur_S != _023__S }} ;
  assign _023__R0 = 0 ;
  assign _023__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      stl_cnt_cur_T 		<= !nvdla_core_rstn ? 0 : ( _023__T & _023__X0 );
  always @( posedge nvdla_core_clk )
      stl_cnt_cur_t_flag 	<= !nvdla_core_rstn ? 0 : stl_cnt_cur_t_flag ? 1 : | _023__T & ( | _023__X0 );
  always @( posedge nvdla_core_clk )
      stl_cnt_cur_r_flag 	<= !nvdla_core_rstn ? 0 : stl_cnt_cur_r_flag ? 1 : stl_cnt_cur_t_flag ? 0 : ( | stl_cnt_cur_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      cv_pending <= 1'b0;
    else
      cv_pending <= _008_;
  logic [0:0] _008__X0 ;
  logic [0:0] _008__R0 ;
  logic [0:0] _008__C0 ;
  assign _008__X0 = { 1{ cv_pending_S != _008__S }} ;
  assign _008__R0 = 0 ;
  assign _008__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      cv_pending_T 		<= !nvdla_core_rstn ? 0 : ( _008__T & _008__X0 );
  always @( posedge nvdla_core_clk )
      cv_pending_t_flag 	<= !nvdla_core_rstn ? 0 : cv_pending_t_flag ? 1 : | _008__T & ( | _008__X0 );
  always @( posedge nvdla_core_clk )
      cv_pending_r_flag 	<= !nvdla_core_rstn ? 0 : cv_pending_r_flag ? 1 : cv_pending_t_flag ? 0 : ( | cv_pending_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      mc_pending <= 1'b0;
    else
      mc_pending <= _012_;
  logic [0:0] _012__X0 ;
  logic [0:0] _012__R0 ;
  logic [0:0] _012__C0 ;
  assign _012__X0 = { 1{ mc_pending_S != _012__S }} ;
  assign _012__R0 = 0 ;
  assign _012__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      mc_pending_T 		<= !nvdla_core_rstn ? 0 : ( _012__T & _012__X0 );
  always @( posedge nvdla_core_clk )
      mc_pending_t_flag 	<= !nvdla_core_rstn ? 0 : mc_pending_t_flag ? 1 : | _012__T & ( | _012__X0 );
  always @( posedge nvdla_core_clk )
      mc_pending_r_flag 	<= !nvdla_core_rstn ? 0 : mc_pending_r_flag ? 1 : mc_pending_t_flag ? 0 : ( | mc_pending_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      dma_wr_rsp_complete <= 1'b0;
    else
      dma_wr_rsp_complete <= ack_top_rdy;
  logic [0:0] ack_top_rdy_X1 ;
  logic [0:0] ack_top_rdy_R1 ;
  logic [0:0] ack_top_rdy_C1 ;
  assign ack_top_rdy_X1 = { 1{ dma_wr_rsp_complete_S != ack_top_rdy_S }} ;
  assign ack_top_rdy_R1 = 0 ;
  assign ack_top_rdy_C1 = 0 ;
  always @( posedge nvdla_core_clk )
      dma_wr_rsp_complete_T 		<= !nvdla_core_rstn ? 0 : ( ack_top_rdy_T & ack_top_rdy_X1 );
  always @( posedge nvdla_core_clk )
      dma_wr_rsp_complete_t_flag 	<= !nvdla_core_rstn ? 0 : dma_wr_rsp_complete_t_flag ? 1 : | ack_top_rdy_T & ( | ack_top_rdy_X1 );
  always @( posedge nvdla_core_clk )
      dma_wr_rsp_complete_r_flag 	<= !nvdla_core_rstn ? 0 : dma_wr_rsp_complete_r_flag ? 1 : dma_wr_rsp_complete_t_flag ? 0 : ( | dma_wr_rsp_complete_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      cv_dma_wr_rsp_complete <= 1'b0;
    else
      cv_dma_wr_rsp_complete <= cvif2bdma_wr_rsp_complete;
  logic [0:0] cvif2bdma_wr_rsp_complete_X0 ;
  logic [0:0] cvif2bdma_wr_rsp_complete_R0 ;
  logic [0:0] cvif2bdma_wr_rsp_complete_C0 ;
  assign cvif2bdma_wr_rsp_complete_X0 = { 1{ cv_dma_wr_rsp_complete_S != cvif2bdma_wr_rsp_complete_S }} ;
  assign cvif2bdma_wr_rsp_complete_R0 = 0 ;
  assign cvif2bdma_wr_rsp_complete_C0 = 0 ;
  always @( posedge nvdla_core_clk )
      cv_dma_wr_rsp_complete_T 		<= !nvdla_core_rstn ? 0 : ( cvif2bdma_wr_rsp_complete_T & cvif2bdma_wr_rsp_complete_X0 );
  always @( posedge nvdla_core_clk )
      cv_dma_wr_rsp_complete_t_flag 	<= !nvdla_core_rstn ? 0 : cv_dma_wr_rsp_complete_t_flag ? 1 : | cvif2bdma_wr_rsp_complete_T & ( | cvif2bdma_wr_rsp_complete_X0 );
  always @( posedge nvdla_core_clk )
      cv_dma_wr_rsp_complete_r_flag 	<= !nvdla_core_rstn ? 0 : cv_dma_wr_rsp_complete_r_flag ? 1 : cv_dma_wr_rsp_complete_t_flag ? 0 : ( | cv_dma_wr_rsp_complete_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      mc_dma_wr_rsp_complete <= 1'b0;
    else
      mc_dma_wr_rsp_complete <= mcif2bdma_wr_rsp_complete;
  logic [0:0] mcif2bdma_wr_rsp_complete_X0 ;
  logic [0:0] mcif2bdma_wr_rsp_complete_R0 ;
  logic [0:0] mcif2bdma_wr_rsp_complete_C0 ;
  assign mcif2bdma_wr_rsp_complete_X0 = { 1{ mc_dma_wr_rsp_complete_S != mcif2bdma_wr_rsp_complete_S }} ;
  assign mcif2bdma_wr_rsp_complete_R0 = 0 ;
  assign mcif2bdma_wr_rsp_complete_C0 = 0 ;
  always @( posedge nvdla_core_clk )
      mc_dma_wr_rsp_complete_T 		<= !nvdla_core_rstn ? 0 : ( mcif2bdma_wr_rsp_complete_T & mcif2bdma_wr_rsp_complete_X0 );
  always @( posedge nvdla_core_clk )
      mc_dma_wr_rsp_complete_t_flag 	<= !nvdla_core_rstn ? 0 : mc_dma_wr_rsp_complete_t_flag ? 1 : | mcif2bdma_wr_rsp_complete_T & ( | mcif2bdma_wr_rsp_complete_X0 );
  always @( posedge nvdla_core_clk )
      mc_dma_wr_rsp_complete_r_flag 	<= !nvdla_core_rstn ? 0 : mc_dma_wr_rsp_complete_r_flag ? 1 : mc_dma_wr_rsp_complete_t_flag ? 0 : ( | mc_dma_wr_rsp_complete_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      ack_top_vld <= 1'b0;
    else
      ack_top_vld <= _003_;
  logic [0:0] _003__X0 ;
  logic [0:0] _003__R0 ;
  logic [0:0] _003__C0 ;
  assign _003__X0 = { 1{ ack_top_vld_S != _003__S }} ;
  assign _003__R0 = 0 ;
  assign _003__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      ack_top_vld_T 		<= !nvdla_core_rstn ? 0 : ( _003__T & _003__X0 );
  always @( posedge nvdla_core_clk )
      ack_top_vld_t_flag 	<= !nvdla_core_rstn ? 0 : ack_top_vld_t_flag ? 1 : | _003__T & ( | _003__X0 );
  always @( posedge nvdla_core_clk )
      ack_top_vld_r_flag 	<= !nvdla_core_rstn ? 0 : ack_top_vld_r_flag ? 1 : ack_top_vld_t_flag ? 0 : ( | ack_top_vld_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      ack_top_id <= 1'b0;
    else
      ack_top_id <= _002_;
  logic [0:0] _002__X0 ;
  logic [0:0] _002__R0 ;
  logic [0:0] _002__C0 ;
  assign _002__X0 = { 1{ ack_top_id_S != _002__S }} ;
  assign _002__R0 = 0 ;
  assign _002__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      ack_top_id_T 		<= !nvdla_core_rstn ? 0 : ( _002__T & _002__X0 );
  always @( posedge nvdla_core_clk )
      ack_top_id_t_flag 	<= !nvdla_core_rstn ? 0 : ack_top_id_t_flag ? 1 : | _002__T & ( | _002__X0 );
  always @( posedge nvdla_core_clk )
      ack_top_id_r_flag 	<= !nvdla_core_rstn ? 0 : ack_top_id_r_flag ? 1 : ack_top_id_t_flag ? 0 : ( | ack_top_id_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      ack_bot_vld <= 1'b0;
    else
      ack_bot_vld <= _001_;
  logic [0:0] _001__X0 ;
  logic [0:0] _001__R0 ;
  logic [0:0] _001__C0 ;
  assign _001__X0 = { 1{ ack_bot_vld_S != _001__S }} ;
  assign _001__R0 = 0 ;
  assign _001__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      ack_bot_vld_T 		<= !nvdla_core_rstn ? 0 : ( _001__T & _001__X0 );
  always @( posedge nvdla_core_clk )
      ack_bot_vld_t_flag 	<= !nvdla_core_rstn ? 0 : ack_bot_vld_t_flag ? 1 : | _001__T & ( | _001__X0 );
  always @( posedge nvdla_core_clk )
      ack_bot_vld_r_flag 	<= !nvdla_core_rstn ? 0 : ack_bot_vld_r_flag ? 1 : ack_bot_vld_t_flag ? 0 : ( | ack_bot_vld_R ) ;
  always @(posedge nvdla_core_clk)
      ack_bot_id <= _000_;
  logic [0:0] _000__X0 ;
  logic [0:0] _000__R0 ;
  logic [0:0] _000__C0 ;
  assign _000__X0 = { 1{ ack_bot_id_S != _000__S }} ;
  assign _000__R0 = 0 ;
  assign _000__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      ack_bot_id_T 		<= !nvdla_core_rstn ? 0 : ( _000__T & _000__X0 );
  always @( posedge nvdla_core_clk )
      ack_bot_id_t_flag 	<= !nvdla_core_rstn ? 0 : ack_bot_id_t_flag ? 1 : | _000__T & ( | _000__X0 );
  always @( posedge nvdla_core_clk )
      ack_bot_id_r_flag 	<= !nvdla_core_rstn ? 0 : ack_bot_id_r_flag ? 1 : ack_bot_id_t_flag ? 0 : ( | ack_bot_id_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      surf_count <= 13'b0000000000000;
    else
      surf_count <= _025_;
  logic [12:0] _025__X0 ;
  logic [12:0] _025__R0 ;
  logic [12:0] _025__C0 ;
  assign _025__X0 = { 13{ surf_count_S != _025__S }} ;
  assign _025__R0 = 0 ;
  assign _025__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      surf_count_T 		<= !nvdla_core_rstn ? 0 : ( _025__T & _025__X0 );
  always @( posedge nvdla_core_clk )
      surf_count_t_flag 	<= !nvdla_core_rstn ? 0 : surf_count_t_flag ? 1 : | _025__T & ( | _025__X0 );
  always @( posedge nvdla_core_clk )
      surf_count_r_flag 	<= !nvdla_core_rstn ? 0 : surf_count_r_flag ? 1 : surf_count_t_flag ? 0 : ( | surf_count_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      line_count <= 13'b0000000000000;
    else
      line_count <= _011_;
  logic [12:0] _011__X0 ;
  logic [12:0] _011__R0 ;
  logic [12:0] _011__C0 ;
  assign _011__X0 = { 13{ line_count_S != _011__S }} ;
  assign _011__R0 = 0 ;
  assign _011__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      line_count_T 		<= !nvdla_core_rstn ? 0 : ( _011__T & _011__X0 );
  always @( posedge nvdla_core_clk )
      line_count_t_flag 	<= !nvdla_core_rstn ? 0 : line_count_t_flag ? 1 : | _011__T & ( | _011__X0 );
  always @( posedge nvdla_core_clk )
      line_count_r_flag 	<= !nvdla_core_rstn ? 0 : line_count_r_flag ? 1 : line_count_t_flag ? 0 : ( | line_count_R ) ;
  always @(posedge nvdla_core_clk)
      surf_addr <= _024_;
  logic [63:0] _024__X0 ;
  logic [63:0] _024__R0 ;
  logic [63:0] _024__C0 ;
  assign _024__X0 = { 64{ surf_addr_S != _024__S }} ;
  assign _024__R0 = 0 ;
  assign _024__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      surf_addr_T 		<= !nvdla_core_rstn ? 0 : ( _024__T & _024__X0 );
  always @( posedge nvdla_core_clk )
      surf_addr_t_flag 	<= !nvdla_core_rstn ? 0 : surf_addr_t_flag ? 1 : | _024__T & ( | _024__X0 );
  always @( posedge nvdla_core_clk )
      surf_addr_r_flag 	<= !nvdla_core_rstn ? 0 : surf_addr_r_flag ? 1 : surf_addr_t_flag ? 0 : ( | surf_addr_R ) ;
  always @(posedge nvdla_core_clk)
      line_addr <= _010_;
  logic [63:0] _010__X0 ;
  logic [63:0] _010__R0 ;
  logic [63:0] _010__C0 ;
  assign _010__X0 = { 64{ line_addr_S != _010__S }} ;
  assign _010__R0 = 0 ;
  assign _010__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      line_addr_T 		<= !nvdla_core_rstn ? 0 : ( _010__T & _010__X0 );
  always @( posedge nvdla_core_clk )
      line_addr_t_flag 	<= !nvdla_core_rstn ? 0 : line_addr_t_flag ? 1 : | _010__T & ( | _010__X0 );
  always @( posedge nvdla_core_clk )
      line_addr_r_flag 	<= !nvdla_core_rstn ? 0 : line_addr_r_flag ? 1 : line_addr_t_flag ? 0 : ( | line_addr_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      beat_count <= 12'b000000000000;
    else
      beat_count <= _006_;
  logic [11:0] _006__X0 ;
  logic [11:0] _006__R0 ;
  logic [11:0] _006__C0 ;
  assign _006__X0 = { 12{ beat_count_S != _006__S }} ;
  assign _006__R0 = 0 ;
  assign _006__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      beat_count_T 		<= !nvdla_core_rstn ? 0 : ( _006__T & _006__X0 );
  always @( posedge nvdla_core_clk )
      beat_count_t_flag 	<= !nvdla_core_rstn ? 0 : beat_count_t_flag ? 1 : | _006__T & ( | _006__X0 );
  always @( posedge nvdla_core_clk )
      beat_count_r_flag 	<= !nvdla_core_rstn ? 0 : beat_count_r_flag ? 1 : beat_count_t_flag ? 0 : ( | beat_count_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      cmd_en <= 1'b1;
    else
      cmd_en <= _007_;
  logic [0:0] _007__X0 ;
  logic [0:0] _007__R0 ;
  logic [0:0] _007__C0 ;
  assign _007__X0 = { 1{ cmd_en_S != _007__S }} ;
  assign _007__R0 = 0 ;
  assign _007__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      cmd_en_T 		<= !nvdla_core_rstn ? 0 : ( _007__T & _007__X0 );
  always @( posedge nvdla_core_clk )
      cmd_en_t_flag 	<= !nvdla_core_rstn ? 0 : cmd_en_t_flag ? 1 : | _007__T & ( | _007__X0 );
  always @( posedge nvdla_core_clk )
      cmd_en_r_flag 	<= !nvdla_core_rstn ? 0 : cmd_en_r_flag ? 1 : cmd_en_t_flag ? 0 : ( | cmd_en_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      dat_en <= 1'b0;
    else
      dat_en <= _009_;
  logic [0:0] _009__X0 ;
  logic [0:0] _009__R0 ;
  logic [0:0] _009__C0 ;
  assign _009__X0 = { 1{ dat_en_S != _009__S }} ;
  assign _009__R0 = 0 ;
  assign _009__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      dat_en_T 		<= !nvdla_core_rstn ? 0 : ( _009__T & _009__X0 );
  always @( posedge nvdla_core_clk )
      dat_en_t_flag 	<= !nvdla_core_rstn ? 0 : dat_en_t_flag ? 1 : | _009__T & ( | _009__X0 );
  always @( posedge nvdla_core_clk )
      dat_en_r_flag 	<= !nvdla_core_rstn ? 0 : dat_en_r_flag ? 1 : dat_en_t_flag ? 0 : ( | dat_en_R ) ;
  always @(posedge nvdla_core_clk)
      reg_cmd_src_ram_type <= _016_;
  logic [0:0] _016__X0 ;
  logic [0:0] _016__R0 ;
  logic [0:0] _016__C0 ;
  assign _016__X0 = { 1{ reg_cmd_src_ram_type_S != _016__S }} ;
  assign _016__R0 = 0 ;
  assign _016__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_cmd_src_ram_type_T 		<= !nvdla_core_rstn ? 0 : ( _016__T & _016__X0 );
  always @( posedge nvdla_core_clk )
      reg_cmd_src_ram_type_t_flag 	<= !nvdla_core_rstn ? 0 : reg_cmd_src_ram_type_t_flag ? 1 : | _016__T & ( | _016__X0 );
  always @( posedge nvdla_core_clk )
      reg_cmd_src_ram_type_r_flag 	<= !nvdla_core_rstn ? 0 : reg_cmd_src_ram_type_r_flag ? 1 : reg_cmd_src_ram_type_t_flag ? 0 : ( | reg_cmd_src_ram_type_R ) ;
  always @(posedge nvdla_core_clk)
      reg_line_repeat_number <= _017_;
  logic [12:0] _017__X0 ;
  logic [12:0] _017__R0 ;
  logic [12:0] _017__C0 ;
  assign _017__X0 = { 13{ reg_line_repeat_number_S != _017__S }} ;
  assign _017__R0 = 0 ;
  assign _017__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_line_repeat_number_T 		<= !nvdla_core_rstn ? 0 : ( _017__T & _017__X0 );
  always @( posedge nvdla_core_clk )
      reg_line_repeat_number_t_flag 	<= !nvdla_core_rstn ? 0 : reg_line_repeat_number_t_flag ? 1 : | _017__T & ( | _017__X0 );
  always @( posedge nvdla_core_clk )
      reg_line_repeat_number_r_flag 	<= !nvdla_core_rstn ? 0 : reg_line_repeat_number_r_flag ? 1 : reg_line_repeat_number_t_flag ? 0 : ( | reg_line_repeat_number_R ) ;
  always @(posedge nvdla_core_clk)
      reg_line_size <= _018_;
  logic [12:0] _018__X0 ;
  logic [12:0] _018__R0 ;
  logic [12:0] _018__C0 ;
  assign _018__X0 = { 13{ reg_line_size_S != _018__S }} ;
  assign _018__R0 = 0 ;
  assign _018__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_line_size_T 		<= !nvdla_core_rstn ? 0 : ( _018__T & _018__X0 );
  always @( posedge nvdla_core_clk )
      reg_line_size_t_flag 	<= !nvdla_core_rstn ? 0 : reg_line_size_t_flag ? 1 : | _018__T & ( | _018__X0 );
  always @( posedge nvdla_core_clk )
      reg_line_size_r_flag 	<= !nvdla_core_rstn ? 0 : reg_line_size_r_flag ? 1 : reg_line_size_t_flag ? 0 : ( | reg_line_size_R ) ;
  always @(posedge nvdla_core_clk)
      reg_line_stride <= _019_;
  logic [26:0] _019__X0 ;
  logic [26:0] _019__R0 ;
  logic [26:0] _019__C0 ;
  assign _019__X0 = { 27{ reg_line_stride_S != _019__S }} ;
  assign _019__R0 = 0 ;
  assign _019__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_line_stride_T 		<= !nvdla_core_rstn ? 0 : ( _019__T & _019__X0 );
  always @( posedge nvdla_core_clk )
      reg_line_stride_t_flag 	<= !nvdla_core_rstn ? 0 : reg_line_stride_t_flag ? 1 : | _019__T & ( | _019__X0 );
  always @( posedge nvdla_core_clk )
      reg_line_stride_r_flag 	<= !nvdla_core_rstn ? 0 : reg_line_stride_r_flag ? 1 : reg_line_stride_t_flag ? 0 : ( | reg_line_stride_R ) ;
  always @(posedge nvdla_core_clk)
      reg_surf_repeat_number <= _020_;
  logic [12:0] _020__X0 ;
  logic [12:0] _020__R0 ;
  logic [12:0] _020__C0 ;
  assign _020__X0 = { 13{ reg_surf_repeat_number_S != _020__S }} ;
  assign _020__R0 = 0 ;
  assign _020__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_surf_repeat_number_T 		<= !nvdla_core_rstn ? 0 : ( _020__T & _020__X0 );
  always @( posedge nvdla_core_clk )
      reg_surf_repeat_number_t_flag 	<= !nvdla_core_rstn ? 0 : reg_surf_repeat_number_t_flag ? 1 : | _020__T & ( | _020__X0 );
  always @( posedge nvdla_core_clk )
      reg_surf_repeat_number_r_flag 	<= !nvdla_core_rstn ? 0 : reg_surf_repeat_number_r_flag ? 1 : reg_surf_repeat_number_t_flag ? 0 : ( | reg_surf_repeat_number_R ) ;
  always @(posedge nvdla_core_clk)
      reg_surf_stride <= _021_;
  logic [26:0] _021__X0 ;
  logic [26:0] _021__R0 ;
  logic [26:0] _021__C0 ;
  assign _021__X0 = { 27{ reg_surf_stride_S != _021__S }} ;
  assign _021__R0 = 0 ;
  assign _021__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_surf_stride_T 		<= !nvdla_core_rstn ? 0 : ( _021__T & _021__X0 );
  always @( posedge nvdla_core_clk )
      reg_surf_stride_t_flag 	<= !nvdla_core_rstn ? 0 : reg_surf_stride_t_flag ? 1 : | _021__T & ( | _021__X0 );
  always @( posedge nvdla_core_clk )
      reg_surf_stride_r_flag 	<= !nvdla_core_rstn ? 0 : reg_surf_stride_r_flag ? 1 : reg_surf_stride_t_flag ? 0 : ( | reg_surf_stride_R ) ;
  always @(posedge nvdla_core_clk)
      reg_cmd_dst_ram_type <= _013_;
  logic [0:0] _013__X0 ;
  logic [0:0] _013__R0 ;
  logic [0:0] _013__C0 ;
  assign _013__X0 = { 1{ reg_cmd_dst_ram_type_S != _013__S }} ;
  assign _013__R0 = 0 ;
  assign _013__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_cmd_dst_ram_type_T 		<= !nvdla_core_rstn ? 0 : ( _013__T & _013__X0 );
  always @( posedge nvdla_core_clk )
      reg_cmd_dst_ram_type_t_flag 	<= !nvdla_core_rstn ? 0 : reg_cmd_dst_ram_type_t_flag ? 1 : | _013__T & ( | _013__X0 );
  always @( posedge nvdla_core_clk )
      reg_cmd_dst_ram_type_r_flag 	<= !nvdla_core_rstn ? 0 : reg_cmd_dst_ram_type_r_flag ? 1 : reg_cmd_dst_ram_type_t_flag ? 0 : ( | reg_cmd_dst_ram_type_R ) ;
  always @(posedge nvdla_core_clk)
      reg_cmd_interrupt <= _014_;
  logic [0:0] _014__X0 ;
  logic [0:0] _014__R0 ;
  logic [0:0] _014__C0 ;
  assign _014__X0 = { 1{ reg_cmd_interrupt_S != _014__S }} ;
  assign _014__R0 = 0 ;
  assign _014__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_cmd_interrupt_T 		<= !nvdla_core_rstn ? 0 : ( _014__T & _014__X0 );
  always @( posedge nvdla_core_clk )
      reg_cmd_interrupt_t_flag 	<= !nvdla_core_rstn ? 0 : reg_cmd_interrupt_t_flag ? 1 : | _014__T & ( | _014__X0 );
  always @( posedge nvdla_core_clk )
      reg_cmd_interrupt_r_flag 	<= !nvdla_core_rstn ? 0 : reg_cmd_interrupt_r_flag ? 1 : reg_cmd_interrupt_t_flag ? 0 : ( | reg_cmd_interrupt_R ) ;
  always @(posedge nvdla_core_clk)
      reg_cmd_interrupt_ptr <= _015_;
  logic [0:0] _015__X0 ;
  logic [0:0] _015__R0 ;
  logic [0:0] _015__C0 ;
  assign _015__X0 = { 1{ reg_cmd_interrupt_ptr_S != _015__S }} ;
  assign _015__R0 = 0 ;
  assign _015__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_cmd_interrupt_ptr_T 		<= !nvdla_core_rstn ? 0 : ( _015__T & _015__X0 );
  always @( posedge nvdla_core_clk )
      reg_cmd_interrupt_ptr_t_flag 	<= !nvdla_core_rstn ? 0 : reg_cmd_interrupt_ptr_t_flag ? 1 : | _015__T & ( | _015__X0 );
  always @( posedge nvdla_core_clk )
      reg_cmd_interrupt_ptr_r_flag 	<= !nvdla_core_rstn ? 0 : reg_cmd_interrupt_ptr_r_flag ? 1 : reg_cmd_interrupt_ptr_t_flag ? 0 : ( | reg_cmd_interrupt_ptr_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      tran_cmd_valid <= 1'b0;
    else
      tran_cmd_valid <= _026_;
  logic [0:0] _026__X0 ;
  logic [0:0] _026__R0 ;
  logic [0:0] _026__C0 ;
  assign _026__X0 = { 1{ tran_cmd_valid_S != _026__S }} ;
  assign _026__R0 = 0 ;
  assign _026__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      tran_cmd_valid_T 		<= !nvdla_core_rstn ? 0 : ( _026__T & _026__X0 );
  always @( posedge nvdla_core_clk )
      tran_cmd_valid_t_flag 	<= !nvdla_core_rstn ? 0 : tran_cmd_valid_t_flag ? 1 : | _026__T & ( | _026__X0 );
  always @( posedge nvdla_core_clk )
      tran_cmd_valid_r_flag 	<= !nvdla_core_rstn ? 0 : tran_cmd_valid_r_flag ? 1 : tran_cmd_valid_t_flag ? 0 : ( | tran_cmd_valid_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      bdma2cvif_rd_cdt_lat_fifo_pop <= 1'b0;
    else
      bdma2cvif_rd_cdt_lat_fifo_pop <= _004_;
  logic [0:0] _004__X0 ;
  logic [0:0] _004__R0 ;
  logic [0:0] _004__C0 ;
  assign _004__X0 = { 1{ bdma2cvif_rd_cdt_lat_fifo_pop_S != _004__S }} ;
  assign _004__R0 = 0 ;
  assign _004__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      bdma2cvif_rd_cdt_lat_fifo_pop_T 		<= !nvdla_core_rstn ? 0 : ( _004__T & _004__X0 );
  always @( posedge nvdla_core_clk )
      bdma2cvif_rd_cdt_lat_fifo_pop_t_flag 	<= !nvdla_core_rstn ? 0 : bdma2cvif_rd_cdt_lat_fifo_pop_t_flag ? 1 : | _004__T & ( | _004__X0 );
  always @( posedge nvdla_core_clk )
      bdma2cvif_rd_cdt_lat_fifo_pop_r_flag 	<= !nvdla_core_rstn ? 0 : bdma2cvif_rd_cdt_lat_fifo_pop_r_flag ? 1 : bdma2cvif_rd_cdt_lat_fifo_pop_t_flag ? 0 : ( | bdma2cvif_rd_cdt_lat_fifo_pop_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      bdma2mcif_rd_cdt_lat_fifo_pop <= 1'b0;
    else
      bdma2mcif_rd_cdt_lat_fifo_pop <= _005_;
  logic [0:0] _005__X0 ;
  logic [0:0] _005__R0 ;
  logic [0:0] _005__C0 ;
  assign _005__X0 = { 1{ bdma2mcif_rd_cdt_lat_fifo_pop_S != _005__S }} ;
  assign _005__R0 = 0 ;
  assign _005__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      bdma2mcif_rd_cdt_lat_fifo_pop_T 		<= !nvdla_core_rstn ? 0 : ( _005__T & _005__X0 );
  always @( posedge nvdla_core_clk )
      bdma2mcif_rd_cdt_lat_fifo_pop_t_flag 	<= !nvdla_core_rstn ? 0 : bdma2mcif_rd_cdt_lat_fifo_pop_t_flag ? 1 : | _005__T & ( | _005__X0 );
  always @( posedge nvdla_core_clk )
      bdma2mcif_rd_cdt_lat_fifo_pop_r_flag 	<= !nvdla_core_rstn ? 0 : bdma2mcif_rd_cdt_lat_fifo_pop_r_flag ? 1 : bdma2mcif_rd_cdt_lat_fifo_pop_t_flag ? 0 : ( | bdma2mcif_rd_cdt_lat_fifo_pop_R ) ;
  assign _023_ = dma_write_stall_count_cen ? stl_cnt_nxt : stl_cnt_cur;
  logic [0:0] dma_write_stall_count_cen_C0 ;
  logic [0:0] dma_write_stall_count_cen_R0 ;
  logic [0:0] dma_write_stall_count_cen_X0 ;
  assign dma_write_stall_count_cen_C0 = | _023__C ;
  assign dma_write_stall_count_cen_X0 = | _023__X ;
  assign _023__T = dma_write_stall_count_cen ? ( { 32{ dma_write_stall_count_cen_T  }} | stl_cnt_nxt_T ) : ( { 32{ dma_write_stall_count_cen_T  }} | stl_cnt_cur_T );
  assign _023__S = dma_write_stall_count_cen ? stl_cnt_nxt_S : stl_cnt_cur_S ;
  assign dma_write_stall_count_cen_R0 = ( | (_023__R | ( _023__C & ( { 32{ dma_write_stall_count_cen }} & stl_cnt_nxt_T | { 32{ !dma_write_stall_count_cen }} & stl_cnt_cur_T )))) && stl_cnt_nxt != stl_cnt_cur ;
  logic [31:0] stl_cnt_nxt_C0 ;
  logic [31:0] stl_cnt_nxt_R0 ;
  logic [31:0] stl_cnt_nxt_X0 ;
  assign stl_cnt_nxt_C0 = { 32{ dma_write_stall_count_cen }} ;
  assign stl_cnt_nxt_R0 = { 32{ dma_write_stall_count_cen }} & ( _023__R | ( { 32{ dma_write_stall_count_cen_T  }} & _023__C ));
  assign stl_cnt_nxt_X0 = { 32{ dma_write_stall_count_cen }} & _023__X ;
  logic [31:0] stl_cnt_cur_C1 ;
  logic [31:0] stl_cnt_cur_R1 ;
  logic [31:0] stl_cnt_cur_X1 ;
  assign stl_cnt_cur_C1 = { 32{ !dma_write_stall_count_cen }} ;
  assign stl_cnt_cur_R1 = { 32{ !dma_write_stall_count_cen }} & ( _023__R | ( { 32{ dma_write_stall_count_cen_T  }} & _023__C ));
  assign stl_cnt_cur_X1 = { 32{ !dma_write_stall_count_cen }} & _023__X ;
  assign _055_ = cv_dma_wr_rsp_complete ? 1'b1 : cv_pending;
  logic [0:0] cv_dma_wr_rsp_complete_C1 ;
  logic [0:0] cv_dma_wr_rsp_complete_R1 ;
  logic [0:0] cv_dma_wr_rsp_complete_X1 ;
  assign cv_dma_wr_rsp_complete_C1 = | _055__C ;
  assign cv_dma_wr_rsp_complete_X1 = | _055__X ;
  logic [0:0] cv_pending_C1 ;
  logic [0:0] cv_pending_R1 ;
  logic [0:0] cv_pending_X1 ;
  assign cv_pending_C1 = { 1{ !cv_dma_wr_rsp_complete }};
  assign cv_pending_R1 = { 1{ !cv_dma_wr_rsp_complete }} & ( _055__R | ( { 1{ cv_dma_wr_rsp_complete_T  }} & _055__C ));
  assign cv_pending_X1 = { 1{ !cv_dma_wr_rsp_complete }} & _055__X ;
  assign _055__T = cv_dma_wr_rsp_complete ? { 1{ | cv_dma_wr_rsp_complete_T  }} : ( { 1{ | cv_dma_wr_rsp_complete_T  }} | cv_pending_T );
  assign _055__S = cv_dma_wr_rsp_complete ? cv_dma_wr_rsp_complete_S : cv_pending_S ;
  assign cv_dma_wr_rsp_complete_R1 = ( | (_055__R | ( { 1{ !cv_dma_wr_rsp_complete }} & cv_pending_T & _055__C ))) && 1'b1 != cv_pending ;
  assign _008_ = ack_top_id ? _055_ : 1'b0;
  logic [0:0] ack_top_id_C2 ;
  logic [0:0] ack_top_id_R2 ;
  logic [0:0] ack_top_id_X2 ;
  assign ack_top_id_C2 = | _008__C ;
  assign ack_top_id_X2 = | _008__X ;
  logic [0:0] _055__C0 ;
  logic [0:0] _055__R0 ;
  logic [0:0] _055__X0 ;
  assign _055__C0 = { 1{ ack_top_id }} ;
  assign _055__R0 = { 1{ ack_top_id }} & ( _008__R | ( { 1{ ack_top_id_T  }} & _008__C ));
  assign _055__X0 = { 1{ ack_top_id }} & _008__X ;
  assign _008__T = ack_top_id ? ( { 1{ | ack_top_id_T  }} | _055__T ) : { 1{ | ack_top_id_T  }};
  assign _008__S = ack_top_id ? _055__S : ack_top_id_S ;
  assign ack_top_id_R2 = ( | (_008__R | ( { 1{ ack_top_id }} & _055__T & _008__C ))) && _055_ != 1'b0 ;
  assign _056_ = mc_dma_wr_rsp_complete ? 1'b1 : mc_pending;
  logic [0:0] mc_dma_wr_rsp_complete_C1 ;
  logic [0:0] mc_dma_wr_rsp_complete_R1 ;
  logic [0:0] mc_dma_wr_rsp_complete_X1 ;
  assign mc_dma_wr_rsp_complete_C1 = | _056__C ;
  assign mc_dma_wr_rsp_complete_X1 = | _056__X ;
  logic [0:0] mc_pending_C1 ;
  logic [0:0] mc_pending_R1 ;
  logic [0:0] mc_pending_X1 ;
  assign mc_pending_C1 = { 1{ !mc_dma_wr_rsp_complete }};
  assign mc_pending_R1 = { 1{ !mc_dma_wr_rsp_complete }} & ( _056__R | ( { 1{ mc_dma_wr_rsp_complete_T  }} & _056__C ));
  assign mc_pending_X1 = { 1{ !mc_dma_wr_rsp_complete }} & _056__X ;
  assign _056__T = mc_dma_wr_rsp_complete ? { 1{ | mc_dma_wr_rsp_complete_T  }} : ( { 1{ | mc_dma_wr_rsp_complete_T  }} | mc_pending_T );
  assign _056__S = mc_dma_wr_rsp_complete ? mc_dma_wr_rsp_complete_S : mc_pending_S ;
  assign mc_dma_wr_rsp_complete_R1 = ( | (_056__R | ( { 1{ !mc_dma_wr_rsp_complete }} & mc_pending_T & _056__C ))) && 1'b1 != mc_pending ;
  assign _012_ = ack_top_id ? 1'b0 : _056_;
  logic [0:0] ack_top_id_C3 ;
  logic [0:0] ack_top_id_R3 ;
  logic [0:0] ack_top_id_X3 ;
  assign ack_top_id_C3 = | _012__C ;
  assign ack_top_id_X3 = | _012__X ;
  logic [0:0] _056__C0 ;
  logic [0:0] _056__R0 ;
  logic [0:0] _056__X0 ;
  assign _056__C0 = { 1{ !ack_top_id }};
  assign _056__R0 = { 1{ !ack_top_id }} & ( _012__R | ( { 1{ ack_top_id_T  }} & _012__C ));
  assign _056__X0 = { 1{ !ack_top_id }} & _012__X ;
  assign _012__T = ack_top_id ? { 1{ | ack_top_id_T  }} : ( { 1{ | ack_top_id_T  }} | _056__T );
  assign _012__S = ack_top_id ? ack_top_id_S : _056__S ;
  assign ack_top_id_R3 = ( | (_012__R | ( { 1{ !ack_top_id }} & _056__T & _012__C ))) && 1'b0 != _056_ ;
  assign _003_ = ack_bot_rdy ? ack_bot_vld : ack_top_vld;
  logic [0:0] ack_bot_rdy_C2 ;
  logic [0:0] ack_bot_rdy_R2 ;
  logic [0:0] ack_bot_rdy_X2 ;
  assign ack_bot_rdy_C2 = | _003__C ;
  assign ack_bot_rdy_X2 = | _003__X ;
  assign _003__T = ack_bot_rdy ? ( { 1{ ack_bot_rdy_T  }} | ack_bot_vld_T ) : ( { 1{ ack_bot_rdy_T  }} | ack_top_vld_T );
  assign _003__S = ack_bot_rdy ? ack_bot_vld_S : ack_top_vld_S ;
  assign ack_bot_rdy_R2 = ( | (_003__R | ( _003__C & ( { 1{ ack_bot_rdy }} & ack_bot_vld_T | { 1{ !ack_bot_rdy }} & ack_top_vld_T )))) && ack_bot_vld != ack_top_vld ;
  logic [0:0] ack_bot_vld_C2 ;
  logic [0:0] ack_bot_vld_R2 ;
  logic [0:0] ack_bot_vld_X2 ;
  assign ack_bot_vld_C2 = { 1{ ack_bot_rdy }} ;
  assign ack_bot_vld_R2 = { 1{ ack_bot_rdy }} & ( _003__R | ( { 1{ ack_bot_rdy_T  }} & _003__C ));
  assign ack_bot_vld_X2 = { 1{ ack_bot_rdy }} & _003__X ;
  logic [0:0] ack_top_vld_C1 ;
  logic [0:0] ack_top_vld_R1 ;
  logic [0:0] ack_top_vld_X1 ;
  assign ack_top_vld_C1 = { 1{ !ack_bot_rdy }} ;
  assign ack_top_vld_R1 = { 1{ !ack_bot_rdy }} & ( _003__R | ( { 1{ ack_bot_rdy_T  }} & _003__C ));
  assign ack_top_vld_X1 = { 1{ !ack_bot_rdy }} & _003__X ;
  assign _002_ = _040_ ? ack_bot_id : ack_top_id;
  logic [0:0] _040__C0 ;
  logic [0:0] _040__R0 ;
  logic [0:0] _040__X0 ;
  assign _040__C0 = | _002__C ;
  assign _040__X0 = | _002__X ;
  assign _002__T = _040_ ? ( { 1{ _040__T  }} | ack_bot_id_T ) : ( { 1{ _040__T  }} | ack_top_id_T );
  assign _002__S = _040_ ? ack_bot_id_S : ack_top_id_S ;
  assign _040__R0 = ( | (_002__R | ( _002__C & ( { 1{ _040_ }} & ack_bot_id_T | { 1{ !_040_ }} & ack_top_id_T )))) && ack_bot_id != ack_top_id ;
  logic [0:0] ack_bot_id_C0 ;
  logic [0:0] ack_bot_id_R0 ;
  logic [0:0] ack_bot_id_X0 ;
  assign ack_bot_id_C0 = { 1{ _040_ }} ;
  assign ack_bot_id_R0 = { 1{ _040_ }} & ( _002__R | ( { 1{ _040__T  }} & _002__C ));
  assign ack_bot_id_X0 = { 1{ _040_ }} & _002__X ;
  logic [0:0] ack_top_id_C4 ;
  logic [0:0] ack_top_id_R4 ;
  logic [0:0] ack_top_id_X4 ;
  assign ack_top_id_C4 = { 1{ !_040_ }} ;
  assign ack_top_id_R4 = { 1{ !_040_ }} & ( _002__R | ( { 1{ _040__T  }} & _002__C ));
  assign ack_top_id_X4 = { 1{ !_040_ }} & _002__X ;
  assign _001_ = ack_raw_rdy ? ack_raw_vld : ack_bot_vld;
  logic [0:0] ack_raw_rdy_C1 ;
  logic [0:0] ack_raw_rdy_R1 ;
  logic [0:0] ack_raw_rdy_X1 ;
  assign ack_raw_rdy_C1 = | _001__C ;
  assign ack_raw_rdy_X1 = | _001__X ;
  assign _001__T = ack_raw_rdy ? ( { 1{ ack_raw_rdy_T  }} | ack_raw_vld_T ) : ( { 1{ ack_raw_rdy_T  }} | ack_bot_vld_T );
  assign _001__S = ack_raw_rdy ? ack_raw_vld_S : ack_bot_vld_S ;
  assign ack_raw_rdy_R1 = ( | (_001__R | ( _001__C & ( { 1{ ack_raw_rdy }} & ack_raw_vld_T | { 1{ !ack_raw_rdy }} & ack_bot_vld_T )))) && ack_raw_vld != ack_bot_vld ;
  logic [0:0] ack_raw_vld_C1 ;
  logic [0:0] ack_raw_vld_R1 ;
  logic [0:0] ack_raw_vld_X1 ;
  assign ack_raw_vld_C1 = { 1{ ack_raw_rdy }} ;
  assign ack_raw_vld_R1 = { 1{ ack_raw_rdy }} & ( _001__R | ( { 1{ ack_raw_rdy_T  }} & _001__C ));
  assign ack_raw_vld_X1 = { 1{ ack_raw_rdy }} & _001__X ;
  logic [0:0] ack_bot_vld_C3 ;
  logic [0:0] ack_bot_vld_R3 ;
  logic [0:0] ack_bot_vld_X3 ;
  assign ack_bot_vld_C3 = { 1{ !ack_raw_rdy }} ;
  assign ack_bot_vld_R3 = { 1{ !ack_raw_rdy }} & ( _001__R | ( { 1{ ack_raw_rdy_T  }} & _001__C ));
  assign ack_bot_vld_X3 = { 1{ !ack_raw_rdy }} & _001__X ;
  assign _000_ = _039_ ? reg_cmd_dst_ram_type : ack_bot_id;
  logic [0:0] _039__C0 ;
  logic [0:0] _039__R0 ;
  logic [0:0] _039__X0 ;
  assign _039__C0 = | _000__C ;
  assign _039__X0 = | _000__X ;
  assign _000__T = _039_ ? ( { 1{ _039__T  }} | reg_cmd_dst_ram_type_T ) : ( { 1{ _039__T  }} | ack_bot_id_T );
  assign _000__S = _039_ ? reg_cmd_dst_ram_type_S : ack_bot_id_S ;
  assign _039__R0 = ( | (_000__R | ( _000__C & ( { 1{ _039_ }} & reg_cmd_dst_ram_type_T | { 1{ !_039_ }} & ack_bot_id_T )))) && reg_cmd_dst_ram_type != ack_bot_id ;
  logic [0:0] reg_cmd_dst_ram_type_C3 ;
  logic [0:0] reg_cmd_dst_ram_type_R3 ;
  logic [0:0] reg_cmd_dst_ram_type_X3 ;
  assign reg_cmd_dst_ram_type_C3 = { 1{ _039_ }} ;
  assign reg_cmd_dst_ram_type_R3 = { 1{ _039_ }} & ( _000__R | ( { 1{ _039__T  }} & _000__C ));
  assign reg_cmd_dst_ram_type_X3 = { 1{ _039_ }} & _000__X ;
  logic [0:0] ack_bot_id_C1 ;
  logic [0:0] ack_bot_id_R1 ;
  logic [0:0] ack_bot_id_X1 ;
  assign ack_bot_id_C1 = { 1{ !_039_ }} ;
  assign ack_bot_id_R1 = { 1{ !_039_ }} & ( _000__R | ( { 1{ _039__T  }} & _000__C ));
  assign ack_bot_id_X1 = { 1{ !_039_ }} & _000__X ;
  logic [435:0] fangyuan6;
  logic [435:0] fangyuan6_T ;
  logic [435:0] fangyuan6_R ;
  logic [435:0] fangyuan6_C ;
  logic [435:0] fangyuan6_X ;
  assign fangyuan6 = { dma_wr_dat_mask, dma_wr_dat_data[511:78] };
  assign fangyuan6_T = {  dma_wr_dat_mask_T , dma_wr_dat_data_T [511:78]  };
  logic [13:0] fangyuan6_S ;
  assign fangyuan6_S = 0 ;
  logic [1:0] dma_wr_dat_mask_R0 ;
  logic [1:0] dma_wr_dat_mask_X0 ;
  logic [1:0] dma_wr_dat_mask_C0 ;
  assign dma_wr_dat_mask_R0 = fangyuan6_R [435:434] ;
  assign dma_wr_dat_mask_X0 = fangyuan6_X [435:434] ;
  assign dma_wr_dat_mask_C0 = fangyuan6_C [435:434] ;
  logic [513:0] dma_wr_dat_data_R0 ;
  logic [513:0] dma_wr_dat_data_X0 ;
  logic [513:0] dma_wr_dat_data_C0 ;
  assign dma_wr_dat_data_R0 [511:78] = fangyuan6_R [433:0] ;
  assign dma_wr_dat_data_X0 [511:78] = fangyuan6_X [433:0] ;
  assign dma_wr_dat_data_C0 [511:78] = fangyuan6_C [433:0] ;

  assign dma_wr_req_pd[513:78] = cmd_en ? 436'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : fangyuan6;
  logic [0:0] cmd_en_C4 ;
  logic [0:0] cmd_en_R4 ;
  logic [0:0] cmd_en_X4 ;
  assign cmd_en_C4 = | dma_wr_req_pd_C [513:78] ;
  assign cmd_en_X4 = | dma_wr_req_pd_X [513:78] ;
  logic [435:0] fangyuan6_C0 ;
  logic [435:0] fangyuan6_R0 ;
  logic [435:0] fangyuan6_X0 ;
  assign fangyuan6_C0 = { 436{ !cmd_en }};
  assign fangyuan6_R0 = { 436{ !cmd_en }} & ( dma_wr_req_pd_R [513:78] | ( { 436{ cmd_en_T  }} & dma_wr_req_pd_C [513:78] ));
  assign fangyuan6_X0 = { 436{ !cmd_en }} & dma_wr_req_pd_X [513:78] ;
  assign dma_wr_req_pd_T [513:78] = cmd_en ? { 436{ | cmd_en_T  }} : ( { 436{ | cmd_en_T  }} | fangyuan6_T );
  assign dma_wr_req_pd_S = cmd_en ? cmd_en_S : fangyuan6_S ;
  assign cmd_en_R4 = ( | (dma_wr_req_pd_R [513:78] | ( { 436{ !cmd_en }} & fangyuan6_T & dma_wr_req_pd_C [513:78] ))) && 436'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 != fangyuan6 ;
  assign dma_wr_req_pd[514] = cmd_en ? 1'b0 : 1'b1;
  logic [0:0] cmd_en_C5 ;
  logic [0:0] cmd_en_R5 ;
  logic [0:0] cmd_en_X5 ;
  assign cmd_en_C5 = | dma_wr_req_pd_C [514] ;
  assign cmd_en_X5 = | dma_wr_req_pd_X [514] ;
  assign dma_wr_req_pd_T = { 1{ cmd_en_T  }} ;
  assign dma_wr_req_pd_S = cmd_en_S ;
  assign cmd_en_R5 = ( | dma_wr_req_pd_R [514]) && 1'b0 != 1'b1 ;
  logic [77:0] fangyuan7;
  logic [77:0] fangyuan7_T ;
  logic [77:0] fangyuan7_R ;
  logic [77:0] fangyuan7_C ;
  logic [77:0] fangyuan7_X ;
  assign fangyuan7 = { dma_wr_cmd_require_ack, reg_line_size, line_addr };
  assign fangyuan7_T = {  dma_wr_cmd_require_ack_T , reg_line_size_T , line_addr_T  };
  logic [13:0] fangyuan7_S ;
  assign fangyuan7_S = 0 ;
  logic [0:0] dma_wr_cmd_require_ack_R1 ;
  logic [0:0] dma_wr_cmd_require_ack_X1 ;
  logic [0:0] dma_wr_cmd_require_ack_C1 ;
  assign dma_wr_cmd_require_ack_R1 = fangyuan7_R [77:77] ;
  assign dma_wr_cmd_require_ack_X1 = fangyuan7_X [77:77] ;
  assign dma_wr_cmd_require_ack_C1 = fangyuan7_C [77:77] ;
  logic [12:0] reg_line_size_R1 ;
  logic [12:0] reg_line_size_X1 ;
  logic [12:0] reg_line_size_C1 ;
  assign reg_line_size_R1 = fangyuan7_R [76:64] ;
  assign reg_line_size_X1 = fangyuan7_X [76:64] ;
  assign reg_line_size_C1 = fangyuan7_C [76:64] ;
  logic [63:0] line_addr_R1 ;
  logic [63:0] line_addr_X1 ;
  logic [63:0] line_addr_C1 ;
  assign line_addr_R1 = fangyuan7_R [63:0] ;
  assign line_addr_X1 = fangyuan7_X [63:0] ;
  assign line_addr_C1 = fangyuan7_C [63:0] ;

  assign dma_wr_req_pd[77:0] = cmd_en ? fangyuan7 : dma_wr_dat_data[77:0];
  logic [0:0] cmd_en_C6 ;
  logic [0:0] cmd_en_R6 ;
  logic [0:0] cmd_en_X6 ;
  assign cmd_en_C6 = | dma_wr_req_pd_C [77:0] ;
  assign cmd_en_X6 = | dma_wr_req_pd_X [77:0] ;
  assign dma_wr_req_pd_T [77:0] = cmd_en ? ( { 78{ cmd_en_T  }} | fangyuan7_T ) : ( { 78{ cmd_en_T  }} | dma_wr_dat_data_T [77:0] );
  assign dma_wr_req_pd_S = cmd_en ? fangyuan7_S : dma_wr_dat_data_S ;
  assign cmd_en_R6 = ( | (dma_wr_req_pd_R [77:0] | ( dma_wr_req_pd_C [77:0] & ( { 78{ cmd_en }} & fangyuan7_T | { 78{ !cmd_en }} & dma_wr_dat_data_T [77:0] )))) && fangyuan7 != dma_wr_dat_data[77:0] ;
  logic [77:0] fangyuan7_C0 ;
  logic [77:0] fangyuan7_R0 ;
  logic [77:0] fangyuan7_X0 ;
  assign fangyuan7_C0 = { 78{ cmd_en }} ;
  assign fangyuan7_R0 = { 78{ cmd_en }} & ( dma_wr_req_pd_R [77:0] | ( { 78{ cmd_en_T  }} & dma_wr_req_pd_C [77:0] ));
  assign fangyuan7_X0 = { 78{ cmd_en }} & dma_wr_req_pd_X [77:0] ;
  assign dma_wr_dat_data_C0 [77:0] = { 78{ !cmd_en }} ;
  assign dma_wr_dat_data_R0 [77:0] = { 78{ !cmd_en }} & ( dma_wr_req_pd_R [77:0] | ( { 78{ cmd_en_T  }} & dma_wr_req_pd_C [77:0] ));
  assign dma_wr_dat_data_X0 [77:0] = { 78{ !cmd_en }} & dma_wr_req_pd_X [77:0] ;
  assign _057_ = is_surf_last ? _031_ : surf_count;
  logic [0:0] is_surf_last_C1 ;
  logic [0:0] is_surf_last_R1 ;
  logic [0:0] is_surf_last_X1 ;
  assign is_surf_last_C1 = | _057__C ;
  assign is_surf_last_X1 = | _057__X ;
  assign _057__T = is_surf_last ? ( { 13{ is_surf_last_T  }} | _031__T ) : ( { 13{ is_surf_last_T  }} | surf_count_T );
  assign _057__S = is_surf_last ? _031__S : surf_count_S ;
  assign is_surf_last_R1 = ( | (_057__R | ( _057__C & ( { 13{ is_surf_last }} & _031__T | { 13{ !is_surf_last }} & surf_count_T )))) && _031_ != surf_count ;
  logic [12:0] _031__C0 ;
  logic [12:0] _031__R0 ;
  logic [12:0] _031__X0 ;
  assign _031__C0 = { 13{ is_surf_last }} ;
  assign _031__R0 = { 13{ is_surf_last }} & ( _057__R | ( { 13{ is_surf_last_T  }} & _057__C ));
  assign _031__X0 = { 13{ is_surf_last }} & _057__X ;
  logic [12:0] surf_count_C2 ;
  logic [12:0] surf_count_R2 ;
  logic [12:0] surf_count_X2 ;
  assign surf_count_C2 = { 13{ !is_surf_last }} ;
  assign surf_count_R2 = { 13{ !is_surf_last }} & ( _057__R | ( { 13{ is_surf_last_T  }} & _057__C ));
  assign surf_count_X2 = { 13{ !is_surf_last }} & _057__X ;
  assign _058_ = is_cube_last ? 13'b0000000000000 : _057_;
  logic [0:0] is_cube_last_C2 ;
  logic [0:0] is_cube_last_R2 ;
  logic [0:0] is_cube_last_X2 ;
  assign is_cube_last_C2 = | _058__C ;
  assign is_cube_last_X2 = | _058__X ;
  logic [12:0] _057__C0 ;
  logic [12:0] _057__R0 ;
  logic [12:0] _057__X0 ;
  assign _057__C0 = { 13{ !is_cube_last }};
  assign _057__R0 = { 13{ !is_cube_last }} & ( _058__R | ( { 13{ is_cube_last_T  }} & _058__C ));
  assign _057__X0 = { 13{ !is_cube_last }} & _058__X ;
  assign _058__T = is_cube_last ? { 13{ | is_cube_last_T  }} : ( { 13{ | is_cube_last_T  }} | _057__T );
  assign _058__S = is_cube_last ? is_cube_last_S : _057__S ;
  assign is_cube_last_R2 = ( | (_058__R | ( { 13{ !is_cube_last }} & _057__T & _058__C ))) && 13'b0000000000000 != _057_ ;
  assign _025_ = _034_ ? _058_ : surf_count;
  logic [0:0] _034__C1 ;
  logic [0:0] _034__R1 ;
  logic [0:0] _034__X1 ;
  assign _034__C1 = | _025__C ;
  assign _034__X1 = | _025__X ;
  assign _025__T = _034_ ? ( { 13{ _034__T  }} | _058__T ) : ( { 13{ _034__T  }} | surf_count_T );
  assign _025__S = _034_ ? _058__S : surf_count_S ;
  assign _034__R1 = ( | (_025__R | ( _025__C & ( { 13{ _034_ }} & _058__T | { 13{ !_034_ }} & surf_count_T )))) && _058_ != surf_count ;
  logic [12:0] _058__C0 ;
  logic [12:0] _058__R0 ;
  logic [12:0] _058__X0 ;
  assign _058__C0 = { 13{ _034_ }} ;
  assign _058__R0 = { 13{ _034_ }} & ( _025__R | ( { 13{ _034__T  }} & _025__C ));
  assign _058__X0 = { 13{ _034_ }} & _025__X ;
  logic [12:0] surf_count_C3 ;
  logic [12:0] surf_count_R3 ;
  logic [12:0] surf_count_X3 ;
  assign surf_count_C3 = { 13{ !_034_ }} ;
  assign surf_count_R3 = { 13{ !_034_ }} & ( _025__R | ( { 13{ _034__T  }} & _025__C ));
  assign surf_count_X3 = { 13{ !_034_ }} & _025__X ;
  assign _059_ = is_surf_last ? 13'b0000000000000 : _030_;
  logic [0:0] is_surf_last_C2 ;
  logic [0:0] is_surf_last_R2 ;
  logic [0:0] is_surf_last_X2 ;
  assign is_surf_last_C2 = | _059__C ;
  assign is_surf_last_X2 = | _059__X ;
  logic [12:0] _030__C0 ;
  logic [12:0] _030__R0 ;
  logic [12:0] _030__X0 ;
  assign _030__C0 = { 13{ !is_surf_last }};
  assign _030__R0 = { 13{ !is_surf_last }} & ( _059__R | ( { 13{ is_surf_last_T  }} & _059__C ));
  assign _030__X0 = { 13{ !is_surf_last }} & _059__X ;
  assign _059__T = is_surf_last ? { 13{ | is_surf_last_T  }} : ( { 13{ | is_surf_last_T  }} | _030__T );
  assign _059__S = is_surf_last ? is_surf_last_S : _030__S ;
  assign is_surf_last_R2 = ( | (_059__R | ( { 13{ !is_surf_last }} & _030__T & _059__C ))) && 13'b0000000000000 != _030_ ;
  assign _011_ = _034_ ? _059_ : line_count;
  logic [0:0] _034__C2 ;
  logic [0:0] _034__R2 ;
  logic [0:0] _034__X2 ;
  assign _034__C2 = | _011__C ;
  assign _034__X2 = | _011__X ;
  assign _011__T = _034_ ? ( { 13{ _034__T  }} | _059__T ) : ( { 13{ _034__T  }} | line_count_T );
  assign _011__S = _034_ ? _059__S : line_count_S ;
  assign _034__R2 = ( | (_011__R | ( _011__C & ( { 13{ _034_ }} & _059__T | { 13{ !_034_ }} & line_count_T )))) && _059_ != line_count ;
  logic [12:0] _059__C0 ;
  logic [12:0] _059__R0 ;
  logic [12:0] _059__X0 ;
  assign _059__C0 = { 13{ _034_ }} ;
  assign _059__R0 = { 13{ _034_ }} & ( _011__R | ( { 13{ _034__T  }} & _011__C ));
  assign _059__X0 = { 13{ _034_ }} & _011__X ;
  logic [12:0] line_count_C2 ;
  logic [12:0] line_count_R2 ;
  logic [12:0] line_count_X2 ;
  assign line_count_C2 = { 13{ !_034_ }} ;
  assign line_count_R2 = { 13{ !_034_ }} & ( _011__R | ( { 13{ _034__T  }} & _011__C ));
  assign line_count_X2 = { 13{ !_034_ }} & _011__X ;
  assign _060_ = is_surf_last ? _028_ : surf_addr;
  logic [0:0] is_surf_last_C3 ;
  logic [0:0] is_surf_last_R3 ;
  logic [0:0] is_surf_last_X3 ;
  assign is_surf_last_C3 = | _060__C ;
  assign is_surf_last_X3 = | _060__X ;
  assign _060__T = is_surf_last ? ( { 64{ is_surf_last_T  }} | _028__T ) : ( { 64{ is_surf_last_T  }} | surf_addr_T );
  assign _060__S = is_surf_last ? _028__S : surf_addr_S ;
  assign is_surf_last_R3 = ( | (_060__R | ( _060__C & ( { 64{ is_surf_last }} & _028__T | { 64{ !is_surf_last }} & surf_addr_T )))) && _028_ != surf_addr ;
  logic [63:0] _028__C0 ;
  logic [63:0] _028__R0 ;
  logic [63:0] _028__X0 ;
  assign _028__C0 = { 64{ is_surf_last }} ;
  assign _028__R0 = { 64{ is_surf_last }} & ( _060__R | ( { 64{ is_surf_last_T  }} & _060__C ));
  assign _028__X0 = { 64{ is_surf_last }} & _060__X ;
  logic [63:0] surf_addr_C1 ;
  logic [63:0] surf_addr_R1 ;
  logic [63:0] surf_addr_X1 ;
  assign surf_addr_C1 = { 64{ !is_surf_last }} ;
  assign surf_addr_R1 = { 64{ !is_surf_last }} & ( _060__R | ( { 64{ is_surf_last_T  }} & _060__C ));
  assign surf_addr_X1 = { 64{ !is_surf_last }} & _060__X ;
  assign _061_ = _034_ ? _060_ : surf_addr;
  logic [0:0] _034__C3 ;
  logic [0:0] _034__R3 ;
  logic [0:0] _034__X3 ;
  assign _034__C3 = | _061__C ;
  assign _034__X3 = | _061__X ;
  assign _061__T = _034_ ? ( { 64{ _034__T  }} | _060__T ) : ( { 64{ _034__T  }} | surf_addr_T );
  assign _061__S = _034_ ? _060__S : surf_addr_S ;
  assign _034__R3 = ( | (_061__R | ( _061__C & ( { 64{ _034_ }} & _060__T | { 64{ !_034_ }} & surf_addr_T )))) && _060_ != surf_addr ;
  logic [63:0] _060__C0 ;
  logic [63:0] _060__R0 ;
  logic [63:0] _060__X0 ;
  assign _060__C0 = { 64{ _034_ }} ;
  assign _060__R0 = { 64{ _034_ }} & ( _061__R | ( { 64{ _034__T  }} & _061__C ));
  assign _060__X0 = { 64{ _034_ }} & _061__X ;
  logic [63:0] surf_addr_C2 ;
  logic [63:0] surf_addr_R2 ;
  logic [63:0] surf_addr_X2 ;
  assign surf_addr_C2 = { 64{ !_034_ }} ;
  assign surf_addr_R2 = { 64{ !_034_ }} & ( _061__R | ( { 64{ _034__T  }} & _061__C ));
  assign surf_addr_X2 = { 64{ !_034_ }} & _061__X ;
  assign _024_ = ld2st_rd_accept ? ld2st_rd_pd[63:0] : _061_;
  logic [0:0] ld2st_rd_accept_C0 ;
  logic [0:0] ld2st_rd_accept_R0 ;
  logic [0:0] ld2st_rd_accept_X0 ;
  assign ld2st_rd_accept_C0 = | _024__C ;
  assign ld2st_rd_accept_X0 = | _024__X ;
  assign _024__T = ld2st_rd_accept ? ( { 64{ ld2st_rd_accept_T  }} | ld2st_rd_pd_T [63:0] ) : ( { 64{ ld2st_rd_accept_T  }} | _061__T );
  assign _024__S = ld2st_rd_accept ? ld2st_rd_pd_S : _061__S ;
  assign ld2st_rd_accept_R0 = ( | (_024__R | ( _024__C & ( { 64{ ld2st_rd_accept }} & ld2st_rd_pd_T [63:0] | { 64{ !ld2st_rd_accept }} & _061__T )))) && ld2st_rd_pd[63:0] != _061_ ;
  logic [160:0] ld2st_rd_pd_C0 ;
  logic [160:0] ld2st_rd_pd_R0 ;
  logic [160:0] ld2st_rd_pd_X0 ;
  assign ld2st_rd_pd_C0 [63:0] = { 64{ ld2st_rd_accept }} ;
  assign ld2st_rd_pd_R0 [63:0] = { 64{ ld2st_rd_accept }} & ( _024__R | ( { 64{ ld2st_rd_accept_T  }} & _024__C ));
  assign ld2st_rd_pd_X0 [63:0] = { 64{ ld2st_rd_accept }} & _024__X ;
  logic [63:0] _061__C0 ;
  logic [63:0] _061__R0 ;
  logic [63:0] _061__X0 ;
  assign _061__C0 = { 64{ !ld2st_rd_accept }} ;
  assign _061__R0 = { 64{ !ld2st_rd_accept }} & ( _024__R | ( { 64{ ld2st_rd_accept_T  }} & _024__C ));
  assign _061__X0 = { 64{ !ld2st_rd_accept }} & _024__X ;
  assign _062_ = is_surf_last ? _028_ : _029_;
  logic [0:0] is_surf_last_C4 ;
  logic [0:0] is_surf_last_R4 ;
  logic [0:0] is_surf_last_X4 ;
  assign is_surf_last_C4 = | _062__C ;
  assign is_surf_last_X4 = | _062__X ;
  assign _062__T = is_surf_last ? ( { 64{ is_surf_last_T  }} | _028__T ) : ( { 64{ is_surf_last_T  }} | _029__T );
  assign _062__S = is_surf_last ? _028__S : _029__S ;
  assign is_surf_last_R4 = ( | (_062__R | ( _062__C & ( { 64{ is_surf_last }} & _028__T | { 64{ !is_surf_last }} & _029__T )))) && _028_ != _029_ ;
  logic [63:0] _028__C1 ;
  logic [63:0] _028__R1 ;
  logic [63:0] _028__X1 ;
  assign _028__C1 = { 64{ is_surf_last }} ;
  assign _028__R1 = { 64{ is_surf_last }} & ( _062__R | ( { 64{ is_surf_last_T  }} & _062__C ));
  assign _028__X1 = { 64{ is_surf_last }} & _062__X ;
  logic [63:0] _029__C0 ;
  logic [63:0] _029__R0 ;
  logic [63:0] _029__X0 ;
  assign _029__C0 = { 64{ !is_surf_last }} ;
  assign _029__R0 = { 64{ !is_surf_last }} & ( _062__R | ( { 64{ is_surf_last_T  }} & _062__C ));
  assign _029__X0 = { 64{ !is_surf_last }} & _062__X ;
  assign _063_ = _034_ ? _062_ : line_addr;
  logic [0:0] _034__C4 ;
  logic [0:0] _034__R4 ;
  logic [0:0] _034__X4 ;
  assign _034__C4 = | _063__C ;
  assign _034__X4 = | _063__X ;
  assign _063__T = _034_ ? ( { 64{ _034__T  }} | _062__T ) : ( { 64{ _034__T  }} | line_addr_T );
  assign _063__S = _034_ ? _062__S : line_addr_S ;
  assign _034__R4 = ( | (_063__R | ( _063__C & ( { 64{ _034_ }} & _062__T | { 64{ !_034_ }} & line_addr_T )))) && _062_ != line_addr ;
  logic [63:0] _062__C0 ;
  logic [63:0] _062__R0 ;
  logic [63:0] _062__X0 ;
  assign _062__C0 = { 64{ _034_ }} ;
  assign _062__R0 = { 64{ _034_ }} & ( _063__R | ( { 64{ _034__T  }} & _063__C ));
  assign _062__X0 = { 64{ _034_ }} & _063__X ;
  logic [63:0] line_addr_C2 ;
  logic [63:0] line_addr_R2 ;
  logic [63:0] line_addr_X2 ;
  assign line_addr_C2 = { 64{ !_034_ }} ;
  assign line_addr_R2 = { 64{ !_034_ }} & ( _063__R | ( { 64{ _034__T  }} & _063__C ));
  assign line_addr_X2 = { 64{ !_034_ }} & _063__X ;
  assign _010_ = ld2st_rd_accept ? ld2st_rd_pd[63:0] : _063_;
  logic [0:0] ld2st_rd_accept_C1 ;
  logic [0:0] ld2st_rd_accept_R1 ;
  logic [0:0] ld2st_rd_accept_X1 ;
  assign ld2st_rd_accept_C1 = | _010__C ;
  assign ld2st_rd_accept_X1 = | _010__X ;
  assign _010__T = ld2st_rd_accept ? ( { 64{ ld2st_rd_accept_T  }} | ld2st_rd_pd_T [63:0] ) : ( { 64{ ld2st_rd_accept_T  }} | _063__T );
  assign _010__S = ld2st_rd_accept ? ld2st_rd_pd_S : _063__S ;
  assign ld2st_rd_accept_R1 = ( | (_010__R | ( _010__C & ( { 64{ ld2st_rd_accept }} & ld2st_rd_pd_T [63:0] | { 64{ !ld2st_rd_accept }} & _063__T )))) && ld2st_rd_pd[63:0] != _063_ ;
  assign { ld2st_rd_pd_R0 [160:64] } = 0;
  assign { ld2st_rd_pd_X0 [160:64] } = 0;
  assign { ld2st_rd_pd_C0 [160:64] } = 0;
  logic [160:0] ld2st_rd_pd_C1 ;
  logic [160:0] ld2st_rd_pd_R1 ;
  logic [160:0] ld2st_rd_pd_X1 ;
  assign ld2st_rd_pd_C1 [63:0] = { 64{ ld2st_rd_accept }} ;
  assign ld2st_rd_pd_R1 [63:0] = { 64{ ld2st_rd_accept }} & ( _010__R | ( { 64{ ld2st_rd_accept_T  }} & _010__C ));
  assign ld2st_rd_pd_X1 [63:0] = { 64{ ld2st_rd_accept }} & _010__X ;
  logic [63:0] _063__C0 ;
  logic [63:0] _063__R0 ;
  logic [63:0] _063__X0 ;
  assign _063__C0 = { 64{ !ld2st_rd_accept }} ;
  assign _063__R0 = { 64{ !ld2st_rd_accept }} & ( _010__R | ( { 64{ ld2st_rd_accept_T  }} & _010__C ));
  assign _063__X0 = { 64{ !ld2st_rd_accept }} & _010__X ;
  assign _064_ = is_last_beat ? 12'b000000000000 : _027_;
  logic [0:0] is_last_beat_C2 ;
  logic [0:0] is_last_beat_R2 ;
  logic [0:0] is_last_beat_X2 ;
  assign is_last_beat_C2 = | _064__C ;
  assign is_last_beat_X2 = | _064__X ;
  logic [11:0] _027__C0 ;
  logic [11:0] _027__R0 ;
  logic [11:0] _027__X0 ;
  assign _027__C0 = { 12{ !is_last_beat }};
  assign _027__R0 = { 12{ !is_last_beat }} & ( _064__R | ( { 12{ is_last_beat_T  }} & _064__C ));
  assign _027__X0 = { 12{ !is_last_beat }} & _064__X ;
  assign _064__T = is_last_beat ? { 12{ | is_last_beat_T  }} : ( { 12{ | is_last_beat_T  }} | _027__T );
  assign _064__S = is_last_beat ? is_last_beat_S : _027__S ;
  assign is_last_beat_R2 = ( | (_064__R | ( { 12{ !is_last_beat }} & _027__T & _064__C ))) && 12'b000000000000 != _027_ ;
  assign _006_ = tran_dat_accept ? _064_ : beat_count;
  logic [0:0] tran_dat_accept_C1 ;
  logic [0:0] tran_dat_accept_R1 ;
  logic [0:0] tran_dat_accept_X1 ;
  assign tran_dat_accept_C1 = | _006__C ;
  assign tran_dat_accept_X1 = | _006__X ;
  assign _006__T = tran_dat_accept ? ( { 12{ tran_dat_accept_T  }} | _064__T ) : ( { 12{ tran_dat_accept_T  }} | beat_count_T );
  assign _006__S = tran_dat_accept ? _064__S : beat_count_S ;
  assign tran_dat_accept_R1 = ( | (_006__R | ( _006__C & ( { 12{ tran_dat_accept }} & _064__T | { 12{ !tran_dat_accept }} & beat_count_T )))) && _064_ != beat_count ;
  logic [11:0] _064__C0 ;
  logic [11:0] _064__R0 ;
  logic [11:0] _064__X0 ;
  assign _064__C0 = { 12{ tran_dat_accept }} ;
  assign _064__R0 = { 12{ tran_dat_accept }} & ( _006__R | ( { 12{ tran_dat_accept_T  }} & _006__C ));
  assign _064__X0 = { 12{ tran_dat_accept }} & _006__X ;
  logic [11:0] beat_count_C2 ;
  logic [11:0] beat_count_R2 ;
  logic [11:0] beat_count_X2 ;
  assign beat_count_C2 = { 12{ !tran_dat_accept }} ;
  assign beat_count_R2 = { 12{ !tran_dat_accept }} & ( _006__R | ( { 12{ tran_dat_accept_T  }} & _006__C ));
  assign beat_count_X2 = { 12{ !tran_dat_accept }} & _006__X ;
  assign _065_ = _034_ ? 1'b0 : dat_en;
  logic [0:0] _034__C5 ;
  logic [0:0] _034__R5 ;
  logic [0:0] _034__X5 ;
  assign _034__C5 = | _065__C ;
  assign _034__X5 = | _065__X ;
  logic [0:0] dat_en_C2 ;
  logic [0:0] dat_en_R2 ;
  logic [0:0] dat_en_X2 ;
  assign dat_en_C2 = { 1{ !_034_ }};
  assign dat_en_R2 = { 1{ !_034_ }} & ( _065__R | ( { 1{ _034__T  }} & _065__C ));
  assign dat_en_X2 = { 1{ !_034_ }} & _065__X ;
  assign _065__T = _034_ ? { 1{ | _034__T  }} : ( { 1{ | _034__T  }} | dat_en_T );
  assign _065__S = _034_ ? _034__S : dat_en_S ;
  assign _034__R5 = ( | (_065__R | ( { 1{ !_034_ }} & dat_en_T & _065__C ))) && 1'b0 != dat_en ;
  assign _009_ = tran_cmd_accept ? 1'b1 : _065_;
  logic [0:0] tran_cmd_accept_C0 ;
  logic [0:0] tran_cmd_accept_R0 ;
  logic [0:0] tran_cmd_accept_X0 ;
  assign tran_cmd_accept_C0 = | _009__C ;
  assign tran_cmd_accept_X0 = | _009__X ;
  logic [0:0] _065__C0 ;
  logic [0:0] _065__R0 ;
  logic [0:0] _065__X0 ;
  assign _065__C0 = { 1{ !tran_cmd_accept }};
  assign _065__R0 = { 1{ !tran_cmd_accept }} & ( _009__R | ( { 1{ tran_cmd_accept_T  }} & _009__C ));
  assign _065__X0 = { 1{ !tran_cmd_accept }} & _009__X ;
  assign _009__T = tran_cmd_accept ? { 1{ | tran_cmd_accept_T  }} : ( { 1{ | tran_cmd_accept_T  }} | _065__T );
  assign _009__S = tran_cmd_accept ? tran_cmd_accept_S : _065__S ;
  assign tran_cmd_accept_R0 = ( | (_009__R | ( { 1{ !tran_cmd_accept }} & _065__T & _009__C ))) && 1'b1 != _065_ ;
  assign _066_ = _034_ ? 1'b1 : cmd_en;
  logic [0:0] _034__C6 ;
  logic [0:0] _034__R6 ;
  logic [0:0] _034__X6 ;
  assign _034__C6 = | _066__C ;
  assign _034__X6 = | _066__X ;
  logic [0:0] cmd_en_C7 ;
  logic [0:0] cmd_en_R7 ;
  logic [0:0] cmd_en_X7 ;
  assign cmd_en_C7 = { 1{ !_034_ }};
  assign cmd_en_R7 = { 1{ !_034_ }} & ( _066__R | ( { 1{ _034__T  }} & _066__C ));
  assign cmd_en_X7 = { 1{ !_034_ }} & _066__X ;
  assign _066__T = _034_ ? { 1{ | _034__T  }} : ( { 1{ | _034__T  }} | cmd_en_T );
  assign _066__S = _034_ ? _034__S : cmd_en_S ;
  assign _034__R6 = ( | (_066__R | ( { 1{ !_034_ }} & cmd_en_T & _066__C ))) && 1'b1 != cmd_en ;
  assign _007_ = tran_cmd_accept ? 1'b0 : _066_;
  logic [0:0] tran_cmd_accept_C1 ;
  logic [0:0] tran_cmd_accept_R1 ;
  logic [0:0] tran_cmd_accept_X1 ;
  assign tran_cmd_accept_C1 = | _007__C ;
  assign tran_cmd_accept_X1 = | _007__X ;
  logic [0:0] _066__C0 ;
  logic [0:0] _066__R0 ;
  logic [0:0] _066__X0 ;
  assign _066__C0 = { 1{ !tran_cmd_accept }};
  assign _066__R0 = { 1{ !tran_cmd_accept }} & ( _007__R | ( { 1{ tran_cmd_accept_T  }} & _007__C ));
  assign _066__X0 = { 1{ !tran_cmd_accept }} & _007__X ;
  assign _007__T = tran_cmd_accept ? { 1{ | tran_cmd_accept_T  }} : ( { 1{ | tran_cmd_accept_T  }} | _066__T );
  assign _007__S = tran_cmd_accept ? tran_cmd_accept_S : _066__S ;
  assign tran_cmd_accept_R1 = ( | (_007__R | ( { 1{ !tran_cmd_accept }} & _066__T & _007__C ))) && 1'b0 != _066_ ;
  assign _015_ = ld2st_rd_accept ? ld2st_rd_pd[80] : reg_cmd_interrupt_ptr;
  logic [0:0] ld2st_rd_accept_C2 ;
  logic [0:0] ld2st_rd_accept_R2 ;
  logic [0:0] ld2st_rd_accept_X2 ;
  assign ld2st_rd_accept_C2 = | _015__C ;
  assign ld2st_rd_accept_X2 = | _015__X ;
  assign _015__T = ld2st_rd_accept ? ( { 1{ ld2st_rd_accept_T  }} | ld2st_rd_pd_T [80] ) : ( { 1{ ld2st_rd_accept_T  }} | reg_cmd_interrupt_ptr_T );
  assign _015__S = ld2st_rd_accept ? ld2st_rd_pd_S : reg_cmd_interrupt_ptr_S ;
  assign ld2st_rd_accept_R2 = ( | (_015__R | ( _015__C & ( { 1{ ld2st_rd_accept }} & ld2st_rd_pd_T [80] | { 1{ !ld2st_rd_accept }} & reg_cmd_interrupt_ptr_T )))) && ld2st_rd_pd[80] != reg_cmd_interrupt_ptr ;
  assign ld2st_rd_pd_C1 [80] = { 1{ ld2st_rd_accept }} ;
  assign ld2st_rd_pd_R1 [80] = { 1{ ld2st_rd_accept }} & ( _015__R | ( { 1{ ld2st_rd_accept_T  }} & _015__C ));
  assign ld2st_rd_pd_X1 [80] = { 1{ ld2st_rd_accept }} & _015__X ;
  logic [0:0] reg_cmd_interrupt_ptr_C0 ;
  logic [0:0] reg_cmd_interrupt_ptr_R0 ;
  logic [0:0] reg_cmd_interrupt_ptr_X0 ;
  assign reg_cmd_interrupt_ptr_C0 = { 1{ !ld2st_rd_accept }} ;
  assign reg_cmd_interrupt_ptr_R0 = { 1{ !ld2st_rd_accept }} & ( _015__R | ( { 1{ ld2st_rd_accept_T  }} & _015__C ));
  assign reg_cmd_interrupt_ptr_X0 = { 1{ !ld2st_rd_accept }} & _015__X ;
  assign _014_ = ld2st_rd_accept ? ld2st_rd_pd[79] : reg_cmd_interrupt;
  logic [0:0] ld2st_rd_accept_C3 ;
  logic [0:0] ld2st_rd_accept_R3 ;
  logic [0:0] ld2st_rd_accept_X3 ;
  assign ld2st_rd_accept_C3 = | _014__C ;
  assign ld2st_rd_accept_X3 = | _014__X ;
  assign _014__T = ld2st_rd_accept ? ( { 1{ ld2st_rd_accept_T  }} | ld2st_rd_pd_T [79] ) : ( { 1{ ld2st_rd_accept_T  }} | reg_cmd_interrupt_T );
  assign _014__S = ld2st_rd_accept ? ld2st_rd_pd_S : reg_cmd_interrupt_S ;
  assign ld2st_rd_accept_R3 = ( | (_014__R | ( _014__C & ( { 1{ ld2st_rd_accept }} & ld2st_rd_pd_T [79] | { 1{ !ld2st_rd_accept }} & reg_cmd_interrupt_T )))) && ld2st_rd_pd[79] != reg_cmd_interrupt ;
  assign ld2st_rd_pd_C1 [79] = { 1{ ld2st_rd_accept }} ;
  assign ld2st_rd_pd_R1 [79] = { 1{ ld2st_rd_accept }} & ( _014__R | ( { 1{ ld2st_rd_accept_T  }} & _014__C ));
  assign ld2st_rd_pd_X1 [79] = { 1{ ld2st_rd_accept }} & _014__X ;
  logic [0:0] reg_cmd_interrupt_C1 ;
  logic [0:0] reg_cmd_interrupt_R1 ;
  logic [0:0] reg_cmd_interrupt_X1 ;
  assign reg_cmd_interrupt_C1 = { 1{ !ld2st_rd_accept }} ;
  assign reg_cmd_interrupt_R1 = { 1{ !ld2st_rd_accept }} & ( _014__R | ( { 1{ ld2st_rd_accept_T  }} & _014__C ));
  assign reg_cmd_interrupt_X1 = { 1{ !ld2st_rd_accept }} & _014__X ;
  assign _013_ = ld2st_rd_accept ? ld2st_rd_pd[78] : reg_cmd_dst_ram_type;
  logic [0:0] ld2st_rd_accept_C4 ;
  logic [0:0] ld2st_rd_accept_R4 ;
  logic [0:0] ld2st_rd_accept_X4 ;
  assign ld2st_rd_accept_C4 = | _013__C ;
  assign ld2st_rd_accept_X4 = | _013__X ;
  assign _013__T = ld2st_rd_accept ? ( { 1{ ld2st_rd_accept_T  }} | ld2st_rd_pd_T [78] ) : ( { 1{ ld2st_rd_accept_T  }} | reg_cmd_dst_ram_type_T );
  assign _013__S = ld2st_rd_accept ? ld2st_rd_pd_S : reg_cmd_dst_ram_type_S ;
  assign ld2st_rd_accept_R4 = ( | (_013__R | ( _013__C & ( { 1{ ld2st_rd_accept }} & ld2st_rd_pd_T [78] | { 1{ !ld2st_rd_accept }} & reg_cmd_dst_ram_type_T )))) && ld2st_rd_pd[78] != reg_cmd_dst_ram_type ;
  assign ld2st_rd_pd_C1 [78] = { 1{ ld2st_rd_accept }} ;
  assign ld2st_rd_pd_R1 [78] = { 1{ ld2st_rd_accept }} & ( _013__R | ( { 1{ ld2st_rd_accept_T  }} & _013__C ));
  assign ld2st_rd_pd_X1 [78] = { 1{ ld2st_rd_accept }} & _013__X ;
  logic [0:0] reg_cmd_dst_ram_type_C4 ;
  logic [0:0] reg_cmd_dst_ram_type_R4 ;
  logic [0:0] reg_cmd_dst_ram_type_X4 ;
  assign reg_cmd_dst_ram_type_C4 = { 1{ !ld2st_rd_accept }} ;
  assign reg_cmd_dst_ram_type_R4 = { 1{ !ld2st_rd_accept }} & ( _013__R | ( { 1{ ld2st_rd_accept_T  }} & _013__C ));
  assign reg_cmd_dst_ram_type_X4 = { 1{ !ld2st_rd_accept }} & _013__X ;
  assign _021_ = ld2st_rd_accept ? ld2st_rd_pd[147:121] : reg_surf_stride;
  logic [0:0] ld2st_rd_accept_C5 ;
  logic [0:0] ld2st_rd_accept_R5 ;
  logic [0:0] ld2st_rd_accept_X5 ;
  assign ld2st_rd_accept_C5 = | _021__C ;
  assign ld2st_rd_accept_X5 = | _021__X ;
  assign _021__T = ld2st_rd_accept ? ( { 27{ ld2st_rd_accept_T  }} | ld2st_rd_pd_T [147:121] ) : ( { 27{ ld2st_rd_accept_T  }} | reg_surf_stride_T );
  assign _021__S = ld2st_rd_accept ? ld2st_rd_pd_S : reg_surf_stride_S ;
  assign ld2st_rd_accept_R5 = ( | (_021__R | ( _021__C & ( { 27{ ld2st_rd_accept }} & ld2st_rd_pd_T [147:121] | { 27{ !ld2st_rd_accept }} & reg_surf_stride_T )))) && ld2st_rd_pd[147:121] != reg_surf_stride ;
  assign ld2st_rd_pd_C1 [147:121] = { 27{ ld2st_rd_accept }} ;
  assign ld2st_rd_pd_R1 [147:121] = { 27{ ld2st_rd_accept }} & ( _021__R | ( { 27{ ld2st_rd_accept_T  }} & _021__C ));
  assign ld2st_rd_pd_X1 [147:121] = { 27{ ld2st_rd_accept }} & _021__X ;
  logic [26:0] reg_surf_stride_C1 ;
  logic [26:0] reg_surf_stride_R1 ;
  logic [26:0] reg_surf_stride_X1 ;
  assign reg_surf_stride_C1 = { 27{ !ld2st_rd_accept }} ;
  assign reg_surf_stride_R1 = { 27{ !ld2st_rd_accept }} & ( _021__R | ( { 27{ ld2st_rd_accept_T  }} & _021__C ));
  assign reg_surf_stride_X1 = { 27{ !ld2st_rd_accept }} & _021__X ;
  assign _020_ = ld2st_rd_accept ? ld2st_rd_pd[160:148] : reg_surf_repeat_number;
  logic [0:0] ld2st_rd_accept_C6 ;
  logic [0:0] ld2st_rd_accept_R6 ;
  logic [0:0] ld2st_rd_accept_X6 ;
  assign ld2st_rd_accept_C6 = | _020__C ;
  assign ld2st_rd_accept_X6 = | _020__X ;
  assign _020__T = ld2st_rd_accept ? ( { 13{ ld2st_rd_accept_T  }} | ld2st_rd_pd_T [160:148] ) : ( { 13{ ld2st_rd_accept_T  }} | reg_surf_repeat_number_T );
  assign _020__S = ld2st_rd_accept ? ld2st_rd_pd_S : reg_surf_repeat_number_S ;
  assign ld2st_rd_accept_R6 = ( | (_020__R | ( _020__C & ( { 13{ ld2st_rd_accept }} & ld2st_rd_pd_T [160:148] | { 13{ !ld2st_rd_accept }} & reg_surf_repeat_number_T )))) && ld2st_rd_pd[160:148] != reg_surf_repeat_number ;
  assign ld2st_rd_pd_C1 [160:148] = { 13{ ld2st_rd_accept }} ;
  assign ld2st_rd_pd_R1 [160:148] = { 13{ ld2st_rd_accept }} & ( _020__R | ( { 13{ ld2st_rd_accept_T  }} & _020__C ));
  assign ld2st_rd_pd_X1 [160:148] = { 13{ ld2st_rd_accept }} & _020__X ;
  logic [12:0] reg_surf_repeat_number_C1 ;
  logic [12:0] reg_surf_repeat_number_R1 ;
  logic [12:0] reg_surf_repeat_number_X1 ;
  assign reg_surf_repeat_number_C1 = { 13{ !ld2st_rd_accept }} ;
  assign reg_surf_repeat_number_R1 = { 13{ !ld2st_rd_accept }} & ( _020__R | ( { 13{ ld2st_rd_accept_T  }} & _020__C ));
  assign reg_surf_repeat_number_X1 = { 13{ !ld2st_rd_accept }} & _020__X ;
  assign _019_ = ld2st_rd_accept ? ld2st_rd_pd[107:81] : reg_line_stride;
  logic [0:0] ld2st_rd_accept_C7 ;
  logic [0:0] ld2st_rd_accept_R7 ;
  logic [0:0] ld2st_rd_accept_X7 ;
  assign ld2st_rd_accept_C7 = | _019__C ;
  assign ld2st_rd_accept_X7 = | _019__X ;
  assign _019__T = ld2st_rd_accept ? ( { 27{ ld2st_rd_accept_T  }} | ld2st_rd_pd_T [107:81] ) : ( { 27{ ld2st_rd_accept_T  }} | reg_line_stride_T );
  assign _019__S = ld2st_rd_accept ? ld2st_rd_pd_S : reg_line_stride_S ;
  assign ld2st_rd_accept_R7 = ( | (_019__R | ( _019__C & ( { 27{ ld2st_rd_accept }} & ld2st_rd_pd_T [107:81] | { 27{ !ld2st_rd_accept }} & reg_line_stride_T )))) && ld2st_rd_pd[107:81] != reg_line_stride ;
  assign ld2st_rd_pd_C1 [107:81] = { 27{ ld2st_rd_accept }} ;
  assign ld2st_rd_pd_R1 [107:81] = { 27{ ld2st_rd_accept }} & ( _019__R | ( { 27{ ld2st_rd_accept_T  }} & _019__C ));
  assign ld2st_rd_pd_X1 [107:81] = { 27{ ld2st_rd_accept }} & _019__X ;
  logic [26:0] reg_line_stride_C1 ;
  logic [26:0] reg_line_stride_R1 ;
  logic [26:0] reg_line_stride_X1 ;
  assign reg_line_stride_C1 = { 27{ !ld2st_rd_accept }} ;
  assign reg_line_stride_R1 = { 27{ !ld2st_rd_accept }} & ( _019__R | ( { 27{ ld2st_rd_accept_T  }} & _019__C ));
  assign reg_line_stride_X1 = { 27{ !ld2st_rd_accept }} & _019__X ;
  assign _018_ = ld2st_rd_accept ? ld2st_rd_pd[76:64] : reg_line_size;
  logic [0:0] ld2st_rd_accept_C8 ;
  logic [0:0] ld2st_rd_accept_R8 ;
  logic [0:0] ld2st_rd_accept_X8 ;
  assign ld2st_rd_accept_C8 = | _018__C ;
  assign ld2st_rd_accept_X8 = | _018__X ;
  assign _018__T = ld2st_rd_accept ? ( { 13{ ld2st_rd_accept_T  }} | ld2st_rd_pd_T [76:64] ) : ( { 13{ ld2st_rd_accept_T  }} | reg_line_size_T );
  assign _018__S = ld2st_rd_accept ? ld2st_rd_pd_S : reg_line_size_S ;
  assign ld2st_rd_accept_R8 = ( | (_018__R | ( _018__C & ( { 13{ ld2st_rd_accept }} & ld2st_rd_pd_T [76:64] | { 13{ !ld2st_rd_accept }} & reg_line_size_T )))) && ld2st_rd_pd[76:64] != reg_line_size ;
  assign ld2st_rd_pd_C1 [76:64] = { 13{ ld2st_rd_accept }} ;
  assign ld2st_rd_pd_R1 [76:64] = { 13{ ld2st_rd_accept }} & ( _018__R | ( { 13{ ld2st_rd_accept_T  }} & _018__C ));
  assign ld2st_rd_pd_X1 [76:64] = { 13{ ld2st_rd_accept }} & _018__X ;
  logic [12:0] reg_line_size_C2 ;
  logic [12:0] reg_line_size_R2 ;
  logic [12:0] reg_line_size_X2 ;
  assign reg_line_size_C2 = { 13{ !ld2st_rd_accept }} ;
  assign reg_line_size_R2 = { 13{ !ld2st_rd_accept }} & ( _018__R | ( { 13{ ld2st_rd_accept_T  }} & _018__C ));
  assign reg_line_size_X2 = { 13{ !ld2st_rd_accept }} & _018__X ;
  assign _017_ = ld2st_rd_accept ? ld2st_rd_pd[120:108] : reg_line_repeat_number;
  logic [0:0] ld2st_rd_accept_C9 ;
  logic [0:0] ld2st_rd_accept_R9 ;
  logic [0:0] ld2st_rd_accept_X9 ;
  assign ld2st_rd_accept_C9 = | _017__C ;
  assign ld2st_rd_accept_X9 = | _017__X ;
  assign _017__T = ld2st_rd_accept ? ( { 13{ ld2st_rd_accept_T  }} | ld2st_rd_pd_T [120:108] ) : ( { 13{ ld2st_rd_accept_T  }} | reg_line_repeat_number_T );
  assign _017__S = ld2st_rd_accept ? ld2st_rd_pd_S : reg_line_repeat_number_S ;
  assign ld2st_rd_accept_R9 = ( | (_017__R | ( _017__C & ( { 13{ ld2st_rd_accept }} & ld2st_rd_pd_T [120:108] | { 13{ !ld2st_rd_accept }} & reg_line_repeat_number_T )))) && ld2st_rd_pd[120:108] != reg_line_repeat_number ;
  assign ld2st_rd_pd_C1 [120:108] = { 13{ ld2st_rd_accept }} ;
  assign ld2st_rd_pd_R1 [120:108] = { 13{ ld2st_rd_accept }} & ( _017__R | ( { 13{ ld2st_rd_accept_T  }} & _017__C ));
  assign ld2st_rd_pd_X1 [120:108] = { 13{ ld2st_rd_accept }} & _017__X ;
  logic [12:0] reg_line_repeat_number_C1 ;
  logic [12:0] reg_line_repeat_number_R1 ;
  logic [12:0] reg_line_repeat_number_X1 ;
  assign reg_line_repeat_number_C1 = { 13{ !ld2st_rd_accept }} ;
  assign reg_line_repeat_number_R1 = { 13{ !ld2st_rd_accept }} & ( _017__R | ( { 13{ ld2st_rd_accept_T  }} & _017__C ));
  assign reg_line_repeat_number_X1 = { 13{ !ld2st_rd_accept }} & _017__X ;
  assign _016_ = ld2st_rd_accept ? ld2st_rd_pd[77] : reg_cmd_src_ram_type;
  logic [0:0] ld2st_rd_accept_C10 ;
  logic [0:0] ld2st_rd_accept_R10 ;
  logic [0:0] ld2st_rd_accept_X10 ;
  assign ld2st_rd_accept_C10 = | _016__C ;
  assign ld2st_rd_accept_X10 = | _016__X ;
  assign _016__T = ld2st_rd_accept ? ( { 1{ ld2st_rd_accept_T  }} | ld2st_rd_pd_T [77] ) : ( { 1{ ld2st_rd_accept_T  }} | reg_cmd_src_ram_type_T );
  assign _016__S = ld2st_rd_accept ? ld2st_rd_pd_S : reg_cmd_src_ram_type_S ;
  assign ld2st_rd_accept_R10 = ( | (_016__R | ( _016__C & ( { 1{ ld2st_rd_accept }} & ld2st_rd_pd_T [77] | { 1{ !ld2st_rd_accept }} & reg_cmd_src_ram_type_T )))) && ld2st_rd_pd[77] != reg_cmd_src_ram_type ;
  assign ld2st_rd_pd_C1 [77] = { 1{ ld2st_rd_accept }} ;
  assign ld2st_rd_pd_R1 [77] = { 1{ ld2st_rd_accept }} & ( _016__R | ( { 1{ ld2st_rd_accept_T  }} & _016__C ));
  assign ld2st_rd_pd_X1 [77] = { 1{ ld2st_rd_accept }} & _016__X ;
  logic [0:0] reg_cmd_src_ram_type_C2 ;
  logic [0:0] reg_cmd_src_ram_type_R2 ;
  logic [0:0] reg_cmd_src_ram_type_X2 ;
  assign reg_cmd_src_ram_type_C2 = { 1{ !ld2st_rd_accept }} ;
  assign reg_cmd_src_ram_type_R2 = { 1{ !ld2st_rd_accept }} & ( _016__R | ( { 1{ ld2st_rd_accept_T  }} & _016__C ));
  assign reg_cmd_src_ram_type_X2 = { 1{ !ld2st_rd_accept }} & _016__X ;
  assign _026_ = ld2st_rd_prdy ? ld2st_rd_pvld : tran_cmd_valid;
  logic [0:0] ld2st_rd_prdy_C2 ;
  logic [0:0] ld2st_rd_prdy_R2 ;
  logic [0:0] ld2st_rd_prdy_X2 ;
  assign ld2st_rd_prdy_C2 = | _026__C ;
  assign ld2st_rd_prdy_X2 = | _026__X ;
  assign _026__T = ld2st_rd_prdy ? ( { 1{ ld2st_rd_prdy_T  }} | ld2st_rd_pvld_T ) : ( { 1{ ld2st_rd_prdy_T  }} | tran_cmd_valid_T );
  assign _026__S = ld2st_rd_prdy ? ld2st_rd_pvld_S : tran_cmd_valid_S ;
  assign ld2st_rd_prdy_R2 = ( | (_026__R | ( _026__C & ( { 1{ ld2st_rd_prdy }} & ld2st_rd_pvld_T | { 1{ !ld2st_rd_prdy }} & tran_cmd_valid_T )))) && ld2st_rd_pvld != tran_cmd_valid ;
  logic [0:0] ld2st_rd_pvld_C1 ;
  logic [0:0] ld2st_rd_pvld_R1 ;
  logic [0:0] ld2st_rd_pvld_X1 ;
  assign ld2st_rd_pvld_C1 = { 1{ ld2st_rd_prdy }} ;
  assign ld2st_rd_pvld_R1 = { 1{ ld2st_rd_prdy }} & ( _026__R | ( { 1{ ld2st_rd_prdy_T  }} & _026__C ));
  assign ld2st_rd_pvld_X1 = { 1{ ld2st_rd_prdy }} & _026__X ;
  logic [0:0] tran_cmd_valid_C2 ;
  logic [0:0] tran_cmd_valid_R2 ;
  logic [0:0] tran_cmd_valid_X2 ;
  assign tran_cmd_valid_C2 = { 1{ !ld2st_rd_prdy }} ;
  assign tran_cmd_valid_R2 = { 1{ !ld2st_rd_prdy }} & ( _026__R | ( { 1{ ld2st_rd_prdy_T  }} & _026__C ));
  assign tran_cmd_valid_X2 = { 1{ !ld2st_rd_prdy }} & _026__X ;
  assign stl_cnt_new = dma_write_stall_count_inc ? stl_cnt_inc : stl_cnt_cur;
  logic [0:0] dma_write_stall_count_inc_C0 ;
  logic [0:0] dma_write_stall_count_inc_R0 ;
  logic [0:0] dma_write_stall_count_inc_X0 ;
  assign dma_write_stall_count_inc_C0 = | stl_cnt_new_C ;
  assign dma_write_stall_count_inc_X0 = | stl_cnt_new_X ;
  assign stl_cnt_new_T = dma_write_stall_count_inc ? ( { 32{ dma_write_stall_count_inc_T  }} | stl_cnt_inc_T ) : ( { 32{ dma_write_stall_count_inc_T  }} | stl_cnt_cur_T );
  assign stl_cnt_new_S = dma_write_stall_count_inc ? stl_cnt_inc_S : stl_cnt_cur_S ;
  assign dma_write_stall_count_inc_R0 = ( | (stl_cnt_new_R | ( stl_cnt_new_C & ( { 32{ dma_write_stall_count_inc }} & stl_cnt_inc_T | { 32{ !dma_write_stall_count_inc }} & stl_cnt_cur_T )))) && stl_cnt_inc != stl_cnt_cur ;
  logic [31:0] stl_cnt_inc_C0 ;
  logic [31:0] stl_cnt_inc_R0 ;
  logic [31:0] stl_cnt_inc_X0 ;
  assign stl_cnt_inc_C0 = { 32{ dma_write_stall_count_inc }} ;
  assign stl_cnt_inc_R0 = { 32{ dma_write_stall_count_inc }} & ( stl_cnt_new_R | ( { 32{ dma_write_stall_count_inc_T  }} & stl_cnt_new_C ));
  assign stl_cnt_inc_X0 = { 32{ dma_write_stall_count_inc }} & stl_cnt_new_X ;
  logic [31:0] stl_cnt_cur_C2 ;
  logic [31:0] stl_cnt_cur_R2 ;
  logic [31:0] stl_cnt_cur_X2 ;
  assign stl_cnt_cur_C2 = { 32{ !dma_write_stall_count_inc }} ;
  assign stl_cnt_cur_R2 = { 32{ !dma_write_stall_count_inc }} & ( stl_cnt_new_R | ( { 32{ dma_write_stall_count_inc_T  }} & stl_cnt_new_C ));
  assign stl_cnt_cur_X2 = { 32{ !dma_write_stall_count_inc }} & stl_cnt_new_X ;
  assign stl_cnt_nxt = dma_wr_rsp_complete ? 32'd0 : stl_cnt_new;
  logic [0:0] dma_wr_rsp_complete_C1 ;
  logic [0:0] dma_wr_rsp_complete_R1 ;
  logic [0:0] dma_wr_rsp_complete_X1 ;
  assign dma_wr_rsp_complete_C1 = | stl_cnt_nxt_C ;
  assign dma_wr_rsp_complete_X1 = | stl_cnt_nxt_X ;
  logic [31:0] stl_cnt_new_C0 ;
  logic [31:0] stl_cnt_new_R0 ;
  logic [31:0] stl_cnt_new_X0 ;
  assign stl_cnt_new_C0 = { 32{ !dma_wr_rsp_complete }};
  assign stl_cnt_new_R0 = { 32{ !dma_wr_rsp_complete }} & ( stl_cnt_nxt_R | ( { 32{ dma_wr_rsp_complete_T  }} & stl_cnt_nxt_C ));
  assign stl_cnt_new_X0 = { 32{ !dma_wr_rsp_complete }} & stl_cnt_nxt_X ;
  assign stl_cnt_nxt_T = dma_wr_rsp_complete ? { 32{ | dma_wr_rsp_complete_T  }} : ( { 32{ | dma_wr_rsp_complete_T  }} | stl_cnt_new_T );
  assign stl_cnt_nxt_S = dma_wr_rsp_complete ? dma_wr_rsp_complete_S : stl_cnt_new_S ;
  assign dma_wr_rsp_complete_R1 = ( | (stl_cnt_nxt_R | ( { 32{ !dma_wr_rsp_complete }} & stl_cnt_new_T & stl_cnt_nxt_C ))) && 32'd0 != stl_cnt_new ;
  assign dma_wr_dat_mask = _048_ ? 2'b01 : 2'b11;
  logic [0:0] _048__C0 ;
  logic [0:0] _048__R0 ;
  logic [0:0] _048__X0 ;
  assign _048__C0 = | dma_wr_dat_mask_C ;
  assign _048__X0 = | dma_wr_dat_mask_X ;
  assign dma_wr_dat_mask_T = { 2{ _048__T  }} ;
  assign dma_wr_dat_mask_S = _048__S ;
  assign _048__R0 = ( | dma_wr_dat_mask_R) && 2'b01 != 2'b11 ;
  logic [0:0] dma_wr_dat_rdy_R2 ;
  logic [0:0] dma_wr_dat_rdy_X2 ;
  logic [0:0] dma_wr_dat_rdy_C2 ;
  logic [513:0] dma_rd_rsp_pd_R0 ;
  logic [513:0] dma_rd_rsp_pd_X0 ;
  logic [513:0] dma_rd_rsp_pd_C0 ;
  logic [0:0] dma_rd_rsp_vld_R0 ;
  logic [0:0] dma_rd_rsp_vld_X0 ;
  logic [0:0] dma_rd_rsp_vld_C0 ;
  logic [0:0] nvdla_core_rstn_R0 ;
  logic [0:0] nvdla_core_rstn_X0 ;
  logic [0:0] nvdla_core_rstn_C0 ;
  logic [31:0] pwrbus_ram_pd_R0 ;
  logic [31:0] pwrbus_ram_pd_X0 ;
  logic [31:0] pwrbus_ram_pd_C0 ;
// module: NV_NVDLA_BDMA_STORE_lat_fifo
  NV_NVDLA_BDMA_STORE_lat_fifo lat_fifo (
    .lat_fifo_rd_prdy_T (  dma_wr_dat_rdy_T  ),
    .lat_fifo_rd_prdy_R (  dma_wr_dat_rdy_R2  ),
    .lat_fifo_rd_prdy_X (  dma_wr_dat_rdy_X2  ),
    .lat_fifo_rd_prdy_C (  dma_wr_dat_rdy_C2  ),
    .lat_fifo_rd_prdy_S (  dma_wr_dat_rdy_S  ),
    .lat_fifo_wr_pd_T (  dma_rd_rsp_pd_T  ),
    .lat_fifo_wr_pd_R (  dma_rd_rsp_pd_R0  ),
    .lat_fifo_wr_pd_X (  dma_rd_rsp_pd_X0  ),
    .lat_fifo_wr_pd_C (  dma_rd_rsp_pd_C0  ),
    .lat_fifo_wr_pd_S (  dma_rd_rsp_pd_S  ),
    .lat_fifo_wr_pvld_T (  dma_rd_rsp_vld_T  ),
    .lat_fifo_wr_pvld_R (  dma_rd_rsp_vld_R0  ),
    .lat_fifo_wr_pvld_X (  dma_rd_rsp_vld_X0  ),
    .lat_fifo_wr_pvld_C (  dma_rd_rsp_vld_C0  ),
    .lat_fifo_wr_pvld_S (  dma_rd_rsp_vld_S  ),
    .nvdla_core_rstn_T (  nvdla_core_rstn_T  ),
    .nvdla_core_rstn_R (  nvdla_core_rstn_R0  ),
    .nvdla_core_rstn_X (  nvdla_core_rstn_X0  ),
    .nvdla_core_rstn_C (  nvdla_core_rstn_C0  ),
    .nvdla_core_rstn_S (  nvdla_core_rstn_S  ),
    .pwrbus_ram_pd_T (  pwrbus_ram_pd_T  ),
    .pwrbus_ram_pd_R (  pwrbus_ram_pd_R0  ),
    .pwrbus_ram_pd_X (  pwrbus_ram_pd_X0  ),
    .pwrbus_ram_pd_C (  pwrbus_ram_pd_C0  ),
    .pwrbus_ram_pd_S (  pwrbus_ram_pd_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .lat_fifo_rd_pd_T (  dma_wr_dat_data_T  ),
    .lat_fifo_rd_pd_R0 (  dma_wr_dat_data_R  ),
    .lat_fifo_rd_pd_X0 (  dma_wr_dat_data_X  ),
    .lat_fifo_rd_pd_C0 (  dma_wr_dat_data_C  ),
    .lat_fifo_rd_pd_S ( dma_wr_dat_data_S ),
    .lat_fifo_rd_pvld_T (  dma_wr_dat_pvld_T  ),
    .lat_fifo_rd_pvld_R0 (  dma_wr_dat_pvld_R  ),
    .lat_fifo_rd_pvld_X0 (  dma_wr_dat_pvld_X  ),
    .lat_fifo_rd_pvld_C0 (  dma_wr_dat_pvld_C  ),
    .lat_fifo_rd_pvld_S ( dma_wr_dat_pvld_S ),
    .lat_fifo_wr_prdy_T (  dma_rd_rsp_rdy_T  ),
    .lat_fifo_wr_prdy_R0 (  dma_rd_rsp_rdy_R  ),
    .lat_fifo_wr_prdy_X0 (  dma_rd_rsp_rdy_X  ),
    .lat_fifo_wr_prdy_C0 (  dma_rd_rsp_rdy_C  ),
    .lat_fifo_wr_prdy_S ( dma_rd_rsp_rdy_S ),
    .pwrbus_ram_pd ( pwrbus_ram_pd ),
    .lat_fifo_wr_pvld ( dma_rd_rsp_vld ),
    .lat_fifo_rd_prdy ( dma_wr_dat_rdy ),
    .nvdla_core_clk ( nvdla_core_clk ),
    .lat_fifo_rd_pd ( dma_wr_dat_data ),
    .lat_fifo_rd_pvld ( dma_wr_dat_pvld ),
    .nvdla_core_rstn ( nvdla_core_rstn ),
    .lat_fifo_wr_pd ( dma_rd_rsp_pd ),
    .lat_fifo_wr_prdy ( dma_rd_rsp_rdy )
  );
  logic [0:0] dma_rd_rsp_rdy_R0 ;
  logic [0:0] dma_rd_rsp_rdy_X0 ;
  logic [0:0] dma_rd_rsp_rdy_C0 ;
  logic [513:0] mcif2bdma_rd_rsp_pd_R0 ;
  logic [513:0] mcif2bdma_rd_rsp_pd_X0 ;
  logic [513:0] mcif2bdma_rd_rsp_pd_C0 ;
  logic [0:0] mcif2bdma_rd_rsp_valid_R0 ;
  logic [0:0] mcif2bdma_rd_rsp_valid_X0 ;
  logic [0:0] mcif2bdma_rd_rsp_valid_C0 ;
  logic [0:0] nvdla_core_rstn_R1 ;
  logic [0:0] nvdla_core_rstn_X1 ;
  logic [0:0] nvdla_core_rstn_C1 ;
// module: NV_NVDLA_BDMA_STORE_pipe_p1
  NV_NVDLA_BDMA_STORE_pipe_p1 pipe_p1 (
    .dma_rd_rsp_rdy_T (  dma_rd_rsp_rdy_T  ),
    .dma_rd_rsp_rdy_R (  dma_rd_rsp_rdy_R0  ),
    .dma_rd_rsp_rdy_X (  dma_rd_rsp_rdy_X0  ),
    .dma_rd_rsp_rdy_C (  dma_rd_rsp_rdy_C0  ),
    .dma_rd_rsp_rdy_S (  dma_rd_rsp_rdy_S  ),
    .mc_int_rd_rsp_pd_T (  mcif2bdma_rd_rsp_pd_T  ),
    .mc_int_rd_rsp_pd_R (  mcif2bdma_rd_rsp_pd_R0  ),
    .mc_int_rd_rsp_pd_X (  mcif2bdma_rd_rsp_pd_X0  ),
    .mc_int_rd_rsp_pd_C (  mcif2bdma_rd_rsp_pd_C0  ),
    .mc_int_rd_rsp_pd_S (  mcif2bdma_rd_rsp_pd_S  ),
    .mc_int_rd_rsp_valid_T (  mcif2bdma_rd_rsp_valid_T  ),
    .mc_int_rd_rsp_valid_R (  mcif2bdma_rd_rsp_valid_R0  ),
    .mc_int_rd_rsp_valid_X (  mcif2bdma_rd_rsp_valid_X0  ),
    .mc_int_rd_rsp_valid_C (  mcif2bdma_rd_rsp_valid_C0  ),
    .mc_int_rd_rsp_valid_S (  mcif2bdma_rd_rsp_valid_S  ),
    .nvdla_core_rstn_T (  nvdla_core_rstn_T  ),
    .nvdla_core_rstn_R (  nvdla_core_rstn_R1  ),
    .nvdla_core_rstn_X (  nvdla_core_rstn_X1  ),
    .nvdla_core_rstn_C (  nvdla_core_rstn_C1  ),
    .nvdla_core_rstn_S (  nvdla_core_rstn_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .mc_dma_rd_rsp_pd_T (  mc_dma_rd_rsp_pd_T  ),
    .mc_dma_rd_rsp_pd_R0 (  mc_dma_rd_rsp_pd_R  ),
    .mc_dma_rd_rsp_pd_X0 (  mc_dma_rd_rsp_pd_X  ),
    .mc_dma_rd_rsp_pd_C0 (  mc_dma_rd_rsp_pd_C  ),
    .mc_dma_rd_rsp_pd_S ( mc_dma_rd_rsp_pd_S ),
    .mc_dma_rd_rsp_vld_T (  mc_dma_rd_rsp_vld_T  ),
    .mc_dma_rd_rsp_vld_R0 (  mc_dma_rd_rsp_vld_R  ),
    .mc_dma_rd_rsp_vld_X0 (  mc_dma_rd_rsp_vld_X  ),
    .mc_dma_rd_rsp_vld_C0 (  mc_dma_rd_rsp_vld_C  ),
    .mc_dma_rd_rsp_vld_S ( mc_dma_rd_rsp_vld_S ),
    .mc_int_rd_rsp_ready_T (  mc_int_rd_rsp_ready_T  ),
    .mc_int_rd_rsp_ready_R0 (  mc_int_rd_rsp_ready_R  ),
    .mc_int_rd_rsp_ready_X0 (  mc_int_rd_rsp_ready_X  ),
    .mc_int_rd_rsp_ready_C0 (  mc_int_rd_rsp_ready_C  ),
    .mc_int_rd_rsp_ready_S ( mc_int_rd_rsp_ready_S ),
    .mc_int_rd_rsp_valid ( mcif2bdma_rd_rsp_valid ),
    .mc_dma_rd_rsp_pd ( mc_dma_rd_rsp_pd ),
    .nvdla_core_clk ( nvdla_core_clk ),
    .mc_dma_rd_rsp_vld ( mc_dma_rd_rsp_vld ),
    .nvdla_core_rstn ( nvdla_core_rstn ),
    .dma_rd_rsp_rdy ( dma_rd_rsp_rdy ),
    .mc_int_rd_rsp_pd ( mcif2bdma_rd_rsp_pd ),
    .mc_int_rd_rsp_ready ( mc_int_rd_rsp_ready )
  );
  logic [513:0] cvif2bdma_rd_rsp_pd_R0 ;
  logic [513:0] cvif2bdma_rd_rsp_pd_X0 ;
  logic [513:0] cvif2bdma_rd_rsp_pd_C0 ;
  logic [0:0] cvif2bdma_rd_rsp_valid_R0 ;
  logic [0:0] cvif2bdma_rd_rsp_valid_X0 ;
  logic [0:0] cvif2bdma_rd_rsp_valid_C0 ;
  logic [0:0] dma_rd_rsp_rdy_R1 ;
  logic [0:0] dma_rd_rsp_rdy_X1 ;
  logic [0:0] dma_rd_rsp_rdy_C1 ;
  logic [0:0] nvdla_core_rstn_R2 ;
  logic [0:0] nvdla_core_rstn_X2 ;
  logic [0:0] nvdla_core_rstn_C2 ;
// module: NV_NVDLA_BDMA_STORE_pipe_p2
  NV_NVDLA_BDMA_STORE_pipe_p2 pipe_p2 (
    .cv_int_rd_rsp_pd_T (  cvif2bdma_rd_rsp_pd_T  ),
    .cv_int_rd_rsp_pd_R (  cvif2bdma_rd_rsp_pd_R0  ),
    .cv_int_rd_rsp_pd_X (  cvif2bdma_rd_rsp_pd_X0  ),
    .cv_int_rd_rsp_pd_C (  cvif2bdma_rd_rsp_pd_C0  ),
    .cv_int_rd_rsp_pd_S (  cvif2bdma_rd_rsp_pd_S  ),
    .cv_int_rd_rsp_valid_T (  cvif2bdma_rd_rsp_valid_T  ),
    .cv_int_rd_rsp_valid_R (  cvif2bdma_rd_rsp_valid_R0  ),
    .cv_int_rd_rsp_valid_X (  cvif2bdma_rd_rsp_valid_X0  ),
    .cv_int_rd_rsp_valid_C (  cvif2bdma_rd_rsp_valid_C0  ),
    .cv_int_rd_rsp_valid_S (  cvif2bdma_rd_rsp_valid_S  ),
    .dma_rd_rsp_rdy_T (  dma_rd_rsp_rdy_T  ),
    .dma_rd_rsp_rdy_R (  dma_rd_rsp_rdy_R1  ),
    .dma_rd_rsp_rdy_X (  dma_rd_rsp_rdy_X1  ),
    .dma_rd_rsp_rdy_C (  dma_rd_rsp_rdy_C1  ),
    .dma_rd_rsp_rdy_S (  dma_rd_rsp_rdy_S  ),
    .nvdla_core_rstn_T (  nvdla_core_rstn_T  ),
    .nvdla_core_rstn_R (  nvdla_core_rstn_R2  ),
    .nvdla_core_rstn_X (  nvdla_core_rstn_X2  ),
    .nvdla_core_rstn_C (  nvdla_core_rstn_C2  ),
    .nvdla_core_rstn_S (  nvdla_core_rstn_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .cv_dma_rd_rsp_pd_T (  cv_dma_rd_rsp_pd_T  ),
    .cv_dma_rd_rsp_pd_R0 (  cv_dma_rd_rsp_pd_R  ),
    .cv_dma_rd_rsp_pd_X0 (  cv_dma_rd_rsp_pd_X  ),
    .cv_dma_rd_rsp_pd_C0 (  cv_dma_rd_rsp_pd_C  ),
    .cv_dma_rd_rsp_pd_S ( cv_dma_rd_rsp_pd_S ),
    .cv_dma_rd_rsp_vld_T (  cv_dma_rd_rsp_vld_T  ),
    .cv_dma_rd_rsp_vld_R0 (  cv_dma_rd_rsp_vld_R  ),
    .cv_dma_rd_rsp_vld_X0 (  cv_dma_rd_rsp_vld_X  ),
    .cv_dma_rd_rsp_vld_C0 (  cv_dma_rd_rsp_vld_C  ),
    .cv_dma_rd_rsp_vld_S ( cv_dma_rd_rsp_vld_S ),
    .cv_int_rd_rsp_ready_T (  cv_int_rd_rsp_ready_T  ),
    .cv_int_rd_rsp_ready_R0 (  cv_int_rd_rsp_ready_R  ),
    .cv_int_rd_rsp_ready_X0 (  cv_int_rd_rsp_ready_X  ),
    .cv_int_rd_rsp_ready_C0 (  cv_int_rd_rsp_ready_C  ),
    .cv_int_rd_rsp_ready_S ( cv_int_rd_rsp_ready_S ),
    .nvdla_core_clk ( nvdla_core_clk ),
    .nvdla_core_rstn ( nvdla_core_rstn ),
    .dma_rd_rsp_rdy ( dma_rd_rsp_rdy ),
    .cv_dma_rd_rsp_vld ( cv_dma_rd_rsp_vld ),
    .cv_int_rd_rsp_ready ( cv_int_rd_rsp_ready ),
    .cv_int_rd_rsp_pd ( cvif2bdma_rd_rsp_pd ),
    .cv_dma_rd_rsp_pd ( cv_dma_rd_rsp_pd ),
    .cv_int_rd_rsp_valid ( cvif2bdma_rd_rsp_valid )
  );
  assign { dma_wr_req_pd_R0 [0], dma_wr_req_pd_R0 [1], dma_wr_req_pd_R0 [2], dma_wr_req_pd_R0 [3], dma_wr_req_pd_R0 [4], dma_wr_req_pd_R0 [5], dma_wr_req_pd_R0 [6], dma_wr_req_pd_R0 [7], dma_wr_req_pd_R0 [8], dma_wr_req_pd_R0 [9], dma_wr_req_pd_R0 [10], dma_wr_req_pd_R0 [11], dma_wr_req_pd_R0 [12], dma_wr_req_pd_R0 [13], dma_wr_req_pd_R0 [14], dma_wr_req_pd_R0 [15], dma_wr_req_pd_R0 [16], dma_wr_req_pd_R0 [17], dma_wr_req_pd_R0 [18], dma_wr_req_pd_R0 [19], dma_wr_req_pd_R0 [20], dma_wr_req_pd_R0 [21], dma_wr_req_pd_R0 [22], dma_wr_req_pd_R0 [23], dma_wr_req_pd_R0 [24], dma_wr_req_pd_R0 [25], dma_wr_req_pd_R0 [26], dma_wr_req_pd_R0 [27], dma_wr_req_pd_R0 [28], dma_wr_req_pd_R0 [29], dma_wr_req_pd_R0 [30], dma_wr_req_pd_R0 [31], dma_wr_req_pd_R0 [32], dma_wr_req_pd_R0 [33], dma_wr_req_pd_R0 [34], dma_wr_req_pd_R0 [35], dma_wr_req_pd_R0 [36], dma_wr_req_pd_R0 [37], dma_wr_req_pd_R0 [38], dma_wr_req_pd_R0 [39], dma_wr_req_pd_R0 [40], dma_wr_req_pd_R0 [41], dma_wr_req_pd_R0 [42], dma_wr_req_pd_R0 [43], dma_wr_req_pd_R0 [44], dma_wr_req_pd_R0 [45], dma_wr_req_pd_R0 [46], dma_wr_req_pd_R0 [47], dma_wr_req_pd_R0 [48], dma_wr_req_pd_R0 [49], dma_wr_req_pd_R0 [50], dma_wr_req_pd_R0 [51], dma_wr_req_pd_R0 [52], dma_wr_req_pd_R0 [53], dma_wr_req_pd_R0 [54], dma_wr_req_pd_R0 [55], dma_wr_req_pd_R0 [56], dma_wr_req_pd_R0 [57], dma_wr_req_pd_R0 [58], dma_wr_req_pd_R0 [59], dma_wr_req_pd_R0 [60], dma_wr_req_pd_R0 [61], dma_wr_req_pd_R0 [62], dma_wr_req_pd_R0 [63], dma_wr_req_pd_R0 [64], dma_wr_req_pd_R0 [65], dma_wr_req_pd_R0 [66], dma_wr_req_pd_R0 [67], dma_wr_req_pd_R0 [68], dma_wr_req_pd_R0 [69], dma_wr_req_pd_R0 [70], dma_wr_req_pd_R0 [71], dma_wr_req_pd_R0 [72], dma_wr_req_pd_R0 [73], dma_wr_req_pd_R0 [74], dma_wr_req_pd_R0 [75], dma_wr_req_pd_R0 [76], dma_wr_req_pd_R0 [514:78] } = 0;
  assign { dma_wr_req_pd_X0 [0], dma_wr_req_pd_X0 [1], dma_wr_req_pd_X0 [2], dma_wr_req_pd_X0 [3], dma_wr_req_pd_X0 [4], dma_wr_req_pd_X0 [5], dma_wr_req_pd_X0 [6], dma_wr_req_pd_X0 [7], dma_wr_req_pd_X0 [8], dma_wr_req_pd_X0 [9], dma_wr_req_pd_X0 [10], dma_wr_req_pd_X0 [11], dma_wr_req_pd_X0 [12], dma_wr_req_pd_X0 [13], dma_wr_req_pd_X0 [14], dma_wr_req_pd_X0 [15], dma_wr_req_pd_X0 [16], dma_wr_req_pd_X0 [17], dma_wr_req_pd_X0 [18], dma_wr_req_pd_X0 [19], dma_wr_req_pd_X0 [20], dma_wr_req_pd_X0 [21], dma_wr_req_pd_X0 [22], dma_wr_req_pd_X0 [23], dma_wr_req_pd_X0 [24], dma_wr_req_pd_X0 [25], dma_wr_req_pd_X0 [26], dma_wr_req_pd_X0 [27], dma_wr_req_pd_X0 [28], dma_wr_req_pd_X0 [29], dma_wr_req_pd_X0 [30], dma_wr_req_pd_X0 [31], dma_wr_req_pd_X0 [32], dma_wr_req_pd_X0 [33], dma_wr_req_pd_X0 [34], dma_wr_req_pd_X0 [35], dma_wr_req_pd_X0 [36], dma_wr_req_pd_X0 [37], dma_wr_req_pd_X0 [38], dma_wr_req_pd_X0 [39], dma_wr_req_pd_X0 [40], dma_wr_req_pd_X0 [41], dma_wr_req_pd_X0 [42], dma_wr_req_pd_X0 [43], dma_wr_req_pd_X0 [44], dma_wr_req_pd_X0 [45], dma_wr_req_pd_X0 [46], dma_wr_req_pd_X0 [47], dma_wr_req_pd_X0 [48], dma_wr_req_pd_X0 [49], dma_wr_req_pd_X0 [50], dma_wr_req_pd_X0 [51], dma_wr_req_pd_X0 [52], dma_wr_req_pd_X0 [53], dma_wr_req_pd_X0 [54], dma_wr_req_pd_X0 [55], dma_wr_req_pd_X0 [56], dma_wr_req_pd_X0 [57], dma_wr_req_pd_X0 [58], dma_wr_req_pd_X0 [59], dma_wr_req_pd_X0 [60], dma_wr_req_pd_X0 [61], dma_wr_req_pd_X0 [62], dma_wr_req_pd_X0 [63], dma_wr_req_pd_X0 [64], dma_wr_req_pd_X0 [65], dma_wr_req_pd_X0 [66], dma_wr_req_pd_X0 [67], dma_wr_req_pd_X0 [68], dma_wr_req_pd_X0 [69], dma_wr_req_pd_X0 [70], dma_wr_req_pd_X0 [71], dma_wr_req_pd_X0 [72], dma_wr_req_pd_X0 [73], dma_wr_req_pd_X0 [74], dma_wr_req_pd_X0 [75], dma_wr_req_pd_X0 [76], dma_wr_req_pd_X0 [514:78] } = 0;
  assign { dma_wr_req_pd_C0 [0], dma_wr_req_pd_C0 [1], dma_wr_req_pd_C0 [2], dma_wr_req_pd_C0 [3], dma_wr_req_pd_C0 [4], dma_wr_req_pd_C0 [5], dma_wr_req_pd_C0 [6], dma_wr_req_pd_C0 [7], dma_wr_req_pd_C0 [8], dma_wr_req_pd_C0 [9], dma_wr_req_pd_C0 [10], dma_wr_req_pd_C0 [11], dma_wr_req_pd_C0 [12], dma_wr_req_pd_C0 [13], dma_wr_req_pd_C0 [14], dma_wr_req_pd_C0 [15], dma_wr_req_pd_C0 [16], dma_wr_req_pd_C0 [17], dma_wr_req_pd_C0 [18], dma_wr_req_pd_C0 [19], dma_wr_req_pd_C0 [20], dma_wr_req_pd_C0 [21], dma_wr_req_pd_C0 [22], dma_wr_req_pd_C0 [23], dma_wr_req_pd_C0 [24], dma_wr_req_pd_C0 [25], dma_wr_req_pd_C0 [26], dma_wr_req_pd_C0 [27], dma_wr_req_pd_C0 [28], dma_wr_req_pd_C0 [29], dma_wr_req_pd_C0 [30], dma_wr_req_pd_C0 [31], dma_wr_req_pd_C0 [32], dma_wr_req_pd_C0 [33], dma_wr_req_pd_C0 [34], dma_wr_req_pd_C0 [35], dma_wr_req_pd_C0 [36], dma_wr_req_pd_C0 [37], dma_wr_req_pd_C0 [38], dma_wr_req_pd_C0 [39], dma_wr_req_pd_C0 [40], dma_wr_req_pd_C0 [41], dma_wr_req_pd_C0 [42], dma_wr_req_pd_C0 [43], dma_wr_req_pd_C0 [44], dma_wr_req_pd_C0 [45], dma_wr_req_pd_C0 [46], dma_wr_req_pd_C0 [47], dma_wr_req_pd_C0 [48], dma_wr_req_pd_C0 [49], dma_wr_req_pd_C0 [50], dma_wr_req_pd_C0 [51], dma_wr_req_pd_C0 [52], dma_wr_req_pd_C0 [53], dma_wr_req_pd_C0 [54], dma_wr_req_pd_C0 [55], dma_wr_req_pd_C0 [56], dma_wr_req_pd_C0 [57], dma_wr_req_pd_C0 [58], dma_wr_req_pd_C0 [59], dma_wr_req_pd_C0 [60], dma_wr_req_pd_C0 [61], dma_wr_req_pd_C0 [62], dma_wr_req_pd_C0 [63], dma_wr_req_pd_C0 [64], dma_wr_req_pd_C0 [65], dma_wr_req_pd_C0 [66], dma_wr_req_pd_C0 [67], dma_wr_req_pd_C0 [68], dma_wr_req_pd_C0 [69], dma_wr_req_pd_C0 [70], dma_wr_req_pd_C0 [71], dma_wr_req_pd_C0 [72], dma_wr_req_pd_C0 [73], dma_wr_req_pd_C0 [74], dma_wr_req_pd_C0 [75], dma_wr_req_pd_C0 [76], dma_wr_req_pd_C0 [514:78] } = 0;
  logic [514:0] dma_wr_req_pd_R1 ;
  logic [514:0] dma_wr_req_pd_X1 ;
  logic [514:0] dma_wr_req_pd_C1 ;
  logic [0:0] mc_dma_wr_req_vld_R0 ;
  logic [0:0] mc_dma_wr_req_vld_X0 ;
  logic [0:0] mc_dma_wr_req_vld_C0 ;
  logic [0:0] bdma2mcif_wr_req_ready_R0 ;
  logic [0:0] bdma2mcif_wr_req_ready_X0 ;
  logic [0:0] bdma2mcif_wr_req_ready_C0 ;
  logic [0:0] nvdla_core_rstn_R3 ;
  logic [0:0] nvdla_core_rstn_X3 ;
  logic [0:0] nvdla_core_rstn_C3 ;
// module: NV_NVDLA_BDMA_STORE_pipe_p3
  NV_NVDLA_BDMA_STORE_pipe_p3 pipe_p3 (
    .dma_wr_req_pd_T (  dma_wr_req_pd_T  ),
    .dma_wr_req_pd_R (  dma_wr_req_pd_R1  ),
    .dma_wr_req_pd_X (  dma_wr_req_pd_X1  ),
    .dma_wr_req_pd_C (  dma_wr_req_pd_C1  ),
    .dma_wr_req_pd_S (  dma_wr_req_pd_S  ),
    .mc_dma_wr_req_vld_T (  mc_dma_wr_req_vld_T  ),
    .mc_dma_wr_req_vld_R (  mc_dma_wr_req_vld_R0  ),
    .mc_dma_wr_req_vld_X (  mc_dma_wr_req_vld_X0  ),
    .mc_dma_wr_req_vld_C (  mc_dma_wr_req_vld_C0  ),
    .mc_dma_wr_req_vld_S (  mc_dma_wr_req_vld_S  ),
    .mc_int_wr_req_ready_T (  bdma2mcif_wr_req_ready_T  ),
    .mc_int_wr_req_ready_R (  bdma2mcif_wr_req_ready_R0  ),
    .mc_int_wr_req_ready_X (  bdma2mcif_wr_req_ready_X0  ),
    .mc_int_wr_req_ready_C (  bdma2mcif_wr_req_ready_C0  ),
    .mc_int_wr_req_ready_S (  bdma2mcif_wr_req_ready_S  ),
    .nvdla_core_rstn_T (  nvdla_core_rstn_T  ),
    .nvdla_core_rstn_R (  nvdla_core_rstn_R3  ),
    .nvdla_core_rstn_X (  nvdla_core_rstn_X3  ),
    .nvdla_core_rstn_C (  nvdla_core_rstn_C3  ),
    .nvdla_core_rstn_S (  nvdla_core_rstn_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .mc_dma_wr_req_rdy_T (  mc_dma_wr_req_rdy_T  ),
    .mc_dma_wr_req_rdy_R0 (  mc_dma_wr_req_rdy_R  ),
    .mc_dma_wr_req_rdy_X0 (  mc_dma_wr_req_rdy_X  ),
    .mc_dma_wr_req_rdy_C0 (  mc_dma_wr_req_rdy_C  ),
    .mc_dma_wr_req_rdy_S ( mc_dma_wr_req_rdy_S ),
    .mc_int_wr_req_pd_T (  mc_int_wr_req_pd_T  ),
    .mc_int_wr_req_pd_R0 (  mc_int_wr_req_pd_R  ),
    .mc_int_wr_req_pd_X0 (  mc_int_wr_req_pd_X  ),
    .mc_int_wr_req_pd_C0 (  mc_int_wr_req_pd_C  ),
    .mc_int_wr_req_pd_S ( mc_int_wr_req_pd_S ),
    .mc_int_wr_req_valid_T (  mc_int_wr_req_valid_T  ),
    .mc_int_wr_req_valid_R0 (  mc_int_wr_req_valid_R  ),
    .mc_int_wr_req_valid_X0 (  mc_int_wr_req_valid_X  ),
    .mc_int_wr_req_valid_C0 (  mc_int_wr_req_valid_C  ),
    .mc_int_wr_req_valid_S ( mc_int_wr_req_valid_S ),
    .nvdla_core_rstn ( nvdla_core_rstn ),
    .nvdla_core_clk ( nvdla_core_clk ),
    .mc_int_wr_req_valid ( mc_int_wr_req_valid ),
    .mc_dma_wr_req_rdy ( mc_dma_wr_req_rdy ),
    .dma_wr_req_pd ( dma_wr_req_pd ),
    .mc_dma_wr_req_vld ( mc_dma_wr_req_vld ),
    .mc_int_wr_req_pd ( mc_int_wr_req_pd ),
    .mc_int_wr_req_ready ( bdma2mcif_wr_req_ready )
  );
  logic [0:0] cv_dma_wr_req_vld_R0 ;
  logic [0:0] cv_dma_wr_req_vld_X0 ;
  logic [0:0] cv_dma_wr_req_vld_C0 ;
  logic [0:0] bdma2cvif_wr_req_ready_R0 ;
  logic [0:0] bdma2cvif_wr_req_ready_X0 ;
  logic [0:0] bdma2cvif_wr_req_ready_C0 ;
  logic [514:0] dma_wr_req_pd_R2 ;
  logic [514:0] dma_wr_req_pd_X2 ;
  logic [514:0] dma_wr_req_pd_C2 ;
  logic [0:0] nvdla_core_rstn_R4 ;
  logic [0:0] nvdla_core_rstn_X4 ;
  logic [0:0] nvdla_core_rstn_C4 ;
// module: NV_NVDLA_BDMA_STORE_pipe_p4
  NV_NVDLA_BDMA_STORE_pipe_p4 pipe_p4 (
    .cv_dma_wr_req_vld_T (  cv_dma_wr_req_vld_T  ),
    .cv_dma_wr_req_vld_R (  cv_dma_wr_req_vld_R0  ),
    .cv_dma_wr_req_vld_X (  cv_dma_wr_req_vld_X0  ),
    .cv_dma_wr_req_vld_C (  cv_dma_wr_req_vld_C0  ),
    .cv_dma_wr_req_vld_S (  cv_dma_wr_req_vld_S  ),
    .cv_int_wr_req_ready_T (  bdma2cvif_wr_req_ready_T  ),
    .cv_int_wr_req_ready_R (  bdma2cvif_wr_req_ready_R0  ),
    .cv_int_wr_req_ready_X (  bdma2cvif_wr_req_ready_X0  ),
    .cv_int_wr_req_ready_C (  bdma2cvif_wr_req_ready_C0  ),
    .cv_int_wr_req_ready_S (  bdma2cvif_wr_req_ready_S  ),
    .dma_wr_req_pd_T (  dma_wr_req_pd_T  ),
    .dma_wr_req_pd_R (  dma_wr_req_pd_R2  ),
    .dma_wr_req_pd_X (  dma_wr_req_pd_X2  ),
    .dma_wr_req_pd_C (  dma_wr_req_pd_C2  ),
    .dma_wr_req_pd_S (  dma_wr_req_pd_S  ),
    .nvdla_core_rstn_T (  nvdla_core_rstn_T  ),
    .nvdla_core_rstn_R (  nvdla_core_rstn_R4  ),
    .nvdla_core_rstn_X (  nvdla_core_rstn_X4  ),
    .nvdla_core_rstn_C (  nvdla_core_rstn_C4  ),
    .nvdla_core_rstn_S (  nvdla_core_rstn_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .cv_dma_wr_req_rdy_T (  cv_dma_wr_req_rdy_T  ),
    .cv_dma_wr_req_rdy_R0 (  cv_dma_wr_req_rdy_R  ),
    .cv_dma_wr_req_rdy_X0 (  cv_dma_wr_req_rdy_X  ),
    .cv_dma_wr_req_rdy_C0 (  cv_dma_wr_req_rdy_C  ),
    .cv_dma_wr_req_rdy_S ( cv_dma_wr_req_rdy_S ),
    .cv_int_wr_req_pd_T (  cv_int_wr_req_pd_T  ),
    .cv_int_wr_req_pd_R0 (  cv_int_wr_req_pd_R  ),
    .cv_int_wr_req_pd_X0 (  cv_int_wr_req_pd_X  ),
    .cv_int_wr_req_pd_C0 (  cv_int_wr_req_pd_C  ),
    .cv_int_wr_req_pd_S ( cv_int_wr_req_pd_S ),
    .cv_int_wr_req_valid_T (  cv_int_wr_req_valid_T  ),
    .cv_int_wr_req_valid_R0 (  cv_int_wr_req_valid_R  ),
    .cv_int_wr_req_valid_X0 (  cv_int_wr_req_valid_X  ),
    .cv_int_wr_req_valid_C0 (  cv_int_wr_req_valid_C  ),
    .cv_int_wr_req_valid_S ( cv_int_wr_req_valid_S ),
    .nvdla_core_rstn ( nvdla_core_rstn ),
    .nvdla_core_clk ( nvdla_core_clk ),
    .dma_wr_req_pd ( dma_wr_req_pd ),
    .cv_int_wr_req_ready ( bdma2cvif_wr_req_ready ),
    .cv_dma_wr_req_rdy ( cv_dma_wr_req_rdy ),
    .cv_dma_wr_req_vld ( cv_dma_wr_req_vld ),
    .cv_int_wr_req_pd ( cv_int_wr_req_pd ),
    .cv_int_wr_req_valid ( cv_int_wr_req_valid )
  );
  logic [0:0] dma_wr_rsp_complete_R2 ;
  logic [0:0] dma_wr_rsp_complete_X2 ;
  logic [0:0] dma_wr_rsp_complete_C2 ;
  logic [0:0] reg_cmd_interrupt_ptr_R1 ;
  logic [0:0] reg_cmd_interrupt_ptr_X1 ;
  logic [0:0] reg_cmd_interrupt_ptr_C1 ;
  logic [0:0] fifo_intr_wr_pvld_R0 ;
  logic [0:0] fifo_intr_wr_pvld_X0 ;
  logic [0:0] fifo_intr_wr_pvld_C0 ;
  logic [0:0] nvdla_core_rstn_R5 ;
  logic [0:0] nvdla_core_rstn_X5 ;
  logic [0:0] nvdla_core_rstn_C5 ;
  logic [31:0] pwrbus_ram_pd_R1 ;
  logic [31:0] pwrbus_ram_pd_X1 ;
  logic [31:0] pwrbus_ram_pd_C1 ;
// module: NV_NVDLA_BDMA_STORE_fifo_intr
  NV_NVDLA_BDMA_STORE_fifo_intr u_fifo_intr (
    .fifo_intr_rd_prdy_T (  dma_wr_rsp_complete_T  ),
    .fifo_intr_rd_prdy_R (  dma_wr_rsp_complete_R2  ),
    .fifo_intr_rd_prdy_X (  dma_wr_rsp_complete_X2  ),
    .fifo_intr_rd_prdy_C (  dma_wr_rsp_complete_C2  ),
    .fifo_intr_rd_prdy_S (  dma_wr_rsp_complete_S  ),
    .fifo_intr_wr_pd_T (  reg_cmd_interrupt_ptr_T  ),
    .fifo_intr_wr_pd_R (  reg_cmd_interrupt_ptr_R1  ),
    .fifo_intr_wr_pd_X (  reg_cmd_interrupt_ptr_X1  ),
    .fifo_intr_wr_pd_C (  reg_cmd_interrupt_ptr_C1  ),
    .fifo_intr_wr_pd_S (  reg_cmd_interrupt_ptr_S  ),
    .fifo_intr_wr_pvld_T (  fifo_intr_wr_pvld_T  ),
    .fifo_intr_wr_pvld_R (  fifo_intr_wr_pvld_R0  ),
    .fifo_intr_wr_pvld_X (  fifo_intr_wr_pvld_X0  ),
    .fifo_intr_wr_pvld_C (  fifo_intr_wr_pvld_C0  ),
    .fifo_intr_wr_pvld_S (  fifo_intr_wr_pvld_S  ),
    .nvdla_core_rstn_T (  nvdla_core_rstn_T  ),
    .nvdla_core_rstn_R (  nvdla_core_rstn_R5  ),
    .nvdla_core_rstn_X (  nvdla_core_rstn_X5  ),
    .nvdla_core_rstn_C (  nvdla_core_rstn_C5  ),
    .nvdla_core_rstn_S (  nvdla_core_rstn_S  ),
    .pwrbus_ram_pd_T (  pwrbus_ram_pd_T  ),
    .pwrbus_ram_pd_R (  pwrbus_ram_pd_R1  ),
    .pwrbus_ram_pd_X (  pwrbus_ram_pd_X1  ),
    .pwrbus_ram_pd_C (  pwrbus_ram_pd_C1  ),
    .pwrbus_ram_pd_S (  pwrbus_ram_pd_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .fifo_intr_rd_pd_T (  fifo_intr_rd_pd_T  ),
    .fifo_intr_rd_pd_R0 (  fifo_intr_rd_pd_R  ),
    .fifo_intr_rd_pd_X0 (  fifo_intr_rd_pd_X  ),
    .fifo_intr_rd_pd_C0 (  fifo_intr_rd_pd_C  ),
    .fifo_intr_rd_pd_S ( fifo_intr_rd_pd_S ),
    .fifo_intr_rd_pvld_T (  fifo_intr_rd_pvld_T  ),
    .fifo_intr_rd_pvld_R0 (  fifo_intr_rd_pvld_R  ),
    .fifo_intr_rd_pvld_X0 (  fifo_intr_rd_pvld_X  ),
    .fifo_intr_rd_pvld_C0 (  fifo_intr_rd_pvld_C  ),
    .fifo_intr_rd_pvld_S ( fifo_intr_rd_pvld_S ),
    .fifo_intr_wr_idle_T (  fifo_intr_wr_idle_T  ),
    .fifo_intr_wr_idle_R0 (  fifo_intr_wr_idle_R  ),
    .fifo_intr_wr_idle_X0 (  fifo_intr_wr_idle_X  ),
    .fifo_intr_wr_idle_C0 (  fifo_intr_wr_idle_C  ),
    .fifo_intr_wr_idle_S ( fifo_intr_wr_idle_S ),
    .pwrbus_ram_pd ( pwrbus_ram_pd ),
    .nvdla_core_rstn ( nvdla_core_rstn ),
    .fifo_intr_wr_pvld ( fifo_intr_wr_pvld ),
    .fifo_intr_rd_prdy ( dma_wr_rsp_complete ),
    .nvdla_core_clk ( nvdla_core_clk ),
    .fifo_intr_wr_idle ( fifo_intr_wr_idle ),
    .fifo_intr_rd_pd ( fifo_intr_rd_pd ),
    .fifo_intr_wr_pd ( reg_cmd_interrupt_ptr ),
    .fifo_intr_rd_pvld ( fifo_intr_rd_pvld )
  );
  assign _041_[409:0] = _033_;
  logic [409:0] _033__C2 ;
  logic [409:0] _033__R2 ;
  logic [409:0] _033__X2 ;
  assign _041__T [409:0] = _033__T ;
  assign _033__C2 = _041__C [409:0] ;
  assign _033__R2 = _041__R [409:0] ;
  assign _033__X2 = _041__X [409:0] ;
  assign _041__S = _033__S ;
  assign ack_raw_id = reg_cmd_dst_ram_type;
  logic [0:0] reg_cmd_dst_ram_type_C5 ;
  logic [0:0] reg_cmd_dst_ram_type_R5 ;
  logic [0:0] reg_cmd_dst_ram_type_X5 ;
  assign ack_raw_id_T = reg_cmd_dst_ram_type_T ;
  assign reg_cmd_dst_ram_type_C5 = ack_raw_id_C ;
  assign reg_cmd_dst_ram_type_R5 = ack_raw_id_R ;
  assign reg_cmd_dst_ram_type_X5 = ack_raw_id_X ;
  assign ack_raw_id_S = reg_cmd_dst_ram_type_S ;
  assign bdma2cvif_wr_req_pd = cv_int_wr_req_pd;
  logic [514:0] cv_int_wr_req_pd_C0 ;
  logic [514:0] cv_int_wr_req_pd_R0 ;
  logic [514:0] cv_int_wr_req_pd_X0 ;
  assign bdma2cvif_wr_req_pd_T = cv_int_wr_req_pd_T ;
  assign cv_int_wr_req_pd_C0 = bdma2cvif_wr_req_pd_C ;
  assign cv_int_wr_req_pd_R0 = bdma2cvif_wr_req_pd_R ;
  assign cv_int_wr_req_pd_X0 = bdma2cvif_wr_req_pd_X ;
  assign bdma2cvif_wr_req_pd_S = cv_int_wr_req_pd_S ;
  assign bdma2cvif_wr_req_valid = cv_int_wr_req_valid;
  logic [0:0] cv_int_wr_req_valid_C0 ;
  logic [0:0] cv_int_wr_req_valid_R0 ;
  logic [0:0] cv_int_wr_req_valid_X0 ;
  assign bdma2cvif_wr_req_valid_T = cv_int_wr_req_valid_T ;
  assign cv_int_wr_req_valid_C0 = bdma2cvif_wr_req_valid_C ;
  assign cv_int_wr_req_valid_R0 = bdma2cvif_wr_req_valid_R ;
  assign cv_int_wr_req_valid_X0 = bdma2cvif_wr_req_valid_X ;
  assign bdma2cvif_wr_req_valid_S = cv_int_wr_req_valid_S ;
  assign bdma2mcif_wr_req_pd = mc_int_wr_req_pd;
  logic [514:0] mc_int_wr_req_pd_C0 ;
  logic [514:0] mc_int_wr_req_pd_R0 ;
  logic [514:0] mc_int_wr_req_pd_X0 ;
  assign bdma2mcif_wr_req_pd_T = mc_int_wr_req_pd_T ;
  assign mc_int_wr_req_pd_C0 = bdma2mcif_wr_req_pd_C ;
  assign mc_int_wr_req_pd_R0 = bdma2mcif_wr_req_pd_R ;
  assign mc_int_wr_req_pd_X0 = bdma2mcif_wr_req_pd_X ;
  assign bdma2mcif_wr_req_pd_S = mc_int_wr_req_pd_S ;
  assign bdma2mcif_wr_req_valid = mc_int_wr_req_valid;
  logic [0:0] mc_int_wr_req_valid_C0 ;
  logic [0:0] mc_int_wr_req_valid_R0 ;
  logic [0:0] mc_int_wr_req_valid_X0 ;
  assign bdma2mcif_wr_req_valid_T = mc_int_wr_req_valid_T ;
  assign mc_int_wr_req_valid_C0 = bdma2mcif_wr_req_valid_C ;
  assign mc_int_wr_req_valid_R0 = bdma2mcif_wr_req_valid_R ;
  assign mc_int_wr_req_valid_X0 = bdma2mcif_wr_req_valid_X ;
  assign bdma2mcif_wr_req_valid_S = mc_int_wr_req_valid_S ;
  assign beat_size = reg_line_size[12:1];
  logic [12:0] reg_line_size_C3 ;
  logic [12:0] reg_line_size_R3 ;
  logic [12:0] reg_line_size_X3 ;
  assign beat_size_T = reg_line_size_T [12:1] ;
  assign reg_line_size_C3 [12:1] = beat_size_C ;
  assign reg_line_size_R3 [12:1] = beat_size_R ;
  assign reg_line_size_X3 [12:1] = beat_size_X ;
  assign beat_size_S = reg_line_size_S ;
  assign cv_int_rd_rsp_pd = cvif2bdma_rd_rsp_pd;
  logic [513:0] cvif2bdma_rd_rsp_pd_C1 ;
  logic [513:0] cvif2bdma_rd_rsp_pd_R1 ;
  logic [513:0] cvif2bdma_rd_rsp_pd_X1 ;
  assign cv_int_rd_rsp_pd_T = cvif2bdma_rd_rsp_pd_T ;
  assign cvif2bdma_rd_rsp_pd_C1 = cv_int_rd_rsp_pd_C ;
  assign cvif2bdma_rd_rsp_pd_R1 = cv_int_rd_rsp_pd_R ;
  assign cvif2bdma_rd_rsp_pd_X1 = cv_int_rd_rsp_pd_X ;
  assign cv_int_rd_rsp_pd_S = cvif2bdma_rd_rsp_pd_S ;
  assign cv_int_rd_rsp_valid = cvif2bdma_rd_rsp_valid;
  logic [0:0] cvif2bdma_rd_rsp_valid_C1 ;
  logic [0:0] cvif2bdma_rd_rsp_valid_R1 ;
  logic [0:0] cvif2bdma_rd_rsp_valid_X1 ;
  assign cv_int_rd_rsp_valid_T = cvif2bdma_rd_rsp_valid_T ;
  assign cvif2bdma_rd_rsp_valid_C1 = cv_int_rd_rsp_valid_C ;
  assign cvif2bdma_rd_rsp_valid_R1 = cv_int_rd_rsp_valid_R ;
  assign cvif2bdma_rd_rsp_valid_X1 = cv_int_rd_rsp_valid_X ;
  assign cv_int_rd_rsp_valid_S = cvif2bdma_rd_rsp_valid_S ;
  assign cv_int_wr_req_pd_d0 = cv_int_wr_req_pd;
  logic [514:0] cv_int_wr_req_pd_C1 ;
  logic [514:0] cv_int_wr_req_pd_R1 ;
  logic [514:0] cv_int_wr_req_pd_X1 ;
  assign cv_int_wr_req_pd_d0_T = cv_int_wr_req_pd_T ;
  assign cv_int_wr_req_pd_C1 = cv_int_wr_req_pd_d0_C ;
  assign cv_int_wr_req_pd_R1 = cv_int_wr_req_pd_d0_R ;
  assign cv_int_wr_req_pd_X1 = cv_int_wr_req_pd_d0_X ;
  assign cv_int_wr_req_pd_d0_S = cv_int_wr_req_pd_S ;
  assign cv_int_wr_req_ready = bdma2cvif_wr_req_ready;
  logic [0:0] bdma2cvif_wr_req_ready_C1 ;
  logic [0:0] bdma2cvif_wr_req_ready_R1 ;
  logic [0:0] bdma2cvif_wr_req_ready_X1 ;
  assign cv_int_wr_req_ready_T = bdma2cvif_wr_req_ready_T ;
  assign bdma2cvif_wr_req_ready_C1 = cv_int_wr_req_ready_C ;
  assign bdma2cvif_wr_req_ready_R1 = cv_int_wr_req_ready_R ;
  assign bdma2cvif_wr_req_ready_X1 = cv_int_wr_req_ready_X ;
  assign cv_int_wr_req_ready_S = bdma2cvif_wr_req_ready_S ;
  assign cv_int_wr_req_ready_d0 = bdma2cvif_wr_req_ready;
  logic [0:0] bdma2cvif_wr_req_ready_C2 ;
  logic [0:0] bdma2cvif_wr_req_ready_R2 ;
  logic [0:0] bdma2cvif_wr_req_ready_X2 ;
  assign cv_int_wr_req_ready_d0_T = bdma2cvif_wr_req_ready_T ;
  assign bdma2cvif_wr_req_ready_C2 = cv_int_wr_req_ready_d0_C ;
  assign bdma2cvif_wr_req_ready_R2 = cv_int_wr_req_ready_d0_R ;
  assign bdma2cvif_wr_req_ready_X2 = cv_int_wr_req_ready_d0_X ;
  assign cv_int_wr_req_ready_d0_S = bdma2cvif_wr_req_ready_S ;
  assign cv_int_wr_req_valid_d0 = cv_int_wr_req_valid;
  logic [0:0] cv_int_wr_req_valid_C1 ;
  logic [0:0] cv_int_wr_req_valid_R1 ;
  logic [0:0] cv_int_wr_req_valid_X1 ;
  assign cv_int_wr_req_valid_d0_T = cv_int_wr_req_valid_T ;
  assign cv_int_wr_req_valid_C1 = cv_int_wr_req_valid_d0_C ;
  assign cv_int_wr_req_valid_R1 = cv_int_wr_req_valid_d0_R ;
  assign cv_int_wr_req_valid_X1 = cv_int_wr_req_valid_d0_X ;
  assign cv_int_wr_req_valid_d0_S = cv_int_wr_req_valid_S ;
  assign cv_int_wr_rsp_complete = cvif2bdma_wr_rsp_complete;
  logic [0:0] cvif2bdma_wr_rsp_complete_C1 ;
  logic [0:0] cvif2bdma_wr_rsp_complete_R1 ;
  logic [0:0] cvif2bdma_wr_rsp_complete_X1 ;
  assign cv_int_wr_rsp_complete_T = cvif2bdma_wr_rsp_complete_T ;
  assign cvif2bdma_wr_rsp_complete_C1 = cv_int_wr_rsp_complete_C ;
  assign cvif2bdma_wr_rsp_complete_R1 = cv_int_wr_rsp_complete_R ;
  assign cvif2bdma_wr_rsp_complete_X1 = cv_int_wr_rsp_complete_X ;
  assign cv_int_wr_rsp_complete_S = cvif2bdma_wr_rsp_complete_S ;
  assign cvif2bdma_rd_rsp_pd_d0 = cvif2bdma_rd_rsp_pd;
  logic [513:0] cvif2bdma_rd_rsp_pd_C2 ;
  logic [513:0] cvif2bdma_rd_rsp_pd_R2 ;
  logic [513:0] cvif2bdma_rd_rsp_pd_X2 ;
  assign cvif2bdma_rd_rsp_pd_d0_T = cvif2bdma_rd_rsp_pd_T ;
  assign cvif2bdma_rd_rsp_pd_C2 = cvif2bdma_rd_rsp_pd_d0_C ;
  assign cvif2bdma_rd_rsp_pd_R2 = cvif2bdma_rd_rsp_pd_d0_R ;
  assign cvif2bdma_rd_rsp_pd_X2 = cvif2bdma_rd_rsp_pd_d0_X ;
  assign cvif2bdma_rd_rsp_pd_d0_S = cvif2bdma_rd_rsp_pd_S ;
  assign cvif2bdma_rd_rsp_ready = cv_int_rd_rsp_ready;
  logic [0:0] cv_int_rd_rsp_ready_C0 ;
  logic [0:0] cv_int_rd_rsp_ready_R0 ;
  logic [0:0] cv_int_rd_rsp_ready_X0 ;
  assign cvif2bdma_rd_rsp_ready_T = cv_int_rd_rsp_ready_T ;
  assign cv_int_rd_rsp_ready_C0 = cvif2bdma_rd_rsp_ready_C ;
  assign cv_int_rd_rsp_ready_R0 = cvif2bdma_rd_rsp_ready_R ;
  assign cv_int_rd_rsp_ready_X0 = cvif2bdma_rd_rsp_ready_X ;
  assign cvif2bdma_rd_rsp_ready_S = cv_int_rd_rsp_ready_S ;
  assign cvif2bdma_rd_rsp_ready_d0 = cv_int_rd_rsp_ready;
  logic [0:0] cv_int_rd_rsp_ready_C1 ;
  logic [0:0] cv_int_rd_rsp_ready_R1 ;
  logic [0:0] cv_int_rd_rsp_ready_X1 ;
  assign cvif2bdma_rd_rsp_ready_d0_T = cv_int_rd_rsp_ready_T ;
  assign cv_int_rd_rsp_ready_C1 = cvif2bdma_rd_rsp_ready_d0_C ;
  assign cv_int_rd_rsp_ready_R1 = cvif2bdma_rd_rsp_ready_d0_R ;
  assign cv_int_rd_rsp_ready_X1 = cvif2bdma_rd_rsp_ready_d0_X ;
  assign cvif2bdma_rd_rsp_ready_d0_S = cv_int_rd_rsp_ready_S ;
  assign cvif2bdma_rd_rsp_valid_d0 = cvif2bdma_rd_rsp_valid;
  logic [0:0] cvif2bdma_rd_rsp_valid_C2 ;
  logic [0:0] cvif2bdma_rd_rsp_valid_R2 ;
  logic [0:0] cvif2bdma_rd_rsp_valid_X2 ;
  assign cvif2bdma_rd_rsp_valid_d0_T = cvif2bdma_rd_rsp_valid_T ;
  assign cvif2bdma_rd_rsp_valid_C2 = cvif2bdma_rd_rsp_valid_d0_C ;
  assign cvif2bdma_rd_rsp_valid_R2 = cvif2bdma_rd_rsp_valid_d0_R ;
  assign cvif2bdma_rd_rsp_valid_X2 = cvif2bdma_rd_rsp_valid_d0_X ;
  assign cvif2bdma_rd_rsp_valid_d0_S = cvif2bdma_rd_rsp_valid_S ;
  assign dma_rd_rsp_ram_type = reg_cmd_src_ram_type;
  logic [0:0] reg_cmd_src_ram_type_C3 ;
  logic [0:0] reg_cmd_src_ram_type_R3 ;
  logic [0:0] reg_cmd_src_ram_type_X3 ;
  assign dma_rd_rsp_ram_type_T = reg_cmd_src_ram_type_T ;
  assign reg_cmd_src_ram_type_C3 = dma_rd_rsp_ram_type_C ;
  assign reg_cmd_src_ram_type_R3 = dma_rd_rsp_ram_type_R ;
  assign reg_cmd_src_ram_type_X3 = dma_rd_rsp_ram_type_X ;
  assign dma_rd_rsp_ram_type_S = reg_cmd_src_ram_type_S ;
  assign dma_wr_cmd_addr = line_addr;
  logic [63:0] line_addr_C3 ;
  logic [63:0] line_addr_R3 ;
  logic [63:0] line_addr_X3 ;
  assign dma_wr_cmd_addr_T = line_addr_T ;
  assign line_addr_C3 = dma_wr_cmd_addr_C ;
  assign line_addr_R3 = dma_wr_cmd_addr_R ;
  assign line_addr_X3 = dma_wr_cmd_addr_X ;
  assign dma_wr_cmd_addr_S = line_addr_S ;
  assign dma_wr_cmd_pd = { dma_wr_cmd_require_ack, reg_line_size, line_addr };
  assign dma_wr_cmd_pd_T = {  dma_wr_cmd_require_ack_T , reg_line_size_T , line_addr_T  };
  logic [13:0] dma_wr_cmd_pd_S ;
  assign dma_wr_cmd_pd_S = 0 ;
  logic [0:0] dma_wr_cmd_require_ack_R2 ;
  logic [0:0] dma_wr_cmd_require_ack_X2 ;
  logic [0:0] dma_wr_cmd_require_ack_C2 ;
  assign dma_wr_cmd_require_ack_R2 = dma_wr_cmd_pd_R [77:77] ;
  assign dma_wr_cmd_require_ack_X2 = dma_wr_cmd_pd_X [77:77] ;
  assign dma_wr_cmd_require_ack_C2 = dma_wr_cmd_pd_C [77:77] ;
  assign { reg_line_size_R3 [0] } = 0;
  assign { reg_line_size_X3 [0] } = 0;
  assign { reg_line_size_C3 [0] } = 0;
  logic [12:0] reg_line_size_R4 ;
  logic [12:0] reg_line_size_X4 ;
  logic [12:0] reg_line_size_C4 ;
  assign reg_line_size_R4 = dma_wr_cmd_pd_R [76:64] ;
  assign reg_line_size_X4 = dma_wr_cmd_pd_X [76:64] ;
  assign reg_line_size_C4 = dma_wr_cmd_pd_C [76:64] ;
  logic [63:0] line_addr_R4 ;
  logic [63:0] line_addr_X4 ;
  logic [63:0] line_addr_C4 ;
  assign line_addr_R4 = dma_wr_cmd_pd_R [63:0] ;
  assign line_addr_X4 = dma_wr_cmd_pd_X [63:0] ;
  assign line_addr_C4 = dma_wr_cmd_pd_C [63:0] ;
  assign dma_wr_cmd_size = reg_line_size;
  logic [12:0] reg_line_size_C5 ;
  logic [12:0] reg_line_size_R5 ;
  logic [12:0] reg_line_size_X5 ;
  assign dma_wr_cmd_size_T = reg_line_size_T ;
  assign reg_line_size_C5 = dma_wr_cmd_size_C ;
  assign reg_line_size_R5 = dma_wr_cmd_size_R ;
  assign reg_line_size_X5 = dma_wr_cmd_size_X ;
  assign dma_wr_cmd_size_S = reg_line_size_S ;
  assign dma_wr_dat_pd = { dma_wr_dat_mask, dma_wr_dat_data[511:0] };
  assign dma_wr_dat_pd_T = {  dma_wr_dat_mask_T , dma_wr_dat_data_T [511:0]  };
  logic [13:0] dma_wr_dat_pd_S ;
  assign dma_wr_dat_pd_S = 0 ;
  logic [1:0] dma_wr_dat_mask_R1 ;
  logic [1:0] dma_wr_dat_mask_X1 ;
  logic [1:0] dma_wr_dat_mask_C1 ;
  assign dma_wr_dat_mask_R1 = dma_wr_dat_pd_R [513:512] ;
  assign dma_wr_dat_mask_X1 = dma_wr_dat_pd_X [513:512] ;
  assign dma_wr_dat_mask_C1 = dma_wr_dat_pd_C [513:512] ;
  assign { dma_wr_dat_data_R0 [513:512] } = 0;
  assign { dma_wr_dat_data_X0 [513:512] } = 0;
  assign { dma_wr_dat_data_C0 [513:512] } = 0;
  logic [513:0] dma_wr_dat_data_R1 ;
  logic [513:0] dma_wr_dat_data_X1 ;
  logic [513:0] dma_wr_dat_data_C1 ;
  assign dma_wr_dat_data_R1 [511:0] = dma_wr_dat_pd_R [511:0] ;
  assign dma_wr_dat_data_X1 [511:0] = dma_wr_dat_pd_X [511:0] ;
  assign dma_wr_dat_data_C1 [511:0] = dma_wr_dat_pd_C [511:0] ;
  assign dma_wr_req_ram_type = reg_cmd_dst_ram_type;
  logic [0:0] reg_cmd_dst_ram_type_C6 ;
  logic [0:0] reg_cmd_dst_ram_type_R6 ;
  logic [0:0] reg_cmd_dst_ram_type_X6 ;
  assign dma_wr_req_ram_type_T = reg_cmd_dst_ram_type_T ;
  assign reg_cmd_dst_ram_type_C6 = dma_wr_req_ram_type_C ;
  assign reg_cmd_dst_ram_type_R6 = dma_wr_req_ram_type_R ;
  assign reg_cmd_dst_ram_type_X6 = dma_wr_req_ram_type_X ;
  assign dma_wr_req_ram_type_S = reg_cmd_dst_ram_type_S ;
  assign dma_write_stall_count = stl_cnt_cur;
  logic [31:0] stl_cnt_cur_C3 ;
  logic [31:0] stl_cnt_cur_R3 ;
  logic [31:0] stl_cnt_cur_X3 ;
  assign dma_write_stall_count_T = stl_cnt_cur_T ;
  assign stl_cnt_cur_C3 = dma_write_stall_count_C ;
  assign stl_cnt_cur_R3 = dma_write_stall_count_R ;
  assign stl_cnt_cur_X3 = dma_write_stall_count_X ;
  assign dma_write_stall_count_S = stl_cnt_cur_S ;
  assign dma_write_stall_count_dec = 1'b0;
  assign dma_write_stall_count_dec_T = 0 ;
  assign dma_write_stall_count_dec_S = 14'b1 ;
  assign fifo_intr_rd_prdy = dma_wr_rsp_complete;
  logic [0:0] dma_wr_rsp_complete_C3 ;
  logic [0:0] dma_wr_rsp_complete_R3 ;
  logic [0:0] dma_wr_rsp_complete_X3 ;
  assign fifo_intr_rd_prdy_T = dma_wr_rsp_complete_T ;
  assign dma_wr_rsp_complete_C3 = fifo_intr_rd_prdy_C ;
  assign dma_wr_rsp_complete_R3 = fifo_intr_rd_prdy_R ;
  assign dma_wr_rsp_complete_X3 = fifo_intr_rd_prdy_X ;
  assign fifo_intr_rd_prdy_S = dma_wr_rsp_complete_S ;
  assign fifo_intr_wr_pd = reg_cmd_interrupt_ptr;
  logic [0:0] reg_cmd_interrupt_ptr_C2 ;
  logic [0:0] reg_cmd_interrupt_ptr_R2 ;
  logic [0:0] reg_cmd_interrupt_ptr_X2 ;
  assign fifo_intr_wr_pd_T = reg_cmd_interrupt_ptr_T ;
  assign reg_cmd_interrupt_ptr_C2 = fifo_intr_wr_pd_C ;
  assign reg_cmd_interrupt_ptr_R2 = fifo_intr_wr_pd_R ;
  assign reg_cmd_interrupt_ptr_X2 = fifo_intr_wr_pd_X ;
  assign fifo_intr_wr_pd_S = reg_cmd_interrupt_ptr_S ;
  assign grp0_done = st2csb_grp0_done;
  logic [0:0] st2csb_grp0_done_C1 ;
  logic [0:0] st2csb_grp0_done_R1 ;
  logic [0:0] st2csb_grp0_done_X1 ;
  assign grp0_done_T = st2csb_grp0_done_T ;
  assign st2csb_grp0_done_C1 = grp0_done_C ;
  assign st2csb_grp0_done_R1 = grp0_done_R ;
  assign st2csb_grp0_done_X1 = grp0_done_X ;
  assign grp0_done_S = st2csb_grp0_done_S ;
  assign grp1_done = st2csb_grp1_done;
  logic [0:0] st2csb_grp1_done_C1 ;
  logic [0:0] st2csb_grp1_done_R1 ;
  logic [0:0] st2csb_grp1_done_X1 ;
  assign grp1_done_T = st2csb_grp1_done_T ;
  assign st2csb_grp1_done_C1 = grp1_done_C ;
  assign st2csb_grp1_done_R1 = grp1_done_R ;
  assign st2csb_grp1_done_X1 = grp1_done_X ;
  assign grp1_done_S = st2csb_grp1_done_S ;
  assign ld2st_addr = ld2st_rd_pd[63:0];
  logic [160:0] ld2st_rd_pd_C2 ;
  logic [160:0] ld2st_rd_pd_R2 ;
  logic [160:0] ld2st_rd_pd_X2 ;
  assign ld2st_addr_T = ld2st_rd_pd_T [63:0] ;
  assign ld2st_rd_pd_C2 [63:0] = ld2st_addr_C ;
  assign ld2st_rd_pd_R2 [63:0] = ld2st_addr_R ;
  assign ld2st_rd_pd_X2 [63:0] = ld2st_addr_X ;
  assign ld2st_addr_S = ld2st_rd_pd_S ;
  assign ld2st_cmd_dst_ram_type = ld2st_rd_pd[78];
  assign ld2st_cmd_dst_ram_type_T = ld2st_rd_pd_T [78] ;
  assign ld2st_rd_pd_C2 [78] = ld2st_cmd_dst_ram_type_C ;
  assign ld2st_rd_pd_R2 [78] = ld2st_cmd_dst_ram_type_R ;
  assign ld2st_rd_pd_X2 [78] = ld2st_cmd_dst_ram_type_X ;
  assign ld2st_cmd_dst_ram_type_S = ld2st_rd_pd_S ;
  assign ld2st_cmd_interrupt = ld2st_rd_pd[79];
  assign ld2st_cmd_interrupt_T = ld2st_rd_pd_T [79] ;
  assign ld2st_rd_pd_C2 [79] = ld2st_cmd_interrupt_C ;
  assign ld2st_rd_pd_R2 [79] = ld2st_cmd_interrupt_R ;
  assign ld2st_rd_pd_X2 [79] = ld2st_cmd_interrupt_X ;
  assign ld2st_cmd_interrupt_S = ld2st_rd_pd_S ;
  assign ld2st_cmd_interrupt_ptr = ld2st_rd_pd[80];
  assign ld2st_cmd_interrupt_ptr_T = ld2st_rd_pd_T [80] ;
  assign ld2st_rd_pd_C2 [80] = ld2st_cmd_interrupt_ptr_C ;
  assign ld2st_rd_pd_R2 [80] = ld2st_cmd_interrupt_ptr_R ;
  assign ld2st_rd_pd_X2 [80] = ld2st_cmd_interrupt_ptr_X ;
  assign ld2st_cmd_interrupt_ptr_S = ld2st_rd_pd_S ;
  assign ld2st_cmd_src_ram_type = ld2st_rd_pd[77];
  assign ld2st_cmd_src_ram_type_T = ld2st_rd_pd_T [77] ;
  assign ld2st_rd_pd_C2 [77] = ld2st_cmd_src_ram_type_C ;
  assign ld2st_rd_pd_R2 [77] = ld2st_cmd_src_ram_type_R ;
  assign ld2st_rd_pd_X2 [77] = ld2st_cmd_src_ram_type_X ;
  assign ld2st_cmd_src_ram_type_S = ld2st_rd_pd_S ;
  assign ld2st_line_repeat_number = ld2st_rd_pd[120:108];
  assign ld2st_line_repeat_number_T = ld2st_rd_pd_T [120:108] ;
  assign ld2st_rd_pd_C2 [120:108] = ld2st_line_repeat_number_C ;
  assign ld2st_rd_pd_R2 [120:108] = ld2st_line_repeat_number_R ;
  assign ld2st_rd_pd_X2 [120:108] = ld2st_line_repeat_number_X ;
  assign ld2st_line_repeat_number_S = ld2st_rd_pd_S ;
  assign ld2st_line_size = ld2st_rd_pd[76:64];
  assign ld2st_line_size_T = ld2st_rd_pd_T [76:64] ;
  assign ld2st_rd_pd_C2 [76:64] = ld2st_line_size_C ;
  assign ld2st_rd_pd_R2 [76:64] = ld2st_line_size_R ;
  assign ld2st_rd_pd_X2 [76:64] = ld2st_line_size_X ;
  assign ld2st_line_size_S = ld2st_rd_pd_S ;
  assign ld2st_line_stride = ld2st_rd_pd[107:81];
  assign ld2st_line_stride_T = ld2st_rd_pd_T [107:81] ;
  assign ld2st_rd_pd_C2 [107:81] = ld2st_line_stride_C ;
  assign ld2st_rd_pd_R2 [107:81] = ld2st_line_stride_R ;
  assign ld2st_rd_pd_X2 [107:81] = ld2st_line_stride_X ;
  assign ld2st_line_stride_S = ld2st_rd_pd_S ;
  assign ld2st_surf_repeat_number = ld2st_rd_pd[160:148];
  assign ld2st_surf_repeat_number_T = ld2st_rd_pd_T [160:148] ;
  assign ld2st_rd_pd_C2 [160:148] = ld2st_surf_repeat_number_C ;
  assign ld2st_rd_pd_R2 [160:148] = ld2st_surf_repeat_number_R ;
  assign ld2st_rd_pd_X2 [160:148] = ld2st_surf_repeat_number_X ;
  assign ld2st_surf_repeat_number_S = ld2st_rd_pd_S ;
  assign ld2st_surf_stride = ld2st_rd_pd[147:121];
  assign ld2st_surf_stride_T = ld2st_rd_pd_T [147:121] ;
  assign ld2st_rd_pd_C2 [147:121] = ld2st_surf_stride_C ;
  assign ld2st_rd_pd_R2 [147:121] = ld2st_surf_stride_R ;
  assign ld2st_rd_pd_X2 [147:121] = ld2st_surf_stride_X ;
  assign ld2st_surf_stride_S = ld2st_rd_pd_S ;
  assign mc_int_rd_rsp_pd = mcif2bdma_rd_rsp_pd;
  logic [513:0] mcif2bdma_rd_rsp_pd_C1 ;
  logic [513:0] mcif2bdma_rd_rsp_pd_R1 ;
  logic [513:0] mcif2bdma_rd_rsp_pd_X1 ;
  assign mc_int_rd_rsp_pd_T = mcif2bdma_rd_rsp_pd_T ;
  assign mcif2bdma_rd_rsp_pd_C1 = mc_int_rd_rsp_pd_C ;
  assign mcif2bdma_rd_rsp_pd_R1 = mc_int_rd_rsp_pd_R ;
  assign mcif2bdma_rd_rsp_pd_X1 = mc_int_rd_rsp_pd_X ;
  assign mc_int_rd_rsp_pd_S = mcif2bdma_rd_rsp_pd_S ;
  assign mc_int_rd_rsp_valid = mcif2bdma_rd_rsp_valid;
  logic [0:0] mcif2bdma_rd_rsp_valid_C1 ;
  logic [0:0] mcif2bdma_rd_rsp_valid_R1 ;
  logic [0:0] mcif2bdma_rd_rsp_valid_X1 ;
  assign mc_int_rd_rsp_valid_T = mcif2bdma_rd_rsp_valid_T ;
  assign mcif2bdma_rd_rsp_valid_C1 = mc_int_rd_rsp_valid_C ;
  assign mcif2bdma_rd_rsp_valid_R1 = mc_int_rd_rsp_valid_R ;
  assign mcif2bdma_rd_rsp_valid_X1 = mc_int_rd_rsp_valid_X ;
  assign mc_int_rd_rsp_valid_S = mcif2bdma_rd_rsp_valid_S ;
  assign mc_int_wr_req_pd_d0 = mc_int_wr_req_pd;
  logic [514:0] mc_int_wr_req_pd_C1 ;
  logic [514:0] mc_int_wr_req_pd_R1 ;
  logic [514:0] mc_int_wr_req_pd_X1 ;
  assign mc_int_wr_req_pd_d0_T = mc_int_wr_req_pd_T ;
  assign mc_int_wr_req_pd_C1 = mc_int_wr_req_pd_d0_C ;
  assign mc_int_wr_req_pd_R1 = mc_int_wr_req_pd_d0_R ;
  assign mc_int_wr_req_pd_X1 = mc_int_wr_req_pd_d0_X ;
  assign mc_int_wr_req_pd_d0_S = mc_int_wr_req_pd_S ;
  assign mc_int_wr_req_ready = bdma2mcif_wr_req_ready;
  logic [0:0] bdma2mcif_wr_req_ready_C1 ;
  logic [0:0] bdma2mcif_wr_req_ready_R1 ;
  logic [0:0] bdma2mcif_wr_req_ready_X1 ;
  assign mc_int_wr_req_ready_T = bdma2mcif_wr_req_ready_T ;
  assign bdma2mcif_wr_req_ready_C1 = mc_int_wr_req_ready_C ;
  assign bdma2mcif_wr_req_ready_R1 = mc_int_wr_req_ready_R ;
  assign bdma2mcif_wr_req_ready_X1 = mc_int_wr_req_ready_X ;
  assign mc_int_wr_req_ready_S = bdma2mcif_wr_req_ready_S ;
  assign mc_int_wr_req_ready_d0 = bdma2mcif_wr_req_ready;
  logic [0:0] bdma2mcif_wr_req_ready_C2 ;
  logic [0:0] bdma2mcif_wr_req_ready_R2 ;
  logic [0:0] bdma2mcif_wr_req_ready_X2 ;
  assign mc_int_wr_req_ready_d0_T = bdma2mcif_wr_req_ready_T ;
  assign bdma2mcif_wr_req_ready_C2 = mc_int_wr_req_ready_d0_C ;
  assign bdma2mcif_wr_req_ready_R2 = mc_int_wr_req_ready_d0_R ;
  assign bdma2mcif_wr_req_ready_X2 = mc_int_wr_req_ready_d0_X ;
  assign mc_int_wr_req_ready_d0_S = bdma2mcif_wr_req_ready_S ;
  assign mc_int_wr_req_valid_d0 = mc_int_wr_req_valid;
  logic [0:0] mc_int_wr_req_valid_C1 ;
  logic [0:0] mc_int_wr_req_valid_R1 ;
  logic [0:0] mc_int_wr_req_valid_X1 ;
  assign mc_int_wr_req_valid_d0_T = mc_int_wr_req_valid_T ;
  assign mc_int_wr_req_valid_C1 = mc_int_wr_req_valid_d0_C ;
  assign mc_int_wr_req_valid_R1 = mc_int_wr_req_valid_d0_R ;
  assign mc_int_wr_req_valid_X1 = mc_int_wr_req_valid_d0_X ;
  assign mc_int_wr_req_valid_d0_S = mc_int_wr_req_valid_S ;
  assign mc_int_wr_rsp_complete = mcif2bdma_wr_rsp_complete;
  logic [0:0] mcif2bdma_wr_rsp_complete_C1 ;
  logic [0:0] mcif2bdma_wr_rsp_complete_R1 ;
  logic [0:0] mcif2bdma_wr_rsp_complete_X1 ;
  assign mc_int_wr_rsp_complete_T = mcif2bdma_wr_rsp_complete_T ;
  assign mcif2bdma_wr_rsp_complete_C1 = mc_int_wr_rsp_complete_C ;
  assign mcif2bdma_wr_rsp_complete_R1 = mc_int_wr_rsp_complete_R ;
  assign mcif2bdma_wr_rsp_complete_X1 = mc_int_wr_rsp_complete_X ;
  assign mc_int_wr_rsp_complete_S = mcif2bdma_wr_rsp_complete_S ;
  assign mcif2bdma_rd_rsp_pd_d0 = mcif2bdma_rd_rsp_pd;
  logic [513:0] mcif2bdma_rd_rsp_pd_C2 ;
  logic [513:0] mcif2bdma_rd_rsp_pd_R2 ;
  logic [513:0] mcif2bdma_rd_rsp_pd_X2 ;
  assign mcif2bdma_rd_rsp_pd_d0_T = mcif2bdma_rd_rsp_pd_T ;
  assign mcif2bdma_rd_rsp_pd_C2 = mcif2bdma_rd_rsp_pd_d0_C ;
  assign mcif2bdma_rd_rsp_pd_R2 = mcif2bdma_rd_rsp_pd_d0_R ;
  assign mcif2bdma_rd_rsp_pd_X2 = mcif2bdma_rd_rsp_pd_d0_X ;
  assign mcif2bdma_rd_rsp_pd_d0_S = mcif2bdma_rd_rsp_pd_S ;
  assign mcif2bdma_rd_rsp_ready = mc_int_rd_rsp_ready;
  logic [0:0] mc_int_rd_rsp_ready_C0 ;
  logic [0:0] mc_int_rd_rsp_ready_R0 ;
  logic [0:0] mc_int_rd_rsp_ready_X0 ;
  assign mcif2bdma_rd_rsp_ready_T = mc_int_rd_rsp_ready_T ;
  assign mc_int_rd_rsp_ready_C0 = mcif2bdma_rd_rsp_ready_C ;
  assign mc_int_rd_rsp_ready_R0 = mcif2bdma_rd_rsp_ready_R ;
  assign mc_int_rd_rsp_ready_X0 = mcif2bdma_rd_rsp_ready_X ;
  assign mcif2bdma_rd_rsp_ready_S = mc_int_rd_rsp_ready_S ;
  assign mcif2bdma_rd_rsp_ready_d0 = mc_int_rd_rsp_ready;
  logic [0:0] mc_int_rd_rsp_ready_C1 ;
  logic [0:0] mc_int_rd_rsp_ready_R1 ;
  logic [0:0] mc_int_rd_rsp_ready_X1 ;
  assign mcif2bdma_rd_rsp_ready_d0_T = mc_int_rd_rsp_ready_T ;
  assign mc_int_rd_rsp_ready_C1 = mcif2bdma_rd_rsp_ready_d0_C ;
  assign mc_int_rd_rsp_ready_R1 = mcif2bdma_rd_rsp_ready_d0_R ;
  assign mc_int_rd_rsp_ready_X1 = mcif2bdma_rd_rsp_ready_d0_X ;
  assign mcif2bdma_rd_rsp_ready_d0_S = mc_int_rd_rsp_ready_S ;
  assign mcif2bdma_rd_rsp_valid_d0 = mcif2bdma_rd_rsp_valid;
  logic [0:0] mcif2bdma_rd_rsp_valid_C2 ;
  logic [0:0] mcif2bdma_rd_rsp_valid_R2 ;
  logic [0:0] mcif2bdma_rd_rsp_valid_X2 ;
  assign mcif2bdma_rd_rsp_valid_d0_T = mcif2bdma_rd_rsp_valid_T ;
  assign mcif2bdma_rd_rsp_valid_C2 = mcif2bdma_rd_rsp_valid_d0_C ;
  assign mcif2bdma_rd_rsp_valid_R2 = mcif2bdma_rd_rsp_valid_d0_R ;
  assign mcif2bdma_rd_rsp_valid_X2 = mcif2bdma_rd_rsp_valid_d0_X ;
  assign mcif2bdma_rd_rsp_valid_d0_S = mcif2bdma_rd_rsp_valid_S ;
  assign releasing = ack_top_rdy;
  logic [0:0] ack_top_rdy_C2 ;
  logic [0:0] ack_top_rdy_R2 ;
  logic [0:0] ack_top_rdy_X2 ;
  assign releasing_T = ack_top_rdy_T ;
  assign ack_top_rdy_C2 = releasing_C ;
  assign ack_top_rdy_R2 = releasing_R ;
  assign ack_top_rdy_X2 = releasing_X ;
  assign releasing_S = ack_top_rdy_S ;
  assign st2csb_idle = st_idle;
  logic [0:0] st_idle_C1 ;
  logic [0:0] st_idle_R1 ;
  logic [0:0] st_idle_X1 ;
  assign st2csb_idle_T = st_idle_T ;
  assign st_idle_C1 = st2csb_idle_C ;
  assign st_idle_R1 = st2csb_idle_R ;
  assign st_idle_X1 = st2csb_idle_X ;
  assign st2csb_idle_S = st_idle_S ;
  assign stl_adv = dma_write_stall_count_inc;
  logic [0:0] dma_write_stall_count_inc_C1 ;
  logic [0:0] dma_write_stall_count_inc_R1 ;
  logic [0:0] dma_write_stall_count_inc_X1 ;
  assign stl_adv_T = dma_write_stall_count_inc_T ;
  assign dma_write_stall_count_inc_C1 = stl_adv_C ;
  assign dma_write_stall_count_inc_R1 = stl_adv_R ;
  assign dma_write_stall_count_inc_X1 = stl_adv_X ;
  assign stl_adv_S = dma_write_stall_count_inc_S ;
  assign stl_cnt_ext = { 2'b00, stl_cnt_cur };
  assign stl_cnt_ext_T = {  2'h0 , stl_cnt_cur_T  };
  logic [13:0] stl_cnt_ext_S ;
  assign stl_cnt_ext_S = 0 ;
  logic [31:0] stl_cnt_cur_R4 ;
  logic [31:0] stl_cnt_cur_X4 ;
  logic [31:0] stl_cnt_cur_C4 ;
  assign stl_cnt_cur_R4 = stl_cnt_ext_R [31:0] ;
  assign stl_cnt_cur_X4 = stl_cnt_ext_X [31:0] ;
  assign stl_cnt_cur_C4 = stl_cnt_ext_C [31:0] ;
  assign stl_cnt_mod = stl_cnt_inc;
  logic [31:0] stl_cnt_inc_C1 ;
  logic [31:0] stl_cnt_inc_R1 ;
  logic [31:0] stl_cnt_inc_X1 ;
  assign stl_cnt_mod_T = stl_cnt_inc_T ;
  assign stl_cnt_inc_C1 = stl_cnt_mod_C ;
  assign stl_cnt_inc_R1 = stl_cnt_mod_R ;
  assign stl_cnt_inc_X1 = stl_cnt_mod_X ;
  assign stl_cnt_mod_S = stl_cnt_inc_S ;
  assign wr_req_rdyi = dma_wr_req_rdy;
  logic [0:0] dma_wr_req_rdy_C4 ;
  logic [0:0] dma_wr_req_rdy_R4 ;
  logic [0:0] dma_wr_req_rdy_X4 ;
  assign wr_req_rdyi_T = dma_wr_req_rdy_T ;
  assign dma_wr_req_rdy_C4 = wr_req_rdyi_C ;
  assign dma_wr_req_rdy_R4 = wr_req_rdyi_R ;
  assign dma_wr_req_rdy_X4 = wr_req_rdyi_X ;
  assign wr_req_rdyi_S = dma_wr_req_rdy_S ;
  assign mc_int_rd_rsp_ready_C = ( mc_int_rd_rsp_ready_C0 ) | ( mc_int_rd_rsp_ready_C1 );
  assign cv_int_rd_rsp_ready_C = ( cv_int_rd_rsp_ready_C0 ) | ( cv_int_rd_rsp_ready_C1 );
  assign mc_int_wr_req_valid_C = ( mc_int_wr_req_valid_C0 ) | ( mc_int_wr_req_valid_C1 );
  assign mc_int_wr_req_pd_C = ( mc_int_wr_req_pd_C0 ) | ( mc_int_wr_req_pd_C1 );
  assign cv_int_wr_req_valid_C = ( cv_int_wr_req_valid_C0 ) | ( cv_int_wr_req_valid_C1 );
  assign cv_int_wr_req_pd_C = ( cv_int_wr_req_pd_C0 ) | ( cv_int_wr_req_pd_C1 );
  assign fifo_intr_wr_pvld_C = ( fifo_intr_wr_pvld_C0 );
  assign bdma2cvif_wr_req_ready_C = ( bdma2cvif_wr_req_ready_C0 ) | ( bdma2cvif_wr_req_ready_C1 ) | ( bdma2cvif_wr_req_ready_C2 );
  assign cv_dma_wr_req_vld_C = ( cv_dma_wr_req_vld_C0 );
  assign bdma2mcif_wr_req_ready_C = ( bdma2mcif_wr_req_ready_C0 ) | ( bdma2mcif_wr_req_ready_C1 ) | ( bdma2mcif_wr_req_ready_C2 );
  assign mc_dma_wr_req_vld_C = ( mc_dma_wr_req_vld_C0 );
  assign cvif2bdma_rd_rsp_valid_C = ( cvif2bdma_rd_rsp_valid_C0 ) | ( cvif2bdma_rd_rsp_valid_C1 ) | ( cvif2bdma_rd_rsp_valid_C2 );
  assign cvif2bdma_rd_rsp_pd_C = ( cvif2bdma_rd_rsp_pd_C0 ) | ( cvif2bdma_rd_rsp_pd_C1 ) | ( cvif2bdma_rd_rsp_pd_C2 );
  assign mcif2bdma_rd_rsp_valid_C = ( mcif2bdma_rd_rsp_valid_C0 ) | ( mcif2bdma_rd_rsp_valid_C1 ) | ( mcif2bdma_rd_rsp_valid_C2 );
  assign mcif2bdma_rd_rsp_pd_C = ( mcif2bdma_rd_rsp_pd_C0 ) | ( mcif2bdma_rd_rsp_pd_C1 ) | ( mcif2bdma_rd_rsp_pd_C2 );
  assign dma_rd_rsp_rdy_C = ( dma_rd_rsp_rdy_C0 ) | ( dma_rd_rsp_rdy_C1 );
  assign pwrbus_ram_pd_C = ( pwrbus_ram_pd_C0 ) | ( pwrbus_ram_pd_C1 );
  assign nvdla_core_rstn_C = ( nvdla_core_rstn_C0 ) | ( nvdla_core_rstn_C1 ) | ( nvdla_core_rstn_C2 ) | ( nvdla_core_rstn_C3 ) | ( nvdla_core_rstn_C4 ) | ( nvdla_core_rstn_C5 );
  assign dma_rd_rsp_vld_C = ( dma_rd_rsp_vld_C0 );
  assign dma_rd_rsp_pd_C = ( dma_rd_rsp_pd_C0 );
  assign _048__C = ( _048__C0 );
  assign stl_cnt_new_C = ( stl_cnt_new_C0 );
  assign stl_cnt_inc_C = ( stl_cnt_inc_C0 ) | ( stl_cnt_inc_C1 );
  assign dma_write_stall_count_inc_C = ( dma_write_stall_count_inc_C0 ) | ( dma_write_stall_count_inc_C1 );
  assign reg_cmd_interrupt_ptr_C = ( reg_cmd_interrupt_ptr_C0 ) | ( reg_cmd_interrupt_ptr_C1 ) | ( reg_cmd_interrupt_ptr_C2 );
  assign _066__C = ( _066__C0 );
  assign _065__C = ( _065__C0 );
  assign tran_cmd_accept_C = ( tran_cmd_accept_C0 ) | ( tran_cmd_accept_C1 );
  assign _064__C = ( _064__C0 );
  assign _027__C = ( _027__C0 );
  assign _063__C = ( _063__C0 );
  assign _062__C = ( _062__C0 );
  assign _029__C = ( _029__C0 );
  assign _061__C = ( _061__C0 );
  assign ld2st_rd_pd_C = ( ld2st_rd_pd_C0 ) | ( ld2st_rd_pd_C1 ) | ( ld2st_rd_pd_C2 );
  assign ld2st_rd_accept_C = ( ld2st_rd_accept_C0 ) | ( ld2st_rd_accept_C1 ) | ( ld2st_rd_accept_C2 ) | ( ld2st_rd_accept_C3 ) | ( ld2st_rd_accept_C4 ) | ( ld2st_rd_accept_C5 ) | ( ld2st_rd_accept_C6 ) | ( ld2st_rd_accept_C7 ) | ( ld2st_rd_accept_C8 ) | ( ld2st_rd_accept_C9 ) | ( ld2st_rd_accept_C10 );
  assign _060__C = ( _060__C0 );
  assign _028__C = ( _028__C0 ) | ( _028__C1 );
  assign _059__C = ( _059__C0 );
  assign _030__C = ( _030__C0 );
  assign _058__C = ( _058__C0 );
  assign _057__C = ( _057__C0 );
  assign _031__C = ( _031__C0 );
  assign fangyuan7_C = ( fangyuan7_C0 );
  assign fangyuan6_C = ( fangyuan6_C0 );
  assign dma_wr_dat_data_C = ( dma_wr_dat_data_C0 ) | ( dma_wr_dat_data_C1 );
  assign dma_wr_dat_mask_C = ( dma_wr_dat_mask_C0 ) | ( dma_wr_dat_mask_C1 );
  assign _039__C = ( _039__C0 );
  assign ack_bot_id_C = ( ack_bot_id_C0 ) | ( ack_bot_id_C1 );
  assign _040__C = ( _040__C0 );
  assign _056__C = ( _056__C0 );
  assign _055__C = ( _055__C0 );
  assign stl_cnt_nxt_C = ( stl_cnt_nxt_C0 );
  assign dma_write_stall_count_cen_C = ( dma_write_stall_count_cen_C0 );
  assign _005__C = ( _005__C0 );
  assign _004__C = ( _004__C0 );
  assign _026__C = ( _026__C0 );
  assign _015__C = ( _015__C0 );
  assign _014__C = ( _014__C0 );
  assign _013__C = ( _013__C0 );
  assign _021__C = ( _021__C0 );
  assign _020__C = ( _020__C0 );
  assign _019__C = ( _019__C0 );
  assign _018__C = ( _018__C0 );
  assign _017__C = ( _017__C0 );
  assign _016__C = ( _016__C0 );
  assign _009__C = ( _009__C0 );
  assign _007__C = ( _007__C0 );
  assign _006__C = ( _006__C0 );
  assign _010__C = ( _010__C0 );
  assign _024__C = ( _024__C0 );
  assign _011__C = ( _011__C0 );
  assign _025__C = ( _025__C0 );
  assign _000__C = ( _000__C0 );
  assign _001__C = ( _001__C0 );
  assign _002__C = ( _002__C0 );
  assign _003__C = ( _003__C0 );
  assign mcif2bdma_wr_rsp_complete_C = ( mcif2bdma_wr_rsp_complete_C0 ) | ( mcif2bdma_wr_rsp_complete_C1 );
  assign cvif2bdma_wr_rsp_complete_C = ( cvif2bdma_wr_rsp_complete_C0 ) | ( cvif2bdma_wr_rsp_complete_C1 );
  assign _012__C = ( _012__C0 );
  assign _008__C = ( _008__C0 );
  assign _023__C = ( _023__C0 );
  assign _022__C = ( _022__C0 );
  assign cv_releasing_C = ( cv_releasing_C0 );
  assign mc_releasing_C = ( mc_releasing_C0 );
  assign cv_pending_C = ( cv_pending_C0 ) | ( cv_pending_C1 );
  assign cv_dma_wr_rsp_complete_C = ( cv_dma_wr_rsp_complete_C0 ) | ( cv_dma_wr_rsp_complete_C1 );
  assign mc_pending_C = ( mc_pending_C0 ) | ( mc_pending_C1 );
  assign mc_dma_wr_rsp_complete_C = ( mc_dma_wr_rsp_complete_C0 ) | ( mc_dma_wr_rsp_complete_C1 );
  assign cv_wr_req_rdyi_C = ( cv_wr_req_rdyi_C0 );
  assign mc_wr_req_rdyi_C = ( mc_wr_req_rdyi_C0 );
  assign dma_wr_dat_vld_C = ( dma_wr_dat_vld_C0 );
  assign fangyuan5_C = ( fangyuan5_C0 );
  assign _032__C = ( _032__C0 );
  assign _052__C = ( _052__C0 );
  assign ack_top_rdy_C = ( ack_top_rdy_C0 ) | ( ack_top_rdy_C1 ) | ( ack_top_rdy_C2 );
  assign _051__C = ( _051__C0 );
  assign _035__C = ( _035__C0 );
  assign ack_top_vld_C = ( ack_top_vld_C0 ) | ( ack_top_vld_C1 );
  assign st_idle_C = ( st_idle_C0 ) | ( st_idle_C1 );
  assign _045__C = ( _045__C0 );
  assign is_surf_last_C = ( is_surf_last_C0 ) | ( is_surf_last_C1 ) | ( is_surf_last_C2 ) | ( is_surf_last_C3 ) | ( is_surf_last_C4 );
  assign _044__C = ( _044__C0 );
  assign reg_surf_repeat_number_C = ( reg_surf_repeat_number_C0 ) | ( reg_surf_repeat_number_C1 );
  assign reg_line_repeat_number_C = ( reg_line_repeat_number_C0 ) | ( reg_line_repeat_number_C1 );
  assign reg_line_size_C = ( reg_line_size_C0 ) | ( reg_line_size_C1 ) | ( reg_line_size_C2 ) | ( reg_line_size_C3 ) | ( reg_line_size_C4 ) | ( reg_line_size_C5 );
  assign _054__C = ( _054__C0 );
  assign _047__C = ( _047__C0 );
  assign _053__C = ( _053__C0 );
  assign ack_top_id_C = ( ack_top_id_C0 ) | ( ack_top_id_C1 ) | ( ack_top_id_C2 ) | ( ack_top_id_C3 ) | ( ack_top_id_C4 );
  assign ack_bot_rdy_C = ( ack_bot_rdy_C0 ) | ( ack_bot_rdy_C1 ) | ( ack_bot_rdy_C2 );
  assign ack_bot_vld_C = ( ack_bot_vld_C0 ) | ( ack_bot_vld_C1 ) | ( ack_bot_vld_C2 ) | ( ack_bot_vld_C3 );
  assign ack_raw_rdy_C = ( ack_raw_rdy_C0 ) | ( ack_raw_rdy_C1 );
  assign ack_raw_vld_C = ( ack_raw_vld_C0 ) | ( ack_raw_vld_C1 );
  assign require_ack_C = ( require_ack_C0 );
  assign _038__C = ( _038__C0 );
  assign dma_wr_req_pd_C = ( dma_wr_req_pd_C0 ) | ( dma_wr_req_pd_C1 ) | ( dma_wr_req_pd_C2 );
  assign mc_dma_wr_req_rdy_C = ( mc_dma_wr_req_rdy_C0 );
  assign cv_dma_wr_req_rdy_C = ( cv_dma_wr_req_rdy_C0 );
  assign reg_cmd_dst_ram_type_C = ( reg_cmd_dst_ram_type_C0 ) | ( reg_cmd_dst_ram_type_C1 ) | ( reg_cmd_dst_ram_type_C2 ) | ( reg_cmd_dst_ram_type_C3 ) | ( reg_cmd_dst_ram_type_C4 ) | ( reg_cmd_dst_ram_type_C5 ) | ( reg_cmd_dst_ram_type_C6 );
  assign _046__C = ( _046__C0 ) | ( _046__C1 );
  assign reg_cmd_interrupt_C = ( reg_cmd_interrupt_C0 ) | ( reg_cmd_interrupt_C1 );
  assign tran_cmd_valid_C = ( tran_cmd_valid_C0 ) | ( tran_cmd_valid_C1 ) | ( tran_cmd_valid_C2 );
  assign dat_en_C = ( dat_en_C0 ) | ( dat_en_C1 ) | ( dat_en_C2 );
  assign dma_wr_req_rdy_C = ( dma_wr_req_rdy_C0 ) | ( dma_wr_req_rdy_C1 ) | ( dma_wr_req_rdy_C2 ) | ( dma_wr_req_rdy_C3 ) | ( dma_wr_req_rdy_C4 );
  assign fifo_intr_rd_pd_C = ( fifo_intr_rd_pd_C0 ) | ( fifo_intr_rd_pd_C1 );
  assign _043__C = ( _043__C0 );
  assign _037__C = ( _037__C0 ) | ( _037__C1 );
  assign dma_wr_rsp_complete_C = ( dma_wr_rsp_complete_C0 ) | ( dma_wr_rsp_complete_C1 ) | ( dma_wr_rsp_complete_C2 ) | ( dma_wr_rsp_complete_C3 );
  assign fifo_intr_rd_pvld_C = ( fifo_intr_rd_pvld_C0 );
  assign dma_wr_cmd_require_ack_C = ( dma_wr_cmd_require_ack_C0 ) | ( dma_wr_cmd_require_ack_C1 ) | ( dma_wr_cmd_require_ack_C2 );
  assign _036__C = ( _036__C0 );
  assign dma_wr_cmd_rdy_C = ( dma_wr_cmd_rdy_C0 ) | ( dma_wr_cmd_rdy_C1 );
  assign dma_wr_cmd_vld_C = ( dma_wr_cmd_vld_C0 ) | ( dma_wr_cmd_vld_C1 );
  assign dma_wr_dat_rdy_C = ( dma_wr_dat_rdy_C0 ) | ( dma_wr_dat_rdy_C1 ) | ( dma_wr_dat_rdy_C2 );
  assign dma_wr_dat_pvld_C = ( dma_wr_dat_pvld_C0 ) | ( dma_wr_dat_pvld_C1 );
  assign ld2st_rd_pvld_C = ( ld2st_rd_pvld_C0 ) | ( ld2st_rd_pvld_C1 );
  assign is_cube_last_C = ( is_cube_last_C0 ) | ( is_cube_last_C1 ) | ( is_cube_last_C2 );
  assign _034__C = ( _034__C0 ) | ( _034__C1 ) | ( _034__C2 ) | ( _034__C3 ) | ( _034__C4 ) | ( _034__C5 ) | ( _034__C6 );
  assign is_last_beat_C = ( is_last_beat_C0 ) | ( is_last_beat_C1 ) | ( is_last_beat_C2 );
  assign tran_dat_accept_C = ( tran_dat_accept_C0 ) | ( tran_dat_accept_C1 );
  assign _042__C = ( _042__C0 );
  assign reg_cmd_src_ram_type_C = ( reg_cmd_src_ram_type_C0 ) | ( reg_cmd_src_ram_type_C1 ) | ( reg_cmd_src_ram_type_C2 ) | ( reg_cmd_src_ram_type_C3 );
  assign dma_rd_cdt_lat_fifo_pop_C = ( dma_rd_cdt_lat_fifo_pop_C0 ) | ( dma_rd_cdt_lat_fifo_pop_C1 );
  assign cv_dma_rd_rsp_pd_C = ( cv_dma_rd_rsp_pd_C0 );
  assign fangyuan4_C = ( fangyuan4_C0 );
  assign cv_dma_rd_rsp_vld_C = ( cv_dma_rd_rsp_vld_C0 ) | ( cv_dma_rd_rsp_vld_C1 ) | ( cv_dma_rd_rsp_vld_C2 ) | ( cv_dma_rd_rsp_vld_C3 ) | ( cv_dma_rd_rsp_vld_C4 ) | ( cv_dma_rd_rsp_vld_C5 ) | ( cv_dma_rd_rsp_vld_C6 ) | ( cv_dma_rd_rsp_vld_C7 ) | ( cv_dma_rd_rsp_vld_C8 ) | ( cv_dma_rd_rsp_vld_C9 ) | ( cv_dma_rd_rsp_vld_C10 ) | ( cv_dma_rd_rsp_vld_C11 ) | ( cv_dma_rd_rsp_vld_C12 ) | ( cv_dma_rd_rsp_vld_C13 ) | ( cv_dma_rd_rsp_vld_C14 ) | ( cv_dma_rd_rsp_vld_C15 ) | ( cv_dma_rd_rsp_vld_C16 ) | ( cv_dma_rd_rsp_vld_C17 ) | ( cv_dma_rd_rsp_vld_C18 ) | ( cv_dma_rd_rsp_vld_C19 ) | ( cv_dma_rd_rsp_vld_C20 ) | ( cv_dma_rd_rsp_vld_C21 ) | ( cv_dma_rd_rsp_vld_C22 ) | ( cv_dma_rd_rsp_vld_C23 ) | ( cv_dma_rd_rsp_vld_C24 ) | ( cv_dma_rd_rsp_vld_C25 ) | ( cv_dma_rd_rsp_vld_C26 ) | ( cv_dma_rd_rsp_vld_C27 ) | ( cv_dma_rd_rsp_vld_C28 ) | ( cv_dma_rd_rsp_vld_C29 ) | ( cv_dma_rd_rsp_vld_C30 ) | ( cv_dma_rd_rsp_vld_C31 ) | ( cv_dma_rd_rsp_vld_C32 ) | ( cv_dma_rd_rsp_vld_C33 ) | ( cv_dma_rd_rsp_vld_C34 ) | ( cv_dma_rd_rsp_vld_C35 ) | ( cv_dma_rd_rsp_vld_C36 ) | ( cv_dma_rd_rsp_vld_C37 ) | ( cv_dma_rd_rsp_vld_C38 ) | ( cv_dma_rd_rsp_vld_C39 ) | ( cv_dma_rd_rsp_vld_C40 ) | ( cv_dma_rd_rsp_vld_C41 ) | ( cv_dma_rd_rsp_vld_C42 ) | ( cv_dma_rd_rsp_vld_C43 ) | ( cv_dma_rd_rsp_vld_C44 ) | ( cv_dma_rd_rsp_vld_C45 ) | ( cv_dma_rd_rsp_vld_C46 ) | ( cv_dma_rd_rsp_vld_C47 ) | ( cv_dma_rd_rsp_vld_C48 ) | ( cv_dma_rd_rsp_vld_C49 ) | ( cv_dma_rd_rsp_vld_C50 ) | ( cv_dma_rd_rsp_vld_C51 ) | ( cv_dma_rd_rsp_vld_C52 ) | ( cv_dma_rd_rsp_vld_C53 ) | ( cv_dma_rd_rsp_vld_C54 ) | ( cv_dma_rd_rsp_vld_C55 ) | ( cv_dma_rd_rsp_vld_C56 ) | ( cv_dma_rd_rsp_vld_C57 ) | ( cv_dma_rd_rsp_vld_C58 ) | ( cv_dma_rd_rsp_vld_C59 ) | ( cv_dma_rd_rsp_vld_C60 ) | ( cv_dma_rd_rsp_vld_C61 ) | ( cv_dma_rd_rsp_vld_C62 ) | ( cv_dma_rd_rsp_vld_C63 ) | ( cv_dma_rd_rsp_vld_C64 ) | ( cv_dma_rd_rsp_vld_C65 ) | ( cv_dma_rd_rsp_vld_C66 ) | ( cv_dma_rd_rsp_vld_C67 ) | ( cv_dma_rd_rsp_vld_C68 ) | ( cv_dma_rd_rsp_vld_C69 ) | ( cv_dma_rd_rsp_vld_C70 ) | ( cv_dma_rd_rsp_vld_C71 ) | ( cv_dma_rd_rsp_vld_C72 ) | ( cv_dma_rd_rsp_vld_C73 ) | ( cv_dma_rd_rsp_vld_C74 ) | ( cv_dma_rd_rsp_vld_C75 ) | ( cv_dma_rd_rsp_vld_C76 ) | ( cv_dma_rd_rsp_vld_C77 ) | ( cv_dma_rd_rsp_vld_C78 ) | ( cv_dma_rd_rsp_vld_C79 ) | ( cv_dma_rd_rsp_vld_C80 ) | ( cv_dma_rd_rsp_vld_C81 ) | ( cv_dma_rd_rsp_vld_C82 ) | ( cv_dma_rd_rsp_vld_C83 ) | ( cv_dma_rd_rsp_vld_C84 ) | ( cv_dma_rd_rsp_vld_C85 ) | ( cv_dma_rd_rsp_vld_C86 ) | ( cv_dma_rd_rsp_vld_C87 ) | ( cv_dma_rd_rsp_vld_C88 ) | ( cv_dma_rd_rsp_vld_C89 ) | ( cv_dma_rd_rsp_vld_C90 ) | ( cv_dma_rd_rsp_vld_C91 ) | ( cv_dma_rd_rsp_vld_C92 ) | ( cv_dma_rd_rsp_vld_C93 ) | ( cv_dma_rd_rsp_vld_C94 ) | ( cv_dma_rd_rsp_vld_C95 ) | ( cv_dma_rd_rsp_vld_C96 ) | ( cv_dma_rd_rsp_vld_C97 ) | ( cv_dma_rd_rsp_vld_C98 ) | ( cv_dma_rd_rsp_vld_C99 ) | ( cv_dma_rd_rsp_vld_C100 ) | ( cv_dma_rd_rsp_vld_C101 ) | ( cv_dma_rd_rsp_vld_C102 ) | ( cv_dma_rd_rsp_vld_C103 ) | ( cv_dma_rd_rsp_vld_C104 ) | ( cv_dma_rd_rsp_vld_C105 ) | ( cv_dma_rd_rsp_vld_C106 ) | ( cv_dma_rd_rsp_vld_C107 ) | ( cv_dma_rd_rsp_vld_C108 ) | ( cv_dma_rd_rsp_vld_C109 ) | ( cv_dma_rd_rsp_vld_C110 ) | ( cv_dma_rd_rsp_vld_C111 ) | ( cv_dma_rd_rsp_vld_C112 ) | ( cv_dma_rd_rsp_vld_C113 ) | ( cv_dma_rd_rsp_vld_C114 ) | ( cv_dma_rd_rsp_vld_C115 ) | ( cv_dma_rd_rsp_vld_C116 ) | ( cv_dma_rd_rsp_vld_C117 ) | ( cv_dma_rd_rsp_vld_C118 ) | ( cv_dma_rd_rsp_vld_C119 ) | ( cv_dma_rd_rsp_vld_C120 ) | ( cv_dma_rd_rsp_vld_C121 ) | ( cv_dma_rd_rsp_vld_C122 ) | ( cv_dma_rd_rsp_vld_C123 ) | ( cv_dma_rd_rsp_vld_C124 ) | ( cv_dma_rd_rsp_vld_C125 ) | ( cv_dma_rd_rsp_vld_C126 ) | ( cv_dma_rd_rsp_vld_C127 ) | ( cv_dma_rd_rsp_vld_C128 ) | ( cv_dma_rd_rsp_vld_C129 ) | ( cv_dma_rd_rsp_vld_C130 ) | ( cv_dma_rd_rsp_vld_C131 ) | ( cv_dma_rd_rsp_vld_C132 ) | ( cv_dma_rd_rsp_vld_C133 ) | ( cv_dma_rd_rsp_vld_C134 ) | ( cv_dma_rd_rsp_vld_C135 ) | ( cv_dma_rd_rsp_vld_C136 ) | ( cv_dma_rd_rsp_vld_C137 ) | ( cv_dma_rd_rsp_vld_C138 ) | ( cv_dma_rd_rsp_vld_C139 ) | ( cv_dma_rd_rsp_vld_C140 ) | ( cv_dma_rd_rsp_vld_C141 ) | ( cv_dma_rd_rsp_vld_C142 ) | ( cv_dma_rd_rsp_vld_C143 ) | ( cv_dma_rd_rsp_vld_C144 ) | ( cv_dma_rd_rsp_vld_C145 ) | ( cv_dma_rd_rsp_vld_C146 ) | ( cv_dma_rd_rsp_vld_C147 ) | ( cv_dma_rd_rsp_vld_C148 ) | ( cv_dma_rd_rsp_vld_C149 ) | ( cv_dma_rd_rsp_vld_C150 ) | ( cv_dma_rd_rsp_vld_C151 ) | ( cv_dma_rd_rsp_vld_C152 ) | ( cv_dma_rd_rsp_vld_C153 ) | ( cv_dma_rd_rsp_vld_C154 ) | ( cv_dma_rd_rsp_vld_C155 ) | ( cv_dma_rd_rsp_vld_C156 ) | ( cv_dma_rd_rsp_vld_C157 ) | ( cv_dma_rd_rsp_vld_C158 ) | ( cv_dma_rd_rsp_vld_C159 ) | ( cv_dma_rd_rsp_vld_C160 ) | ( cv_dma_rd_rsp_vld_C161 ) | ( cv_dma_rd_rsp_vld_C162 ) | ( cv_dma_rd_rsp_vld_C163 ) | ( cv_dma_rd_rsp_vld_C164 ) | ( cv_dma_rd_rsp_vld_C165 ) | ( cv_dma_rd_rsp_vld_C166 ) | ( cv_dma_rd_rsp_vld_C167 ) | ( cv_dma_rd_rsp_vld_C168 ) | ( cv_dma_rd_rsp_vld_C169 ) | ( cv_dma_rd_rsp_vld_C170 ) | ( cv_dma_rd_rsp_vld_C171 ) | ( cv_dma_rd_rsp_vld_C172 ) | ( cv_dma_rd_rsp_vld_C173 ) | ( cv_dma_rd_rsp_vld_C174 ) | ( cv_dma_rd_rsp_vld_C175 ) | ( cv_dma_rd_rsp_vld_C176 ) | ( cv_dma_rd_rsp_vld_C177 ) | ( cv_dma_rd_rsp_vld_C178 ) | ( cv_dma_rd_rsp_vld_C179 ) | ( cv_dma_rd_rsp_vld_C180 ) | ( cv_dma_rd_rsp_vld_C181 ) | ( cv_dma_rd_rsp_vld_C182 ) | ( cv_dma_rd_rsp_vld_C183 ) | ( cv_dma_rd_rsp_vld_C184 ) | ( cv_dma_rd_rsp_vld_C185 ) | ( cv_dma_rd_rsp_vld_C186 ) | ( cv_dma_rd_rsp_vld_C187 ) | ( cv_dma_rd_rsp_vld_C188 ) | ( cv_dma_rd_rsp_vld_C189 ) | ( cv_dma_rd_rsp_vld_C190 ) | ( cv_dma_rd_rsp_vld_C191 ) | ( cv_dma_rd_rsp_vld_C192 ) | ( cv_dma_rd_rsp_vld_C193 ) | ( cv_dma_rd_rsp_vld_C194 ) | ( cv_dma_rd_rsp_vld_C195 ) | ( cv_dma_rd_rsp_vld_C196 ) | ( cv_dma_rd_rsp_vld_C197 ) | ( cv_dma_rd_rsp_vld_C198 ) | ( cv_dma_rd_rsp_vld_C199 ) | ( cv_dma_rd_rsp_vld_C200 ) | ( cv_dma_rd_rsp_vld_C201 ) | ( cv_dma_rd_rsp_vld_C202 ) | ( cv_dma_rd_rsp_vld_C203 ) | ( cv_dma_rd_rsp_vld_C204 ) | ( cv_dma_rd_rsp_vld_C205 ) | ( cv_dma_rd_rsp_vld_C206 ) | ( cv_dma_rd_rsp_vld_C207 ) | ( cv_dma_rd_rsp_vld_C208 ) | ( cv_dma_rd_rsp_vld_C209 ) | ( cv_dma_rd_rsp_vld_C210 ) | ( cv_dma_rd_rsp_vld_C211 ) | ( cv_dma_rd_rsp_vld_C212 ) | ( cv_dma_rd_rsp_vld_C213 ) | ( cv_dma_rd_rsp_vld_C214 ) | ( cv_dma_rd_rsp_vld_C215 ) | ( cv_dma_rd_rsp_vld_C216 ) | ( cv_dma_rd_rsp_vld_C217 ) | ( cv_dma_rd_rsp_vld_C218 ) | ( cv_dma_rd_rsp_vld_C219 ) | ( cv_dma_rd_rsp_vld_C220 ) | ( cv_dma_rd_rsp_vld_C221 ) | ( cv_dma_rd_rsp_vld_C222 ) | ( cv_dma_rd_rsp_vld_C223 ) | ( cv_dma_rd_rsp_vld_C224 ) | ( cv_dma_rd_rsp_vld_C225 ) | ( cv_dma_rd_rsp_vld_C226 ) | ( cv_dma_rd_rsp_vld_C227 ) | ( cv_dma_rd_rsp_vld_C228 ) | ( cv_dma_rd_rsp_vld_C229 ) | ( cv_dma_rd_rsp_vld_C230 ) | ( cv_dma_rd_rsp_vld_C231 ) | ( cv_dma_rd_rsp_vld_C232 ) | ( cv_dma_rd_rsp_vld_C233 ) | ( cv_dma_rd_rsp_vld_C234 ) | ( cv_dma_rd_rsp_vld_C235 ) | ( cv_dma_rd_rsp_vld_C236 ) | ( cv_dma_rd_rsp_vld_C237 ) | ( cv_dma_rd_rsp_vld_C238 ) | ( cv_dma_rd_rsp_vld_C239 ) | ( cv_dma_rd_rsp_vld_C240 ) | ( cv_dma_rd_rsp_vld_C241 ) | ( cv_dma_rd_rsp_vld_C242 ) | ( cv_dma_rd_rsp_vld_C243 ) | ( cv_dma_rd_rsp_vld_C244 ) | ( cv_dma_rd_rsp_vld_C245 ) | ( cv_dma_rd_rsp_vld_C246 ) | ( cv_dma_rd_rsp_vld_C247 ) | ( cv_dma_rd_rsp_vld_C248 ) | ( cv_dma_rd_rsp_vld_C249 ) | ( cv_dma_rd_rsp_vld_C250 ) | ( cv_dma_rd_rsp_vld_C251 ) | ( cv_dma_rd_rsp_vld_C252 ) | ( cv_dma_rd_rsp_vld_C253 ) | ( cv_dma_rd_rsp_vld_C254 ) | ( cv_dma_rd_rsp_vld_C255 ) | ( cv_dma_rd_rsp_vld_C256 ) | ( cv_dma_rd_rsp_vld_C257 ) | ( cv_dma_rd_rsp_vld_C258 ) | ( cv_dma_rd_rsp_vld_C259 ) | ( cv_dma_rd_rsp_vld_C260 ) | ( cv_dma_rd_rsp_vld_C261 ) | ( cv_dma_rd_rsp_vld_C262 ) | ( cv_dma_rd_rsp_vld_C263 ) | ( cv_dma_rd_rsp_vld_C264 ) | ( cv_dma_rd_rsp_vld_C265 ) | ( cv_dma_rd_rsp_vld_C266 ) | ( cv_dma_rd_rsp_vld_C267 ) | ( cv_dma_rd_rsp_vld_C268 ) | ( cv_dma_rd_rsp_vld_C269 ) | ( cv_dma_rd_rsp_vld_C270 ) | ( cv_dma_rd_rsp_vld_C271 ) | ( cv_dma_rd_rsp_vld_C272 ) | ( cv_dma_rd_rsp_vld_C273 ) | ( cv_dma_rd_rsp_vld_C274 ) | ( cv_dma_rd_rsp_vld_C275 ) | ( cv_dma_rd_rsp_vld_C276 ) | ( cv_dma_rd_rsp_vld_C277 ) | ( cv_dma_rd_rsp_vld_C278 ) | ( cv_dma_rd_rsp_vld_C279 ) | ( cv_dma_rd_rsp_vld_C280 ) | ( cv_dma_rd_rsp_vld_C281 ) | ( cv_dma_rd_rsp_vld_C282 ) | ( cv_dma_rd_rsp_vld_C283 ) | ( cv_dma_rd_rsp_vld_C284 ) | ( cv_dma_rd_rsp_vld_C285 ) | ( cv_dma_rd_rsp_vld_C286 ) | ( cv_dma_rd_rsp_vld_C287 ) | ( cv_dma_rd_rsp_vld_C288 ) | ( cv_dma_rd_rsp_vld_C289 ) | ( cv_dma_rd_rsp_vld_C290 ) | ( cv_dma_rd_rsp_vld_C291 ) | ( cv_dma_rd_rsp_vld_C292 ) | ( cv_dma_rd_rsp_vld_C293 ) | ( cv_dma_rd_rsp_vld_C294 ) | ( cv_dma_rd_rsp_vld_C295 ) | ( cv_dma_rd_rsp_vld_C296 ) | ( cv_dma_rd_rsp_vld_C297 ) | ( cv_dma_rd_rsp_vld_C298 ) | ( cv_dma_rd_rsp_vld_C299 ) | ( cv_dma_rd_rsp_vld_C300 ) | ( cv_dma_rd_rsp_vld_C301 ) | ( cv_dma_rd_rsp_vld_C302 ) | ( cv_dma_rd_rsp_vld_C303 ) | ( cv_dma_rd_rsp_vld_C304 ) | ( cv_dma_rd_rsp_vld_C305 ) | ( cv_dma_rd_rsp_vld_C306 ) | ( cv_dma_rd_rsp_vld_C307 ) | ( cv_dma_rd_rsp_vld_C308 ) | ( cv_dma_rd_rsp_vld_C309 ) | ( cv_dma_rd_rsp_vld_C310 ) | ( cv_dma_rd_rsp_vld_C311 ) | ( cv_dma_rd_rsp_vld_C312 ) | ( cv_dma_rd_rsp_vld_C313 ) | ( cv_dma_rd_rsp_vld_C314 ) | ( cv_dma_rd_rsp_vld_C315 ) | ( cv_dma_rd_rsp_vld_C316 ) | ( cv_dma_rd_rsp_vld_C317 ) | ( cv_dma_rd_rsp_vld_C318 ) | ( cv_dma_rd_rsp_vld_C319 ) | ( cv_dma_rd_rsp_vld_C320 ) | ( cv_dma_rd_rsp_vld_C321 ) | ( cv_dma_rd_rsp_vld_C322 ) | ( cv_dma_rd_rsp_vld_C323 ) | ( cv_dma_rd_rsp_vld_C324 ) | ( cv_dma_rd_rsp_vld_C325 ) | ( cv_dma_rd_rsp_vld_C326 ) | ( cv_dma_rd_rsp_vld_C327 ) | ( cv_dma_rd_rsp_vld_C328 ) | ( cv_dma_rd_rsp_vld_C329 ) | ( cv_dma_rd_rsp_vld_C330 ) | ( cv_dma_rd_rsp_vld_C331 ) | ( cv_dma_rd_rsp_vld_C332 ) | ( cv_dma_rd_rsp_vld_C333 ) | ( cv_dma_rd_rsp_vld_C334 ) | ( cv_dma_rd_rsp_vld_C335 ) | ( cv_dma_rd_rsp_vld_C336 ) | ( cv_dma_rd_rsp_vld_C337 ) | ( cv_dma_rd_rsp_vld_C338 ) | ( cv_dma_rd_rsp_vld_C339 ) | ( cv_dma_rd_rsp_vld_C340 ) | ( cv_dma_rd_rsp_vld_C341 ) | ( cv_dma_rd_rsp_vld_C342 ) | ( cv_dma_rd_rsp_vld_C343 ) | ( cv_dma_rd_rsp_vld_C344 ) | ( cv_dma_rd_rsp_vld_C345 ) | ( cv_dma_rd_rsp_vld_C346 ) | ( cv_dma_rd_rsp_vld_C347 ) | ( cv_dma_rd_rsp_vld_C348 ) | ( cv_dma_rd_rsp_vld_C349 ) | ( cv_dma_rd_rsp_vld_C350 ) | ( cv_dma_rd_rsp_vld_C351 ) | ( cv_dma_rd_rsp_vld_C352 ) | ( cv_dma_rd_rsp_vld_C353 ) | ( cv_dma_rd_rsp_vld_C354 ) | ( cv_dma_rd_rsp_vld_C355 ) | ( cv_dma_rd_rsp_vld_C356 ) | ( cv_dma_rd_rsp_vld_C357 ) | ( cv_dma_rd_rsp_vld_C358 ) | ( cv_dma_rd_rsp_vld_C359 ) | ( cv_dma_rd_rsp_vld_C360 ) | ( cv_dma_rd_rsp_vld_C361 ) | ( cv_dma_rd_rsp_vld_C362 ) | ( cv_dma_rd_rsp_vld_C363 ) | ( cv_dma_rd_rsp_vld_C364 ) | ( cv_dma_rd_rsp_vld_C365 ) | ( cv_dma_rd_rsp_vld_C366 ) | ( cv_dma_rd_rsp_vld_C367 ) | ( cv_dma_rd_rsp_vld_C368 ) | ( cv_dma_rd_rsp_vld_C369 ) | ( cv_dma_rd_rsp_vld_C370 ) | ( cv_dma_rd_rsp_vld_C371 ) | ( cv_dma_rd_rsp_vld_C372 ) | ( cv_dma_rd_rsp_vld_C373 ) | ( cv_dma_rd_rsp_vld_C374 ) | ( cv_dma_rd_rsp_vld_C375 ) | ( cv_dma_rd_rsp_vld_C376 ) | ( cv_dma_rd_rsp_vld_C377 ) | ( cv_dma_rd_rsp_vld_C378 ) | ( cv_dma_rd_rsp_vld_C379 ) | ( cv_dma_rd_rsp_vld_C380 ) | ( cv_dma_rd_rsp_vld_C381 ) | ( cv_dma_rd_rsp_vld_C382 ) | ( cv_dma_rd_rsp_vld_C383 ) | ( cv_dma_rd_rsp_vld_C384 ) | ( cv_dma_rd_rsp_vld_C385 ) | ( cv_dma_rd_rsp_vld_C386 ) | ( cv_dma_rd_rsp_vld_C387 ) | ( cv_dma_rd_rsp_vld_C388 ) | ( cv_dma_rd_rsp_vld_C389 ) | ( cv_dma_rd_rsp_vld_C390 ) | ( cv_dma_rd_rsp_vld_C391 ) | ( cv_dma_rd_rsp_vld_C392 ) | ( cv_dma_rd_rsp_vld_C393 ) | ( cv_dma_rd_rsp_vld_C394 ) | ( cv_dma_rd_rsp_vld_C395 ) | ( cv_dma_rd_rsp_vld_C396 ) | ( cv_dma_rd_rsp_vld_C397 ) | ( cv_dma_rd_rsp_vld_C398 ) | ( cv_dma_rd_rsp_vld_C399 ) | ( cv_dma_rd_rsp_vld_C400 ) | ( cv_dma_rd_rsp_vld_C401 ) | ( cv_dma_rd_rsp_vld_C402 ) | ( cv_dma_rd_rsp_vld_C403 ) | ( cv_dma_rd_rsp_vld_C404 ) | ( cv_dma_rd_rsp_vld_C405 ) | ( cv_dma_rd_rsp_vld_C406 ) | ( cv_dma_rd_rsp_vld_C407 ) | ( cv_dma_rd_rsp_vld_C408 ) | ( cv_dma_rd_rsp_vld_C409 ) | ( cv_dma_rd_rsp_vld_C410 ) | ( cv_dma_rd_rsp_vld_C411 ) | ( cv_dma_rd_rsp_vld_C412 ) | ( cv_dma_rd_rsp_vld_C413 ) | ( cv_dma_rd_rsp_vld_C414 ) | ( cv_dma_rd_rsp_vld_C415 ) | ( cv_dma_rd_rsp_vld_C416 ) | ( cv_dma_rd_rsp_vld_C417 ) | ( cv_dma_rd_rsp_vld_C418 ) | ( cv_dma_rd_rsp_vld_C419 ) | ( cv_dma_rd_rsp_vld_C420 ) | ( cv_dma_rd_rsp_vld_C421 ) | ( cv_dma_rd_rsp_vld_C422 ) | ( cv_dma_rd_rsp_vld_C423 ) | ( cv_dma_rd_rsp_vld_C424 ) | ( cv_dma_rd_rsp_vld_C425 ) | ( cv_dma_rd_rsp_vld_C426 ) | ( cv_dma_rd_rsp_vld_C427 ) | ( cv_dma_rd_rsp_vld_C428 ) | ( cv_dma_rd_rsp_vld_C429 ) | ( cv_dma_rd_rsp_vld_C430 ) | ( cv_dma_rd_rsp_vld_C431 ) | ( cv_dma_rd_rsp_vld_C432 ) | ( cv_dma_rd_rsp_vld_C433 ) | ( cv_dma_rd_rsp_vld_C434 ) | ( cv_dma_rd_rsp_vld_C435 ) | ( cv_dma_rd_rsp_vld_C436 ) | ( cv_dma_rd_rsp_vld_C437 ) | ( cv_dma_rd_rsp_vld_C438 ) | ( cv_dma_rd_rsp_vld_C439 ) | ( cv_dma_rd_rsp_vld_C440 ) | ( cv_dma_rd_rsp_vld_C441 ) | ( cv_dma_rd_rsp_vld_C442 ) | ( cv_dma_rd_rsp_vld_C443 ) | ( cv_dma_rd_rsp_vld_C444 ) | ( cv_dma_rd_rsp_vld_C445 ) | ( cv_dma_rd_rsp_vld_C446 ) | ( cv_dma_rd_rsp_vld_C447 ) | ( cv_dma_rd_rsp_vld_C448 ) | ( cv_dma_rd_rsp_vld_C449 ) | ( cv_dma_rd_rsp_vld_C450 ) | ( cv_dma_rd_rsp_vld_C451 ) | ( cv_dma_rd_rsp_vld_C452 ) | ( cv_dma_rd_rsp_vld_C453 ) | ( cv_dma_rd_rsp_vld_C454 ) | ( cv_dma_rd_rsp_vld_C455 ) | ( cv_dma_rd_rsp_vld_C456 ) | ( cv_dma_rd_rsp_vld_C457 ) | ( cv_dma_rd_rsp_vld_C458 ) | ( cv_dma_rd_rsp_vld_C459 ) | ( cv_dma_rd_rsp_vld_C460 ) | ( cv_dma_rd_rsp_vld_C461 ) | ( cv_dma_rd_rsp_vld_C462 ) | ( cv_dma_rd_rsp_vld_C463 ) | ( cv_dma_rd_rsp_vld_C464 ) | ( cv_dma_rd_rsp_vld_C465 ) | ( cv_dma_rd_rsp_vld_C466 ) | ( cv_dma_rd_rsp_vld_C467 ) | ( cv_dma_rd_rsp_vld_C468 ) | ( cv_dma_rd_rsp_vld_C469 ) | ( cv_dma_rd_rsp_vld_C470 ) | ( cv_dma_rd_rsp_vld_C471 ) | ( cv_dma_rd_rsp_vld_C472 ) | ( cv_dma_rd_rsp_vld_C473 ) | ( cv_dma_rd_rsp_vld_C474 ) | ( cv_dma_rd_rsp_vld_C475 ) | ( cv_dma_rd_rsp_vld_C476 ) | ( cv_dma_rd_rsp_vld_C477 ) | ( cv_dma_rd_rsp_vld_C478 ) | ( cv_dma_rd_rsp_vld_C479 ) | ( cv_dma_rd_rsp_vld_C480 ) | ( cv_dma_rd_rsp_vld_C481 ) | ( cv_dma_rd_rsp_vld_C482 ) | ( cv_dma_rd_rsp_vld_C483 ) | ( cv_dma_rd_rsp_vld_C484 ) | ( cv_dma_rd_rsp_vld_C485 ) | ( cv_dma_rd_rsp_vld_C486 ) | ( cv_dma_rd_rsp_vld_C487 ) | ( cv_dma_rd_rsp_vld_C488 ) | ( cv_dma_rd_rsp_vld_C489 ) | ( cv_dma_rd_rsp_vld_C490 ) | ( cv_dma_rd_rsp_vld_C491 ) | ( cv_dma_rd_rsp_vld_C492 ) | ( cv_dma_rd_rsp_vld_C493 ) | ( cv_dma_rd_rsp_vld_C494 ) | ( cv_dma_rd_rsp_vld_C495 ) | ( cv_dma_rd_rsp_vld_C496 ) | ( cv_dma_rd_rsp_vld_C497 ) | ( cv_dma_rd_rsp_vld_C498 ) | ( cv_dma_rd_rsp_vld_C499 ) | ( cv_dma_rd_rsp_vld_C500 ) | ( cv_dma_rd_rsp_vld_C501 ) | ( cv_dma_rd_rsp_vld_C502 ) | ( cv_dma_rd_rsp_vld_C503 ) | ( cv_dma_rd_rsp_vld_C504 ) | ( cv_dma_rd_rsp_vld_C505 ) | ( cv_dma_rd_rsp_vld_C506 ) | ( cv_dma_rd_rsp_vld_C507 ) | ( cv_dma_rd_rsp_vld_C508 ) | ( cv_dma_rd_rsp_vld_C509 ) | ( cv_dma_rd_rsp_vld_C510 ) | ( cv_dma_rd_rsp_vld_C511 ) | ( cv_dma_rd_rsp_vld_C512 ) | ( cv_dma_rd_rsp_vld_C513 ) | ( cv_dma_rd_rsp_vld_C514 );
  assign _033__C = ( _033__C0 ) | ( _033__C1 ) | ( _033__C2 );
  assign _041__C = ( _041__C0 ) | ( _041__C1 );
  assign mc_dma_rd_rsp_pd_C = ( mc_dma_rd_rsp_pd_C0 );
  assign fangyuan2_C = ( fangyuan2_C0 );
  assign mc_dma_rd_rsp_vld_C = ( mc_dma_rd_rsp_vld_C0 ) | ( mc_dma_rd_rsp_vld_C1 ) | ( mc_dma_rd_rsp_vld_C2 ) | ( mc_dma_rd_rsp_vld_C3 ) | ( mc_dma_rd_rsp_vld_C4 ) | ( mc_dma_rd_rsp_vld_C5 ) | ( mc_dma_rd_rsp_vld_C6 ) | ( mc_dma_rd_rsp_vld_C7 ) | ( mc_dma_rd_rsp_vld_C8 ) | ( mc_dma_rd_rsp_vld_C9 ) | ( mc_dma_rd_rsp_vld_C10 ) | ( mc_dma_rd_rsp_vld_C11 ) | ( mc_dma_rd_rsp_vld_C12 ) | ( mc_dma_rd_rsp_vld_C13 ) | ( mc_dma_rd_rsp_vld_C14 ) | ( mc_dma_rd_rsp_vld_C15 ) | ( mc_dma_rd_rsp_vld_C16 ) | ( mc_dma_rd_rsp_vld_C17 ) | ( mc_dma_rd_rsp_vld_C18 ) | ( mc_dma_rd_rsp_vld_C19 ) | ( mc_dma_rd_rsp_vld_C20 ) | ( mc_dma_rd_rsp_vld_C21 ) | ( mc_dma_rd_rsp_vld_C22 ) | ( mc_dma_rd_rsp_vld_C23 ) | ( mc_dma_rd_rsp_vld_C24 ) | ( mc_dma_rd_rsp_vld_C25 ) | ( mc_dma_rd_rsp_vld_C26 ) | ( mc_dma_rd_rsp_vld_C27 ) | ( mc_dma_rd_rsp_vld_C28 ) | ( mc_dma_rd_rsp_vld_C29 ) | ( mc_dma_rd_rsp_vld_C30 ) | ( mc_dma_rd_rsp_vld_C31 ) | ( mc_dma_rd_rsp_vld_C32 ) | ( mc_dma_rd_rsp_vld_C33 ) | ( mc_dma_rd_rsp_vld_C34 ) | ( mc_dma_rd_rsp_vld_C35 ) | ( mc_dma_rd_rsp_vld_C36 ) | ( mc_dma_rd_rsp_vld_C37 ) | ( mc_dma_rd_rsp_vld_C38 ) | ( mc_dma_rd_rsp_vld_C39 ) | ( mc_dma_rd_rsp_vld_C40 ) | ( mc_dma_rd_rsp_vld_C41 ) | ( mc_dma_rd_rsp_vld_C42 ) | ( mc_dma_rd_rsp_vld_C43 ) | ( mc_dma_rd_rsp_vld_C44 ) | ( mc_dma_rd_rsp_vld_C45 ) | ( mc_dma_rd_rsp_vld_C46 ) | ( mc_dma_rd_rsp_vld_C47 ) | ( mc_dma_rd_rsp_vld_C48 ) | ( mc_dma_rd_rsp_vld_C49 ) | ( mc_dma_rd_rsp_vld_C50 ) | ( mc_dma_rd_rsp_vld_C51 ) | ( mc_dma_rd_rsp_vld_C52 ) | ( mc_dma_rd_rsp_vld_C53 ) | ( mc_dma_rd_rsp_vld_C54 ) | ( mc_dma_rd_rsp_vld_C55 ) | ( mc_dma_rd_rsp_vld_C56 ) | ( mc_dma_rd_rsp_vld_C57 ) | ( mc_dma_rd_rsp_vld_C58 ) | ( mc_dma_rd_rsp_vld_C59 ) | ( mc_dma_rd_rsp_vld_C60 ) | ( mc_dma_rd_rsp_vld_C61 ) | ( mc_dma_rd_rsp_vld_C62 ) | ( mc_dma_rd_rsp_vld_C63 ) | ( mc_dma_rd_rsp_vld_C64 ) | ( mc_dma_rd_rsp_vld_C65 ) | ( mc_dma_rd_rsp_vld_C66 ) | ( mc_dma_rd_rsp_vld_C67 ) | ( mc_dma_rd_rsp_vld_C68 ) | ( mc_dma_rd_rsp_vld_C69 ) | ( mc_dma_rd_rsp_vld_C70 ) | ( mc_dma_rd_rsp_vld_C71 ) | ( mc_dma_rd_rsp_vld_C72 ) | ( mc_dma_rd_rsp_vld_C73 ) | ( mc_dma_rd_rsp_vld_C74 ) | ( mc_dma_rd_rsp_vld_C75 ) | ( mc_dma_rd_rsp_vld_C76 ) | ( mc_dma_rd_rsp_vld_C77 ) | ( mc_dma_rd_rsp_vld_C78 ) | ( mc_dma_rd_rsp_vld_C79 ) | ( mc_dma_rd_rsp_vld_C80 ) | ( mc_dma_rd_rsp_vld_C81 ) | ( mc_dma_rd_rsp_vld_C82 ) | ( mc_dma_rd_rsp_vld_C83 ) | ( mc_dma_rd_rsp_vld_C84 ) | ( mc_dma_rd_rsp_vld_C85 ) | ( mc_dma_rd_rsp_vld_C86 ) | ( mc_dma_rd_rsp_vld_C87 ) | ( mc_dma_rd_rsp_vld_C88 ) | ( mc_dma_rd_rsp_vld_C89 ) | ( mc_dma_rd_rsp_vld_C90 ) | ( mc_dma_rd_rsp_vld_C91 ) | ( mc_dma_rd_rsp_vld_C92 ) | ( mc_dma_rd_rsp_vld_C93 ) | ( mc_dma_rd_rsp_vld_C94 ) | ( mc_dma_rd_rsp_vld_C95 ) | ( mc_dma_rd_rsp_vld_C96 ) | ( mc_dma_rd_rsp_vld_C97 ) | ( mc_dma_rd_rsp_vld_C98 ) | ( mc_dma_rd_rsp_vld_C99 ) | ( mc_dma_rd_rsp_vld_C100 ) | ( mc_dma_rd_rsp_vld_C101 ) | ( mc_dma_rd_rsp_vld_C102 ) | ( mc_dma_rd_rsp_vld_C103 ) | ( mc_dma_rd_rsp_vld_C104 ) | ( mc_dma_rd_rsp_vld_C105 ) | ( mc_dma_rd_rsp_vld_C106 ) | ( mc_dma_rd_rsp_vld_C107 ) | ( mc_dma_rd_rsp_vld_C108 ) | ( mc_dma_rd_rsp_vld_C109 ) | ( mc_dma_rd_rsp_vld_C110 ) | ( mc_dma_rd_rsp_vld_C111 ) | ( mc_dma_rd_rsp_vld_C112 ) | ( mc_dma_rd_rsp_vld_C113 ) | ( mc_dma_rd_rsp_vld_C114 ) | ( mc_dma_rd_rsp_vld_C115 ) | ( mc_dma_rd_rsp_vld_C116 ) | ( mc_dma_rd_rsp_vld_C117 ) | ( mc_dma_rd_rsp_vld_C118 ) | ( mc_dma_rd_rsp_vld_C119 ) | ( mc_dma_rd_rsp_vld_C120 ) | ( mc_dma_rd_rsp_vld_C121 ) | ( mc_dma_rd_rsp_vld_C122 ) | ( mc_dma_rd_rsp_vld_C123 ) | ( mc_dma_rd_rsp_vld_C124 ) | ( mc_dma_rd_rsp_vld_C125 ) | ( mc_dma_rd_rsp_vld_C126 ) | ( mc_dma_rd_rsp_vld_C127 ) | ( mc_dma_rd_rsp_vld_C128 ) | ( mc_dma_rd_rsp_vld_C129 ) | ( mc_dma_rd_rsp_vld_C130 ) | ( mc_dma_rd_rsp_vld_C131 ) | ( mc_dma_rd_rsp_vld_C132 ) | ( mc_dma_rd_rsp_vld_C133 ) | ( mc_dma_rd_rsp_vld_C134 ) | ( mc_dma_rd_rsp_vld_C135 ) | ( mc_dma_rd_rsp_vld_C136 ) | ( mc_dma_rd_rsp_vld_C137 ) | ( mc_dma_rd_rsp_vld_C138 ) | ( mc_dma_rd_rsp_vld_C139 ) | ( mc_dma_rd_rsp_vld_C140 ) | ( mc_dma_rd_rsp_vld_C141 ) | ( mc_dma_rd_rsp_vld_C142 ) | ( mc_dma_rd_rsp_vld_C143 ) | ( mc_dma_rd_rsp_vld_C144 ) | ( mc_dma_rd_rsp_vld_C145 ) | ( mc_dma_rd_rsp_vld_C146 ) | ( mc_dma_rd_rsp_vld_C147 ) | ( mc_dma_rd_rsp_vld_C148 ) | ( mc_dma_rd_rsp_vld_C149 ) | ( mc_dma_rd_rsp_vld_C150 ) | ( mc_dma_rd_rsp_vld_C151 ) | ( mc_dma_rd_rsp_vld_C152 ) | ( mc_dma_rd_rsp_vld_C153 ) | ( mc_dma_rd_rsp_vld_C154 ) | ( mc_dma_rd_rsp_vld_C155 ) | ( mc_dma_rd_rsp_vld_C156 ) | ( mc_dma_rd_rsp_vld_C157 ) | ( mc_dma_rd_rsp_vld_C158 ) | ( mc_dma_rd_rsp_vld_C159 ) | ( mc_dma_rd_rsp_vld_C160 ) | ( mc_dma_rd_rsp_vld_C161 ) | ( mc_dma_rd_rsp_vld_C162 ) | ( mc_dma_rd_rsp_vld_C163 ) | ( mc_dma_rd_rsp_vld_C164 ) | ( mc_dma_rd_rsp_vld_C165 ) | ( mc_dma_rd_rsp_vld_C166 ) | ( mc_dma_rd_rsp_vld_C167 ) | ( mc_dma_rd_rsp_vld_C168 ) | ( mc_dma_rd_rsp_vld_C169 ) | ( mc_dma_rd_rsp_vld_C170 ) | ( mc_dma_rd_rsp_vld_C171 ) | ( mc_dma_rd_rsp_vld_C172 ) | ( mc_dma_rd_rsp_vld_C173 ) | ( mc_dma_rd_rsp_vld_C174 ) | ( mc_dma_rd_rsp_vld_C175 ) | ( mc_dma_rd_rsp_vld_C176 ) | ( mc_dma_rd_rsp_vld_C177 ) | ( mc_dma_rd_rsp_vld_C178 ) | ( mc_dma_rd_rsp_vld_C179 ) | ( mc_dma_rd_rsp_vld_C180 ) | ( mc_dma_rd_rsp_vld_C181 ) | ( mc_dma_rd_rsp_vld_C182 ) | ( mc_dma_rd_rsp_vld_C183 ) | ( mc_dma_rd_rsp_vld_C184 ) | ( mc_dma_rd_rsp_vld_C185 ) | ( mc_dma_rd_rsp_vld_C186 ) | ( mc_dma_rd_rsp_vld_C187 ) | ( mc_dma_rd_rsp_vld_C188 ) | ( mc_dma_rd_rsp_vld_C189 ) | ( mc_dma_rd_rsp_vld_C190 ) | ( mc_dma_rd_rsp_vld_C191 ) | ( mc_dma_rd_rsp_vld_C192 ) | ( mc_dma_rd_rsp_vld_C193 ) | ( mc_dma_rd_rsp_vld_C194 ) | ( mc_dma_rd_rsp_vld_C195 ) | ( mc_dma_rd_rsp_vld_C196 ) | ( mc_dma_rd_rsp_vld_C197 ) | ( mc_dma_rd_rsp_vld_C198 ) | ( mc_dma_rd_rsp_vld_C199 ) | ( mc_dma_rd_rsp_vld_C200 ) | ( mc_dma_rd_rsp_vld_C201 ) | ( mc_dma_rd_rsp_vld_C202 ) | ( mc_dma_rd_rsp_vld_C203 ) | ( mc_dma_rd_rsp_vld_C204 ) | ( mc_dma_rd_rsp_vld_C205 ) | ( mc_dma_rd_rsp_vld_C206 ) | ( mc_dma_rd_rsp_vld_C207 ) | ( mc_dma_rd_rsp_vld_C208 ) | ( mc_dma_rd_rsp_vld_C209 ) | ( mc_dma_rd_rsp_vld_C210 ) | ( mc_dma_rd_rsp_vld_C211 ) | ( mc_dma_rd_rsp_vld_C212 ) | ( mc_dma_rd_rsp_vld_C213 ) | ( mc_dma_rd_rsp_vld_C214 ) | ( mc_dma_rd_rsp_vld_C215 ) | ( mc_dma_rd_rsp_vld_C216 ) | ( mc_dma_rd_rsp_vld_C217 ) | ( mc_dma_rd_rsp_vld_C218 ) | ( mc_dma_rd_rsp_vld_C219 ) | ( mc_dma_rd_rsp_vld_C220 ) | ( mc_dma_rd_rsp_vld_C221 ) | ( mc_dma_rd_rsp_vld_C222 ) | ( mc_dma_rd_rsp_vld_C223 ) | ( mc_dma_rd_rsp_vld_C224 ) | ( mc_dma_rd_rsp_vld_C225 ) | ( mc_dma_rd_rsp_vld_C226 ) | ( mc_dma_rd_rsp_vld_C227 ) | ( mc_dma_rd_rsp_vld_C228 ) | ( mc_dma_rd_rsp_vld_C229 ) | ( mc_dma_rd_rsp_vld_C230 ) | ( mc_dma_rd_rsp_vld_C231 ) | ( mc_dma_rd_rsp_vld_C232 ) | ( mc_dma_rd_rsp_vld_C233 ) | ( mc_dma_rd_rsp_vld_C234 ) | ( mc_dma_rd_rsp_vld_C235 ) | ( mc_dma_rd_rsp_vld_C236 ) | ( mc_dma_rd_rsp_vld_C237 ) | ( mc_dma_rd_rsp_vld_C238 ) | ( mc_dma_rd_rsp_vld_C239 ) | ( mc_dma_rd_rsp_vld_C240 ) | ( mc_dma_rd_rsp_vld_C241 ) | ( mc_dma_rd_rsp_vld_C242 ) | ( mc_dma_rd_rsp_vld_C243 ) | ( mc_dma_rd_rsp_vld_C244 ) | ( mc_dma_rd_rsp_vld_C245 ) | ( mc_dma_rd_rsp_vld_C246 ) | ( mc_dma_rd_rsp_vld_C247 ) | ( mc_dma_rd_rsp_vld_C248 ) | ( mc_dma_rd_rsp_vld_C249 ) | ( mc_dma_rd_rsp_vld_C250 ) | ( mc_dma_rd_rsp_vld_C251 ) | ( mc_dma_rd_rsp_vld_C252 ) | ( mc_dma_rd_rsp_vld_C253 ) | ( mc_dma_rd_rsp_vld_C254 ) | ( mc_dma_rd_rsp_vld_C255 ) | ( mc_dma_rd_rsp_vld_C256 ) | ( mc_dma_rd_rsp_vld_C257 ) | ( mc_dma_rd_rsp_vld_C258 ) | ( mc_dma_rd_rsp_vld_C259 ) | ( mc_dma_rd_rsp_vld_C260 ) | ( mc_dma_rd_rsp_vld_C261 ) | ( mc_dma_rd_rsp_vld_C262 ) | ( mc_dma_rd_rsp_vld_C263 ) | ( mc_dma_rd_rsp_vld_C264 ) | ( mc_dma_rd_rsp_vld_C265 ) | ( mc_dma_rd_rsp_vld_C266 ) | ( mc_dma_rd_rsp_vld_C267 ) | ( mc_dma_rd_rsp_vld_C268 ) | ( mc_dma_rd_rsp_vld_C269 ) | ( mc_dma_rd_rsp_vld_C270 ) | ( mc_dma_rd_rsp_vld_C271 ) | ( mc_dma_rd_rsp_vld_C272 ) | ( mc_dma_rd_rsp_vld_C273 ) | ( mc_dma_rd_rsp_vld_C274 ) | ( mc_dma_rd_rsp_vld_C275 ) | ( mc_dma_rd_rsp_vld_C276 ) | ( mc_dma_rd_rsp_vld_C277 ) | ( mc_dma_rd_rsp_vld_C278 ) | ( mc_dma_rd_rsp_vld_C279 ) | ( mc_dma_rd_rsp_vld_C280 ) | ( mc_dma_rd_rsp_vld_C281 ) | ( mc_dma_rd_rsp_vld_C282 ) | ( mc_dma_rd_rsp_vld_C283 ) | ( mc_dma_rd_rsp_vld_C284 ) | ( mc_dma_rd_rsp_vld_C285 ) | ( mc_dma_rd_rsp_vld_C286 ) | ( mc_dma_rd_rsp_vld_C287 ) | ( mc_dma_rd_rsp_vld_C288 ) | ( mc_dma_rd_rsp_vld_C289 ) | ( mc_dma_rd_rsp_vld_C290 ) | ( mc_dma_rd_rsp_vld_C291 ) | ( mc_dma_rd_rsp_vld_C292 ) | ( mc_dma_rd_rsp_vld_C293 ) | ( mc_dma_rd_rsp_vld_C294 ) | ( mc_dma_rd_rsp_vld_C295 ) | ( mc_dma_rd_rsp_vld_C296 ) | ( mc_dma_rd_rsp_vld_C297 ) | ( mc_dma_rd_rsp_vld_C298 ) | ( mc_dma_rd_rsp_vld_C299 ) | ( mc_dma_rd_rsp_vld_C300 ) | ( mc_dma_rd_rsp_vld_C301 ) | ( mc_dma_rd_rsp_vld_C302 ) | ( mc_dma_rd_rsp_vld_C303 ) | ( mc_dma_rd_rsp_vld_C304 ) | ( mc_dma_rd_rsp_vld_C305 ) | ( mc_dma_rd_rsp_vld_C306 ) | ( mc_dma_rd_rsp_vld_C307 ) | ( mc_dma_rd_rsp_vld_C308 ) | ( mc_dma_rd_rsp_vld_C309 ) | ( mc_dma_rd_rsp_vld_C310 ) | ( mc_dma_rd_rsp_vld_C311 ) | ( mc_dma_rd_rsp_vld_C312 ) | ( mc_dma_rd_rsp_vld_C313 ) | ( mc_dma_rd_rsp_vld_C314 ) | ( mc_dma_rd_rsp_vld_C315 ) | ( mc_dma_rd_rsp_vld_C316 ) | ( mc_dma_rd_rsp_vld_C317 ) | ( mc_dma_rd_rsp_vld_C318 ) | ( mc_dma_rd_rsp_vld_C319 ) | ( mc_dma_rd_rsp_vld_C320 ) | ( mc_dma_rd_rsp_vld_C321 ) | ( mc_dma_rd_rsp_vld_C322 ) | ( mc_dma_rd_rsp_vld_C323 ) | ( mc_dma_rd_rsp_vld_C324 ) | ( mc_dma_rd_rsp_vld_C325 ) | ( mc_dma_rd_rsp_vld_C326 ) | ( mc_dma_rd_rsp_vld_C327 ) | ( mc_dma_rd_rsp_vld_C328 ) | ( mc_dma_rd_rsp_vld_C329 ) | ( mc_dma_rd_rsp_vld_C330 ) | ( mc_dma_rd_rsp_vld_C331 ) | ( mc_dma_rd_rsp_vld_C332 ) | ( mc_dma_rd_rsp_vld_C333 ) | ( mc_dma_rd_rsp_vld_C334 ) | ( mc_dma_rd_rsp_vld_C335 ) | ( mc_dma_rd_rsp_vld_C336 ) | ( mc_dma_rd_rsp_vld_C337 ) | ( mc_dma_rd_rsp_vld_C338 ) | ( mc_dma_rd_rsp_vld_C339 ) | ( mc_dma_rd_rsp_vld_C340 ) | ( mc_dma_rd_rsp_vld_C341 ) | ( mc_dma_rd_rsp_vld_C342 ) | ( mc_dma_rd_rsp_vld_C343 ) | ( mc_dma_rd_rsp_vld_C344 ) | ( mc_dma_rd_rsp_vld_C345 ) | ( mc_dma_rd_rsp_vld_C346 ) | ( mc_dma_rd_rsp_vld_C347 ) | ( mc_dma_rd_rsp_vld_C348 ) | ( mc_dma_rd_rsp_vld_C349 ) | ( mc_dma_rd_rsp_vld_C350 ) | ( mc_dma_rd_rsp_vld_C351 ) | ( mc_dma_rd_rsp_vld_C352 ) | ( mc_dma_rd_rsp_vld_C353 ) | ( mc_dma_rd_rsp_vld_C354 ) | ( mc_dma_rd_rsp_vld_C355 ) | ( mc_dma_rd_rsp_vld_C356 ) | ( mc_dma_rd_rsp_vld_C357 ) | ( mc_dma_rd_rsp_vld_C358 ) | ( mc_dma_rd_rsp_vld_C359 ) | ( mc_dma_rd_rsp_vld_C360 ) | ( mc_dma_rd_rsp_vld_C361 ) | ( mc_dma_rd_rsp_vld_C362 ) | ( mc_dma_rd_rsp_vld_C363 ) | ( mc_dma_rd_rsp_vld_C364 ) | ( mc_dma_rd_rsp_vld_C365 ) | ( mc_dma_rd_rsp_vld_C366 ) | ( mc_dma_rd_rsp_vld_C367 ) | ( mc_dma_rd_rsp_vld_C368 ) | ( mc_dma_rd_rsp_vld_C369 ) | ( mc_dma_rd_rsp_vld_C370 ) | ( mc_dma_rd_rsp_vld_C371 ) | ( mc_dma_rd_rsp_vld_C372 ) | ( mc_dma_rd_rsp_vld_C373 ) | ( mc_dma_rd_rsp_vld_C374 ) | ( mc_dma_rd_rsp_vld_C375 ) | ( mc_dma_rd_rsp_vld_C376 ) | ( mc_dma_rd_rsp_vld_C377 ) | ( mc_dma_rd_rsp_vld_C378 ) | ( mc_dma_rd_rsp_vld_C379 ) | ( mc_dma_rd_rsp_vld_C380 ) | ( mc_dma_rd_rsp_vld_C381 ) | ( mc_dma_rd_rsp_vld_C382 ) | ( mc_dma_rd_rsp_vld_C383 ) | ( mc_dma_rd_rsp_vld_C384 ) | ( mc_dma_rd_rsp_vld_C385 ) | ( mc_dma_rd_rsp_vld_C386 ) | ( mc_dma_rd_rsp_vld_C387 ) | ( mc_dma_rd_rsp_vld_C388 ) | ( mc_dma_rd_rsp_vld_C389 ) | ( mc_dma_rd_rsp_vld_C390 ) | ( mc_dma_rd_rsp_vld_C391 ) | ( mc_dma_rd_rsp_vld_C392 ) | ( mc_dma_rd_rsp_vld_C393 ) | ( mc_dma_rd_rsp_vld_C394 ) | ( mc_dma_rd_rsp_vld_C395 ) | ( mc_dma_rd_rsp_vld_C396 ) | ( mc_dma_rd_rsp_vld_C397 ) | ( mc_dma_rd_rsp_vld_C398 ) | ( mc_dma_rd_rsp_vld_C399 ) | ( mc_dma_rd_rsp_vld_C400 ) | ( mc_dma_rd_rsp_vld_C401 ) | ( mc_dma_rd_rsp_vld_C402 ) | ( mc_dma_rd_rsp_vld_C403 ) | ( mc_dma_rd_rsp_vld_C404 ) | ( mc_dma_rd_rsp_vld_C405 ) | ( mc_dma_rd_rsp_vld_C406 ) | ( mc_dma_rd_rsp_vld_C407 ) | ( mc_dma_rd_rsp_vld_C408 ) | ( mc_dma_rd_rsp_vld_C409 ) | ( mc_dma_rd_rsp_vld_C410 ) | ( mc_dma_rd_rsp_vld_C411 ) | ( mc_dma_rd_rsp_vld_C412 ) | ( mc_dma_rd_rsp_vld_C413 ) | ( mc_dma_rd_rsp_vld_C414 ) | ( mc_dma_rd_rsp_vld_C415 ) | ( mc_dma_rd_rsp_vld_C416 ) | ( mc_dma_rd_rsp_vld_C417 ) | ( mc_dma_rd_rsp_vld_C418 ) | ( mc_dma_rd_rsp_vld_C419 ) | ( mc_dma_rd_rsp_vld_C420 ) | ( mc_dma_rd_rsp_vld_C421 ) | ( mc_dma_rd_rsp_vld_C422 ) | ( mc_dma_rd_rsp_vld_C423 ) | ( mc_dma_rd_rsp_vld_C424 ) | ( mc_dma_rd_rsp_vld_C425 ) | ( mc_dma_rd_rsp_vld_C426 ) | ( mc_dma_rd_rsp_vld_C427 ) | ( mc_dma_rd_rsp_vld_C428 ) | ( mc_dma_rd_rsp_vld_C429 ) | ( mc_dma_rd_rsp_vld_C430 ) | ( mc_dma_rd_rsp_vld_C431 ) | ( mc_dma_rd_rsp_vld_C432 ) | ( mc_dma_rd_rsp_vld_C433 ) | ( mc_dma_rd_rsp_vld_C434 ) | ( mc_dma_rd_rsp_vld_C435 ) | ( mc_dma_rd_rsp_vld_C436 ) | ( mc_dma_rd_rsp_vld_C437 ) | ( mc_dma_rd_rsp_vld_C438 ) | ( mc_dma_rd_rsp_vld_C439 ) | ( mc_dma_rd_rsp_vld_C440 ) | ( mc_dma_rd_rsp_vld_C441 ) | ( mc_dma_rd_rsp_vld_C442 ) | ( mc_dma_rd_rsp_vld_C443 ) | ( mc_dma_rd_rsp_vld_C444 ) | ( mc_dma_rd_rsp_vld_C445 ) | ( mc_dma_rd_rsp_vld_C446 ) | ( mc_dma_rd_rsp_vld_C447 ) | ( mc_dma_rd_rsp_vld_C448 ) | ( mc_dma_rd_rsp_vld_C449 ) | ( mc_dma_rd_rsp_vld_C450 ) | ( mc_dma_rd_rsp_vld_C451 ) | ( mc_dma_rd_rsp_vld_C452 ) | ( mc_dma_rd_rsp_vld_C453 ) | ( mc_dma_rd_rsp_vld_C454 ) | ( mc_dma_rd_rsp_vld_C455 ) | ( mc_dma_rd_rsp_vld_C456 ) | ( mc_dma_rd_rsp_vld_C457 ) | ( mc_dma_rd_rsp_vld_C458 ) | ( mc_dma_rd_rsp_vld_C459 ) | ( mc_dma_rd_rsp_vld_C460 ) | ( mc_dma_rd_rsp_vld_C461 ) | ( mc_dma_rd_rsp_vld_C462 ) | ( mc_dma_rd_rsp_vld_C463 ) | ( mc_dma_rd_rsp_vld_C464 ) | ( mc_dma_rd_rsp_vld_C465 ) | ( mc_dma_rd_rsp_vld_C466 ) | ( mc_dma_rd_rsp_vld_C467 ) | ( mc_dma_rd_rsp_vld_C468 ) | ( mc_dma_rd_rsp_vld_C469 ) | ( mc_dma_rd_rsp_vld_C470 ) | ( mc_dma_rd_rsp_vld_C471 ) | ( mc_dma_rd_rsp_vld_C472 ) | ( mc_dma_rd_rsp_vld_C473 ) | ( mc_dma_rd_rsp_vld_C474 ) | ( mc_dma_rd_rsp_vld_C475 ) | ( mc_dma_rd_rsp_vld_C476 ) | ( mc_dma_rd_rsp_vld_C477 ) | ( mc_dma_rd_rsp_vld_C478 ) | ( mc_dma_rd_rsp_vld_C479 ) | ( mc_dma_rd_rsp_vld_C480 ) | ( mc_dma_rd_rsp_vld_C481 ) | ( mc_dma_rd_rsp_vld_C482 ) | ( mc_dma_rd_rsp_vld_C483 ) | ( mc_dma_rd_rsp_vld_C484 ) | ( mc_dma_rd_rsp_vld_C485 ) | ( mc_dma_rd_rsp_vld_C486 ) | ( mc_dma_rd_rsp_vld_C487 ) | ( mc_dma_rd_rsp_vld_C488 ) | ( mc_dma_rd_rsp_vld_C489 ) | ( mc_dma_rd_rsp_vld_C490 ) | ( mc_dma_rd_rsp_vld_C491 ) | ( mc_dma_rd_rsp_vld_C492 ) | ( mc_dma_rd_rsp_vld_C493 ) | ( mc_dma_rd_rsp_vld_C494 ) | ( mc_dma_rd_rsp_vld_C495 ) | ( mc_dma_rd_rsp_vld_C496 ) | ( mc_dma_rd_rsp_vld_C497 ) | ( mc_dma_rd_rsp_vld_C498 ) | ( mc_dma_rd_rsp_vld_C499 ) | ( mc_dma_rd_rsp_vld_C500 ) | ( mc_dma_rd_rsp_vld_C501 ) | ( mc_dma_rd_rsp_vld_C502 ) | ( mc_dma_rd_rsp_vld_C503 ) | ( mc_dma_rd_rsp_vld_C504 ) | ( mc_dma_rd_rsp_vld_C505 ) | ( mc_dma_rd_rsp_vld_C506 ) | ( mc_dma_rd_rsp_vld_C507 ) | ( mc_dma_rd_rsp_vld_C508 ) | ( mc_dma_rd_rsp_vld_C509 ) | ( mc_dma_rd_rsp_vld_C510 ) | ( mc_dma_rd_rsp_vld_C511 ) | ( mc_dma_rd_rsp_vld_C512 ) | ( mc_dma_rd_rsp_vld_C513 ) | ( mc_dma_rd_rsp_vld_C514 );
  assign cmd_en_C = ( cmd_en_C0 ) | ( cmd_en_C1 ) | ( cmd_en_C2 ) | ( cmd_en_C3 ) | ( cmd_en_C4 ) | ( cmd_en_C5 ) | ( cmd_en_C6 ) | ( cmd_en_C7 );
  assign _050__C = ( _050__C0 ) | ( _050__C1 ) | ( _050__C2 );
  assign fifo_intr_wr_idle_C = ( fifo_intr_wr_idle_C0 );
  assign _049__C = ( _049__C0 );
  assign dma_wr_req_vld_C = ( dma_wr_req_vld_C0 ) | ( dma_wr_req_vld_C1 ) | ( dma_wr_req_vld_C2 ) | ( dma_wr_req_vld_C3 ) | ( dma_wr_req_vld_C4 ) | ( dma_wr_req_vld_C5 );
  assign surf_count_C = ( surf_count_C0 ) | ( surf_count_C1 ) | ( surf_count_C2 ) | ( surf_count_C3 );
  assign line_count_C = ( line_count_C0 ) | ( line_count_C1 ) | ( line_count_C2 );
  assign fangyuan1_C = ( fangyuan1_C0 );
  assign line_addr_C = ( line_addr_C0 ) | ( line_addr_C1 ) | ( line_addr_C2 ) | ( line_addr_C3 ) | ( line_addr_C4 );
  assign reg_line_stride_C = ( reg_line_stride_C0 ) | ( reg_line_stride_C1 );
  assign fangyuan0_C = ( fangyuan0_C0 );
  assign surf_addr_C = ( surf_addr_C0 ) | ( surf_addr_C1 ) | ( surf_addr_C2 );
  assign reg_surf_stride_C = ( reg_surf_stride_C0 ) | ( reg_surf_stride_C1 );
  assign beat_count_C = ( beat_count_C0 ) | ( beat_count_C1 ) | ( beat_count_C2 );
  assign stl_cnt_cur_C = ( stl_cnt_cur_C0 ) | ( stl_cnt_cur_C1 ) | ( stl_cnt_cur_C2 ) | ( stl_cnt_cur_C3 ) | ( stl_cnt_cur_C4 );
  assign st2ld_load_idle_C = ( st2ld_load_idle_C0 );
  assign st2gate_slcg_en_C = ( st2gate_slcg_en_C0 );
  assign st2csb_idle_C = ( st2csb_idle_C0 );
  assign st2csb_grp1_done_C = ( st2csb_grp1_done_C0 ) | ( st2csb_grp1_done_C1 );
  assign st2csb_grp0_done_C = ( st2csb_grp0_done_C0 ) | ( st2csb_grp0_done_C1 );
  assign mcif2bdma_rd_rsp_ready_C = ( mcif2bdma_rd_rsp_ready_C0 );
  assign ld2st_rd_prdy_C = ( ld2st_rd_prdy_C0 ) | ( ld2st_rd_prdy_C1 ) | ( ld2st_rd_prdy_C2 );
  assign dma_write_stall_count_C = ( dma_write_stall_count_C0 );
  assign cvif2bdma_rd_rsp_ready_C = ( cvif2bdma_rd_rsp_ready_C0 );
  assign bdma2mcif_wr_req_valid_C = ( bdma2mcif_wr_req_valid_C0 );
  assign bdma2mcif_wr_req_pd_C = ( bdma2mcif_wr_req_pd_C0 );
  assign bdma2mcif_rd_cdt_lat_fifo_pop_C = ( bdma2mcif_rd_cdt_lat_fifo_pop_C0 );
  assign bdma2cvif_wr_req_valid_C = ( bdma2cvif_wr_req_valid_C0 );
  assign bdma2cvif_wr_req_pd_C = ( bdma2cvif_wr_req_pd_C0 );
  assign bdma2cvif_rd_cdt_lat_fifo_pop_C = ( bdma2cvif_rd_cdt_lat_fifo_pop_C0 );
  assign mc_int_rd_rsp_ready_X = ( mc_int_rd_rsp_ready_X0 ) | ( mc_int_rd_rsp_ready_X1 );
  assign cv_int_rd_rsp_ready_X = ( cv_int_rd_rsp_ready_X0 ) | ( cv_int_rd_rsp_ready_X1 );
  assign mc_int_wr_req_valid_X = ( mc_int_wr_req_valid_X0 ) | ( mc_int_wr_req_valid_X1 );
  assign mc_int_wr_req_pd_X = ( mc_int_wr_req_pd_X0 ) | ( mc_int_wr_req_pd_X1 );
  assign cv_int_wr_req_valid_X = ( cv_int_wr_req_valid_X0 ) | ( cv_int_wr_req_valid_X1 );
  assign cv_int_wr_req_pd_X = ( cv_int_wr_req_pd_X0 ) | ( cv_int_wr_req_pd_X1 );
  assign fifo_intr_wr_pvld_X = ( fifo_intr_wr_pvld_X0 );
  assign bdma2cvif_wr_req_ready_X = ( bdma2cvif_wr_req_ready_X0 ) | ( bdma2cvif_wr_req_ready_X1 ) | ( bdma2cvif_wr_req_ready_X2 );
  assign cv_dma_wr_req_vld_X = ( cv_dma_wr_req_vld_X0 );
  assign bdma2mcif_wr_req_ready_X = ( bdma2mcif_wr_req_ready_X0 ) | ( bdma2mcif_wr_req_ready_X1 ) | ( bdma2mcif_wr_req_ready_X2 );
  assign mc_dma_wr_req_vld_X = ( mc_dma_wr_req_vld_X0 );
  assign cvif2bdma_rd_rsp_valid_X = ( cvif2bdma_rd_rsp_valid_X0 ) | ( cvif2bdma_rd_rsp_valid_X1 ) | ( cvif2bdma_rd_rsp_valid_X2 );
  assign cvif2bdma_rd_rsp_pd_X = ( cvif2bdma_rd_rsp_pd_X0 ) | ( cvif2bdma_rd_rsp_pd_X1 ) | ( cvif2bdma_rd_rsp_pd_X2 );
  assign mcif2bdma_rd_rsp_valid_X = ( mcif2bdma_rd_rsp_valid_X0 ) | ( mcif2bdma_rd_rsp_valid_X1 ) | ( mcif2bdma_rd_rsp_valid_X2 );
  assign mcif2bdma_rd_rsp_pd_X = ( mcif2bdma_rd_rsp_pd_X0 ) | ( mcif2bdma_rd_rsp_pd_X1 ) | ( mcif2bdma_rd_rsp_pd_X2 );
  assign dma_rd_rsp_rdy_X = ( dma_rd_rsp_rdy_X0 ) | ( dma_rd_rsp_rdy_X1 );
  assign pwrbus_ram_pd_X = ( pwrbus_ram_pd_X0 ) | ( pwrbus_ram_pd_X1 );
  assign nvdla_core_rstn_X = ( nvdla_core_rstn_X0 ) | ( nvdla_core_rstn_X1 ) | ( nvdla_core_rstn_X2 ) | ( nvdla_core_rstn_X3 ) | ( nvdla_core_rstn_X4 ) | ( nvdla_core_rstn_X5 );
  assign dma_rd_rsp_vld_X = ( dma_rd_rsp_vld_X0 );
  assign dma_rd_rsp_pd_X = ( dma_rd_rsp_pd_X0 );
  assign _048__X = ( _048__X0 );
  assign stl_cnt_new_X = ( stl_cnt_new_X0 );
  assign stl_cnt_inc_X = ( stl_cnt_inc_X0 ) | ( stl_cnt_inc_X1 );
  assign dma_write_stall_count_inc_X = ( dma_write_stall_count_inc_X0 ) | ( dma_write_stall_count_inc_X1 );
  assign reg_cmd_interrupt_ptr_X = ( reg_cmd_interrupt_ptr_X0 ) | ( reg_cmd_interrupt_ptr_X1 ) | ( reg_cmd_interrupt_ptr_X2 );
  assign _066__X = ( _066__X0 );
  assign _065__X = ( _065__X0 );
  assign tran_cmd_accept_X = ( tran_cmd_accept_X0 ) | ( tran_cmd_accept_X1 );
  assign _064__X = ( _064__X0 );
  assign _027__X = ( _027__X0 );
  assign _063__X = ( _063__X0 );
  assign _062__X = ( _062__X0 );
  assign _029__X = ( _029__X0 );
  assign _061__X = ( _061__X0 );
  assign ld2st_rd_pd_X = ( ld2st_rd_pd_X0 ) | ( ld2st_rd_pd_X1 ) | ( ld2st_rd_pd_X2 );
  assign ld2st_rd_accept_X = ( ld2st_rd_accept_X0 ) | ( ld2st_rd_accept_X1 ) | ( ld2st_rd_accept_X2 ) | ( ld2st_rd_accept_X3 ) | ( ld2st_rd_accept_X4 ) | ( ld2st_rd_accept_X5 ) | ( ld2st_rd_accept_X6 ) | ( ld2st_rd_accept_X7 ) | ( ld2st_rd_accept_X8 ) | ( ld2st_rd_accept_X9 ) | ( ld2st_rd_accept_X10 );
  assign _060__X = ( _060__X0 );
  assign _028__X = ( _028__X0 ) | ( _028__X1 );
  assign _059__X = ( _059__X0 );
  assign _030__X = ( _030__X0 );
  assign _058__X = ( _058__X0 );
  assign _057__X = ( _057__X0 );
  assign _031__X = ( _031__X0 );
  assign fangyuan7_X = ( fangyuan7_X0 );
  assign fangyuan6_X = ( fangyuan6_X0 );
  assign dma_wr_dat_data_X = ( dma_wr_dat_data_X0 ) | ( dma_wr_dat_data_X1 );
  assign dma_wr_dat_mask_X = ( dma_wr_dat_mask_X0 ) | ( dma_wr_dat_mask_X1 );
  assign _039__X = ( _039__X0 );
  assign ack_bot_id_X = ( ack_bot_id_X0 ) | ( ack_bot_id_X1 );
  assign _040__X = ( _040__X0 );
  assign _056__X = ( _056__X0 );
  assign _055__X = ( _055__X0 );
  assign stl_cnt_nxt_X = ( stl_cnt_nxt_X0 );
  assign dma_write_stall_count_cen_X = ( dma_write_stall_count_cen_X0 );
  assign _005__X = ( _005__X0 );
  assign _004__X = ( _004__X0 );
  assign _026__X = ( _026__X0 );
  assign _015__X = ( _015__X0 );
  assign _014__X = ( _014__X0 );
  assign _013__X = ( _013__X0 );
  assign _021__X = ( _021__X0 );
  assign _020__X = ( _020__X0 );
  assign _019__X = ( _019__X0 );
  assign _018__X = ( _018__X0 );
  assign _017__X = ( _017__X0 );
  assign _016__X = ( _016__X0 );
  assign _009__X = ( _009__X0 );
  assign _007__X = ( _007__X0 );
  assign _006__X = ( _006__X0 );
  assign _010__X = ( _010__X0 );
  assign _024__X = ( _024__X0 );
  assign _011__X = ( _011__X0 );
  assign _025__X = ( _025__X0 );
  assign _000__X = ( _000__X0 );
  assign _001__X = ( _001__X0 );
  assign _002__X = ( _002__X0 );
  assign _003__X = ( _003__X0 );
  assign mcif2bdma_wr_rsp_complete_X = ( mcif2bdma_wr_rsp_complete_X0 ) | ( mcif2bdma_wr_rsp_complete_X1 );
  assign cvif2bdma_wr_rsp_complete_X = ( cvif2bdma_wr_rsp_complete_X0 ) | ( cvif2bdma_wr_rsp_complete_X1 );
  assign _012__X = ( _012__X0 );
  assign _008__X = ( _008__X0 );
  assign _023__X = ( _023__X0 );
  assign _022__X = ( _022__X0 );
  assign cv_releasing_X = ( cv_releasing_X0 );
  assign mc_releasing_X = ( mc_releasing_X0 );
  assign cv_pending_X = ( cv_pending_X0 ) | ( cv_pending_X1 );
  assign cv_dma_wr_rsp_complete_X = ( cv_dma_wr_rsp_complete_X0 ) | ( cv_dma_wr_rsp_complete_X1 );
  assign mc_pending_X = ( mc_pending_X0 ) | ( mc_pending_X1 );
  assign mc_dma_wr_rsp_complete_X = ( mc_dma_wr_rsp_complete_X0 ) | ( mc_dma_wr_rsp_complete_X1 );
  assign cv_wr_req_rdyi_X = ( cv_wr_req_rdyi_X0 );
  assign mc_wr_req_rdyi_X = ( mc_wr_req_rdyi_X0 );
  assign dma_wr_dat_vld_X = ( dma_wr_dat_vld_X0 );
  assign fangyuan5_X = ( fangyuan5_X0 );
  assign _032__X = ( _032__X0 );
  assign _052__X = ( _052__X0 );
  assign ack_top_rdy_X = ( ack_top_rdy_X0 ) | ( ack_top_rdy_X1 ) | ( ack_top_rdy_X2 );
  assign _051__X = ( _051__X0 );
  assign _035__X = ( _035__X0 );
  assign ack_top_vld_X = ( ack_top_vld_X0 ) | ( ack_top_vld_X1 );
  assign st_idle_X = ( st_idle_X0 ) | ( st_idle_X1 );
  assign _045__X = ( _045__X0 );
  assign is_surf_last_X = ( is_surf_last_X0 ) | ( is_surf_last_X1 ) | ( is_surf_last_X2 ) | ( is_surf_last_X3 ) | ( is_surf_last_X4 );
  assign _044__X = ( _044__X0 );
  assign reg_surf_repeat_number_X = ( reg_surf_repeat_number_X0 ) | ( reg_surf_repeat_number_X1 );
  assign reg_line_repeat_number_X = ( reg_line_repeat_number_X0 ) | ( reg_line_repeat_number_X1 );
  assign reg_line_size_X = ( reg_line_size_X0 ) | ( reg_line_size_X1 ) | ( reg_line_size_X2 ) | ( reg_line_size_X3 ) | ( reg_line_size_X4 ) | ( reg_line_size_X5 );
  assign _054__X = ( _054__X0 );
  assign _047__X = ( _047__X0 );
  assign _053__X = ( _053__X0 );
  assign ack_top_id_X = ( ack_top_id_X0 ) | ( ack_top_id_X1 ) | ( ack_top_id_X2 ) | ( ack_top_id_X3 ) | ( ack_top_id_X4 );
  assign ack_bot_rdy_X = ( ack_bot_rdy_X0 ) | ( ack_bot_rdy_X1 ) | ( ack_bot_rdy_X2 );
  assign ack_bot_vld_X = ( ack_bot_vld_X0 ) | ( ack_bot_vld_X1 ) | ( ack_bot_vld_X2 ) | ( ack_bot_vld_X3 );
  assign ack_raw_rdy_X = ( ack_raw_rdy_X0 ) | ( ack_raw_rdy_X1 );
  assign ack_raw_vld_X = ( ack_raw_vld_X0 ) | ( ack_raw_vld_X1 );
  assign require_ack_X = ( require_ack_X0 );
  assign _038__X = ( _038__X0 );
  assign dma_wr_req_pd_X = ( dma_wr_req_pd_X0 ) | ( dma_wr_req_pd_X1 ) | ( dma_wr_req_pd_X2 );
  assign mc_dma_wr_req_rdy_X = ( mc_dma_wr_req_rdy_X0 );
  assign cv_dma_wr_req_rdy_X = ( cv_dma_wr_req_rdy_X0 );
  assign reg_cmd_dst_ram_type_X = ( reg_cmd_dst_ram_type_X0 ) | ( reg_cmd_dst_ram_type_X1 ) | ( reg_cmd_dst_ram_type_X2 ) | ( reg_cmd_dst_ram_type_X3 ) | ( reg_cmd_dst_ram_type_X4 ) | ( reg_cmd_dst_ram_type_X5 ) | ( reg_cmd_dst_ram_type_X6 );
  assign _046__X = ( _046__X0 ) | ( _046__X1 );
  assign reg_cmd_interrupt_X = ( reg_cmd_interrupt_X0 ) | ( reg_cmd_interrupt_X1 );
  assign tran_cmd_valid_X = ( tran_cmd_valid_X0 ) | ( tran_cmd_valid_X1 ) | ( tran_cmd_valid_X2 );
  assign dat_en_X = ( dat_en_X0 ) | ( dat_en_X1 ) | ( dat_en_X2 );
  assign dma_wr_req_rdy_X = ( dma_wr_req_rdy_X0 ) | ( dma_wr_req_rdy_X1 ) | ( dma_wr_req_rdy_X2 ) | ( dma_wr_req_rdy_X3 ) | ( dma_wr_req_rdy_X4 );
  assign fifo_intr_rd_pd_X = ( fifo_intr_rd_pd_X0 ) | ( fifo_intr_rd_pd_X1 );
  assign _043__X = ( _043__X0 );
  assign _037__X = ( _037__X0 ) | ( _037__X1 );
  assign dma_wr_rsp_complete_X = ( dma_wr_rsp_complete_X0 ) | ( dma_wr_rsp_complete_X1 ) | ( dma_wr_rsp_complete_X2 ) | ( dma_wr_rsp_complete_X3 );
  assign fifo_intr_rd_pvld_X = ( fifo_intr_rd_pvld_X0 );
  assign dma_wr_cmd_require_ack_X = ( dma_wr_cmd_require_ack_X0 ) | ( dma_wr_cmd_require_ack_X1 ) | ( dma_wr_cmd_require_ack_X2 );
  assign _036__X = ( _036__X0 );
  assign dma_wr_cmd_rdy_X = ( dma_wr_cmd_rdy_X0 ) | ( dma_wr_cmd_rdy_X1 );
  assign dma_wr_cmd_vld_X = ( dma_wr_cmd_vld_X0 ) | ( dma_wr_cmd_vld_X1 );
  assign dma_wr_dat_rdy_X = ( dma_wr_dat_rdy_X0 ) | ( dma_wr_dat_rdy_X1 ) | ( dma_wr_dat_rdy_X2 );
  assign dma_wr_dat_pvld_X = ( dma_wr_dat_pvld_X0 ) | ( dma_wr_dat_pvld_X1 );
  assign ld2st_rd_pvld_X = ( ld2st_rd_pvld_X0 ) | ( ld2st_rd_pvld_X1 );
  assign is_cube_last_X = ( is_cube_last_X0 ) | ( is_cube_last_X1 ) | ( is_cube_last_X2 );
  assign _034__X = ( _034__X0 ) | ( _034__X1 ) | ( _034__X2 ) | ( _034__X3 ) | ( _034__X4 ) | ( _034__X5 ) | ( _034__X6 );
  assign is_last_beat_X = ( is_last_beat_X0 ) | ( is_last_beat_X1 ) | ( is_last_beat_X2 );
  assign tran_dat_accept_X = ( tran_dat_accept_X0 ) | ( tran_dat_accept_X1 );
  assign _042__X = ( _042__X0 );
  assign reg_cmd_src_ram_type_X = ( reg_cmd_src_ram_type_X0 ) | ( reg_cmd_src_ram_type_X1 ) | ( reg_cmd_src_ram_type_X2 ) | ( reg_cmd_src_ram_type_X3 );
  assign dma_rd_cdt_lat_fifo_pop_X = ( dma_rd_cdt_lat_fifo_pop_X0 ) | ( dma_rd_cdt_lat_fifo_pop_X1 );
  assign cv_dma_rd_rsp_pd_X = ( cv_dma_rd_rsp_pd_X0 );
  assign fangyuan4_X = ( fangyuan4_X0 );
  assign cv_dma_rd_rsp_vld_X = ( cv_dma_rd_rsp_vld_X0 ) | ( cv_dma_rd_rsp_vld_X1 ) | ( cv_dma_rd_rsp_vld_X2 ) | ( cv_dma_rd_rsp_vld_X3 ) | ( cv_dma_rd_rsp_vld_X4 ) | ( cv_dma_rd_rsp_vld_X5 ) | ( cv_dma_rd_rsp_vld_X6 ) | ( cv_dma_rd_rsp_vld_X7 ) | ( cv_dma_rd_rsp_vld_X8 ) | ( cv_dma_rd_rsp_vld_X9 ) | ( cv_dma_rd_rsp_vld_X10 ) | ( cv_dma_rd_rsp_vld_X11 ) | ( cv_dma_rd_rsp_vld_X12 ) | ( cv_dma_rd_rsp_vld_X13 ) | ( cv_dma_rd_rsp_vld_X14 ) | ( cv_dma_rd_rsp_vld_X15 ) | ( cv_dma_rd_rsp_vld_X16 ) | ( cv_dma_rd_rsp_vld_X17 ) | ( cv_dma_rd_rsp_vld_X18 ) | ( cv_dma_rd_rsp_vld_X19 ) | ( cv_dma_rd_rsp_vld_X20 ) | ( cv_dma_rd_rsp_vld_X21 ) | ( cv_dma_rd_rsp_vld_X22 ) | ( cv_dma_rd_rsp_vld_X23 ) | ( cv_dma_rd_rsp_vld_X24 ) | ( cv_dma_rd_rsp_vld_X25 ) | ( cv_dma_rd_rsp_vld_X26 ) | ( cv_dma_rd_rsp_vld_X27 ) | ( cv_dma_rd_rsp_vld_X28 ) | ( cv_dma_rd_rsp_vld_X29 ) | ( cv_dma_rd_rsp_vld_X30 ) | ( cv_dma_rd_rsp_vld_X31 ) | ( cv_dma_rd_rsp_vld_X32 ) | ( cv_dma_rd_rsp_vld_X33 ) | ( cv_dma_rd_rsp_vld_X34 ) | ( cv_dma_rd_rsp_vld_X35 ) | ( cv_dma_rd_rsp_vld_X36 ) | ( cv_dma_rd_rsp_vld_X37 ) | ( cv_dma_rd_rsp_vld_X38 ) | ( cv_dma_rd_rsp_vld_X39 ) | ( cv_dma_rd_rsp_vld_X40 ) | ( cv_dma_rd_rsp_vld_X41 ) | ( cv_dma_rd_rsp_vld_X42 ) | ( cv_dma_rd_rsp_vld_X43 ) | ( cv_dma_rd_rsp_vld_X44 ) | ( cv_dma_rd_rsp_vld_X45 ) | ( cv_dma_rd_rsp_vld_X46 ) | ( cv_dma_rd_rsp_vld_X47 ) | ( cv_dma_rd_rsp_vld_X48 ) | ( cv_dma_rd_rsp_vld_X49 ) | ( cv_dma_rd_rsp_vld_X50 ) | ( cv_dma_rd_rsp_vld_X51 ) | ( cv_dma_rd_rsp_vld_X52 ) | ( cv_dma_rd_rsp_vld_X53 ) | ( cv_dma_rd_rsp_vld_X54 ) | ( cv_dma_rd_rsp_vld_X55 ) | ( cv_dma_rd_rsp_vld_X56 ) | ( cv_dma_rd_rsp_vld_X57 ) | ( cv_dma_rd_rsp_vld_X58 ) | ( cv_dma_rd_rsp_vld_X59 ) | ( cv_dma_rd_rsp_vld_X60 ) | ( cv_dma_rd_rsp_vld_X61 ) | ( cv_dma_rd_rsp_vld_X62 ) | ( cv_dma_rd_rsp_vld_X63 ) | ( cv_dma_rd_rsp_vld_X64 ) | ( cv_dma_rd_rsp_vld_X65 ) | ( cv_dma_rd_rsp_vld_X66 ) | ( cv_dma_rd_rsp_vld_X67 ) | ( cv_dma_rd_rsp_vld_X68 ) | ( cv_dma_rd_rsp_vld_X69 ) | ( cv_dma_rd_rsp_vld_X70 ) | ( cv_dma_rd_rsp_vld_X71 ) | ( cv_dma_rd_rsp_vld_X72 ) | ( cv_dma_rd_rsp_vld_X73 ) | ( cv_dma_rd_rsp_vld_X74 ) | ( cv_dma_rd_rsp_vld_X75 ) | ( cv_dma_rd_rsp_vld_X76 ) | ( cv_dma_rd_rsp_vld_X77 ) | ( cv_dma_rd_rsp_vld_X78 ) | ( cv_dma_rd_rsp_vld_X79 ) | ( cv_dma_rd_rsp_vld_X80 ) | ( cv_dma_rd_rsp_vld_X81 ) | ( cv_dma_rd_rsp_vld_X82 ) | ( cv_dma_rd_rsp_vld_X83 ) | ( cv_dma_rd_rsp_vld_X84 ) | ( cv_dma_rd_rsp_vld_X85 ) | ( cv_dma_rd_rsp_vld_X86 ) | ( cv_dma_rd_rsp_vld_X87 ) | ( cv_dma_rd_rsp_vld_X88 ) | ( cv_dma_rd_rsp_vld_X89 ) | ( cv_dma_rd_rsp_vld_X90 ) | ( cv_dma_rd_rsp_vld_X91 ) | ( cv_dma_rd_rsp_vld_X92 ) | ( cv_dma_rd_rsp_vld_X93 ) | ( cv_dma_rd_rsp_vld_X94 ) | ( cv_dma_rd_rsp_vld_X95 ) | ( cv_dma_rd_rsp_vld_X96 ) | ( cv_dma_rd_rsp_vld_X97 ) | ( cv_dma_rd_rsp_vld_X98 ) | ( cv_dma_rd_rsp_vld_X99 ) | ( cv_dma_rd_rsp_vld_X100 ) | ( cv_dma_rd_rsp_vld_X101 ) | ( cv_dma_rd_rsp_vld_X102 ) | ( cv_dma_rd_rsp_vld_X103 ) | ( cv_dma_rd_rsp_vld_X104 ) | ( cv_dma_rd_rsp_vld_X105 ) | ( cv_dma_rd_rsp_vld_X106 ) | ( cv_dma_rd_rsp_vld_X107 ) | ( cv_dma_rd_rsp_vld_X108 ) | ( cv_dma_rd_rsp_vld_X109 ) | ( cv_dma_rd_rsp_vld_X110 ) | ( cv_dma_rd_rsp_vld_X111 ) | ( cv_dma_rd_rsp_vld_X112 ) | ( cv_dma_rd_rsp_vld_X113 ) | ( cv_dma_rd_rsp_vld_X114 ) | ( cv_dma_rd_rsp_vld_X115 ) | ( cv_dma_rd_rsp_vld_X116 ) | ( cv_dma_rd_rsp_vld_X117 ) | ( cv_dma_rd_rsp_vld_X118 ) | ( cv_dma_rd_rsp_vld_X119 ) | ( cv_dma_rd_rsp_vld_X120 ) | ( cv_dma_rd_rsp_vld_X121 ) | ( cv_dma_rd_rsp_vld_X122 ) | ( cv_dma_rd_rsp_vld_X123 ) | ( cv_dma_rd_rsp_vld_X124 ) | ( cv_dma_rd_rsp_vld_X125 ) | ( cv_dma_rd_rsp_vld_X126 ) | ( cv_dma_rd_rsp_vld_X127 ) | ( cv_dma_rd_rsp_vld_X128 ) | ( cv_dma_rd_rsp_vld_X129 ) | ( cv_dma_rd_rsp_vld_X130 ) | ( cv_dma_rd_rsp_vld_X131 ) | ( cv_dma_rd_rsp_vld_X132 ) | ( cv_dma_rd_rsp_vld_X133 ) | ( cv_dma_rd_rsp_vld_X134 ) | ( cv_dma_rd_rsp_vld_X135 ) | ( cv_dma_rd_rsp_vld_X136 ) | ( cv_dma_rd_rsp_vld_X137 ) | ( cv_dma_rd_rsp_vld_X138 ) | ( cv_dma_rd_rsp_vld_X139 ) | ( cv_dma_rd_rsp_vld_X140 ) | ( cv_dma_rd_rsp_vld_X141 ) | ( cv_dma_rd_rsp_vld_X142 ) | ( cv_dma_rd_rsp_vld_X143 ) | ( cv_dma_rd_rsp_vld_X144 ) | ( cv_dma_rd_rsp_vld_X145 ) | ( cv_dma_rd_rsp_vld_X146 ) | ( cv_dma_rd_rsp_vld_X147 ) | ( cv_dma_rd_rsp_vld_X148 ) | ( cv_dma_rd_rsp_vld_X149 ) | ( cv_dma_rd_rsp_vld_X150 ) | ( cv_dma_rd_rsp_vld_X151 ) | ( cv_dma_rd_rsp_vld_X152 ) | ( cv_dma_rd_rsp_vld_X153 ) | ( cv_dma_rd_rsp_vld_X154 ) | ( cv_dma_rd_rsp_vld_X155 ) | ( cv_dma_rd_rsp_vld_X156 ) | ( cv_dma_rd_rsp_vld_X157 ) | ( cv_dma_rd_rsp_vld_X158 ) | ( cv_dma_rd_rsp_vld_X159 ) | ( cv_dma_rd_rsp_vld_X160 ) | ( cv_dma_rd_rsp_vld_X161 ) | ( cv_dma_rd_rsp_vld_X162 ) | ( cv_dma_rd_rsp_vld_X163 ) | ( cv_dma_rd_rsp_vld_X164 ) | ( cv_dma_rd_rsp_vld_X165 ) | ( cv_dma_rd_rsp_vld_X166 ) | ( cv_dma_rd_rsp_vld_X167 ) | ( cv_dma_rd_rsp_vld_X168 ) | ( cv_dma_rd_rsp_vld_X169 ) | ( cv_dma_rd_rsp_vld_X170 ) | ( cv_dma_rd_rsp_vld_X171 ) | ( cv_dma_rd_rsp_vld_X172 ) | ( cv_dma_rd_rsp_vld_X173 ) | ( cv_dma_rd_rsp_vld_X174 ) | ( cv_dma_rd_rsp_vld_X175 ) | ( cv_dma_rd_rsp_vld_X176 ) | ( cv_dma_rd_rsp_vld_X177 ) | ( cv_dma_rd_rsp_vld_X178 ) | ( cv_dma_rd_rsp_vld_X179 ) | ( cv_dma_rd_rsp_vld_X180 ) | ( cv_dma_rd_rsp_vld_X181 ) | ( cv_dma_rd_rsp_vld_X182 ) | ( cv_dma_rd_rsp_vld_X183 ) | ( cv_dma_rd_rsp_vld_X184 ) | ( cv_dma_rd_rsp_vld_X185 ) | ( cv_dma_rd_rsp_vld_X186 ) | ( cv_dma_rd_rsp_vld_X187 ) | ( cv_dma_rd_rsp_vld_X188 ) | ( cv_dma_rd_rsp_vld_X189 ) | ( cv_dma_rd_rsp_vld_X190 ) | ( cv_dma_rd_rsp_vld_X191 ) | ( cv_dma_rd_rsp_vld_X192 ) | ( cv_dma_rd_rsp_vld_X193 ) | ( cv_dma_rd_rsp_vld_X194 ) | ( cv_dma_rd_rsp_vld_X195 ) | ( cv_dma_rd_rsp_vld_X196 ) | ( cv_dma_rd_rsp_vld_X197 ) | ( cv_dma_rd_rsp_vld_X198 ) | ( cv_dma_rd_rsp_vld_X199 ) | ( cv_dma_rd_rsp_vld_X200 ) | ( cv_dma_rd_rsp_vld_X201 ) | ( cv_dma_rd_rsp_vld_X202 ) | ( cv_dma_rd_rsp_vld_X203 ) | ( cv_dma_rd_rsp_vld_X204 ) | ( cv_dma_rd_rsp_vld_X205 ) | ( cv_dma_rd_rsp_vld_X206 ) | ( cv_dma_rd_rsp_vld_X207 ) | ( cv_dma_rd_rsp_vld_X208 ) | ( cv_dma_rd_rsp_vld_X209 ) | ( cv_dma_rd_rsp_vld_X210 ) | ( cv_dma_rd_rsp_vld_X211 ) | ( cv_dma_rd_rsp_vld_X212 ) | ( cv_dma_rd_rsp_vld_X213 ) | ( cv_dma_rd_rsp_vld_X214 ) | ( cv_dma_rd_rsp_vld_X215 ) | ( cv_dma_rd_rsp_vld_X216 ) | ( cv_dma_rd_rsp_vld_X217 ) | ( cv_dma_rd_rsp_vld_X218 ) | ( cv_dma_rd_rsp_vld_X219 ) | ( cv_dma_rd_rsp_vld_X220 ) | ( cv_dma_rd_rsp_vld_X221 ) | ( cv_dma_rd_rsp_vld_X222 ) | ( cv_dma_rd_rsp_vld_X223 ) | ( cv_dma_rd_rsp_vld_X224 ) | ( cv_dma_rd_rsp_vld_X225 ) | ( cv_dma_rd_rsp_vld_X226 ) | ( cv_dma_rd_rsp_vld_X227 ) | ( cv_dma_rd_rsp_vld_X228 ) | ( cv_dma_rd_rsp_vld_X229 ) | ( cv_dma_rd_rsp_vld_X230 ) | ( cv_dma_rd_rsp_vld_X231 ) | ( cv_dma_rd_rsp_vld_X232 ) | ( cv_dma_rd_rsp_vld_X233 ) | ( cv_dma_rd_rsp_vld_X234 ) | ( cv_dma_rd_rsp_vld_X235 ) | ( cv_dma_rd_rsp_vld_X236 ) | ( cv_dma_rd_rsp_vld_X237 ) | ( cv_dma_rd_rsp_vld_X238 ) | ( cv_dma_rd_rsp_vld_X239 ) | ( cv_dma_rd_rsp_vld_X240 ) | ( cv_dma_rd_rsp_vld_X241 ) | ( cv_dma_rd_rsp_vld_X242 ) | ( cv_dma_rd_rsp_vld_X243 ) | ( cv_dma_rd_rsp_vld_X244 ) | ( cv_dma_rd_rsp_vld_X245 ) | ( cv_dma_rd_rsp_vld_X246 ) | ( cv_dma_rd_rsp_vld_X247 ) | ( cv_dma_rd_rsp_vld_X248 ) | ( cv_dma_rd_rsp_vld_X249 ) | ( cv_dma_rd_rsp_vld_X250 ) | ( cv_dma_rd_rsp_vld_X251 ) | ( cv_dma_rd_rsp_vld_X252 ) | ( cv_dma_rd_rsp_vld_X253 ) | ( cv_dma_rd_rsp_vld_X254 ) | ( cv_dma_rd_rsp_vld_X255 ) | ( cv_dma_rd_rsp_vld_X256 ) | ( cv_dma_rd_rsp_vld_X257 ) | ( cv_dma_rd_rsp_vld_X258 ) | ( cv_dma_rd_rsp_vld_X259 ) | ( cv_dma_rd_rsp_vld_X260 ) | ( cv_dma_rd_rsp_vld_X261 ) | ( cv_dma_rd_rsp_vld_X262 ) | ( cv_dma_rd_rsp_vld_X263 ) | ( cv_dma_rd_rsp_vld_X264 ) | ( cv_dma_rd_rsp_vld_X265 ) | ( cv_dma_rd_rsp_vld_X266 ) | ( cv_dma_rd_rsp_vld_X267 ) | ( cv_dma_rd_rsp_vld_X268 ) | ( cv_dma_rd_rsp_vld_X269 ) | ( cv_dma_rd_rsp_vld_X270 ) | ( cv_dma_rd_rsp_vld_X271 ) | ( cv_dma_rd_rsp_vld_X272 ) | ( cv_dma_rd_rsp_vld_X273 ) | ( cv_dma_rd_rsp_vld_X274 ) | ( cv_dma_rd_rsp_vld_X275 ) | ( cv_dma_rd_rsp_vld_X276 ) | ( cv_dma_rd_rsp_vld_X277 ) | ( cv_dma_rd_rsp_vld_X278 ) | ( cv_dma_rd_rsp_vld_X279 ) | ( cv_dma_rd_rsp_vld_X280 ) | ( cv_dma_rd_rsp_vld_X281 ) | ( cv_dma_rd_rsp_vld_X282 ) | ( cv_dma_rd_rsp_vld_X283 ) | ( cv_dma_rd_rsp_vld_X284 ) | ( cv_dma_rd_rsp_vld_X285 ) | ( cv_dma_rd_rsp_vld_X286 ) | ( cv_dma_rd_rsp_vld_X287 ) | ( cv_dma_rd_rsp_vld_X288 ) | ( cv_dma_rd_rsp_vld_X289 ) | ( cv_dma_rd_rsp_vld_X290 ) | ( cv_dma_rd_rsp_vld_X291 ) | ( cv_dma_rd_rsp_vld_X292 ) | ( cv_dma_rd_rsp_vld_X293 ) | ( cv_dma_rd_rsp_vld_X294 ) | ( cv_dma_rd_rsp_vld_X295 ) | ( cv_dma_rd_rsp_vld_X296 ) | ( cv_dma_rd_rsp_vld_X297 ) | ( cv_dma_rd_rsp_vld_X298 ) | ( cv_dma_rd_rsp_vld_X299 ) | ( cv_dma_rd_rsp_vld_X300 ) | ( cv_dma_rd_rsp_vld_X301 ) | ( cv_dma_rd_rsp_vld_X302 ) | ( cv_dma_rd_rsp_vld_X303 ) | ( cv_dma_rd_rsp_vld_X304 ) | ( cv_dma_rd_rsp_vld_X305 ) | ( cv_dma_rd_rsp_vld_X306 ) | ( cv_dma_rd_rsp_vld_X307 ) | ( cv_dma_rd_rsp_vld_X308 ) | ( cv_dma_rd_rsp_vld_X309 ) | ( cv_dma_rd_rsp_vld_X310 ) | ( cv_dma_rd_rsp_vld_X311 ) | ( cv_dma_rd_rsp_vld_X312 ) | ( cv_dma_rd_rsp_vld_X313 ) | ( cv_dma_rd_rsp_vld_X314 ) | ( cv_dma_rd_rsp_vld_X315 ) | ( cv_dma_rd_rsp_vld_X316 ) | ( cv_dma_rd_rsp_vld_X317 ) | ( cv_dma_rd_rsp_vld_X318 ) | ( cv_dma_rd_rsp_vld_X319 ) | ( cv_dma_rd_rsp_vld_X320 ) | ( cv_dma_rd_rsp_vld_X321 ) | ( cv_dma_rd_rsp_vld_X322 ) | ( cv_dma_rd_rsp_vld_X323 ) | ( cv_dma_rd_rsp_vld_X324 ) | ( cv_dma_rd_rsp_vld_X325 ) | ( cv_dma_rd_rsp_vld_X326 ) | ( cv_dma_rd_rsp_vld_X327 ) | ( cv_dma_rd_rsp_vld_X328 ) | ( cv_dma_rd_rsp_vld_X329 ) | ( cv_dma_rd_rsp_vld_X330 ) | ( cv_dma_rd_rsp_vld_X331 ) | ( cv_dma_rd_rsp_vld_X332 ) | ( cv_dma_rd_rsp_vld_X333 ) | ( cv_dma_rd_rsp_vld_X334 ) | ( cv_dma_rd_rsp_vld_X335 ) | ( cv_dma_rd_rsp_vld_X336 ) | ( cv_dma_rd_rsp_vld_X337 ) | ( cv_dma_rd_rsp_vld_X338 ) | ( cv_dma_rd_rsp_vld_X339 ) | ( cv_dma_rd_rsp_vld_X340 ) | ( cv_dma_rd_rsp_vld_X341 ) | ( cv_dma_rd_rsp_vld_X342 ) | ( cv_dma_rd_rsp_vld_X343 ) | ( cv_dma_rd_rsp_vld_X344 ) | ( cv_dma_rd_rsp_vld_X345 ) | ( cv_dma_rd_rsp_vld_X346 ) | ( cv_dma_rd_rsp_vld_X347 ) | ( cv_dma_rd_rsp_vld_X348 ) | ( cv_dma_rd_rsp_vld_X349 ) | ( cv_dma_rd_rsp_vld_X350 ) | ( cv_dma_rd_rsp_vld_X351 ) | ( cv_dma_rd_rsp_vld_X352 ) | ( cv_dma_rd_rsp_vld_X353 ) | ( cv_dma_rd_rsp_vld_X354 ) | ( cv_dma_rd_rsp_vld_X355 ) | ( cv_dma_rd_rsp_vld_X356 ) | ( cv_dma_rd_rsp_vld_X357 ) | ( cv_dma_rd_rsp_vld_X358 ) | ( cv_dma_rd_rsp_vld_X359 ) | ( cv_dma_rd_rsp_vld_X360 ) | ( cv_dma_rd_rsp_vld_X361 ) | ( cv_dma_rd_rsp_vld_X362 ) | ( cv_dma_rd_rsp_vld_X363 ) | ( cv_dma_rd_rsp_vld_X364 ) | ( cv_dma_rd_rsp_vld_X365 ) | ( cv_dma_rd_rsp_vld_X366 ) | ( cv_dma_rd_rsp_vld_X367 ) | ( cv_dma_rd_rsp_vld_X368 ) | ( cv_dma_rd_rsp_vld_X369 ) | ( cv_dma_rd_rsp_vld_X370 ) | ( cv_dma_rd_rsp_vld_X371 ) | ( cv_dma_rd_rsp_vld_X372 ) | ( cv_dma_rd_rsp_vld_X373 ) | ( cv_dma_rd_rsp_vld_X374 ) | ( cv_dma_rd_rsp_vld_X375 ) | ( cv_dma_rd_rsp_vld_X376 ) | ( cv_dma_rd_rsp_vld_X377 ) | ( cv_dma_rd_rsp_vld_X378 ) | ( cv_dma_rd_rsp_vld_X379 ) | ( cv_dma_rd_rsp_vld_X380 ) | ( cv_dma_rd_rsp_vld_X381 ) | ( cv_dma_rd_rsp_vld_X382 ) | ( cv_dma_rd_rsp_vld_X383 ) | ( cv_dma_rd_rsp_vld_X384 ) | ( cv_dma_rd_rsp_vld_X385 ) | ( cv_dma_rd_rsp_vld_X386 ) | ( cv_dma_rd_rsp_vld_X387 ) | ( cv_dma_rd_rsp_vld_X388 ) | ( cv_dma_rd_rsp_vld_X389 ) | ( cv_dma_rd_rsp_vld_X390 ) | ( cv_dma_rd_rsp_vld_X391 ) | ( cv_dma_rd_rsp_vld_X392 ) | ( cv_dma_rd_rsp_vld_X393 ) | ( cv_dma_rd_rsp_vld_X394 ) | ( cv_dma_rd_rsp_vld_X395 ) | ( cv_dma_rd_rsp_vld_X396 ) | ( cv_dma_rd_rsp_vld_X397 ) | ( cv_dma_rd_rsp_vld_X398 ) | ( cv_dma_rd_rsp_vld_X399 ) | ( cv_dma_rd_rsp_vld_X400 ) | ( cv_dma_rd_rsp_vld_X401 ) | ( cv_dma_rd_rsp_vld_X402 ) | ( cv_dma_rd_rsp_vld_X403 ) | ( cv_dma_rd_rsp_vld_X404 ) | ( cv_dma_rd_rsp_vld_X405 ) | ( cv_dma_rd_rsp_vld_X406 ) | ( cv_dma_rd_rsp_vld_X407 ) | ( cv_dma_rd_rsp_vld_X408 ) | ( cv_dma_rd_rsp_vld_X409 ) | ( cv_dma_rd_rsp_vld_X410 ) | ( cv_dma_rd_rsp_vld_X411 ) | ( cv_dma_rd_rsp_vld_X412 ) | ( cv_dma_rd_rsp_vld_X413 ) | ( cv_dma_rd_rsp_vld_X414 ) | ( cv_dma_rd_rsp_vld_X415 ) | ( cv_dma_rd_rsp_vld_X416 ) | ( cv_dma_rd_rsp_vld_X417 ) | ( cv_dma_rd_rsp_vld_X418 ) | ( cv_dma_rd_rsp_vld_X419 ) | ( cv_dma_rd_rsp_vld_X420 ) | ( cv_dma_rd_rsp_vld_X421 ) | ( cv_dma_rd_rsp_vld_X422 ) | ( cv_dma_rd_rsp_vld_X423 ) | ( cv_dma_rd_rsp_vld_X424 ) | ( cv_dma_rd_rsp_vld_X425 ) | ( cv_dma_rd_rsp_vld_X426 ) | ( cv_dma_rd_rsp_vld_X427 ) | ( cv_dma_rd_rsp_vld_X428 ) | ( cv_dma_rd_rsp_vld_X429 ) | ( cv_dma_rd_rsp_vld_X430 ) | ( cv_dma_rd_rsp_vld_X431 ) | ( cv_dma_rd_rsp_vld_X432 ) | ( cv_dma_rd_rsp_vld_X433 ) | ( cv_dma_rd_rsp_vld_X434 ) | ( cv_dma_rd_rsp_vld_X435 ) | ( cv_dma_rd_rsp_vld_X436 ) | ( cv_dma_rd_rsp_vld_X437 ) | ( cv_dma_rd_rsp_vld_X438 ) | ( cv_dma_rd_rsp_vld_X439 ) | ( cv_dma_rd_rsp_vld_X440 ) | ( cv_dma_rd_rsp_vld_X441 ) | ( cv_dma_rd_rsp_vld_X442 ) | ( cv_dma_rd_rsp_vld_X443 ) | ( cv_dma_rd_rsp_vld_X444 ) | ( cv_dma_rd_rsp_vld_X445 ) | ( cv_dma_rd_rsp_vld_X446 ) | ( cv_dma_rd_rsp_vld_X447 ) | ( cv_dma_rd_rsp_vld_X448 ) | ( cv_dma_rd_rsp_vld_X449 ) | ( cv_dma_rd_rsp_vld_X450 ) | ( cv_dma_rd_rsp_vld_X451 ) | ( cv_dma_rd_rsp_vld_X452 ) | ( cv_dma_rd_rsp_vld_X453 ) | ( cv_dma_rd_rsp_vld_X454 ) | ( cv_dma_rd_rsp_vld_X455 ) | ( cv_dma_rd_rsp_vld_X456 ) | ( cv_dma_rd_rsp_vld_X457 ) | ( cv_dma_rd_rsp_vld_X458 ) | ( cv_dma_rd_rsp_vld_X459 ) | ( cv_dma_rd_rsp_vld_X460 ) | ( cv_dma_rd_rsp_vld_X461 ) | ( cv_dma_rd_rsp_vld_X462 ) | ( cv_dma_rd_rsp_vld_X463 ) | ( cv_dma_rd_rsp_vld_X464 ) | ( cv_dma_rd_rsp_vld_X465 ) | ( cv_dma_rd_rsp_vld_X466 ) | ( cv_dma_rd_rsp_vld_X467 ) | ( cv_dma_rd_rsp_vld_X468 ) | ( cv_dma_rd_rsp_vld_X469 ) | ( cv_dma_rd_rsp_vld_X470 ) | ( cv_dma_rd_rsp_vld_X471 ) | ( cv_dma_rd_rsp_vld_X472 ) | ( cv_dma_rd_rsp_vld_X473 ) | ( cv_dma_rd_rsp_vld_X474 ) | ( cv_dma_rd_rsp_vld_X475 ) | ( cv_dma_rd_rsp_vld_X476 ) | ( cv_dma_rd_rsp_vld_X477 ) | ( cv_dma_rd_rsp_vld_X478 ) | ( cv_dma_rd_rsp_vld_X479 ) | ( cv_dma_rd_rsp_vld_X480 ) | ( cv_dma_rd_rsp_vld_X481 ) | ( cv_dma_rd_rsp_vld_X482 ) | ( cv_dma_rd_rsp_vld_X483 ) | ( cv_dma_rd_rsp_vld_X484 ) | ( cv_dma_rd_rsp_vld_X485 ) | ( cv_dma_rd_rsp_vld_X486 ) | ( cv_dma_rd_rsp_vld_X487 ) | ( cv_dma_rd_rsp_vld_X488 ) | ( cv_dma_rd_rsp_vld_X489 ) | ( cv_dma_rd_rsp_vld_X490 ) | ( cv_dma_rd_rsp_vld_X491 ) | ( cv_dma_rd_rsp_vld_X492 ) | ( cv_dma_rd_rsp_vld_X493 ) | ( cv_dma_rd_rsp_vld_X494 ) | ( cv_dma_rd_rsp_vld_X495 ) | ( cv_dma_rd_rsp_vld_X496 ) | ( cv_dma_rd_rsp_vld_X497 ) | ( cv_dma_rd_rsp_vld_X498 ) | ( cv_dma_rd_rsp_vld_X499 ) | ( cv_dma_rd_rsp_vld_X500 ) | ( cv_dma_rd_rsp_vld_X501 ) | ( cv_dma_rd_rsp_vld_X502 ) | ( cv_dma_rd_rsp_vld_X503 ) | ( cv_dma_rd_rsp_vld_X504 ) | ( cv_dma_rd_rsp_vld_X505 ) | ( cv_dma_rd_rsp_vld_X506 ) | ( cv_dma_rd_rsp_vld_X507 ) | ( cv_dma_rd_rsp_vld_X508 ) | ( cv_dma_rd_rsp_vld_X509 ) | ( cv_dma_rd_rsp_vld_X510 ) | ( cv_dma_rd_rsp_vld_X511 ) | ( cv_dma_rd_rsp_vld_X512 ) | ( cv_dma_rd_rsp_vld_X513 ) | ( cv_dma_rd_rsp_vld_X514 );
  assign _033__X = ( _033__X0 ) | ( _033__X1 ) | ( _033__X2 );
  assign _041__X = ( _041__X0 ) | ( _041__X1 );
  assign mc_dma_rd_rsp_pd_X = ( mc_dma_rd_rsp_pd_X0 );
  assign fangyuan2_X = ( fangyuan2_X0 );
  assign mc_dma_rd_rsp_vld_X = ( mc_dma_rd_rsp_vld_X0 ) | ( mc_dma_rd_rsp_vld_X1 ) | ( mc_dma_rd_rsp_vld_X2 ) | ( mc_dma_rd_rsp_vld_X3 ) | ( mc_dma_rd_rsp_vld_X4 ) | ( mc_dma_rd_rsp_vld_X5 ) | ( mc_dma_rd_rsp_vld_X6 ) | ( mc_dma_rd_rsp_vld_X7 ) | ( mc_dma_rd_rsp_vld_X8 ) | ( mc_dma_rd_rsp_vld_X9 ) | ( mc_dma_rd_rsp_vld_X10 ) | ( mc_dma_rd_rsp_vld_X11 ) | ( mc_dma_rd_rsp_vld_X12 ) | ( mc_dma_rd_rsp_vld_X13 ) | ( mc_dma_rd_rsp_vld_X14 ) | ( mc_dma_rd_rsp_vld_X15 ) | ( mc_dma_rd_rsp_vld_X16 ) | ( mc_dma_rd_rsp_vld_X17 ) | ( mc_dma_rd_rsp_vld_X18 ) | ( mc_dma_rd_rsp_vld_X19 ) | ( mc_dma_rd_rsp_vld_X20 ) | ( mc_dma_rd_rsp_vld_X21 ) | ( mc_dma_rd_rsp_vld_X22 ) | ( mc_dma_rd_rsp_vld_X23 ) | ( mc_dma_rd_rsp_vld_X24 ) | ( mc_dma_rd_rsp_vld_X25 ) | ( mc_dma_rd_rsp_vld_X26 ) | ( mc_dma_rd_rsp_vld_X27 ) | ( mc_dma_rd_rsp_vld_X28 ) | ( mc_dma_rd_rsp_vld_X29 ) | ( mc_dma_rd_rsp_vld_X30 ) | ( mc_dma_rd_rsp_vld_X31 ) | ( mc_dma_rd_rsp_vld_X32 ) | ( mc_dma_rd_rsp_vld_X33 ) | ( mc_dma_rd_rsp_vld_X34 ) | ( mc_dma_rd_rsp_vld_X35 ) | ( mc_dma_rd_rsp_vld_X36 ) | ( mc_dma_rd_rsp_vld_X37 ) | ( mc_dma_rd_rsp_vld_X38 ) | ( mc_dma_rd_rsp_vld_X39 ) | ( mc_dma_rd_rsp_vld_X40 ) | ( mc_dma_rd_rsp_vld_X41 ) | ( mc_dma_rd_rsp_vld_X42 ) | ( mc_dma_rd_rsp_vld_X43 ) | ( mc_dma_rd_rsp_vld_X44 ) | ( mc_dma_rd_rsp_vld_X45 ) | ( mc_dma_rd_rsp_vld_X46 ) | ( mc_dma_rd_rsp_vld_X47 ) | ( mc_dma_rd_rsp_vld_X48 ) | ( mc_dma_rd_rsp_vld_X49 ) | ( mc_dma_rd_rsp_vld_X50 ) | ( mc_dma_rd_rsp_vld_X51 ) | ( mc_dma_rd_rsp_vld_X52 ) | ( mc_dma_rd_rsp_vld_X53 ) | ( mc_dma_rd_rsp_vld_X54 ) | ( mc_dma_rd_rsp_vld_X55 ) | ( mc_dma_rd_rsp_vld_X56 ) | ( mc_dma_rd_rsp_vld_X57 ) | ( mc_dma_rd_rsp_vld_X58 ) | ( mc_dma_rd_rsp_vld_X59 ) | ( mc_dma_rd_rsp_vld_X60 ) | ( mc_dma_rd_rsp_vld_X61 ) | ( mc_dma_rd_rsp_vld_X62 ) | ( mc_dma_rd_rsp_vld_X63 ) | ( mc_dma_rd_rsp_vld_X64 ) | ( mc_dma_rd_rsp_vld_X65 ) | ( mc_dma_rd_rsp_vld_X66 ) | ( mc_dma_rd_rsp_vld_X67 ) | ( mc_dma_rd_rsp_vld_X68 ) | ( mc_dma_rd_rsp_vld_X69 ) | ( mc_dma_rd_rsp_vld_X70 ) | ( mc_dma_rd_rsp_vld_X71 ) | ( mc_dma_rd_rsp_vld_X72 ) | ( mc_dma_rd_rsp_vld_X73 ) | ( mc_dma_rd_rsp_vld_X74 ) | ( mc_dma_rd_rsp_vld_X75 ) | ( mc_dma_rd_rsp_vld_X76 ) | ( mc_dma_rd_rsp_vld_X77 ) | ( mc_dma_rd_rsp_vld_X78 ) | ( mc_dma_rd_rsp_vld_X79 ) | ( mc_dma_rd_rsp_vld_X80 ) | ( mc_dma_rd_rsp_vld_X81 ) | ( mc_dma_rd_rsp_vld_X82 ) | ( mc_dma_rd_rsp_vld_X83 ) | ( mc_dma_rd_rsp_vld_X84 ) | ( mc_dma_rd_rsp_vld_X85 ) | ( mc_dma_rd_rsp_vld_X86 ) | ( mc_dma_rd_rsp_vld_X87 ) | ( mc_dma_rd_rsp_vld_X88 ) | ( mc_dma_rd_rsp_vld_X89 ) | ( mc_dma_rd_rsp_vld_X90 ) | ( mc_dma_rd_rsp_vld_X91 ) | ( mc_dma_rd_rsp_vld_X92 ) | ( mc_dma_rd_rsp_vld_X93 ) | ( mc_dma_rd_rsp_vld_X94 ) | ( mc_dma_rd_rsp_vld_X95 ) | ( mc_dma_rd_rsp_vld_X96 ) | ( mc_dma_rd_rsp_vld_X97 ) | ( mc_dma_rd_rsp_vld_X98 ) | ( mc_dma_rd_rsp_vld_X99 ) | ( mc_dma_rd_rsp_vld_X100 ) | ( mc_dma_rd_rsp_vld_X101 ) | ( mc_dma_rd_rsp_vld_X102 ) | ( mc_dma_rd_rsp_vld_X103 ) | ( mc_dma_rd_rsp_vld_X104 ) | ( mc_dma_rd_rsp_vld_X105 ) | ( mc_dma_rd_rsp_vld_X106 ) | ( mc_dma_rd_rsp_vld_X107 ) | ( mc_dma_rd_rsp_vld_X108 ) | ( mc_dma_rd_rsp_vld_X109 ) | ( mc_dma_rd_rsp_vld_X110 ) | ( mc_dma_rd_rsp_vld_X111 ) | ( mc_dma_rd_rsp_vld_X112 ) | ( mc_dma_rd_rsp_vld_X113 ) | ( mc_dma_rd_rsp_vld_X114 ) | ( mc_dma_rd_rsp_vld_X115 ) | ( mc_dma_rd_rsp_vld_X116 ) | ( mc_dma_rd_rsp_vld_X117 ) | ( mc_dma_rd_rsp_vld_X118 ) | ( mc_dma_rd_rsp_vld_X119 ) | ( mc_dma_rd_rsp_vld_X120 ) | ( mc_dma_rd_rsp_vld_X121 ) | ( mc_dma_rd_rsp_vld_X122 ) | ( mc_dma_rd_rsp_vld_X123 ) | ( mc_dma_rd_rsp_vld_X124 ) | ( mc_dma_rd_rsp_vld_X125 ) | ( mc_dma_rd_rsp_vld_X126 ) | ( mc_dma_rd_rsp_vld_X127 ) | ( mc_dma_rd_rsp_vld_X128 ) | ( mc_dma_rd_rsp_vld_X129 ) | ( mc_dma_rd_rsp_vld_X130 ) | ( mc_dma_rd_rsp_vld_X131 ) | ( mc_dma_rd_rsp_vld_X132 ) | ( mc_dma_rd_rsp_vld_X133 ) | ( mc_dma_rd_rsp_vld_X134 ) | ( mc_dma_rd_rsp_vld_X135 ) | ( mc_dma_rd_rsp_vld_X136 ) | ( mc_dma_rd_rsp_vld_X137 ) | ( mc_dma_rd_rsp_vld_X138 ) | ( mc_dma_rd_rsp_vld_X139 ) | ( mc_dma_rd_rsp_vld_X140 ) | ( mc_dma_rd_rsp_vld_X141 ) | ( mc_dma_rd_rsp_vld_X142 ) | ( mc_dma_rd_rsp_vld_X143 ) | ( mc_dma_rd_rsp_vld_X144 ) | ( mc_dma_rd_rsp_vld_X145 ) | ( mc_dma_rd_rsp_vld_X146 ) | ( mc_dma_rd_rsp_vld_X147 ) | ( mc_dma_rd_rsp_vld_X148 ) | ( mc_dma_rd_rsp_vld_X149 ) | ( mc_dma_rd_rsp_vld_X150 ) | ( mc_dma_rd_rsp_vld_X151 ) | ( mc_dma_rd_rsp_vld_X152 ) | ( mc_dma_rd_rsp_vld_X153 ) | ( mc_dma_rd_rsp_vld_X154 ) | ( mc_dma_rd_rsp_vld_X155 ) | ( mc_dma_rd_rsp_vld_X156 ) | ( mc_dma_rd_rsp_vld_X157 ) | ( mc_dma_rd_rsp_vld_X158 ) | ( mc_dma_rd_rsp_vld_X159 ) | ( mc_dma_rd_rsp_vld_X160 ) | ( mc_dma_rd_rsp_vld_X161 ) | ( mc_dma_rd_rsp_vld_X162 ) | ( mc_dma_rd_rsp_vld_X163 ) | ( mc_dma_rd_rsp_vld_X164 ) | ( mc_dma_rd_rsp_vld_X165 ) | ( mc_dma_rd_rsp_vld_X166 ) | ( mc_dma_rd_rsp_vld_X167 ) | ( mc_dma_rd_rsp_vld_X168 ) | ( mc_dma_rd_rsp_vld_X169 ) | ( mc_dma_rd_rsp_vld_X170 ) | ( mc_dma_rd_rsp_vld_X171 ) | ( mc_dma_rd_rsp_vld_X172 ) | ( mc_dma_rd_rsp_vld_X173 ) | ( mc_dma_rd_rsp_vld_X174 ) | ( mc_dma_rd_rsp_vld_X175 ) | ( mc_dma_rd_rsp_vld_X176 ) | ( mc_dma_rd_rsp_vld_X177 ) | ( mc_dma_rd_rsp_vld_X178 ) | ( mc_dma_rd_rsp_vld_X179 ) | ( mc_dma_rd_rsp_vld_X180 ) | ( mc_dma_rd_rsp_vld_X181 ) | ( mc_dma_rd_rsp_vld_X182 ) | ( mc_dma_rd_rsp_vld_X183 ) | ( mc_dma_rd_rsp_vld_X184 ) | ( mc_dma_rd_rsp_vld_X185 ) | ( mc_dma_rd_rsp_vld_X186 ) | ( mc_dma_rd_rsp_vld_X187 ) | ( mc_dma_rd_rsp_vld_X188 ) | ( mc_dma_rd_rsp_vld_X189 ) | ( mc_dma_rd_rsp_vld_X190 ) | ( mc_dma_rd_rsp_vld_X191 ) | ( mc_dma_rd_rsp_vld_X192 ) | ( mc_dma_rd_rsp_vld_X193 ) | ( mc_dma_rd_rsp_vld_X194 ) | ( mc_dma_rd_rsp_vld_X195 ) | ( mc_dma_rd_rsp_vld_X196 ) | ( mc_dma_rd_rsp_vld_X197 ) | ( mc_dma_rd_rsp_vld_X198 ) | ( mc_dma_rd_rsp_vld_X199 ) | ( mc_dma_rd_rsp_vld_X200 ) | ( mc_dma_rd_rsp_vld_X201 ) | ( mc_dma_rd_rsp_vld_X202 ) | ( mc_dma_rd_rsp_vld_X203 ) | ( mc_dma_rd_rsp_vld_X204 ) | ( mc_dma_rd_rsp_vld_X205 ) | ( mc_dma_rd_rsp_vld_X206 ) | ( mc_dma_rd_rsp_vld_X207 ) | ( mc_dma_rd_rsp_vld_X208 ) | ( mc_dma_rd_rsp_vld_X209 ) | ( mc_dma_rd_rsp_vld_X210 ) | ( mc_dma_rd_rsp_vld_X211 ) | ( mc_dma_rd_rsp_vld_X212 ) | ( mc_dma_rd_rsp_vld_X213 ) | ( mc_dma_rd_rsp_vld_X214 ) | ( mc_dma_rd_rsp_vld_X215 ) | ( mc_dma_rd_rsp_vld_X216 ) | ( mc_dma_rd_rsp_vld_X217 ) | ( mc_dma_rd_rsp_vld_X218 ) | ( mc_dma_rd_rsp_vld_X219 ) | ( mc_dma_rd_rsp_vld_X220 ) | ( mc_dma_rd_rsp_vld_X221 ) | ( mc_dma_rd_rsp_vld_X222 ) | ( mc_dma_rd_rsp_vld_X223 ) | ( mc_dma_rd_rsp_vld_X224 ) | ( mc_dma_rd_rsp_vld_X225 ) | ( mc_dma_rd_rsp_vld_X226 ) | ( mc_dma_rd_rsp_vld_X227 ) | ( mc_dma_rd_rsp_vld_X228 ) | ( mc_dma_rd_rsp_vld_X229 ) | ( mc_dma_rd_rsp_vld_X230 ) | ( mc_dma_rd_rsp_vld_X231 ) | ( mc_dma_rd_rsp_vld_X232 ) | ( mc_dma_rd_rsp_vld_X233 ) | ( mc_dma_rd_rsp_vld_X234 ) | ( mc_dma_rd_rsp_vld_X235 ) | ( mc_dma_rd_rsp_vld_X236 ) | ( mc_dma_rd_rsp_vld_X237 ) | ( mc_dma_rd_rsp_vld_X238 ) | ( mc_dma_rd_rsp_vld_X239 ) | ( mc_dma_rd_rsp_vld_X240 ) | ( mc_dma_rd_rsp_vld_X241 ) | ( mc_dma_rd_rsp_vld_X242 ) | ( mc_dma_rd_rsp_vld_X243 ) | ( mc_dma_rd_rsp_vld_X244 ) | ( mc_dma_rd_rsp_vld_X245 ) | ( mc_dma_rd_rsp_vld_X246 ) | ( mc_dma_rd_rsp_vld_X247 ) | ( mc_dma_rd_rsp_vld_X248 ) | ( mc_dma_rd_rsp_vld_X249 ) | ( mc_dma_rd_rsp_vld_X250 ) | ( mc_dma_rd_rsp_vld_X251 ) | ( mc_dma_rd_rsp_vld_X252 ) | ( mc_dma_rd_rsp_vld_X253 ) | ( mc_dma_rd_rsp_vld_X254 ) | ( mc_dma_rd_rsp_vld_X255 ) | ( mc_dma_rd_rsp_vld_X256 ) | ( mc_dma_rd_rsp_vld_X257 ) | ( mc_dma_rd_rsp_vld_X258 ) | ( mc_dma_rd_rsp_vld_X259 ) | ( mc_dma_rd_rsp_vld_X260 ) | ( mc_dma_rd_rsp_vld_X261 ) | ( mc_dma_rd_rsp_vld_X262 ) | ( mc_dma_rd_rsp_vld_X263 ) | ( mc_dma_rd_rsp_vld_X264 ) | ( mc_dma_rd_rsp_vld_X265 ) | ( mc_dma_rd_rsp_vld_X266 ) | ( mc_dma_rd_rsp_vld_X267 ) | ( mc_dma_rd_rsp_vld_X268 ) | ( mc_dma_rd_rsp_vld_X269 ) | ( mc_dma_rd_rsp_vld_X270 ) | ( mc_dma_rd_rsp_vld_X271 ) | ( mc_dma_rd_rsp_vld_X272 ) | ( mc_dma_rd_rsp_vld_X273 ) | ( mc_dma_rd_rsp_vld_X274 ) | ( mc_dma_rd_rsp_vld_X275 ) | ( mc_dma_rd_rsp_vld_X276 ) | ( mc_dma_rd_rsp_vld_X277 ) | ( mc_dma_rd_rsp_vld_X278 ) | ( mc_dma_rd_rsp_vld_X279 ) | ( mc_dma_rd_rsp_vld_X280 ) | ( mc_dma_rd_rsp_vld_X281 ) | ( mc_dma_rd_rsp_vld_X282 ) | ( mc_dma_rd_rsp_vld_X283 ) | ( mc_dma_rd_rsp_vld_X284 ) | ( mc_dma_rd_rsp_vld_X285 ) | ( mc_dma_rd_rsp_vld_X286 ) | ( mc_dma_rd_rsp_vld_X287 ) | ( mc_dma_rd_rsp_vld_X288 ) | ( mc_dma_rd_rsp_vld_X289 ) | ( mc_dma_rd_rsp_vld_X290 ) | ( mc_dma_rd_rsp_vld_X291 ) | ( mc_dma_rd_rsp_vld_X292 ) | ( mc_dma_rd_rsp_vld_X293 ) | ( mc_dma_rd_rsp_vld_X294 ) | ( mc_dma_rd_rsp_vld_X295 ) | ( mc_dma_rd_rsp_vld_X296 ) | ( mc_dma_rd_rsp_vld_X297 ) | ( mc_dma_rd_rsp_vld_X298 ) | ( mc_dma_rd_rsp_vld_X299 ) | ( mc_dma_rd_rsp_vld_X300 ) | ( mc_dma_rd_rsp_vld_X301 ) | ( mc_dma_rd_rsp_vld_X302 ) | ( mc_dma_rd_rsp_vld_X303 ) | ( mc_dma_rd_rsp_vld_X304 ) | ( mc_dma_rd_rsp_vld_X305 ) | ( mc_dma_rd_rsp_vld_X306 ) | ( mc_dma_rd_rsp_vld_X307 ) | ( mc_dma_rd_rsp_vld_X308 ) | ( mc_dma_rd_rsp_vld_X309 ) | ( mc_dma_rd_rsp_vld_X310 ) | ( mc_dma_rd_rsp_vld_X311 ) | ( mc_dma_rd_rsp_vld_X312 ) | ( mc_dma_rd_rsp_vld_X313 ) | ( mc_dma_rd_rsp_vld_X314 ) | ( mc_dma_rd_rsp_vld_X315 ) | ( mc_dma_rd_rsp_vld_X316 ) | ( mc_dma_rd_rsp_vld_X317 ) | ( mc_dma_rd_rsp_vld_X318 ) | ( mc_dma_rd_rsp_vld_X319 ) | ( mc_dma_rd_rsp_vld_X320 ) | ( mc_dma_rd_rsp_vld_X321 ) | ( mc_dma_rd_rsp_vld_X322 ) | ( mc_dma_rd_rsp_vld_X323 ) | ( mc_dma_rd_rsp_vld_X324 ) | ( mc_dma_rd_rsp_vld_X325 ) | ( mc_dma_rd_rsp_vld_X326 ) | ( mc_dma_rd_rsp_vld_X327 ) | ( mc_dma_rd_rsp_vld_X328 ) | ( mc_dma_rd_rsp_vld_X329 ) | ( mc_dma_rd_rsp_vld_X330 ) | ( mc_dma_rd_rsp_vld_X331 ) | ( mc_dma_rd_rsp_vld_X332 ) | ( mc_dma_rd_rsp_vld_X333 ) | ( mc_dma_rd_rsp_vld_X334 ) | ( mc_dma_rd_rsp_vld_X335 ) | ( mc_dma_rd_rsp_vld_X336 ) | ( mc_dma_rd_rsp_vld_X337 ) | ( mc_dma_rd_rsp_vld_X338 ) | ( mc_dma_rd_rsp_vld_X339 ) | ( mc_dma_rd_rsp_vld_X340 ) | ( mc_dma_rd_rsp_vld_X341 ) | ( mc_dma_rd_rsp_vld_X342 ) | ( mc_dma_rd_rsp_vld_X343 ) | ( mc_dma_rd_rsp_vld_X344 ) | ( mc_dma_rd_rsp_vld_X345 ) | ( mc_dma_rd_rsp_vld_X346 ) | ( mc_dma_rd_rsp_vld_X347 ) | ( mc_dma_rd_rsp_vld_X348 ) | ( mc_dma_rd_rsp_vld_X349 ) | ( mc_dma_rd_rsp_vld_X350 ) | ( mc_dma_rd_rsp_vld_X351 ) | ( mc_dma_rd_rsp_vld_X352 ) | ( mc_dma_rd_rsp_vld_X353 ) | ( mc_dma_rd_rsp_vld_X354 ) | ( mc_dma_rd_rsp_vld_X355 ) | ( mc_dma_rd_rsp_vld_X356 ) | ( mc_dma_rd_rsp_vld_X357 ) | ( mc_dma_rd_rsp_vld_X358 ) | ( mc_dma_rd_rsp_vld_X359 ) | ( mc_dma_rd_rsp_vld_X360 ) | ( mc_dma_rd_rsp_vld_X361 ) | ( mc_dma_rd_rsp_vld_X362 ) | ( mc_dma_rd_rsp_vld_X363 ) | ( mc_dma_rd_rsp_vld_X364 ) | ( mc_dma_rd_rsp_vld_X365 ) | ( mc_dma_rd_rsp_vld_X366 ) | ( mc_dma_rd_rsp_vld_X367 ) | ( mc_dma_rd_rsp_vld_X368 ) | ( mc_dma_rd_rsp_vld_X369 ) | ( mc_dma_rd_rsp_vld_X370 ) | ( mc_dma_rd_rsp_vld_X371 ) | ( mc_dma_rd_rsp_vld_X372 ) | ( mc_dma_rd_rsp_vld_X373 ) | ( mc_dma_rd_rsp_vld_X374 ) | ( mc_dma_rd_rsp_vld_X375 ) | ( mc_dma_rd_rsp_vld_X376 ) | ( mc_dma_rd_rsp_vld_X377 ) | ( mc_dma_rd_rsp_vld_X378 ) | ( mc_dma_rd_rsp_vld_X379 ) | ( mc_dma_rd_rsp_vld_X380 ) | ( mc_dma_rd_rsp_vld_X381 ) | ( mc_dma_rd_rsp_vld_X382 ) | ( mc_dma_rd_rsp_vld_X383 ) | ( mc_dma_rd_rsp_vld_X384 ) | ( mc_dma_rd_rsp_vld_X385 ) | ( mc_dma_rd_rsp_vld_X386 ) | ( mc_dma_rd_rsp_vld_X387 ) | ( mc_dma_rd_rsp_vld_X388 ) | ( mc_dma_rd_rsp_vld_X389 ) | ( mc_dma_rd_rsp_vld_X390 ) | ( mc_dma_rd_rsp_vld_X391 ) | ( mc_dma_rd_rsp_vld_X392 ) | ( mc_dma_rd_rsp_vld_X393 ) | ( mc_dma_rd_rsp_vld_X394 ) | ( mc_dma_rd_rsp_vld_X395 ) | ( mc_dma_rd_rsp_vld_X396 ) | ( mc_dma_rd_rsp_vld_X397 ) | ( mc_dma_rd_rsp_vld_X398 ) | ( mc_dma_rd_rsp_vld_X399 ) | ( mc_dma_rd_rsp_vld_X400 ) | ( mc_dma_rd_rsp_vld_X401 ) | ( mc_dma_rd_rsp_vld_X402 ) | ( mc_dma_rd_rsp_vld_X403 ) | ( mc_dma_rd_rsp_vld_X404 ) | ( mc_dma_rd_rsp_vld_X405 ) | ( mc_dma_rd_rsp_vld_X406 ) | ( mc_dma_rd_rsp_vld_X407 ) | ( mc_dma_rd_rsp_vld_X408 ) | ( mc_dma_rd_rsp_vld_X409 ) | ( mc_dma_rd_rsp_vld_X410 ) | ( mc_dma_rd_rsp_vld_X411 ) | ( mc_dma_rd_rsp_vld_X412 ) | ( mc_dma_rd_rsp_vld_X413 ) | ( mc_dma_rd_rsp_vld_X414 ) | ( mc_dma_rd_rsp_vld_X415 ) | ( mc_dma_rd_rsp_vld_X416 ) | ( mc_dma_rd_rsp_vld_X417 ) | ( mc_dma_rd_rsp_vld_X418 ) | ( mc_dma_rd_rsp_vld_X419 ) | ( mc_dma_rd_rsp_vld_X420 ) | ( mc_dma_rd_rsp_vld_X421 ) | ( mc_dma_rd_rsp_vld_X422 ) | ( mc_dma_rd_rsp_vld_X423 ) | ( mc_dma_rd_rsp_vld_X424 ) | ( mc_dma_rd_rsp_vld_X425 ) | ( mc_dma_rd_rsp_vld_X426 ) | ( mc_dma_rd_rsp_vld_X427 ) | ( mc_dma_rd_rsp_vld_X428 ) | ( mc_dma_rd_rsp_vld_X429 ) | ( mc_dma_rd_rsp_vld_X430 ) | ( mc_dma_rd_rsp_vld_X431 ) | ( mc_dma_rd_rsp_vld_X432 ) | ( mc_dma_rd_rsp_vld_X433 ) | ( mc_dma_rd_rsp_vld_X434 ) | ( mc_dma_rd_rsp_vld_X435 ) | ( mc_dma_rd_rsp_vld_X436 ) | ( mc_dma_rd_rsp_vld_X437 ) | ( mc_dma_rd_rsp_vld_X438 ) | ( mc_dma_rd_rsp_vld_X439 ) | ( mc_dma_rd_rsp_vld_X440 ) | ( mc_dma_rd_rsp_vld_X441 ) | ( mc_dma_rd_rsp_vld_X442 ) | ( mc_dma_rd_rsp_vld_X443 ) | ( mc_dma_rd_rsp_vld_X444 ) | ( mc_dma_rd_rsp_vld_X445 ) | ( mc_dma_rd_rsp_vld_X446 ) | ( mc_dma_rd_rsp_vld_X447 ) | ( mc_dma_rd_rsp_vld_X448 ) | ( mc_dma_rd_rsp_vld_X449 ) | ( mc_dma_rd_rsp_vld_X450 ) | ( mc_dma_rd_rsp_vld_X451 ) | ( mc_dma_rd_rsp_vld_X452 ) | ( mc_dma_rd_rsp_vld_X453 ) | ( mc_dma_rd_rsp_vld_X454 ) | ( mc_dma_rd_rsp_vld_X455 ) | ( mc_dma_rd_rsp_vld_X456 ) | ( mc_dma_rd_rsp_vld_X457 ) | ( mc_dma_rd_rsp_vld_X458 ) | ( mc_dma_rd_rsp_vld_X459 ) | ( mc_dma_rd_rsp_vld_X460 ) | ( mc_dma_rd_rsp_vld_X461 ) | ( mc_dma_rd_rsp_vld_X462 ) | ( mc_dma_rd_rsp_vld_X463 ) | ( mc_dma_rd_rsp_vld_X464 ) | ( mc_dma_rd_rsp_vld_X465 ) | ( mc_dma_rd_rsp_vld_X466 ) | ( mc_dma_rd_rsp_vld_X467 ) | ( mc_dma_rd_rsp_vld_X468 ) | ( mc_dma_rd_rsp_vld_X469 ) | ( mc_dma_rd_rsp_vld_X470 ) | ( mc_dma_rd_rsp_vld_X471 ) | ( mc_dma_rd_rsp_vld_X472 ) | ( mc_dma_rd_rsp_vld_X473 ) | ( mc_dma_rd_rsp_vld_X474 ) | ( mc_dma_rd_rsp_vld_X475 ) | ( mc_dma_rd_rsp_vld_X476 ) | ( mc_dma_rd_rsp_vld_X477 ) | ( mc_dma_rd_rsp_vld_X478 ) | ( mc_dma_rd_rsp_vld_X479 ) | ( mc_dma_rd_rsp_vld_X480 ) | ( mc_dma_rd_rsp_vld_X481 ) | ( mc_dma_rd_rsp_vld_X482 ) | ( mc_dma_rd_rsp_vld_X483 ) | ( mc_dma_rd_rsp_vld_X484 ) | ( mc_dma_rd_rsp_vld_X485 ) | ( mc_dma_rd_rsp_vld_X486 ) | ( mc_dma_rd_rsp_vld_X487 ) | ( mc_dma_rd_rsp_vld_X488 ) | ( mc_dma_rd_rsp_vld_X489 ) | ( mc_dma_rd_rsp_vld_X490 ) | ( mc_dma_rd_rsp_vld_X491 ) | ( mc_dma_rd_rsp_vld_X492 ) | ( mc_dma_rd_rsp_vld_X493 ) | ( mc_dma_rd_rsp_vld_X494 ) | ( mc_dma_rd_rsp_vld_X495 ) | ( mc_dma_rd_rsp_vld_X496 ) | ( mc_dma_rd_rsp_vld_X497 ) | ( mc_dma_rd_rsp_vld_X498 ) | ( mc_dma_rd_rsp_vld_X499 ) | ( mc_dma_rd_rsp_vld_X500 ) | ( mc_dma_rd_rsp_vld_X501 ) | ( mc_dma_rd_rsp_vld_X502 ) | ( mc_dma_rd_rsp_vld_X503 ) | ( mc_dma_rd_rsp_vld_X504 ) | ( mc_dma_rd_rsp_vld_X505 ) | ( mc_dma_rd_rsp_vld_X506 ) | ( mc_dma_rd_rsp_vld_X507 ) | ( mc_dma_rd_rsp_vld_X508 ) | ( mc_dma_rd_rsp_vld_X509 ) | ( mc_dma_rd_rsp_vld_X510 ) | ( mc_dma_rd_rsp_vld_X511 ) | ( mc_dma_rd_rsp_vld_X512 ) | ( mc_dma_rd_rsp_vld_X513 ) | ( mc_dma_rd_rsp_vld_X514 );
  assign cmd_en_X = ( cmd_en_X0 ) | ( cmd_en_X1 ) | ( cmd_en_X2 ) | ( cmd_en_X3 ) | ( cmd_en_X4 ) | ( cmd_en_X5 ) | ( cmd_en_X6 ) | ( cmd_en_X7 );
  assign _050__X = ( _050__X0 ) | ( _050__X1 ) | ( _050__X2 );
  assign fifo_intr_wr_idle_X = ( fifo_intr_wr_idle_X0 );
  assign _049__X = ( _049__X0 );
  assign dma_wr_req_vld_X = ( dma_wr_req_vld_X0 ) | ( dma_wr_req_vld_X1 ) | ( dma_wr_req_vld_X2 ) | ( dma_wr_req_vld_X3 ) | ( dma_wr_req_vld_X4 ) | ( dma_wr_req_vld_X5 );
  assign surf_count_X = ( surf_count_X0 ) | ( surf_count_X1 ) | ( surf_count_X2 ) | ( surf_count_X3 );
  assign line_count_X = ( line_count_X0 ) | ( line_count_X1 ) | ( line_count_X2 );
  assign fangyuan1_X = ( fangyuan1_X0 );
  assign line_addr_X = ( line_addr_X0 ) | ( line_addr_X1 ) | ( line_addr_X2 ) | ( line_addr_X3 ) | ( line_addr_X4 );
  assign reg_line_stride_X = ( reg_line_stride_X0 ) | ( reg_line_stride_X1 );
  assign fangyuan0_X = ( fangyuan0_X0 );
  assign surf_addr_X = ( surf_addr_X0 ) | ( surf_addr_X1 ) | ( surf_addr_X2 );
  assign reg_surf_stride_X = ( reg_surf_stride_X0 ) | ( reg_surf_stride_X1 );
  assign beat_count_X = ( beat_count_X0 ) | ( beat_count_X1 ) | ( beat_count_X2 );
  assign stl_cnt_cur_X = ( stl_cnt_cur_X0 ) | ( stl_cnt_cur_X1 ) | ( stl_cnt_cur_X2 ) | ( stl_cnt_cur_X3 ) | ( stl_cnt_cur_X4 );
  assign st2ld_load_idle_X = ( st2ld_load_idle_X0 );
  assign st2gate_slcg_en_X = ( st2gate_slcg_en_X0 );
  assign st2csb_idle_X = ( st2csb_idle_X0 );
  assign st2csb_grp1_done_X = ( st2csb_grp1_done_X0 ) | ( st2csb_grp1_done_X1 );
  assign st2csb_grp0_done_X = ( st2csb_grp0_done_X0 ) | ( st2csb_grp0_done_X1 );
  assign mcif2bdma_rd_rsp_ready_X = ( mcif2bdma_rd_rsp_ready_X0 );
  assign ld2st_rd_prdy_X = ( ld2st_rd_prdy_X0 ) | ( ld2st_rd_prdy_X1 ) | ( ld2st_rd_prdy_X2 );
  assign dma_write_stall_count_X = ( dma_write_stall_count_X0 );
  assign cvif2bdma_rd_rsp_ready_X = ( cvif2bdma_rd_rsp_ready_X0 );
  assign bdma2mcif_wr_req_valid_X = ( bdma2mcif_wr_req_valid_X0 );
  assign bdma2mcif_wr_req_pd_X = ( bdma2mcif_wr_req_pd_X0 );
  assign bdma2mcif_rd_cdt_lat_fifo_pop_X = ( bdma2mcif_rd_cdt_lat_fifo_pop_X0 );
  assign bdma2cvif_wr_req_valid_X = ( bdma2cvif_wr_req_valid_X0 );
  assign bdma2cvif_wr_req_pd_X = ( bdma2cvif_wr_req_pd_X0 );
  assign bdma2cvif_rd_cdt_lat_fifo_pop_X = ( bdma2cvif_rd_cdt_lat_fifo_pop_X0 );
  assign mc_int_rd_rsp_ready_R = ( mc_int_rd_rsp_ready_X0 & mc_int_rd_rsp_ready_R0 ) | ( mc_int_rd_rsp_ready_X1 & mc_int_rd_rsp_ready_R1 );
  assign cv_int_rd_rsp_ready_R = ( cv_int_rd_rsp_ready_X0 & cv_int_rd_rsp_ready_R0 ) | ( cv_int_rd_rsp_ready_X1 & cv_int_rd_rsp_ready_R1 );
  assign mc_int_wr_req_valid_R = ( mc_int_wr_req_valid_X0 & mc_int_wr_req_valid_R0 ) | ( mc_int_wr_req_valid_X1 & mc_int_wr_req_valid_R1 );
  assign mc_int_wr_req_pd_R = ( mc_int_wr_req_pd_X0 & mc_int_wr_req_pd_R0 ) | ( mc_int_wr_req_pd_X1 & mc_int_wr_req_pd_R1 );
  assign cv_int_wr_req_valid_R = ( cv_int_wr_req_valid_X0 & cv_int_wr_req_valid_R0 ) | ( cv_int_wr_req_valid_X1 & cv_int_wr_req_valid_R1 );
  assign cv_int_wr_req_pd_R = ( cv_int_wr_req_pd_X0 & cv_int_wr_req_pd_R0 ) | ( cv_int_wr_req_pd_X1 & cv_int_wr_req_pd_R1 );
  assign fifo_intr_wr_pvld_R = ( fifo_intr_wr_pvld_X0 & fifo_intr_wr_pvld_R0 );
  assign bdma2cvif_wr_req_ready_R = ( bdma2cvif_wr_req_ready_X0 & bdma2cvif_wr_req_ready_R0 ) | ( bdma2cvif_wr_req_ready_X1 & bdma2cvif_wr_req_ready_R1 ) | ( bdma2cvif_wr_req_ready_X2 & bdma2cvif_wr_req_ready_R2 );
  assign cv_dma_wr_req_vld_R = ( cv_dma_wr_req_vld_X0 & cv_dma_wr_req_vld_R0 );
  assign bdma2mcif_wr_req_ready_R = ( bdma2mcif_wr_req_ready_X0 & bdma2mcif_wr_req_ready_R0 ) | ( bdma2mcif_wr_req_ready_X1 & bdma2mcif_wr_req_ready_R1 ) | ( bdma2mcif_wr_req_ready_X2 & bdma2mcif_wr_req_ready_R2 );
  assign mc_dma_wr_req_vld_R = ( mc_dma_wr_req_vld_X0 & mc_dma_wr_req_vld_R0 );
  assign cvif2bdma_rd_rsp_valid_R = ( cvif2bdma_rd_rsp_valid_X0 & cvif2bdma_rd_rsp_valid_R0 ) | ( cvif2bdma_rd_rsp_valid_X1 & cvif2bdma_rd_rsp_valid_R1 ) | ( cvif2bdma_rd_rsp_valid_X2 & cvif2bdma_rd_rsp_valid_R2 );
  assign cvif2bdma_rd_rsp_pd_R = ( cvif2bdma_rd_rsp_pd_X0 & cvif2bdma_rd_rsp_pd_R0 ) | ( cvif2bdma_rd_rsp_pd_X1 & cvif2bdma_rd_rsp_pd_R1 ) | ( cvif2bdma_rd_rsp_pd_X2 & cvif2bdma_rd_rsp_pd_R2 );
  assign mcif2bdma_rd_rsp_valid_R = ( mcif2bdma_rd_rsp_valid_X0 & mcif2bdma_rd_rsp_valid_R0 ) | ( mcif2bdma_rd_rsp_valid_X1 & mcif2bdma_rd_rsp_valid_R1 ) | ( mcif2bdma_rd_rsp_valid_X2 & mcif2bdma_rd_rsp_valid_R2 );
  assign mcif2bdma_rd_rsp_pd_R = ( mcif2bdma_rd_rsp_pd_X0 & mcif2bdma_rd_rsp_pd_R0 ) | ( mcif2bdma_rd_rsp_pd_X1 & mcif2bdma_rd_rsp_pd_R1 ) | ( mcif2bdma_rd_rsp_pd_X2 & mcif2bdma_rd_rsp_pd_R2 );
  assign dma_rd_rsp_rdy_R = ( dma_rd_rsp_rdy_X0 & dma_rd_rsp_rdy_R0 ) | ( dma_rd_rsp_rdy_X1 & dma_rd_rsp_rdy_R1 );
  assign pwrbus_ram_pd_R = ( pwrbus_ram_pd_X0 & pwrbus_ram_pd_R0 ) | ( pwrbus_ram_pd_X1 & pwrbus_ram_pd_R1 );
  assign nvdla_core_rstn_R = ( nvdla_core_rstn_X0 & nvdla_core_rstn_R0 ) | ( nvdla_core_rstn_X1 & nvdla_core_rstn_R1 ) | ( nvdla_core_rstn_X2 & nvdla_core_rstn_R2 ) | ( nvdla_core_rstn_X3 & nvdla_core_rstn_R3 ) | ( nvdla_core_rstn_X4 & nvdla_core_rstn_R4 ) | ( nvdla_core_rstn_X5 & nvdla_core_rstn_R5 );
  assign dma_rd_rsp_vld_R = ( dma_rd_rsp_vld_X0 & dma_rd_rsp_vld_R0 );
  assign dma_rd_rsp_pd_R = ( dma_rd_rsp_pd_X0 & dma_rd_rsp_pd_R0 );
  assign _048__R = ( _048__X0 & _048__R0 );
  assign stl_cnt_new_R = ( stl_cnt_new_X0 & stl_cnt_new_R0 );
  assign stl_cnt_inc_R = ( stl_cnt_inc_X0 & stl_cnt_inc_R0 ) | ( stl_cnt_inc_X1 & stl_cnt_inc_R1 );
  assign dma_write_stall_count_inc_R = ( dma_write_stall_count_inc_X0 & dma_write_stall_count_inc_R0 ) | ( dma_write_stall_count_inc_X1 & dma_write_stall_count_inc_R1 );
  assign reg_cmd_interrupt_ptr_R = ( reg_cmd_interrupt_ptr_X0 & reg_cmd_interrupt_ptr_R0 ) | ( reg_cmd_interrupt_ptr_X1 & reg_cmd_interrupt_ptr_R1 ) | ( reg_cmd_interrupt_ptr_X2 & reg_cmd_interrupt_ptr_R2 );
  assign _066__R = ( _066__X0 & _066__R0 );
  assign _065__R = ( _065__X0 & _065__R0 );
  assign tran_cmd_accept_R = ( tran_cmd_accept_X0 & tran_cmd_accept_R0 ) | ( tran_cmd_accept_X1 & tran_cmd_accept_R1 );
  assign _064__R = ( _064__X0 & _064__R0 );
  assign _027__R = ( _027__X0 & _027__R0 );
  assign _063__R = ( _063__X0 & _063__R0 );
  assign _062__R = ( _062__X0 & _062__R0 );
  assign _029__R = ( _029__X0 & _029__R0 );
  assign _061__R = ( _061__X0 & _061__R0 );
  assign ld2st_rd_pd_R = ( ld2st_rd_pd_X0 & ld2st_rd_pd_R0 ) | ( ld2st_rd_pd_X1 & ld2st_rd_pd_R1 ) | ( ld2st_rd_pd_X2 & ld2st_rd_pd_R2 );
  assign ld2st_rd_accept_R = ( ld2st_rd_accept_X0 & ld2st_rd_accept_R0 ) | ( ld2st_rd_accept_X1 & ld2st_rd_accept_R1 ) | ( ld2st_rd_accept_X2 & ld2st_rd_accept_R2 ) | ( ld2st_rd_accept_X3 & ld2st_rd_accept_R3 ) | ( ld2st_rd_accept_X4 & ld2st_rd_accept_R4 ) | ( ld2st_rd_accept_X5 & ld2st_rd_accept_R5 ) | ( ld2st_rd_accept_X6 & ld2st_rd_accept_R6 ) | ( ld2st_rd_accept_X7 & ld2st_rd_accept_R7 ) | ( ld2st_rd_accept_X8 & ld2st_rd_accept_R8 ) | ( ld2st_rd_accept_X9 & ld2st_rd_accept_R9 ) | ( ld2st_rd_accept_X10 & ld2st_rd_accept_R10 );
  assign _060__R = ( _060__X0 & _060__R0 );
  assign _028__R = ( _028__X0 & _028__R0 ) | ( _028__X1 & _028__R1 );
  assign _059__R = ( _059__X0 & _059__R0 );
  assign _030__R = ( _030__X0 & _030__R0 );
  assign _058__R = ( _058__X0 & _058__R0 );
  assign _057__R = ( _057__X0 & _057__R0 );
  assign _031__R = ( _031__X0 & _031__R0 );
  assign fangyuan7_R = ( fangyuan7_X0 & fangyuan7_R0 );
  assign fangyuan6_R = ( fangyuan6_X0 & fangyuan6_R0 );
  assign dma_wr_dat_data_R = ( dma_wr_dat_data_X0 & dma_wr_dat_data_R0 ) | ( dma_wr_dat_data_X1 & dma_wr_dat_data_R1 );
  assign dma_wr_dat_mask_R = ( dma_wr_dat_mask_X0 & dma_wr_dat_mask_R0 ) | ( dma_wr_dat_mask_X1 & dma_wr_dat_mask_R1 );
  assign _039__R = ( _039__X0 & _039__R0 );
  assign ack_bot_id_R = ( ack_bot_id_X0 & ack_bot_id_R0 ) | ( ack_bot_id_X1 & ack_bot_id_R1 );
  assign _040__R = ( _040__X0 & _040__R0 );
  assign _056__R = ( _056__X0 & _056__R0 );
  assign _055__R = ( _055__X0 & _055__R0 );
  assign stl_cnt_nxt_R = ( stl_cnt_nxt_X0 & stl_cnt_nxt_R0 );
  assign dma_write_stall_count_cen_R = ( dma_write_stall_count_cen_X0 & dma_write_stall_count_cen_R0 );
  assign _005__R = ( _005__X0 & _005__R0 );
  assign _004__R = ( _004__X0 & _004__R0 );
  assign _026__R = ( _026__X0 & _026__R0 );
  assign _015__R = ( _015__X0 & _015__R0 );
  assign _014__R = ( _014__X0 & _014__R0 );
  assign _013__R = ( _013__X0 & _013__R0 );
  assign _021__R = ( _021__X0 & _021__R0 );
  assign _020__R = ( _020__X0 & _020__R0 );
  assign _019__R = ( _019__X0 & _019__R0 );
  assign _018__R = ( _018__X0 & _018__R0 );
  assign _017__R = ( _017__X0 & _017__R0 );
  assign _016__R = ( _016__X0 & _016__R0 );
  assign _009__R = ( _009__X0 & _009__R0 );
  assign _007__R = ( _007__X0 & _007__R0 );
  assign _006__R = ( _006__X0 & _006__R0 );
  assign _010__R = ( _010__X0 & _010__R0 );
  assign _024__R = ( _024__X0 & _024__R0 );
  assign _011__R = ( _011__X0 & _011__R0 );
  assign _025__R = ( _025__X0 & _025__R0 );
  assign _000__R = ( _000__X0 & _000__R0 );
  assign _001__R = ( _001__X0 & _001__R0 );
  assign _002__R = ( _002__X0 & _002__R0 );
  assign _003__R = ( _003__X0 & _003__R0 );
  assign mcif2bdma_wr_rsp_complete_R = ( mcif2bdma_wr_rsp_complete_X0 & mcif2bdma_wr_rsp_complete_R0 ) | ( mcif2bdma_wr_rsp_complete_X1 & mcif2bdma_wr_rsp_complete_R1 );
  assign cvif2bdma_wr_rsp_complete_R = ( cvif2bdma_wr_rsp_complete_X0 & cvif2bdma_wr_rsp_complete_R0 ) | ( cvif2bdma_wr_rsp_complete_X1 & cvif2bdma_wr_rsp_complete_R1 );
  assign _012__R = ( _012__X0 & _012__R0 );
  assign _008__R = ( _008__X0 & _008__R0 );
  assign _023__R = ( _023__X0 & _023__R0 );
  assign _022__R = ( _022__X0 & _022__R0 );
  assign cv_releasing_R = ( cv_releasing_X0 & cv_releasing_R0 );
  assign mc_releasing_R = ( mc_releasing_X0 & mc_releasing_R0 );
  assign cv_pending_R = ( cv_pending_X0 & cv_pending_R0 ) | ( cv_pending_X1 & cv_pending_R1 );
  assign cv_dma_wr_rsp_complete_R = ( cv_dma_wr_rsp_complete_X0 & cv_dma_wr_rsp_complete_R0 ) | ( cv_dma_wr_rsp_complete_X1 & cv_dma_wr_rsp_complete_R1 );
  assign mc_pending_R = ( mc_pending_X0 & mc_pending_R0 ) | ( mc_pending_X1 & mc_pending_R1 );
  assign mc_dma_wr_rsp_complete_R = ( mc_dma_wr_rsp_complete_X0 & mc_dma_wr_rsp_complete_R0 ) | ( mc_dma_wr_rsp_complete_X1 & mc_dma_wr_rsp_complete_R1 );
  assign cv_wr_req_rdyi_R = ( cv_wr_req_rdyi_X0 & cv_wr_req_rdyi_R0 );
  assign mc_wr_req_rdyi_R = ( mc_wr_req_rdyi_X0 & mc_wr_req_rdyi_R0 );
  assign dma_wr_dat_vld_R = ( dma_wr_dat_vld_X0 & dma_wr_dat_vld_R0 );
  assign fangyuan5_R = ( fangyuan5_X0 & fangyuan5_R0 );
  assign _032__R = ( _032__X0 & _032__R0 );
  assign _052__R = ( _052__X0 & _052__R0 );
  assign ack_top_rdy_R = ( ack_top_rdy_X0 & ack_top_rdy_R0 ) | ( ack_top_rdy_X1 & ack_top_rdy_R1 ) | ( ack_top_rdy_X2 & ack_top_rdy_R2 );
  assign _051__R = ( _051__X0 & _051__R0 );
  assign _035__R = ( _035__X0 & _035__R0 );
  assign ack_top_vld_R = ( ack_top_vld_X0 & ack_top_vld_R0 ) | ( ack_top_vld_X1 & ack_top_vld_R1 );
  assign st_idle_R = ( st_idle_X0 & st_idle_R0 ) | ( st_idle_X1 & st_idle_R1 );
  assign _045__R = ( _045__X0 & _045__R0 );
  assign is_surf_last_R = ( is_surf_last_X0 & is_surf_last_R0 ) | ( is_surf_last_X1 & is_surf_last_R1 ) | ( is_surf_last_X2 & is_surf_last_R2 ) | ( is_surf_last_X3 & is_surf_last_R3 ) | ( is_surf_last_X4 & is_surf_last_R4 );
  assign _044__R = ( _044__X0 & _044__R0 );
  assign reg_surf_repeat_number_R = ( reg_surf_repeat_number_X0 & reg_surf_repeat_number_R0 ) | ( reg_surf_repeat_number_X1 & reg_surf_repeat_number_R1 );
  assign reg_line_repeat_number_R = ( reg_line_repeat_number_X0 & reg_line_repeat_number_R0 ) | ( reg_line_repeat_number_X1 & reg_line_repeat_number_R1 );
  assign reg_line_size_R = ( reg_line_size_X0 & reg_line_size_R0 ) | ( reg_line_size_X1 & reg_line_size_R1 ) | ( reg_line_size_X2 & reg_line_size_R2 ) | ( reg_line_size_X3 & reg_line_size_R3 ) | ( reg_line_size_X4 & reg_line_size_R4 ) | ( reg_line_size_X5 & reg_line_size_R5 );
  assign _054__R = ( _054__X0 & _054__R0 );
  assign _047__R = ( _047__X0 & _047__R0 );
  assign _053__R = ( _053__X0 & _053__R0 );
  assign ack_top_id_R = ( ack_top_id_X0 & ack_top_id_R0 ) | ( ack_top_id_X1 & ack_top_id_R1 ) | ( ack_top_id_X2 & ack_top_id_R2 ) | ( ack_top_id_X3 & ack_top_id_R3 ) | ( ack_top_id_X4 & ack_top_id_R4 );
  assign ack_bot_rdy_R = ( ack_bot_rdy_X0 & ack_bot_rdy_R0 ) | ( ack_bot_rdy_X1 & ack_bot_rdy_R1 ) | ( ack_bot_rdy_X2 & ack_bot_rdy_R2 );
  assign ack_bot_vld_R = ( ack_bot_vld_X0 & ack_bot_vld_R0 ) | ( ack_bot_vld_X1 & ack_bot_vld_R1 ) | ( ack_bot_vld_X2 & ack_bot_vld_R2 ) | ( ack_bot_vld_X3 & ack_bot_vld_R3 );
  assign ack_raw_rdy_R = ( ack_raw_rdy_X0 & ack_raw_rdy_R0 ) | ( ack_raw_rdy_X1 & ack_raw_rdy_R1 );
  assign ack_raw_vld_R = ( ack_raw_vld_X0 & ack_raw_vld_R0 ) | ( ack_raw_vld_X1 & ack_raw_vld_R1 );
  assign require_ack_R = ( require_ack_X0 & require_ack_R0 );
  assign _038__R = ( _038__X0 & _038__R0 );
  assign dma_wr_req_pd_R = ( dma_wr_req_pd_X0 & dma_wr_req_pd_R0 ) | ( dma_wr_req_pd_X1 & dma_wr_req_pd_R1 ) | ( dma_wr_req_pd_X2 & dma_wr_req_pd_R2 );
  assign mc_dma_wr_req_rdy_R = ( mc_dma_wr_req_rdy_X0 & mc_dma_wr_req_rdy_R0 );
  assign cv_dma_wr_req_rdy_R = ( cv_dma_wr_req_rdy_X0 & cv_dma_wr_req_rdy_R0 );
  assign reg_cmd_dst_ram_type_R = ( reg_cmd_dst_ram_type_X0 & reg_cmd_dst_ram_type_R0 ) | ( reg_cmd_dst_ram_type_X1 & reg_cmd_dst_ram_type_R1 ) | ( reg_cmd_dst_ram_type_X2 & reg_cmd_dst_ram_type_R2 ) | ( reg_cmd_dst_ram_type_X3 & reg_cmd_dst_ram_type_R3 ) | ( reg_cmd_dst_ram_type_X4 & reg_cmd_dst_ram_type_R4 ) | ( reg_cmd_dst_ram_type_X5 & reg_cmd_dst_ram_type_R5 ) | ( reg_cmd_dst_ram_type_X6 & reg_cmd_dst_ram_type_R6 );
  assign _046__R = ( _046__X0 & _046__R0 ) | ( _046__X1 & _046__R1 );
  assign reg_cmd_interrupt_R = ( reg_cmd_interrupt_X0 & reg_cmd_interrupt_R0 ) | ( reg_cmd_interrupt_X1 & reg_cmd_interrupt_R1 );
  assign tran_cmd_valid_R = ( tran_cmd_valid_X0 & tran_cmd_valid_R0 ) | ( tran_cmd_valid_X1 & tran_cmd_valid_R1 ) | ( tran_cmd_valid_X2 & tran_cmd_valid_R2 );
  assign dat_en_R = ( dat_en_X0 & dat_en_R0 ) | ( dat_en_X1 & dat_en_R1 ) | ( dat_en_X2 & dat_en_R2 );
  assign dma_wr_req_rdy_R = ( dma_wr_req_rdy_X0 & dma_wr_req_rdy_R0 ) | ( dma_wr_req_rdy_X1 & dma_wr_req_rdy_R1 ) | ( dma_wr_req_rdy_X2 & dma_wr_req_rdy_R2 ) | ( dma_wr_req_rdy_X3 & dma_wr_req_rdy_R3 ) | ( dma_wr_req_rdy_X4 & dma_wr_req_rdy_R4 );
  assign fifo_intr_rd_pd_R = ( fifo_intr_rd_pd_X0 & fifo_intr_rd_pd_R0 ) | ( fifo_intr_rd_pd_X1 & fifo_intr_rd_pd_R1 );
  assign _043__R = ( _043__X0 & _043__R0 );
  assign _037__R = ( _037__X0 & _037__R0 ) | ( _037__X1 & _037__R1 );
  assign dma_wr_rsp_complete_R = ( dma_wr_rsp_complete_X0 & dma_wr_rsp_complete_R0 ) | ( dma_wr_rsp_complete_X1 & dma_wr_rsp_complete_R1 ) | ( dma_wr_rsp_complete_X2 & dma_wr_rsp_complete_R2 ) | ( dma_wr_rsp_complete_X3 & dma_wr_rsp_complete_R3 );
  assign fifo_intr_rd_pvld_R = ( fifo_intr_rd_pvld_X0 & fifo_intr_rd_pvld_R0 );
  assign dma_wr_cmd_require_ack_R = ( dma_wr_cmd_require_ack_X0 & dma_wr_cmd_require_ack_R0 ) | ( dma_wr_cmd_require_ack_X1 & dma_wr_cmd_require_ack_R1 ) | ( dma_wr_cmd_require_ack_X2 & dma_wr_cmd_require_ack_R2 );
  assign _036__R = ( _036__X0 & _036__R0 );
  assign dma_wr_cmd_rdy_R = ( dma_wr_cmd_rdy_X0 & dma_wr_cmd_rdy_R0 ) | ( dma_wr_cmd_rdy_X1 & dma_wr_cmd_rdy_R1 );
  assign dma_wr_cmd_vld_R = ( dma_wr_cmd_vld_X0 & dma_wr_cmd_vld_R0 ) | ( dma_wr_cmd_vld_X1 & dma_wr_cmd_vld_R1 );
  assign dma_wr_dat_rdy_R = ( dma_wr_dat_rdy_X0 & dma_wr_dat_rdy_R0 ) | ( dma_wr_dat_rdy_X1 & dma_wr_dat_rdy_R1 ) | ( dma_wr_dat_rdy_X2 & dma_wr_dat_rdy_R2 );
  assign dma_wr_dat_pvld_R = ( dma_wr_dat_pvld_X0 & dma_wr_dat_pvld_R0 ) | ( dma_wr_dat_pvld_X1 & dma_wr_dat_pvld_R1 );
  assign ld2st_rd_pvld_R = ( ld2st_rd_pvld_X0 & ld2st_rd_pvld_R0 ) | ( ld2st_rd_pvld_X1 & ld2st_rd_pvld_R1 );
  assign is_cube_last_R = ( is_cube_last_X0 & is_cube_last_R0 ) | ( is_cube_last_X1 & is_cube_last_R1 ) | ( is_cube_last_X2 & is_cube_last_R2 );
  assign _034__R = ( _034__X0 & _034__R0 ) | ( _034__X1 & _034__R1 ) | ( _034__X2 & _034__R2 ) | ( _034__X3 & _034__R3 ) | ( _034__X4 & _034__R4 ) | ( _034__X5 & _034__R5 ) | ( _034__X6 & _034__R6 );
  assign is_last_beat_R = ( is_last_beat_X0 & is_last_beat_R0 ) | ( is_last_beat_X1 & is_last_beat_R1 ) | ( is_last_beat_X2 & is_last_beat_R2 );
  assign tran_dat_accept_R = ( tran_dat_accept_X0 & tran_dat_accept_R0 ) | ( tran_dat_accept_X1 & tran_dat_accept_R1 );
  assign _042__R = ( _042__X0 & _042__R0 );
  assign reg_cmd_src_ram_type_R = ( reg_cmd_src_ram_type_X0 & reg_cmd_src_ram_type_R0 ) | ( reg_cmd_src_ram_type_X1 & reg_cmd_src_ram_type_R1 ) | ( reg_cmd_src_ram_type_X2 & reg_cmd_src_ram_type_R2 ) | ( reg_cmd_src_ram_type_X3 & reg_cmd_src_ram_type_R3 );
  assign dma_rd_cdt_lat_fifo_pop_R = ( dma_rd_cdt_lat_fifo_pop_X0 & dma_rd_cdt_lat_fifo_pop_R0 ) | ( dma_rd_cdt_lat_fifo_pop_X1 & dma_rd_cdt_lat_fifo_pop_R1 );
  assign cv_dma_rd_rsp_pd_R = ( cv_dma_rd_rsp_pd_X0 & cv_dma_rd_rsp_pd_R0 );
  assign fangyuan4_R = ( fangyuan4_X0 & fangyuan4_R0 );
  assign cv_dma_rd_rsp_vld_R = ( cv_dma_rd_rsp_vld_X0 & cv_dma_rd_rsp_vld_R0 ) | ( cv_dma_rd_rsp_vld_X1 & cv_dma_rd_rsp_vld_R1 ) | ( cv_dma_rd_rsp_vld_X2 & cv_dma_rd_rsp_vld_R2 ) | ( cv_dma_rd_rsp_vld_X3 & cv_dma_rd_rsp_vld_R3 ) | ( cv_dma_rd_rsp_vld_X4 & cv_dma_rd_rsp_vld_R4 ) | ( cv_dma_rd_rsp_vld_X5 & cv_dma_rd_rsp_vld_R5 ) | ( cv_dma_rd_rsp_vld_X6 & cv_dma_rd_rsp_vld_R6 ) | ( cv_dma_rd_rsp_vld_X7 & cv_dma_rd_rsp_vld_R7 ) | ( cv_dma_rd_rsp_vld_X8 & cv_dma_rd_rsp_vld_R8 ) | ( cv_dma_rd_rsp_vld_X9 & cv_dma_rd_rsp_vld_R9 ) | ( cv_dma_rd_rsp_vld_X10 & cv_dma_rd_rsp_vld_R10 ) | ( cv_dma_rd_rsp_vld_X11 & cv_dma_rd_rsp_vld_R11 ) | ( cv_dma_rd_rsp_vld_X12 & cv_dma_rd_rsp_vld_R12 ) | ( cv_dma_rd_rsp_vld_X13 & cv_dma_rd_rsp_vld_R13 ) | ( cv_dma_rd_rsp_vld_X14 & cv_dma_rd_rsp_vld_R14 ) | ( cv_dma_rd_rsp_vld_X15 & cv_dma_rd_rsp_vld_R15 ) | ( cv_dma_rd_rsp_vld_X16 & cv_dma_rd_rsp_vld_R16 ) | ( cv_dma_rd_rsp_vld_X17 & cv_dma_rd_rsp_vld_R17 ) | ( cv_dma_rd_rsp_vld_X18 & cv_dma_rd_rsp_vld_R18 ) | ( cv_dma_rd_rsp_vld_X19 & cv_dma_rd_rsp_vld_R19 ) | ( cv_dma_rd_rsp_vld_X20 & cv_dma_rd_rsp_vld_R20 ) | ( cv_dma_rd_rsp_vld_X21 & cv_dma_rd_rsp_vld_R21 ) | ( cv_dma_rd_rsp_vld_X22 & cv_dma_rd_rsp_vld_R22 ) | ( cv_dma_rd_rsp_vld_X23 & cv_dma_rd_rsp_vld_R23 ) | ( cv_dma_rd_rsp_vld_X24 & cv_dma_rd_rsp_vld_R24 ) | ( cv_dma_rd_rsp_vld_X25 & cv_dma_rd_rsp_vld_R25 ) | ( cv_dma_rd_rsp_vld_X26 & cv_dma_rd_rsp_vld_R26 ) | ( cv_dma_rd_rsp_vld_X27 & cv_dma_rd_rsp_vld_R27 ) | ( cv_dma_rd_rsp_vld_X28 & cv_dma_rd_rsp_vld_R28 ) | ( cv_dma_rd_rsp_vld_X29 & cv_dma_rd_rsp_vld_R29 ) | ( cv_dma_rd_rsp_vld_X30 & cv_dma_rd_rsp_vld_R30 ) | ( cv_dma_rd_rsp_vld_X31 & cv_dma_rd_rsp_vld_R31 ) | ( cv_dma_rd_rsp_vld_X32 & cv_dma_rd_rsp_vld_R32 ) | ( cv_dma_rd_rsp_vld_X33 & cv_dma_rd_rsp_vld_R33 ) | ( cv_dma_rd_rsp_vld_X34 & cv_dma_rd_rsp_vld_R34 ) | ( cv_dma_rd_rsp_vld_X35 & cv_dma_rd_rsp_vld_R35 ) | ( cv_dma_rd_rsp_vld_X36 & cv_dma_rd_rsp_vld_R36 ) | ( cv_dma_rd_rsp_vld_X37 & cv_dma_rd_rsp_vld_R37 ) | ( cv_dma_rd_rsp_vld_X38 & cv_dma_rd_rsp_vld_R38 ) | ( cv_dma_rd_rsp_vld_X39 & cv_dma_rd_rsp_vld_R39 ) | ( cv_dma_rd_rsp_vld_X40 & cv_dma_rd_rsp_vld_R40 ) | ( cv_dma_rd_rsp_vld_X41 & cv_dma_rd_rsp_vld_R41 ) | ( cv_dma_rd_rsp_vld_X42 & cv_dma_rd_rsp_vld_R42 ) | ( cv_dma_rd_rsp_vld_X43 & cv_dma_rd_rsp_vld_R43 ) | ( cv_dma_rd_rsp_vld_X44 & cv_dma_rd_rsp_vld_R44 ) | ( cv_dma_rd_rsp_vld_X45 & cv_dma_rd_rsp_vld_R45 ) | ( cv_dma_rd_rsp_vld_X46 & cv_dma_rd_rsp_vld_R46 ) | ( cv_dma_rd_rsp_vld_X47 & cv_dma_rd_rsp_vld_R47 ) | ( cv_dma_rd_rsp_vld_X48 & cv_dma_rd_rsp_vld_R48 ) | ( cv_dma_rd_rsp_vld_X49 & cv_dma_rd_rsp_vld_R49 ) | ( cv_dma_rd_rsp_vld_X50 & cv_dma_rd_rsp_vld_R50 ) | ( cv_dma_rd_rsp_vld_X51 & cv_dma_rd_rsp_vld_R51 ) | ( cv_dma_rd_rsp_vld_X52 & cv_dma_rd_rsp_vld_R52 ) | ( cv_dma_rd_rsp_vld_X53 & cv_dma_rd_rsp_vld_R53 ) | ( cv_dma_rd_rsp_vld_X54 & cv_dma_rd_rsp_vld_R54 ) | ( cv_dma_rd_rsp_vld_X55 & cv_dma_rd_rsp_vld_R55 ) | ( cv_dma_rd_rsp_vld_X56 & cv_dma_rd_rsp_vld_R56 ) | ( cv_dma_rd_rsp_vld_X57 & cv_dma_rd_rsp_vld_R57 ) | ( cv_dma_rd_rsp_vld_X58 & cv_dma_rd_rsp_vld_R58 ) | ( cv_dma_rd_rsp_vld_X59 & cv_dma_rd_rsp_vld_R59 ) | ( cv_dma_rd_rsp_vld_X60 & cv_dma_rd_rsp_vld_R60 ) | ( cv_dma_rd_rsp_vld_X61 & cv_dma_rd_rsp_vld_R61 ) | ( cv_dma_rd_rsp_vld_X62 & cv_dma_rd_rsp_vld_R62 ) | ( cv_dma_rd_rsp_vld_X63 & cv_dma_rd_rsp_vld_R63 ) | ( cv_dma_rd_rsp_vld_X64 & cv_dma_rd_rsp_vld_R64 ) | ( cv_dma_rd_rsp_vld_X65 & cv_dma_rd_rsp_vld_R65 ) | ( cv_dma_rd_rsp_vld_X66 & cv_dma_rd_rsp_vld_R66 ) | ( cv_dma_rd_rsp_vld_X67 & cv_dma_rd_rsp_vld_R67 ) | ( cv_dma_rd_rsp_vld_X68 & cv_dma_rd_rsp_vld_R68 ) | ( cv_dma_rd_rsp_vld_X69 & cv_dma_rd_rsp_vld_R69 ) | ( cv_dma_rd_rsp_vld_X70 & cv_dma_rd_rsp_vld_R70 ) | ( cv_dma_rd_rsp_vld_X71 & cv_dma_rd_rsp_vld_R71 ) | ( cv_dma_rd_rsp_vld_X72 & cv_dma_rd_rsp_vld_R72 ) | ( cv_dma_rd_rsp_vld_X73 & cv_dma_rd_rsp_vld_R73 ) | ( cv_dma_rd_rsp_vld_X74 & cv_dma_rd_rsp_vld_R74 ) | ( cv_dma_rd_rsp_vld_X75 & cv_dma_rd_rsp_vld_R75 ) | ( cv_dma_rd_rsp_vld_X76 & cv_dma_rd_rsp_vld_R76 ) | ( cv_dma_rd_rsp_vld_X77 & cv_dma_rd_rsp_vld_R77 ) | ( cv_dma_rd_rsp_vld_X78 & cv_dma_rd_rsp_vld_R78 ) | ( cv_dma_rd_rsp_vld_X79 & cv_dma_rd_rsp_vld_R79 ) | ( cv_dma_rd_rsp_vld_X80 & cv_dma_rd_rsp_vld_R80 ) | ( cv_dma_rd_rsp_vld_X81 & cv_dma_rd_rsp_vld_R81 ) | ( cv_dma_rd_rsp_vld_X82 & cv_dma_rd_rsp_vld_R82 ) | ( cv_dma_rd_rsp_vld_X83 & cv_dma_rd_rsp_vld_R83 ) | ( cv_dma_rd_rsp_vld_X84 & cv_dma_rd_rsp_vld_R84 ) | ( cv_dma_rd_rsp_vld_X85 & cv_dma_rd_rsp_vld_R85 ) | ( cv_dma_rd_rsp_vld_X86 & cv_dma_rd_rsp_vld_R86 ) | ( cv_dma_rd_rsp_vld_X87 & cv_dma_rd_rsp_vld_R87 ) | ( cv_dma_rd_rsp_vld_X88 & cv_dma_rd_rsp_vld_R88 ) | ( cv_dma_rd_rsp_vld_X89 & cv_dma_rd_rsp_vld_R89 ) | ( cv_dma_rd_rsp_vld_X90 & cv_dma_rd_rsp_vld_R90 ) | ( cv_dma_rd_rsp_vld_X91 & cv_dma_rd_rsp_vld_R91 ) | ( cv_dma_rd_rsp_vld_X92 & cv_dma_rd_rsp_vld_R92 ) | ( cv_dma_rd_rsp_vld_X93 & cv_dma_rd_rsp_vld_R93 ) | ( cv_dma_rd_rsp_vld_X94 & cv_dma_rd_rsp_vld_R94 ) | ( cv_dma_rd_rsp_vld_X95 & cv_dma_rd_rsp_vld_R95 ) | ( cv_dma_rd_rsp_vld_X96 & cv_dma_rd_rsp_vld_R96 ) | ( cv_dma_rd_rsp_vld_X97 & cv_dma_rd_rsp_vld_R97 ) | ( cv_dma_rd_rsp_vld_X98 & cv_dma_rd_rsp_vld_R98 ) | ( cv_dma_rd_rsp_vld_X99 & cv_dma_rd_rsp_vld_R99 ) | ( cv_dma_rd_rsp_vld_X100 & cv_dma_rd_rsp_vld_R100 ) | ( cv_dma_rd_rsp_vld_X101 & cv_dma_rd_rsp_vld_R101 ) | ( cv_dma_rd_rsp_vld_X102 & cv_dma_rd_rsp_vld_R102 ) | ( cv_dma_rd_rsp_vld_X103 & cv_dma_rd_rsp_vld_R103 ) | ( cv_dma_rd_rsp_vld_X104 & cv_dma_rd_rsp_vld_R104 ) | ( cv_dma_rd_rsp_vld_X105 & cv_dma_rd_rsp_vld_R105 ) | ( cv_dma_rd_rsp_vld_X106 & cv_dma_rd_rsp_vld_R106 ) | ( cv_dma_rd_rsp_vld_X107 & cv_dma_rd_rsp_vld_R107 ) | ( cv_dma_rd_rsp_vld_X108 & cv_dma_rd_rsp_vld_R108 ) | ( cv_dma_rd_rsp_vld_X109 & cv_dma_rd_rsp_vld_R109 ) | ( cv_dma_rd_rsp_vld_X110 & cv_dma_rd_rsp_vld_R110 ) | ( cv_dma_rd_rsp_vld_X111 & cv_dma_rd_rsp_vld_R111 ) | ( cv_dma_rd_rsp_vld_X112 & cv_dma_rd_rsp_vld_R112 ) | ( cv_dma_rd_rsp_vld_X113 & cv_dma_rd_rsp_vld_R113 ) | ( cv_dma_rd_rsp_vld_X114 & cv_dma_rd_rsp_vld_R114 ) | ( cv_dma_rd_rsp_vld_X115 & cv_dma_rd_rsp_vld_R115 ) | ( cv_dma_rd_rsp_vld_X116 & cv_dma_rd_rsp_vld_R116 ) | ( cv_dma_rd_rsp_vld_X117 & cv_dma_rd_rsp_vld_R117 ) | ( cv_dma_rd_rsp_vld_X118 & cv_dma_rd_rsp_vld_R118 ) | ( cv_dma_rd_rsp_vld_X119 & cv_dma_rd_rsp_vld_R119 ) | ( cv_dma_rd_rsp_vld_X120 & cv_dma_rd_rsp_vld_R120 ) | ( cv_dma_rd_rsp_vld_X121 & cv_dma_rd_rsp_vld_R121 ) | ( cv_dma_rd_rsp_vld_X122 & cv_dma_rd_rsp_vld_R122 ) | ( cv_dma_rd_rsp_vld_X123 & cv_dma_rd_rsp_vld_R123 ) | ( cv_dma_rd_rsp_vld_X124 & cv_dma_rd_rsp_vld_R124 ) | ( cv_dma_rd_rsp_vld_X125 & cv_dma_rd_rsp_vld_R125 ) | ( cv_dma_rd_rsp_vld_X126 & cv_dma_rd_rsp_vld_R126 ) | ( cv_dma_rd_rsp_vld_X127 & cv_dma_rd_rsp_vld_R127 ) | ( cv_dma_rd_rsp_vld_X128 & cv_dma_rd_rsp_vld_R128 ) | ( cv_dma_rd_rsp_vld_X129 & cv_dma_rd_rsp_vld_R129 ) | ( cv_dma_rd_rsp_vld_X130 & cv_dma_rd_rsp_vld_R130 ) | ( cv_dma_rd_rsp_vld_X131 & cv_dma_rd_rsp_vld_R131 ) | ( cv_dma_rd_rsp_vld_X132 & cv_dma_rd_rsp_vld_R132 ) | ( cv_dma_rd_rsp_vld_X133 & cv_dma_rd_rsp_vld_R133 ) | ( cv_dma_rd_rsp_vld_X134 & cv_dma_rd_rsp_vld_R134 ) | ( cv_dma_rd_rsp_vld_X135 & cv_dma_rd_rsp_vld_R135 ) | ( cv_dma_rd_rsp_vld_X136 & cv_dma_rd_rsp_vld_R136 ) | ( cv_dma_rd_rsp_vld_X137 & cv_dma_rd_rsp_vld_R137 ) | ( cv_dma_rd_rsp_vld_X138 & cv_dma_rd_rsp_vld_R138 ) | ( cv_dma_rd_rsp_vld_X139 & cv_dma_rd_rsp_vld_R139 ) | ( cv_dma_rd_rsp_vld_X140 & cv_dma_rd_rsp_vld_R140 ) | ( cv_dma_rd_rsp_vld_X141 & cv_dma_rd_rsp_vld_R141 ) | ( cv_dma_rd_rsp_vld_X142 & cv_dma_rd_rsp_vld_R142 ) | ( cv_dma_rd_rsp_vld_X143 & cv_dma_rd_rsp_vld_R143 ) | ( cv_dma_rd_rsp_vld_X144 & cv_dma_rd_rsp_vld_R144 ) | ( cv_dma_rd_rsp_vld_X145 & cv_dma_rd_rsp_vld_R145 ) | ( cv_dma_rd_rsp_vld_X146 & cv_dma_rd_rsp_vld_R146 ) | ( cv_dma_rd_rsp_vld_X147 & cv_dma_rd_rsp_vld_R147 ) | ( cv_dma_rd_rsp_vld_X148 & cv_dma_rd_rsp_vld_R148 ) | ( cv_dma_rd_rsp_vld_X149 & cv_dma_rd_rsp_vld_R149 ) | ( cv_dma_rd_rsp_vld_X150 & cv_dma_rd_rsp_vld_R150 ) | ( cv_dma_rd_rsp_vld_X151 & cv_dma_rd_rsp_vld_R151 ) | ( cv_dma_rd_rsp_vld_X152 & cv_dma_rd_rsp_vld_R152 ) | ( cv_dma_rd_rsp_vld_X153 & cv_dma_rd_rsp_vld_R153 ) | ( cv_dma_rd_rsp_vld_X154 & cv_dma_rd_rsp_vld_R154 ) | ( cv_dma_rd_rsp_vld_X155 & cv_dma_rd_rsp_vld_R155 ) | ( cv_dma_rd_rsp_vld_X156 & cv_dma_rd_rsp_vld_R156 ) | ( cv_dma_rd_rsp_vld_X157 & cv_dma_rd_rsp_vld_R157 ) | ( cv_dma_rd_rsp_vld_X158 & cv_dma_rd_rsp_vld_R158 ) | ( cv_dma_rd_rsp_vld_X159 & cv_dma_rd_rsp_vld_R159 ) | ( cv_dma_rd_rsp_vld_X160 & cv_dma_rd_rsp_vld_R160 ) | ( cv_dma_rd_rsp_vld_X161 & cv_dma_rd_rsp_vld_R161 ) | ( cv_dma_rd_rsp_vld_X162 & cv_dma_rd_rsp_vld_R162 ) | ( cv_dma_rd_rsp_vld_X163 & cv_dma_rd_rsp_vld_R163 ) | ( cv_dma_rd_rsp_vld_X164 & cv_dma_rd_rsp_vld_R164 ) | ( cv_dma_rd_rsp_vld_X165 & cv_dma_rd_rsp_vld_R165 ) | ( cv_dma_rd_rsp_vld_X166 & cv_dma_rd_rsp_vld_R166 ) | ( cv_dma_rd_rsp_vld_X167 & cv_dma_rd_rsp_vld_R167 ) | ( cv_dma_rd_rsp_vld_X168 & cv_dma_rd_rsp_vld_R168 ) | ( cv_dma_rd_rsp_vld_X169 & cv_dma_rd_rsp_vld_R169 ) | ( cv_dma_rd_rsp_vld_X170 & cv_dma_rd_rsp_vld_R170 ) | ( cv_dma_rd_rsp_vld_X171 & cv_dma_rd_rsp_vld_R171 ) | ( cv_dma_rd_rsp_vld_X172 & cv_dma_rd_rsp_vld_R172 ) | ( cv_dma_rd_rsp_vld_X173 & cv_dma_rd_rsp_vld_R173 ) | ( cv_dma_rd_rsp_vld_X174 & cv_dma_rd_rsp_vld_R174 ) | ( cv_dma_rd_rsp_vld_X175 & cv_dma_rd_rsp_vld_R175 ) | ( cv_dma_rd_rsp_vld_X176 & cv_dma_rd_rsp_vld_R176 ) | ( cv_dma_rd_rsp_vld_X177 & cv_dma_rd_rsp_vld_R177 ) | ( cv_dma_rd_rsp_vld_X178 & cv_dma_rd_rsp_vld_R178 ) | ( cv_dma_rd_rsp_vld_X179 & cv_dma_rd_rsp_vld_R179 ) | ( cv_dma_rd_rsp_vld_X180 & cv_dma_rd_rsp_vld_R180 ) | ( cv_dma_rd_rsp_vld_X181 & cv_dma_rd_rsp_vld_R181 ) | ( cv_dma_rd_rsp_vld_X182 & cv_dma_rd_rsp_vld_R182 ) | ( cv_dma_rd_rsp_vld_X183 & cv_dma_rd_rsp_vld_R183 ) | ( cv_dma_rd_rsp_vld_X184 & cv_dma_rd_rsp_vld_R184 ) | ( cv_dma_rd_rsp_vld_X185 & cv_dma_rd_rsp_vld_R185 ) | ( cv_dma_rd_rsp_vld_X186 & cv_dma_rd_rsp_vld_R186 ) | ( cv_dma_rd_rsp_vld_X187 & cv_dma_rd_rsp_vld_R187 ) | ( cv_dma_rd_rsp_vld_X188 & cv_dma_rd_rsp_vld_R188 ) | ( cv_dma_rd_rsp_vld_X189 & cv_dma_rd_rsp_vld_R189 ) | ( cv_dma_rd_rsp_vld_X190 & cv_dma_rd_rsp_vld_R190 ) | ( cv_dma_rd_rsp_vld_X191 & cv_dma_rd_rsp_vld_R191 ) | ( cv_dma_rd_rsp_vld_X192 & cv_dma_rd_rsp_vld_R192 ) | ( cv_dma_rd_rsp_vld_X193 & cv_dma_rd_rsp_vld_R193 ) | ( cv_dma_rd_rsp_vld_X194 & cv_dma_rd_rsp_vld_R194 ) | ( cv_dma_rd_rsp_vld_X195 & cv_dma_rd_rsp_vld_R195 ) | ( cv_dma_rd_rsp_vld_X196 & cv_dma_rd_rsp_vld_R196 ) | ( cv_dma_rd_rsp_vld_X197 & cv_dma_rd_rsp_vld_R197 ) | ( cv_dma_rd_rsp_vld_X198 & cv_dma_rd_rsp_vld_R198 ) | ( cv_dma_rd_rsp_vld_X199 & cv_dma_rd_rsp_vld_R199 ) | ( cv_dma_rd_rsp_vld_X200 & cv_dma_rd_rsp_vld_R200 ) | ( cv_dma_rd_rsp_vld_X201 & cv_dma_rd_rsp_vld_R201 ) | ( cv_dma_rd_rsp_vld_X202 & cv_dma_rd_rsp_vld_R202 ) | ( cv_dma_rd_rsp_vld_X203 & cv_dma_rd_rsp_vld_R203 ) | ( cv_dma_rd_rsp_vld_X204 & cv_dma_rd_rsp_vld_R204 ) | ( cv_dma_rd_rsp_vld_X205 & cv_dma_rd_rsp_vld_R205 ) | ( cv_dma_rd_rsp_vld_X206 & cv_dma_rd_rsp_vld_R206 ) | ( cv_dma_rd_rsp_vld_X207 & cv_dma_rd_rsp_vld_R207 ) | ( cv_dma_rd_rsp_vld_X208 & cv_dma_rd_rsp_vld_R208 ) | ( cv_dma_rd_rsp_vld_X209 & cv_dma_rd_rsp_vld_R209 ) | ( cv_dma_rd_rsp_vld_X210 & cv_dma_rd_rsp_vld_R210 ) | ( cv_dma_rd_rsp_vld_X211 & cv_dma_rd_rsp_vld_R211 ) | ( cv_dma_rd_rsp_vld_X212 & cv_dma_rd_rsp_vld_R212 ) | ( cv_dma_rd_rsp_vld_X213 & cv_dma_rd_rsp_vld_R213 ) | ( cv_dma_rd_rsp_vld_X214 & cv_dma_rd_rsp_vld_R214 ) | ( cv_dma_rd_rsp_vld_X215 & cv_dma_rd_rsp_vld_R215 ) | ( cv_dma_rd_rsp_vld_X216 & cv_dma_rd_rsp_vld_R216 ) | ( cv_dma_rd_rsp_vld_X217 & cv_dma_rd_rsp_vld_R217 ) | ( cv_dma_rd_rsp_vld_X218 & cv_dma_rd_rsp_vld_R218 ) | ( cv_dma_rd_rsp_vld_X219 & cv_dma_rd_rsp_vld_R219 ) | ( cv_dma_rd_rsp_vld_X220 & cv_dma_rd_rsp_vld_R220 ) | ( cv_dma_rd_rsp_vld_X221 & cv_dma_rd_rsp_vld_R221 ) | ( cv_dma_rd_rsp_vld_X222 & cv_dma_rd_rsp_vld_R222 ) | ( cv_dma_rd_rsp_vld_X223 & cv_dma_rd_rsp_vld_R223 ) | ( cv_dma_rd_rsp_vld_X224 & cv_dma_rd_rsp_vld_R224 ) | ( cv_dma_rd_rsp_vld_X225 & cv_dma_rd_rsp_vld_R225 ) | ( cv_dma_rd_rsp_vld_X226 & cv_dma_rd_rsp_vld_R226 ) | ( cv_dma_rd_rsp_vld_X227 & cv_dma_rd_rsp_vld_R227 ) | ( cv_dma_rd_rsp_vld_X228 & cv_dma_rd_rsp_vld_R228 ) | ( cv_dma_rd_rsp_vld_X229 & cv_dma_rd_rsp_vld_R229 ) | ( cv_dma_rd_rsp_vld_X230 & cv_dma_rd_rsp_vld_R230 ) | ( cv_dma_rd_rsp_vld_X231 & cv_dma_rd_rsp_vld_R231 ) | ( cv_dma_rd_rsp_vld_X232 & cv_dma_rd_rsp_vld_R232 ) | ( cv_dma_rd_rsp_vld_X233 & cv_dma_rd_rsp_vld_R233 ) | ( cv_dma_rd_rsp_vld_X234 & cv_dma_rd_rsp_vld_R234 ) | ( cv_dma_rd_rsp_vld_X235 & cv_dma_rd_rsp_vld_R235 ) | ( cv_dma_rd_rsp_vld_X236 & cv_dma_rd_rsp_vld_R236 ) | ( cv_dma_rd_rsp_vld_X237 & cv_dma_rd_rsp_vld_R237 ) | ( cv_dma_rd_rsp_vld_X238 & cv_dma_rd_rsp_vld_R238 ) | ( cv_dma_rd_rsp_vld_X239 & cv_dma_rd_rsp_vld_R239 ) | ( cv_dma_rd_rsp_vld_X240 & cv_dma_rd_rsp_vld_R240 ) | ( cv_dma_rd_rsp_vld_X241 & cv_dma_rd_rsp_vld_R241 ) | ( cv_dma_rd_rsp_vld_X242 & cv_dma_rd_rsp_vld_R242 ) | ( cv_dma_rd_rsp_vld_X243 & cv_dma_rd_rsp_vld_R243 ) | ( cv_dma_rd_rsp_vld_X244 & cv_dma_rd_rsp_vld_R244 ) | ( cv_dma_rd_rsp_vld_X245 & cv_dma_rd_rsp_vld_R245 ) | ( cv_dma_rd_rsp_vld_X246 & cv_dma_rd_rsp_vld_R246 ) | ( cv_dma_rd_rsp_vld_X247 & cv_dma_rd_rsp_vld_R247 ) | ( cv_dma_rd_rsp_vld_X248 & cv_dma_rd_rsp_vld_R248 ) | ( cv_dma_rd_rsp_vld_X249 & cv_dma_rd_rsp_vld_R249 ) | ( cv_dma_rd_rsp_vld_X250 & cv_dma_rd_rsp_vld_R250 ) | ( cv_dma_rd_rsp_vld_X251 & cv_dma_rd_rsp_vld_R251 ) | ( cv_dma_rd_rsp_vld_X252 & cv_dma_rd_rsp_vld_R252 ) | ( cv_dma_rd_rsp_vld_X253 & cv_dma_rd_rsp_vld_R253 ) | ( cv_dma_rd_rsp_vld_X254 & cv_dma_rd_rsp_vld_R254 ) | ( cv_dma_rd_rsp_vld_X255 & cv_dma_rd_rsp_vld_R255 ) | ( cv_dma_rd_rsp_vld_X256 & cv_dma_rd_rsp_vld_R256 ) | ( cv_dma_rd_rsp_vld_X257 & cv_dma_rd_rsp_vld_R257 ) | ( cv_dma_rd_rsp_vld_X258 & cv_dma_rd_rsp_vld_R258 ) | ( cv_dma_rd_rsp_vld_X259 & cv_dma_rd_rsp_vld_R259 ) | ( cv_dma_rd_rsp_vld_X260 & cv_dma_rd_rsp_vld_R260 ) | ( cv_dma_rd_rsp_vld_X261 & cv_dma_rd_rsp_vld_R261 ) | ( cv_dma_rd_rsp_vld_X262 & cv_dma_rd_rsp_vld_R262 ) | ( cv_dma_rd_rsp_vld_X263 & cv_dma_rd_rsp_vld_R263 ) | ( cv_dma_rd_rsp_vld_X264 & cv_dma_rd_rsp_vld_R264 ) | ( cv_dma_rd_rsp_vld_X265 & cv_dma_rd_rsp_vld_R265 ) | ( cv_dma_rd_rsp_vld_X266 & cv_dma_rd_rsp_vld_R266 ) | ( cv_dma_rd_rsp_vld_X267 & cv_dma_rd_rsp_vld_R267 ) | ( cv_dma_rd_rsp_vld_X268 & cv_dma_rd_rsp_vld_R268 ) | ( cv_dma_rd_rsp_vld_X269 & cv_dma_rd_rsp_vld_R269 ) | ( cv_dma_rd_rsp_vld_X270 & cv_dma_rd_rsp_vld_R270 ) | ( cv_dma_rd_rsp_vld_X271 & cv_dma_rd_rsp_vld_R271 ) | ( cv_dma_rd_rsp_vld_X272 & cv_dma_rd_rsp_vld_R272 ) | ( cv_dma_rd_rsp_vld_X273 & cv_dma_rd_rsp_vld_R273 ) | ( cv_dma_rd_rsp_vld_X274 & cv_dma_rd_rsp_vld_R274 ) | ( cv_dma_rd_rsp_vld_X275 & cv_dma_rd_rsp_vld_R275 ) | ( cv_dma_rd_rsp_vld_X276 & cv_dma_rd_rsp_vld_R276 ) | ( cv_dma_rd_rsp_vld_X277 & cv_dma_rd_rsp_vld_R277 ) | ( cv_dma_rd_rsp_vld_X278 & cv_dma_rd_rsp_vld_R278 ) | ( cv_dma_rd_rsp_vld_X279 & cv_dma_rd_rsp_vld_R279 ) | ( cv_dma_rd_rsp_vld_X280 & cv_dma_rd_rsp_vld_R280 ) | ( cv_dma_rd_rsp_vld_X281 & cv_dma_rd_rsp_vld_R281 ) | ( cv_dma_rd_rsp_vld_X282 & cv_dma_rd_rsp_vld_R282 ) | ( cv_dma_rd_rsp_vld_X283 & cv_dma_rd_rsp_vld_R283 ) | ( cv_dma_rd_rsp_vld_X284 & cv_dma_rd_rsp_vld_R284 ) | ( cv_dma_rd_rsp_vld_X285 & cv_dma_rd_rsp_vld_R285 ) | ( cv_dma_rd_rsp_vld_X286 & cv_dma_rd_rsp_vld_R286 ) | ( cv_dma_rd_rsp_vld_X287 & cv_dma_rd_rsp_vld_R287 ) | ( cv_dma_rd_rsp_vld_X288 & cv_dma_rd_rsp_vld_R288 ) | ( cv_dma_rd_rsp_vld_X289 & cv_dma_rd_rsp_vld_R289 ) | ( cv_dma_rd_rsp_vld_X290 & cv_dma_rd_rsp_vld_R290 ) | ( cv_dma_rd_rsp_vld_X291 & cv_dma_rd_rsp_vld_R291 ) | ( cv_dma_rd_rsp_vld_X292 & cv_dma_rd_rsp_vld_R292 ) | ( cv_dma_rd_rsp_vld_X293 & cv_dma_rd_rsp_vld_R293 ) | ( cv_dma_rd_rsp_vld_X294 & cv_dma_rd_rsp_vld_R294 ) | ( cv_dma_rd_rsp_vld_X295 & cv_dma_rd_rsp_vld_R295 ) | ( cv_dma_rd_rsp_vld_X296 & cv_dma_rd_rsp_vld_R296 ) | ( cv_dma_rd_rsp_vld_X297 & cv_dma_rd_rsp_vld_R297 ) | ( cv_dma_rd_rsp_vld_X298 & cv_dma_rd_rsp_vld_R298 ) | ( cv_dma_rd_rsp_vld_X299 & cv_dma_rd_rsp_vld_R299 ) | ( cv_dma_rd_rsp_vld_X300 & cv_dma_rd_rsp_vld_R300 ) | ( cv_dma_rd_rsp_vld_X301 & cv_dma_rd_rsp_vld_R301 ) | ( cv_dma_rd_rsp_vld_X302 & cv_dma_rd_rsp_vld_R302 ) | ( cv_dma_rd_rsp_vld_X303 & cv_dma_rd_rsp_vld_R303 ) | ( cv_dma_rd_rsp_vld_X304 & cv_dma_rd_rsp_vld_R304 ) | ( cv_dma_rd_rsp_vld_X305 & cv_dma_rd_rsp_vld_R305 ) | ( cv_dma_rd_rsp_vld_X306 & cv_dma_rd_rsp_vld_R306 ) | ( cv_dma_rd_rsp_vld_X307 & cv_dma_rd_rsp_vld_R307 ) | ( cv_dma_rd_rsp_vld_X308 & cv_dma_rd_rsp_vld_R308 ) | ( cv_dma_rd_rsp_vld_X309 & cv_dma_rd_rsp_vld_R309 ) | ( cv_dma_rd_rsp_vld_X310 & cv_dma_rd_rsp_vld_R310 ) | ( cv_dma_rd_rsp_vld_X311 & cv_dma_rd_rsp_vld_R311 ) | ( cv_dma_rd_rsp_vld_X312 & cv_dma_rd_rsp_vld_R312 ) | ( cv_dma_rd_rsp_vld_X313 & cv_dma_rd_rsp_vld_R313 ) | ( cv_dma_rd_rsp_vld_X314 & cv_dma_rd_rsp_vld_R314 ) | ( cv_dma_rd_rsp_vld_X315 & cv_dma_rd_rsp_vld_R315 ) | ( cv_dma_rd_rsp_vld_X316 & cv_dma_rd_rsp_vld_R316 ) | ( cv_dma_rd_rsp_vld_X317 & cv_dma_rd_rsp_vld_R317 ) | ( cv_dma_rd_rsp_vld_X318 & cv_dma_rd_rsp_vld_R318 ) | ( cv_dma_rd_rsp_vld_X319 & cv_dma_rd_rsp_vld_R319 ) | ( cv_dma_rd_rsp_vld_X320 & cv_dma_rd_rsp_vld_R320 ) | ( cv_dma_rd_rsp_vld_X321 & cv_dma_rd_rsp_vld_R321 ) | ( cv_dma_rd_rsp_vld_X322 & cv_dma_rd_rsp_vld_R322 ) | ( cv_dma_rd_rsp_vld_X323 & cv_dma_rd_rsp_vld_R323 ) | ( cv_dma_rd_rsp_vld_X324 & cv_dma_rd_rsp_vld_R324 ) | ( cv_dma_rd_rsp_vld_X325 & cv_dma_rd_rsp_vld_R325 ) | ( cv_dma_rd_rsp_vld_X326 & cv_dma_rd_rsp_vld_R326 ) | ( cv_dma_rd_rsp_vld_X327 & cv_dma_rd_rsp_vld_R327 ) | ( cv_dma_rd_rsp_vld_X328 & cv_dma_rd_rsp_vld_R328 ) | ( cv_dma_rd_rsp_vld_X329 & cv_dma_rd_rsp_vld_R329 ) | ( cv_dma_rd_rsp_vld_X330 & cv_dma_rd_rsp_vld_R330 ) | ( cv_dma_rd_rsp_vld_X331 & cv_dma_rd_rsp_vld_R331 ) | ( cv_dma_rd_rsp_vld_X332 & cv_dma_rd_rsp_vld_R332 ) | ( cv_dma_rd_rsp_vld_X333 & cv_dma_rd_rsp_vld_R333 ) | ( cv_dma_rd_rsp_vld_X334 & cv_dma_rd_rsp_vld_R334 ) | ( cv_dma_rd_rsp_vld_X335 & cv_dma_rd_rsp_vld_R335 ) | ( cv_dma_rd_rsp_vld_X336 & cv_dma_rd_rsp_vld_R336 ) | ( cv_dma_rd_rsp_vld_X337 & cv_dma_rd_rsp_vld_R337 ) | ( cv_dma_rd_rsp_vld_X338 & cv_dma_rd_rsp_vld_R338 ) | ( cv_dma_rd_rsp_vld_X339 & cv_dma_rd_rsp_vld_R339 ) | ( cv_dma_rd_rsp_vld_X340 & cv_dma_rd_rsp_vld_R340 ) | ( cv_dma_rd_rsp_vld_X341 & cv_dma_rd_rsp_vld_R341 ) | ( cv_dma_rd_rsp_vld_X342 & cv_dma_rd_rsp_vld_R342 ) | ( cv_dma_rd_rsp_vld_X343 & cv_dma_rd_rsp_vld_R343 ) | ( cv_dma_rd_rsp_vld_X344 & cv_dma_rd_rsp_vld_R344 ) | ( cv_dma_rd_rsp_vld_X345 & cv_dma_rd_rsp_vld_R345 ) | ( cv_dma_rd_rsp_vld_X346 & cv_dma_rd_rsp_vld_R346 ) | ( cv_dma_rd_rsp_vld_X347 & cv_dma_rd_rsp_vld_R347 ) | ( cv_dma_rd_rsp_vld_X348 & cv_dma_rd_rsp_vld_R348 ) | ( cv_dma_rd_rsp_vld_X349 & cv_dma_rd_rsp_vld_R349 ) | ( cv_dma_rd_rsp_vld_X350 & cv_dma_rd_rsp_vld_R350 ) | ( cv_dma_rd_rsp_vld_X351 & cv_dma_rd_rsp_vld_R351 ) | ( cv_dma_rd_rsp_vld_X352 & cv_dma_rd_rsp_vld_R352 ) | ( cv_dma_rd_rsp_vld_X353 & cv_dma_rd_rsp_vld_R353 ) | ( cv_dma_rd_rsp_vld_X354 & cv_dma_rd_rsp_vld_R354 ) | ( cv_dma_rd_rsp_vld_X355 & cv_dma_rd_rsp_vld_R355 ) | ( cv_dma_rd_rsp_vld_X356 & cv_dma_rd_rsp_vld_R356 ) | ( cv_dma_rd_rsp_vld_X357 & cv_dma_rd_rsp_vld_R357 ) | ( cv_dma_rd_rsp_vld_X358 & cv_dma_rd_rsp_vld_R358 ) | ( cv_dma_rd_rsp_vld_X359 & cv_dma_rd_rsp_vld_R359 ) | ( cv_dma_rd_rsp_vld_X360 & cv_dma_rd_rsp_vld_R360 ) | ( cv_dma_rd_rsp_vld_X361 & cv_dma_rd_rsp_vld_R361 ) | ( cv_dma_rd_rsp_vld_X362 & cv_dma_rd_rsp_vld_R362 ) | ( cv_dma_rd_rsp_vld_X363 & cv_dma_rd_rsp_vld_R363 ) | ( cv_dma_rd_rsp_vld_X364 & cv_dma_rd_rsp_vld_R364 ) | ( cv_dma_rd_rsp_vld_X365 & cv_dma_rd_rsp_vld_R365 ) | ( cv_dma_rd_rsp_vld_X366 & cv_dma_rd_rsp_vld_R366 ) | ( cv_dma_rd_rsp_vld_X367 & cv_dma_rd_rsp_vld_R367 ) | ( cv_dma_rd_rsp_vld_X368 & cv_dma_rd_rsp_vld_R368 ) | ( cv_dma_rd_rsp_vld_X369 & cv_dma_rd_rsp_vld_R369 ) | ( cv_dma_rd_rsp_vld_X370 & cv_dma_rd_rsp_vld_R370 ) | ( cv_dma_rd_rsp_vld_X371 & cv_dma_rd_rsp_vld_R371 ) | ( cv_dma_rd_rsp_vld_X372 & cv_dma_rd_rsp_vld_R372 ) | ( cv_dma_rd_rsp_vld_X373 & cv_dma_rd_rsp_vld_R373 ) | ( cv_dma_rd_rsp_vld_X374 & cv_dma_rd_rsp_vld_R374 ) | ( cv_dma_rd_rsp_vld_X375 & cv_dma_rd_rsp_vld_R375 ) | ( cv_dma_rd_rsp_vld_X376 & cv_dma_rd_rsp_vld_R376 ) | ( cv_dma_rd_rsp_vld_X377 & cv_dma_rd_rsp_vld_R377 ) | ( cv_dma_rd_rsp_vld_X378 & cv_dma_rd_rsp_vld_R378 ) | ( cv_dma_rd_rsp_vld_X379 & cv_dma_rd_rsp_vld_R379 ) | ( cv_dma_rd_rsp_vld_X380 & cv_dma_rd_rsp_vld_R380 ) | ( cv_dma_rd_rsp_vld_X381 & cv_dma_rd_rsp_vld_R381 ) | ( cv_dma_rd_rsp_vld_X382 & cv_dma_rd_rsp_vld_R382 ) | ( cv_dma_rd_rsp_vld_X383 & cv_dma_rd_rsp_vld_R383 ) | ( cv_dma_rd_rsp_vld_X384 & cv_dma_rd_rsp_vld_R384 ) | ( cv_dma_rd_rsp_vld_X385 & cv_dma_rd_rsp_vld_R385 ) | ( cv_dma_rd_rsp_vld_X386 & cv_dma_rd_rsp_vld_R386 ) | ( cv_dma_rd_rsp_vld_X387 & cv_dma_rd_rsp_vld_R387 ) | ( cv_dma_rd_rsp_vld_X388 & cv_dma_rd_rsp_vld_R388 ) | ( cv_dma_rd_rsp_vld_X389 & cv_dma_rd_rsp_vld_R389 ) | ( cv_dma_rd_rsp_vld_X390 & cv_dma_rd_rsp_vld_R390 ) | ( cv_dma_rd_rsp_vld_X391 & cv_dma_rd_rsp_vld_R391 ) | ( cv_dma_rd_rsp_vld_X392 & cv_dma_rd_rsp_vld_R392 ) | ( cv_dma_rd_rsp_vld_X393 & cv_dma_rd_rsp_vld_R393 ) | ( cv_dma_rd_rsp_vld_X394 & cv_dma_rd_rsp_vld_R394 ) | ( cv_dma_rd_rsp_vld_X395 & cv_dma_rd_rsp_vld_R395 ) | ( cv_dma_rd_rsp_vld_X396 & cv_dma_rd_rsp_vld_R396 ) | ( cv_dma_rd_rsp_vld_X397 & cv_dma_rd_rsp_vld_R397 ) | ( cv_dma_rd_rsp_vld_X398 & cv_dma_rd_rsp_vld_R398 ) | ( cv_dma_rd_rsp_vld_X399 & cv_dma_rd_rsp_vld_R399 ) | ( cv_dma_rd_rsp_vld_X400 & cv_dma_rd_rsp_vld_R400 ) | ( cv_dma_rd_rsp_vld_X401 & cv_dma_rd_rsp_vld_R401 ) | ( cv_dma_rd_rsp_vld_X402 & cv_dma_rd_rsp_vld_R402 ) | ( cv_dma_rd_rsp_vld_X403 & cv_dma_rd_rsp_vld_R403 ) | ( cv_dma_rd_rsp_vld_X404 & cv_dma_rd_rsp_vld_R404 ) | ( cv_dma_rd_rsp_vld_X405 & cv_dma_rd_rsp_vld_R405 ) | ( cv_dma_rd_rsp_vld_X406 & cv_dma_rd_rsp_vld_R406 ) | ( cv_dma_rd_rsp_vld_X407 & cv_dma_rd_rsp_vld_R407 ) | ( cv_dma_rd_rsp_vld_X408 & cv_dma_rd_rsp_vld_R408 ) | ( cv_dma_rd_rsp_vld_X409 & cv_dma_rd_rsp_vld_R409 ) | ( cv_dma_rd_rsp_vld_X410 & cv_dma_rd_rsp_vld_R410 ) | ( cv_dma_rd_rsp_vld_X411 & cv_dma_rd_rsp_vld_R411 ) | ( cv_dma_rd_rsp_vld_X412 & cv_dma_rd_rsp_vld_R412 ) | ( cv_dma_rd_rsp_vld_X413 & cv_dma_rd_rsp_vld_R413 ) | ( cv_dma_rd_rsp_vld_X414 & cv_dma_rd_rsp_vld_R414 ) | ( cv_dma_rd_rsp_vld_X415 & cv_dma_rd_rsp_vld_R415 ) | ( cv_dma_rd_rsp_vld_X416 & cv_dma_rd_rsp_vld_R416 ) | ( cv_dma_rd_rsp_vld_X417 & cv_dma_rd_rsp_vld_R417 ) | ( cv_dma_rd_rsp_vld_X418 & cv_dma_rd_rsp_vld_R418 ) | ( cv_dma_rd_rsp_vld_X419 & cv_dma_rd_rsp_vld_R419 ) | ( cv_dma_rd_rsp_vld_X420 & cv_dma_rd_rsp_vld_R420 ) | ( cv_dma_rd_rsp_vld_X421 & cv_dma_rd_rsp_vld_R421 ) | ( cv_dma_rd_rsp_vld_X422 & cv_dma_rd_rsp_vld_R422 ) | ( cv_dma_rd_rsp_vld_X423 & cv_dma_rd_rsp_vld_R423 ) | ( cv_dma_rd_rsp_vld_X424 & cv_dma_rd_rsp_vld_R424 ) | ( cv_dma_rd_rsp_vld_X425 & cv_dma_rd_rsp_vld_R425 ) | ( cv_dma_rd_rsp_vld_X426 & cv_dma_rd_rsp_vld_R426 ) | ( cv_dma_rd_rsp_vld_X427 & cv_dma_rd_rsp_vld_R427 ) | ( cv_dma_rd_rsp_vld_X428 & cv_dma_rd_rsp_vld_R428 ) | ( cv_dma_rd_rsp_vld_X429 & cv_dma_rd_rsp_vld_R429 ) | ( cv_dma_rd_rsp_vld_X430 & cv_dma_rd_rsp_vld_R430 ) | ( cv_dma_rd_rsp_vld_X431 & cv_dma_rd_rsp_vld_R431 ) | ( cv_dma_rd_rsp_vld_X432 & cv_dma_rd_rsp_vld_R432 ) | ( cv_dma_rd_rsp_vld_X433 & cv_dma_rd_rsp_vld_R433 ) | ( cv_dma_rd_rsp_vld_X434 & cv_dma_rd_rsp_vld_R434 ) | ( cv_dma_rd_rsp_vld_X435 & cv_dma_rd_rsp_vld_R435 ) | ( cv_dma_rd_rsp_vld_X436 & cv_dma_rd_rsp_vld_R436 ) | ( cv_dma_rd_rsp_vld_X437 & cv_dma_rd_rsp_vld_R437 ) | ( cv_dma_rd_rsp_vld_X438 & cv_dma_rd_rsp_vld_R438 ) | ( cv_dma_rd_rsp_vld_X439 & cv_dma_rd_rsp_vld_R439 ) | ( cv_dma_rd_rsp_vld_X440 & cv_dma_rd_rsp_vld_R440 ) | ( cv_dma_rd_rsp_vld_X441 & cv_dma_rd_rsp_vld_R441 ) | ( cv_dma_rd_rsp_vld_X442 & cv_dma_rd_rsp_vld_R442 ) | ( cv_dma_rd_rsp_vld_X443 & cv_dma_rd_rsp_vld_R443 ) | ( cv_dma_rd_rsp_vld_X444 & cv_dma_rd_rsp_vld_R444 ) | ( cv_dma_rd_rsp_vld_X445 & cv_dma_rd_rsp_vld_R445 ) | ( cv_dma_rd_rsp_vld_X446 & cv_dma_rd_rsp_vld_R446 ) | ( cv_dma_rd_rsp_vld_X447 & cv_dma_rd_rsp_vld_R447 ) | ( cv_dma_rd_rsp_vld_X448 & cv_dma_rd_rsp_vld_R448 ) | ( cv_dma_rd_rsp_vld_X449 & cv_dma_rd_rsp_vld_R449 ) | ( cv_dma_rd_rsp_vld_X450 & cv_dma_rd_rsp_vld_R450 ) | ( cv_dma_rd_rsp_vld_X451 & cv_dma_rd_rsp_vld_R451 ) | ( cv_dma_rd_rsp_vld_X452 & cv_dma_rd_rsp_vld_R452 ) | ( cv_dma_rd_rsp_vld_X453 & cv_dma_rd_rsp_vld_R453 ) | ( cv_dma_rd_rsp_vld_X454 & cv_dma_rd_rsp_vld_R454 ) | ( cv_dma_rd_rsp_vld_X455 & cv_dma_rd_rsp_vld_R455 ) | ( cv_dma_rd_rsp_vld_X456 & cv_dma_rd_rsp_vld_R456 ) | ( cv_dma_rd_rsp_vld_X457 & cv_dma_rd_rsp_vld_R457 ) | ( cv_dma_rd_rsp_vld_X458 & cv_dma_rd_rsp_vld_R458 ) | ( cv_dma_rd_rsp_vld_X459 & cv_dma_rd_rsp_vld_R459 ) | ( cv_dma_rd_rsp_vld_X460 & cv_dma_rd_rsp_vld_R460 ) | ( cv_dma_rd_rsp_vld_X461 & cv_dma_rd_rsp_vld_R461 ) | ( cv_dma_rd_rsp_vld_X462 & cv_dma_rd_rsp_vld_R462 ) | ( cv_dma_rd_rsp_vld_X463 & cv_dma_rd_rsp_vld_R463 ) | ( cv_dma_rd_rsp_vld_X464 & cv_dma_rd_rsp_vld_R464 ) | ( cv_dma_rd_rsp_vld_X465 & cv_dma_rd_rsp_vld_R465 ) | ( cv_dma_rd_rsp_vld_X466 & cv_dma_rd_rsp_vld_R466 ) | ( cv_dma_rd_rsp_vld_X467 & cv_dma_rd_rsp_vld_R467 ) | ( cv_dma_rd_rsp_vld_X468 & cv_dma_rd_rsp_vld_R468 ) | ( cv_dma_rd_rsp_vld_X469 & cv_dma_rd_rsp_vld_R469 ) | ( cv_dma_rd_rsp_vld_X470 & cv_dma_rd_rsp_vld_R470 ) | ( cv_dma_rd_rsp_vld_X471 & cv_dma_rd_rsp_vld_R471 ) | ( cv_dma_rd_rsp_vld_X472 & cv_dma_rd_rsp_vld_R472 ) | ( cv_dma_rd_rsp_vld_X473 & cv_dma_rd_rsp_vld_R473 ) | ( cv_dma_rd_rsp_vld_X474 & cv_dma_rd_rsp_vld_R474 ) | ( cv_dma_rd_rsp_vld_X475 & cv_dma_rd_rsp_vld_R475 ) | ( cv_dma_rd_rsp_vld_X476 & cv_dma_rd_rsp_vld_R476 ) | ( cv_dma_rd_rsp_vld_X477 & cv_dma_rd_rsp_vld_R477 ) | ( cv_dma_rd_rsp_vld_X478 & cv_dma_rd_rsp_vld_R478 ) | ( cv_dma_rd_rsp_vld_X479 & cv_dma_rd_rsp_vld_R479 ) | ( cv_dma_rd_rsp_vld_X480 & cv_dma_rd_rsp_vld_R480 ) | ( cv_dma_rd_rsp_vld_X481 & cv_dma_rd_rsp_vld_R481 ) | ( cv_dma_rd_rsp_vld_X482 & cv_dma_rd_rsp_vld_R482 ) | ( cv_dma_rd_rsp_vld_X483 & cv_dma_rd_rsp_vld_R483 ) | ( cv_dma_rd_rsp_vld_X484 & cv_dma_rd_rsp_vld_R484 ) | ( cv_dma_rd_rsp_vld_X485 & cv_dma_rd_rsp_vld_R485 ) | ( cv_dma_rd_rsp_vld_X486 & cv_dma_rd_rsp_vld_R486 ) | ( cv_dma_rd_rsp_vld_X487 & cv_dma_rd_rsp_vld_R487 ) | ( cv_dma_rd_rsp_vld_X488 & cv_dma_rd_rsp_vld_R488 ) | ( cv_dma_rd_rsp_vld_X489 & cv_dma_rd_rsp_vld_R489 ) | ( cv_dma_rd_rsp_vld_X490 & cv_dma_rd_rsp_vld_R490 ) | ( cv_dma_rd_rsp_vld_X491 & cv_dma_rd_rsp_vld_R491 ) | ( cv_dma_rd_rsp_vld_X492 & cv_dma_rd_rsp_vld_R492 ) | ( cv_dma_rd_rsp_vld_X493 & cv_dma_rd_rsp_vld_R493 ) | ( cv_dma_rd_rsp_vld_X494 & cv_dma_rd_rsp_vld_R494 ) | ( cv_dma_rd_rsp_vld_X495 & cv_dma_rd_rsp_vld_R495 ) | ( cv_dma_rd_rsp_vld_X496 & cv_dma_rd_rsp_vld_R496 ) | ( cv_dma_rd_rsp_vld_X497 & cv_dma_rd_rsp_vld_R497 ) | ( cv_dma_rd_rsp_vld_X498 & cv_dma_rd_rsp_vld_R498 ) | ( cv_dma_rd_rsp_vld_X499 & cv_dma_rd_rsp_vld_R499 ) | ( cv_dma_rd_rsp_vld_X500 & cv_dma_rd_rsp_vld_R500 ) | ( cv_dma_rd_rsp_vld_X501 & cv_dma_rd_rsp_vld_R501 ) | ( cv_dma_rd_rsp_vld_X502 & cv_dma_rd_rsp_vld_R502 ) | ( cv_dma_rd_rsp_vld_X503 & cv_dma_rd_rsp_vld_R503 ) | ( cv_dma_rd_rsp_vld_X504 & cv_dma_rd_rsp_vld_R504 ) | ( cv_dma_rd_rsp_vld_X505 & cv_dma_rd_rsp_vld_R505 ) | ( cv_dma_rd_rsp_vld_X506 & cv_dma_rd_rsp_vld_R506 ) | ( cv_dma_rd_rsp_vld_X507 & cv_dma_rd_rsp_vld_R507 ) | ( cv_dma_rd_rsp_vld_X508 & cv_dma_rd_rsp_vld_R508 ) | ( cv_dma_rd_rsp_vld_X509 & cv_dma_rd_rsp_vld_R509 ) | ( cv_dma_rd_rsp_vld_X510 & cv_dma_rd_rsp_vld_R510 ) | ( cv_dma_rd_rsp_vld_X511 & cv_dma_rd_rsp_vld_R511 ) | ( cv_dma_rd_rsp_vld_X512 & cv_dma_rd_rsp_vld_R512 ) | ( cv_dma_rd_rsp_vld_X513 & cv_dma_rd_rsp_vld_R513 ) | ( cv_dma_rd_rsp_vld_X514 & cv_dma_rd_rsp_vld_R514 );
  assign _033__R = ( _033__X0 & _033__R0 ) | ( _033__X1 & _033__R1 ) | ( _033__X2 & _033__R2 );
  assign _041__R = ( _041__X0 & _041__R0 ) | ( _041__X1 & _041__R1 );
  assign mc_dma_rd_rsp_pd_R = ( mc_dma_rd_rsp_pd_X0 & mc_dma_rd_rsp_pd_R0 );
  assign fangyuan2_R = ( fangyuan2_X0 & fangyuan2_R0 );
  assign mc_dma_rd_rsp_vld_R = ( mc_dma_rd_rsp_vld_X0 & mc_dma_rd_rsp_vld_R0 ) | ( mc_dma_rd_rsp_vld_X1 & mc_dma_rd_rsp_vld_R1 ) | ( mc_dma_rd_rsp_vld_X2 & mc_dma_rd_rsp_vld_R2 ) | ( mc_dma_rd_rsp_vld_X3 & mc_dma_rd_rsp_vld_R3 ) | ( mc_dma_rd_rsp_vld_X4 & mc_dma_rd_rsp_vld_R4 ) | ( mc_dma_rd_rsp_vld_X5 & mc_dma_rd_rsp_vld_R5 ) | ( mc_dma_rd_rsp_vld_X6 & mc_dma_rd_rsp_vld_R6 ) | ( mc_dma_rd_rsp_vld_X7 & mc_dma_rd_rsp_vld_R7 ) | ( mc_dma_rd_rsp_vld_X8 & mc_dma_rd_rsp_vld_R8 ) | ( mc_dma_rd_rsp_vld_X9 & mc_dma_rd_rsp_vld_R9 ) | ( mc_dma_rd_rsp_vld_X10 & mc_dma_rd_rsp_vld_R10 ) | ( mc_dma_rd_rsp_vld_X11 & mc_dma_rd_rsp_vld_R11 ) | ( mc_dma_rd_rsp_vld_X12 & mc_dma_rd_rsp_vld_R12 ) | ( mc_dma_rd_rsp_vld_X13 & mc_dma_rd_rsp_vld_R13 ) | ( mc_dma_rd_rsp_vld_X14 & mc_dma_rd_rsp_vld_R14 ) | ( mc_dma_rd_rsp_vld_X15 & mc_dma_rd_rsp_vld_R15 ) | ( mc_dma_rd_rsp_vld_X16 & mc_dma_rd_rsp_vld_R16 ) | ( mc_dma_rd_rsp_vld_X17 & mc_dma_rd_rsp_vld_R17 ) | ( mc_dma_rd_rsp_vld_X18 & mc_dma_rd_rsp_vld_R18 ) | ( mc_dma_rd_rsp_vld_X19 & mc_dma_rd_rsp_vld_R19 ) | ( mc_dma_rd_rsp_vld_X20 & mc_dma_rd_rsp_vld_R20 ) | ( mc_dma_rd_rsp_vld_X21 & mc_dma_rd_rsp_vld_R21 ) | ( mc_dma_rd_rsp_vld_X22 & mc_dma_rd_rsp_vld_R22 ) | ( mc_dma_rd_rsp_vld_X23 & mc_dma_rd_rsp_vld_R23 ) | ( mc_dma_rd_rsp_vld_X24 & mc_dma_rd_rsp_vld_R24 ) | ( mc_dma_rd_rsp_vld_X25 & mc_dma_rd_rsp_vld_R25 ) | ( mc_dma_rd_rsp_vld_X26 & mc_dma_rd_rsp_vld_R26 ) | ( mc_dma_rd_rsp_vld_X27 & mc_dma_rd_rsp_vld_R27 ) | ( mc_dma_rd_rsp_vld_X28 & mc_dma_rd_rsp_vld_R28 ) | ( mc_dma_rd_rsp_vld_X29 & mc_dma_rd_rsp_vld_R29 ) | ( mc_dma_rd_rsp_vld_X30 & mc_dma_rd_rsp_vld_R30 ) | ( mc_dma_rd_rsp_vld_X31 & mc_dma_rd_rsp_vld_R31 ) | ( mc_dma_rd_rsp_vld_X32 & mc_dma_rd_rsp_vld_R32 ) | ( mc_dma_rd_rsp_vld_X33 & mc_dma_rd_rsp_vld_R33 ) | ( mc_dma_rd_rsp_vld_X34 & mc_dma_rd_rsp_vld_R34 ) | ( mc_dma_rd_rsp_vld_X35 & mc_dma_rd_rsp_vld_R35 ) | ( mc_dma_rd_rsp_vld_X36 & mc_dma_rd_rsp_vld_R36 ) | ( mc_dma_rd_rsp_vld_X37 & mc_dma_rd_rsp_vld_R37 ) | ( mc_dma_rd_rsp_vld_X38 & mc_dma_rd_rsp_vld_R38 ) | ( mc_dma_rd_rsp_vld_X39 & mc_dma_rd_rsp_vld_R39 ) | ( mc_dma_rd_rsp_vld_X40 & mc_dma_rd_rsp_vld_R40 ) | ( mc_dma_rd_rsp_vld_X41 & mc_dma_rd_rsp_vld_R41 ) | ( mc_dma_rd_rsp_vld_X42 & mc_dma_rd_rsp_vld_R42 ) | ( mc_dma_rd_rsp_vld_X43 & mc_dma_rd_rsp_vld_R43 ) | ( mc_dma_rd_rsp_vld_X44 & mc_dma_rd_rsp_vld_R44 ) | ( mc_dma_rd_rsp_vld_X45 & mc_dma_rd_rsp_vld_R45 ) | ( mc_dma_rd_rsp_vld_X46 & mc_dma_rd_rsp_vld_R46 ) | ( mc_dma_rd_rsp_vld_X47 & mc_dma_rd_rsp_vld_R47 ) | ( mc_dma_rd_rsp_vld_X48 & mc_dma_rd_rsp_vld_R48 ) | ( mc_dma_rd_rsp_vld_X49 & mc_dma_rd_rsp_vld_R49 ) | ( mc_dma_rd_rsp_vld_X50 & mc_dma_rd_rsp_vld_R50 ) | ( mc_dma_rd_rsp_vld_X51 & mc_dma_rd_rsp_vld_R51 ) | ( mc_dma_rd_rsp_vld_X52 & mc_dma_rd_rsp_vld_R52 ) | ( mc_dma_rd_rsp_vld_X53 & mc_dma_rd_rsp_vld_R53 ) | ( mc_dma_rd_rsp_vld_X54 & mc_dma_rd_rsp_vld_R54 ) | ( mc_dma_rd_rsp_vld_X55 & mc_dma_rd_rsp_vld_R55 ) | ( mc_dma_rd_rsp_vld_X56 & mc_dma_rd_rsp_vld_R56 ) | ( mc_dma_rd_rsp_vld_X57 & mc_dma_rd_rsp_vld_R57 ) | ( mc_dma_rd_rsp_vld_X58 & mc_dma_rd_rsp_vld_R58 ) | ( mc_dma_rd_rsp_vld_X59 & mc_dma_rd_rsp_vld_R59 ) | ( mc_dma_rd_rsp_vld_X60 & mc_dma_rd_rsp_vld_R60 ) | ( mc_dma_rd_rsp_vld_X61 & mc_dma_rd_rsp_vld_R61 ) | ( mc_dma_rd_rsp_vld_X62 & mc_dma_rd_rsp_vld_R62 ) | ( mc_dma_rd_rsp_vld_X63 & mc_dma_rd_rsp_vld_R63 ) | ( mc_dma_rd_rsp_vld_X64 & mc_dma_rd_rsp_vld_R64 ) | ( mc_dma_rd_rsp_vld_X65 & mc_dma_rd_rsp_vld_R65 ) | ( mc_dma_rd_rsp_vld_X66 & mc_dma_rd_rsp_vld_R66 ) | ( mc_dma_rd_rsp_vld_X67 & mc_dma_rd_rsp_vld_R67 ) | ( mc_dma_rd_rsp_vld_X68 & mc_dma_rd_rsp_vld_R68 ) | ( mc_dma_rd_rsp_vld_X69 & mc_dma_rd_rsp_vld_R69 ) | ( mc_dma_rd_rsp_vld_X70 & mc_dma_rd_rsp_vld_R70 ) | ( mc_dma_rd_rsp_vld_X71 & mc_dma_rd_rsp_vld_R71 ) | ( mc_dma_rd_rsp_vld_X72 & mc_dma_rd_rsp_vld_R72 ) | ( mc_dma_rd_rsp_vld_X73 & mc_dma_rd_rsp_vld_R73 ) | ( mc_dma_rd_rsp_vld_X74 & mc_dma_rd_rsp_vld_R74 ) | ( mc_dma_rd_rsp_vld_X75 & mc_dma_rd_rsp_vld_R75 ) | ( mc_dma_rd_rsp_vld_X76 & mc_dma_rd_rsp_vld_R76 ) | ( mc_dma_rd_rsp_vld_X77 & mc_dma_rd_rsp_vld_R77 ) | ( mc_dma_rd_rsp_vld_X78 & mc_dma_rd_rsp_vld_R78 ) | ( mc_dma_rd_rsp_vld_X79 & mc_dma_rd_rsp_vld_R79 ) | ( mc_dma_rd_rsp_vld_X80 & mc_dma_rd_rsp_vld_R80 ) | ( mc_dma_rd_rsp_vld_X81 & mc_dma_rd_rsp_vld_R81 ) | ( mc_dma_rd_rsp_vld_X82 & mc_dma_rd_rsp_vld_R82 ) | ( mc_dma_rd_rsp_vld_X83 & mc_dma_rd_rsp_vld_R83 ) | ( mc_dma_rd_rsp_vld_X84 & mc_dma_rd_rsp_vld_R84 ) | ( mc_dma_rd_rsp_vld_X85 & mc_dma_rd_rsp_vld_R85 ) | ( mc_dma_rd_rsp_vld_X86 & mc_dma_rd_rsp_vld_R86 ) | ( mc_dma_rd_rsp_vld_X87 & mc_dma_rd_rsp_vld_R87 ) | ( mc_dma_rd_rsp_vld_X88 & mc_dma_rd_rsp_vld_R88 ) | ( mc_dma_rd_rsp_vld_X89 & mc_dma_rd_rsp_vld_R89 ) | ( mc_dma_rd_rsp_vld_X90 & mc_dma_rd_rsp_vld_R90 ) | ( mc_dma_rd_rsp_vld_X91 & mc_dma_rd_rsp_vld_R91 ) | ( mc_dma_rd_rsp_vld_X92 & mc_dma_rd_rsp_vld_R92 ) | ( mc_dma_rd_rsp_vld_X93 & mc_dma_rd_rsp_vld_R93 ) | ( mc_dma_rd_rsp_vld_X94 & mc_dma_rd_rsp_vld_R94 ) | ( mc_dma_rd_rsp_vld_X95 & mc_dma_rd_rsp_vld_R95 ) | ( mc_dma_rd_rsp_vld_X96 & mc_dma_rd_rsp_vld_R96 ) | ( mc_dma_rd_rsp_vld_X97 & mc_dma_rd_rsp_vld_R97 ) | ( mc_dma_rd_rsp_vld_X98 & mc_dma_rd_rsp_vld_R98 ) | ( mc_dma_rd_rsp_vld_X99 & mc_dma_rd_rsp_vld_R99 ) | ( mc_dma_rd_rsp_vld_X100 & mc_dma_rd_rsp_vld_R100 ) | ( mc_dma_rd_rsp_vld_X101 & mc_dma_rd_rsp_vld_R101 ) | ( mc_dma_rd_rsp_vld_X102 & mc_dma_rd_rsp_vld_R102 ) | ( mc_dma_rd_rsp_vld_X103 & mc_dma_rd_rsp_vld_R103 ) | ( mc_dma_rd_rsp_vld_X104 & mc_dma_rd_rsp_vld_R104 ) | ( mc_dma_rd_rsp_vld_X105 & mc_dma_rd_rsp_vld_R105 ) | ( mc_dma_rd_rsp_vld_X106 & mc_dma_rd_rsp_vld_R106 ) | ( mc_dma_rd_rsp_vld_X107 & mc_dma_rd_rsp_vld_R107 ) | ( mc_dma_rd_rsp_vld_X108 & mc_dma_rd_rsp_vld_R108 ) | ( mc_dma_rd_rsp_vld_X109 & mc_dma_rd_rsp_vld_R109 ) | ( mc_dma_rd_rsp_vld_X110 & mc_dma_rd_rsp_vld_R110 ) | ( mc_dma_rd_rsp_vld_X111 & mc_dma_rd_rsp_vld_R111 ) | ( mc_dma_rd_rsp_vld_X112 & mc_dma_rd_rsp_vld_R112 ) | ( mc_dma_rd_rsp_vld_X113 & mc_dma_rd_rsp_vld_R113 ) | ( mc_dma_rd_rsp_vld_X114 & mc_dma_rd_rsp_vld_R114 ) | ( mc_dma_rd_rsp_vld_X115 & mc_dma_rd_rsp_vld_R115 ) | ( mc_dma_rd_rsp_vld_X116 & mc_dma_rd_rsp_vld_R116 ) | ( mc_dma_rd_rsp_vld_X117 & mc_dma_rd_rsp_vld_R117 ) | ( mc_dma_rd_rsp_vld_X118 & mc_dma_rd_rsp_vld_R118 ) | ( mc_dma_rd_rsp_vld_X119 & mc_dma_rd_rsp_vld_R119 ) | ( mc_dma_rd_rsp_vld_X120 & mc_dma_rd_rsp_vld_R120 ) | ( mc_dma_rd_rsp_vld_X121 & mc_dma_rd_rsp_vld_R121 ) | ( mc_dma_rd_rsp_vld_X122 & mc_dma_rd_rsp_vld_R122 ) | ( mc_dma_rd_rsp_vld_X123 & mc_dma_rd_rsp_vld_R123 ) | ( mc_dma_rd_rsp_vld_X124 & mc_dma_rd_rsp_vld_R124 ) | ( mc_dma_rd_rsp_vld_X125 & mc_dma_rd_rsp_vld_R125 ) | ( mc_dma_rd_rsp_vld_X126 & mc_dma_rd_rsp_vld_R126 ) | ( mc_dma_rd_rsp_vld_X127 & mc_dma_rd_rsp_vld_R127 ) | ( mc_dma_rd_rsp_vld_X128 & mc_dma_rd_rsp_vld_R128 ) | ( mc_dma_rd_rsp_vld_X129 & mc_dma_rd_rsp_vld_R129 ) | ( mc_dma_rd_rsp_vld_X130 & mc_dma_rd_rsp_vld_R130 ) | ( mc_dma_rd_rsp_vld_X131 & mc_dma_rd_rsp_vld_R131 ) | ( mc_dma_rd_rsp_vld_X132 & mc_dma_rd_rsp_vld_R132 ) | ( mc_dma_rd_rsp_vld_X133 & mc_dma_rd_rsp_vld_R133 ) | ( mc_dma_rd_rsp_vld_X134 & mc_dma_rd_rsp_vld_R134 ) | ( mc_dma_rd_rsp_vld_X135 & mc_dma_rd_rsp_vld_R135 ) | ( mc_dma_rd_rsp_vld_X136 & mc_dma_rd_rsp_vld_R136 ) | ( mc_dma_rd_rsp_vld_X137 & mc_dma_rd_rsp_vld_R137 ) | ( mc_dma_rd_rsp_vld_X138 & mc_dma_rd_rsp_vld_R138 ) | ( mc_dma_rd_rsp_vld_X139 & mc_dma_rd_rsp_vld_R139 ) | ( mc_dma_rd_rsp_vld_X140 & mc_dma_rd_rsp_vld_R140 ) | ( mc_dma_rd_rsp_vld_X141 & mc_dma_rd_rsp_vld_R141 ) | ( mc_dma_rd_rsp_vld_X142 & mc_dma_rd_rsp_vld_R142 ) | ( mc_dma_rd_rsp_vld_X143 & mc_dma_rd_rsp_vld_R143 ) | ( mc_dma_rd_rsp_vld_X144 & mc_dma_rd_rsp_vld_R144 ) | ( mc_dma_rd_rsp_vld_X145 & mc_dma_rd_rsp_vld_R145 ) | ( mc_dma_rd_rsp_vld_X146 & mc_dma_rd_rsp_vld_R146 ) | ( mc_dma_rd_rsp_vld_X147 & mc_dma_rd_rsp_vld_R147 ) | ( mc_dma_rd_rsp_vld_X148 & mc_dma_rd_rsp_vld_R148 ) | ( mc_dma_rd_rsp_vld_X149 & mc_dma_rd_rsp_vld_R149 ) | ( mc_dma_rd_rsp_vld_X150 & mc_dma_rd_rsp_vld_R150 ) | ( mc_dma_rd_rsp_vld_X151 & mc_dma_rd_rsp_vld_R151 ) | ( mc_dma_rd_rsp_vld_X152 & mc_dma_rd_rsp_vld_R152 ) | ( mc_dma_rd_rsp_vld_X153 & mc_dma_rd_rsp_vld_R153 ) | ( mc_dma_rd_rsp_vld_X154 & mc_dma_rd_rsp_vld_R154 ) | ( mc_dma_rd_rsp_vld_X155 & mc_dma_rd_rsp_vld_R155 ) | ( mc_dma_rd_rsp_vld_X156 & mc_dma_rd_rsp_vld_R156 ) | ( mc_dma_rd_rsp_vld_X157 & mc_dma_rd_rsp_vld_R157 ) | ( mc_dma_rd_rsp_vld_X158 & mc_dma_rd_rsp_vld_R158 ) | ( mc_dma_rd_rsp_vld_X159 & mc_dma_rd_rsp_vld_R159 ) | ( mc_dma_rd_rsp_vld_X160 & mc_dma_rd_rsp_vld_R160 ) | ( mc_dma_rd_rsp_vld_X161 & mc_dma_rd_rsp_vld_R161 ) | ( mc_dma_rd_rsp_vld_X162 & mc_dma_rd_rsp_vld_R162 ) | ( mc_dma_rd_rsp_vld_X163 & mc_dma_rd_rsp_vld_R163 ) | ( mc_dma_rd_rsp_vld_X164 & mc_dma_rd_rsp_vld_R164 ) | ( mc_dma_rd_rsp_vld_X165 & mc_dma_rd_rsp_vld_R165 ) | ( mc_dma_rd_rsp_vld_X166 & mc_dma_rd_rsp_vld_R166 ) | ( mc_dma_rd_rsp_vld_X167 & mc_dma_rd_rsp_vld_R167 ) | ( mc_dma_rd_rsp_vld_X168 & mc_dma_rd_rsp_vld_R168 ) | ( mc_dma_rd_rsp_vld_X169 & mc_dma_rd_rsp_vld_R169 ) | ( mc_dma_rd_rsp_vld_X170 & mc_dma_rd_rsp_vld_R170 ) | ( mc_dma_rd_rsp_vld_X171 & mc_dma_rd_rsp_vld_R171 ) | ( mc_dma_rd_rsp_vld_X172 & mc_dma_rd_rsp_vld_R172 ) | ( mc_dma_rd_rsp_vld_X173 & mc_dma_rd_rsp_vld_R173 ) | ( mc_dma_rd_rsp_vld_X174 & mc_dma_rd_rsp_vld_R174 ) | ( mc_dma_rd_rsp_vld_X175 & mc_dma_rd_rsp_vld_R175 ) | ( mc_dma_rd_rsp_vld_X176 & mc_dma_rd_rsp_vld_R176 ) | ( mc_dma_rd_rsp_vld_X177 & mc_dma_rd_rsp_vld_R177 ) | ( mc_dma_rd_rsp_vld_X178 & mc_dma_rd_rsp_vld_R178 ) | ( mc_dma_rd_rsp_vld_X179 & mc_dma_rd_rsp_vld_R179 ) | ( mc_dma_rd_rsp_vld_X180 & mc_dma_rd_rsp_vld_R180 ) | ( mc_dma_rd_rsp_vld_X181 & mc_dma_rd_rsp_vld_R181 ) | ( mc_dma_rd_rsp_vld_X182 & mc_dma_rd_rsp_vld_R182 ) | ( mc_dma_rd_rsp_vld_X183 & mc_dma_rd_rsp_vld_R183 ) | ( mc_dma_rd_rsp_vld_X184 & mc_dma_rd_rsp_vld_R184 ) | ( mc_dma_rd_rsp_vld_X185 & mc_dma_rd_rsp_vld_R185 ) | ( mc_dma_rd_rsp_vld_X186 & mc_dma_rd_rsp_vld_R186 ) | ( mc_dma_rd_rsp_vld_X187 & mc_dma_rd_rsp_vld_R187 ) | ( mc_dma_rd_rsp_vld_X188 & mc_dma_rd_rsp_vld_R188 ) | ( mc_dma_rd_rsp_vld_X189 & mc_dma_rd_rsp_vld_R189 ) | ( mc_dma_rd_rsp_vld_X190 & mc_dma_rd_rsp_vld_R190 ) | ( mc_dma_rd_rsp_vld_X191 & mc_dma_rd_rsp_vld_R191 ) | ( mc_dma_rd_rsp_vld_X192 & mc_dma_rd_rsp_vld_R192 ) | ( mc_dma_rd_rsp_vld_X193 & mc_dma_rd_rsp_vld_R193 ) | ( mc_dma_rd_rsp_vld_X194 & mc_dma_rd_rsp_vld_R194 ) | ( mc_dma_rd_rsp_vld_X195 & mc_dma_rd_rsp_vld_R195 ) | ( mc_dma_rd_rsp_vld_X196 & mc_dma_rd_rsp_vld_R196 ) | ( mc_dma_rd_rsp_vld_X197 & mc_dma_rd_rsp_vld_R197 ) | ( mc_dma_rd_rsp_vld_X198 & mc_dma_rd_rsp_vld_R198 ) | ( mc_dma_rd_rsp_vld_X199 & mc_dma_rd_rsp_vld_R199 ) | ( mc_dma_rd_rsp_vld_X200 & mc_dma_rd_rsp_vld_R200 ) | ( mc_dma_rd_rsp_vld_X201 & mc_dma_rd_rsp_vld_R201 ) | ( mc_dma_rd_rsp_vld_X202 & mc_dma_rd_rsp_vld_R202 ) | ( mc_dma_rd_rsp_vld_X203 & mc_dma_rd_rsp_vld_R203 ) | ( mc_dma_rd_rsp_vld_X204 & mc_dma_rd_rsp_vld_R204 ) | ( mc_dma_rd_rsp_vld_X205 & mc_dma_rd_rsp_vld_R205 ) | ( mc_dma_rd_rsp_vld_X206 & mc_dma_rd_rsp_vld_R206 ) | ( mc_dma_rd_rsp_vld_X207 & mc_dma_rd_rsp_vld_R207 ) | ( mc_dma_rd_rsp_vld_X208 & mc_dma_rd_rsp_vld_R208 ) | ( mc_dma_rd_rsp_vld_X209 & mc_dma_rd_rsp_vld_R209 ) | ( mc_dma_rd_rsp_vld_X210 & mc_dma_rd_rsp_vld_R210 ) | ( mc_dma_rd_rsp_vld_X211 & mc_dma_rd_rsp_vld_R211 ) | ( mc_dma_rd_rsp_vld_X212 & mc_dma_rd_rsp_vld_R212 ) | ( mc_dma_rd_rsp_vld_X213 & mc_dma_rd_rsp_vld_R213 ) | ( mc_dma_rd_rsp_vld_X214 & mc_dma_rd_rsp_vld_R214 ) | ( mc_dma_rd_rsp_vld_X215 & mc_dma_rd_rsp_vld_R215 ) | ( mc_dma_rd_rsp_vld_X216 & mc_dma_rd_rsp_vld_R216 ) | ( mc_dma_rd_rsp_vld_X217 & mc_dma_rd_rsp_vld_R217 ) | ( mc_dma_rd_rsp_vld_X218 & mc_dma_rd_rsp_vld_R218 ) | ( mc_dma_rd_rsp_vld_X219 & mc_dma_rd_rsp_vld_R219 ) | ( mc_dma_rd_rsp_vld_X220 & mc_dma_rd_rsp_vld_R220 ) | ( mc_dma_rd_rsp_vld_X221 & mc_dma_rd_rsp_vld_R221 ) | ( mc_dma_rd_rsp_vld_X222 & mc_dma_rd_rsp_vld_R222 ) | ( mc_dma_rd_rsp_vld_X223 & mc_dma_rd_rsp_vld_R223 ) | ( mc_dma_rd_rsp_vld_X224 & mc_dma_rd_rsp_vld_R224 ) | ( mc_dma_rd_rsp_vld_X225 & mc_dma_rd_rsp_vld_R225 ) | ( mc_dma_rd_rsp_vld_X226 & mc_dma_rd_rsp_vld_R226 ) | ( mc_dma_rd_rsp_vld_X227 & mc_dma_rd_rsp_vld_R227 ) | ( mc_dma_rd_rsp_vld_X228 & mc_dma_rd_rsp_vld_R228 ) | ( mc_dma_rd_rsp_vld_X229 & mc_dma_rd_rsp_vld_R229 ) | ( mc_dma_rd_rsp_vld_X230 & mc_dma_rd_rsp_vld_R230 ) | ( mc_dma_rd_rsp_vld_X231 & mc_dma_rd_rsp_vld_R231 ) | ( mc_dma_rd_rsp_vld_X232 & mc_dma_rd_rsp_vld_R232 ) | ( mc_dma_rd_rsp_vld_X233 & mc_dma_rd_rsp_vld_R233 ) | ( mc_dma_rd_rsp_vld_X234 & mc_dma_rd_rsp_vld_R234 ) | ( mc_dma_rd_rsp_vld_X235 & mc_dma_rd_rsp_vld_R235 ) | ( mc_dma_rd_rsp_vld_X236 & mc_dma_rd_rsp_vld_R236 ) | ( mc_dma_rd_rsp_vld_X237 & mc_dma_rd_rsp_vld_R237 ) | ( mc_dma_rd_rsp_vld_X238 & mc_dma_rd_rsp_vld_R238 ) | ( mc_dma_rd_rsp_vld_X239 & mc_dma_rd_rsp_vld_R239 ) | ( mc_dma_rd_rsp_vld_X240 & mc_dma_rd_rsp_vld_R240 ) | ( mc_dma_rd_rsp_vld_X241 & mc_dma_rd_rsp_vld_R241 ) | ( mc_dma_rd_rsp_vld_X242 & mc_dma_rd_rsp_vld_R242 ) | ( mc_dma_rd_rsp_vld_X243 & mc_dma_rd_rsp_vld_R243 ) | ( mc_dma_rd_rsp_vld_X244 & mc_dma_rd_rsp_vld_R244 ) | ( mc_dma_rd_rsp_vld_X245 & mc_dma_rd_rsp_vld_R245 ) | ( mc_dma_rd_rsp_vld_X246 & mc_dma_rd_rsp_vld_R246 ) | ( mc_dma_rd_rsp_vld_X247 & mc_dma_rd_rsp_vld_R247 ) | ( mc_dma_rd_rsp_vld_X248 & mc_dma_rd_rsp_vld_R248 ) | ( mc_dma_rd_rsp_vld_X249 & mc_dma_rd_rsp_vld_R249 ) | ( mc_dma_rd_rsp_vld_X250 & mc_dma_rd_rsp_vld_R250 ) | ( mc_dma_rd_rsp_vld_X251 & mc_dma_rd_rsp_vld_R251 ) | ( mc_dma_rd_rsp_vld_X252 & mc_dma_rd_rsp_vld_R252 ) | ( mc_dma_rd_rsp_vld_X253 & mc_dma_rd_rsp_vld_R253 ) | ( mc_dma_rd_rsp_vld_X254 & mc_dma_rd_rsp_vld_R254 ) | ( mc_dma_rd_rsp_vld_X255 & mc_dma_rd_rsp_vld_R255 ) | ( mc_dma_rd_rsp_vld_X256 & mc_dma_rd_rsp_vld_R256 ) | ( mc_dma_rd_rsp_vld_X257 & mc_dma_rd_rsp_vld_R257 ) | ( mc_dma_rd_rsp_vld_X258 & mc_dma_rd_rsp_vld_R258 ) | ( mc_dma_rd_rsp_vld_X259 & mc_dma_rd_rsp_vld_R259 ) | ( mc_dma_rd_rsp_vld_X260 & mc_dma_rd_rsp_vld_R260 ) | ( mc_dma_rd_rsp_vld_X261 & mc_dma_rd_rsp_vld_R261 ) | ( mc_dma_rd_rsp_vld_X262 & mc_dma_rd_rsp_vld_R262 ) | ( mc_dma_rd_rsp_vld_X263 & mc_dma_rd_rsp_vld_R263 ) | ( mc_dma_rd_rsp_vld_X264 & mc_dma_rd_rsp_vld_R264 ) | ( mc_dma_rd_rsp_vld_X265 & mc_dma_rd_rsp_vld_R265 ) | ( mc_dma_rd_rsp_vld_X266 & mc_dma_rd_rsp_vld_R266 ) | ( mc_dma_rd_rsp_vld_X267 & mc_dma_rd_rsp_vld_R267 ) | ( mc_dma_rd_rsp_vld_X268 & mc_dma_rd_rsp_vld_R268 ) | ( mc_dma_rd_rsp_vld_X269 & mc_dma_rd_rsp_vld_R269 ) | ( mc_dma_rd_rsp_vld_X270 & mc_dma_rd_rsp_vld_R270 ) | ( mc_dma_rd_rsp_vld_X271 & mc_dma_rd_rsp_vld_R271 ) | ( mc_dma_rd_rsp_vld_X272 & mc_dma_rd_rsp_vld_R272 ) | ( mc_dma_rd_rsp_vld_X273 & mc_dma_rd_rsp_vld_R273 ) | ( mc_dma_rd_rsp_vld_X274 & mc_dma_rd_rsp_vld_R274 ) | ( mc_dma_rd_rsp_vld_X275 & mc_dma_rd_rsp_vld_R275 ) | ( mc_dma_rd_rsp_vld_X276 & mc_dma_rd_rsp_vld_R276 ) | ( mc_dma_rd_rsp_vld_X277 & mc_dma_rd_rsp_vld_R277 ) | ( mc_dma_rd_rsp_vld_X278 & mc_dma_rd_rsp_vld_R278 ) | ( mc_dma_rd_rsp_vld_X279 & mc_dma_rd_rsp_vld_R279 ) | ( mc_dma_rd_rsp_vld_X280 & mc_dma_rd_rsp_vld_R280 ) | ( mc_dma_rd_rsp_vld_X281 & mc_dma_rd_rsp_vld_R281 ) | ( mc_dma_rd_rsp_vld_X282 & mc_dma_rd_rsp_vld_R282 ) | ( mc_dma_rd_rsp_vld_X283 & mc_dma_rd_rsp_vld_R283 ) | ( mc_dma_rd_rsp_vld_X284 & mc_dma_rd_rsp_vld_R284 ) | ( mc_dma_rd_rsp_vld_X285 & mc_dma_rd_rsp_vld_R285 ) | ( mc_dma_rd_rsp_vld_X286 & mc_dma_rd_rsp_vld_R286 ) | ( mc_dma_rd_rsp_vld_X287 & mc_dma_rd_rsp_vld_R287 ) | ( mc_dma_rd_rsp_vld_X288 & mc_dma_rd_rsp_vld_R288 ) | ( mc_dma_rd_rsp_vld_X289 & mc_dma_rd_rsp_vld_R289 ) | ( mc_dma_rd_rsp_vld_X290 & mc_dma_rd_rsp_vld_R290 ) | ( mc_dma_rd_rsp_vld_X291 & mc_dma_rd_rsp_vld_R291 ) | ( mc_dma_rd_rsp_vld_X292 & mc_dma_rd_rsp_vld_R292 ) | ( mc_dma_rd_rsp_vld_X293 & mc_dma_rd_rsp_vld_R293 ) | ( mc_dma_rd_rsp_vld_X294 & mc_dma_rd_rsp_vld_R294 ) | ( mc_dma_rd_rsp_vld_X295 & mc_dma_rd_rsp_vld_R295 ) | ( mc_dma_rd_rsp_vld_X296 & mc_dma_rd_rsp_vld_R296 ) | ( mc_dma_rd_rsp_vld_X297 & mc_dma_rd_rsp_vld_R297 ) | ( mc_dma_rd_rsp_vld_X298 & mc_dma_rd_rsp_vld_R298 ) | ( mc_dma_rd_rsp_vld_X299 & mc_dma_rd_rsp_vld_R299 ) | ( mc_dma_rd_rsp_vld_X300 & mc_dma_rd_rsp_vld_R300 ) | ( mc_dma_rd_rsp_vld_X301 & mc_dma_rd_rsp_vld_R301 ) | ( mc_dma_rd_rsp_vld_X302 & mc_dma_rd_rsp_vld_R302 ) | ( mc_dma_rd_rsp_vld_X303 & mc_dma_rd_rsp_vld_R303 ) | ( mc_dma_rd_rsp_vld_X304 & mc_dma_rd_rsp_vld_R304 ) | ( mc_dma_rd_rsp_vld_X305 & mc_dma_rd_rsp_vld_R305 ) | ( mc_dma_rd_rsp_vld_X306 & mc_dma_rd_rsp_vld_R306 ) | ( mc_dma_rd_rsp_vld_X307 & mc_dma_rd_rsp_vld_R307 ) | ( mc_dma_rd_rsp_vld_X308 & mc_dma_rd_rsp_vld_R308 ) | ( mc_dma_rd_rsp_vld_X309 & mc_dma_rd_rsp_vld_R309 ) | ( mc_dma_rd_rsp_vld_X310 & mc_dma_rd_rsp_vld_R310 ) | ( mc_dma_rd_rsp_vld_X311 & mc_dma_rd_rsp_vld_R311 ) | ( mc_dma_rd_rsp_vld_X312 & mc_dma_rd_rsp_vld_R312 ) | ( mc_dma_rd_rsp_vld_X313 & mc_dma_rd_rsp_vld_R313 ) | ( mc_dma_rd_rsp_vld_X314 & mc_dma_rd_rsp_vld_R314 ) | ( mc_dma_rd_rsp_vld_X315 & mc_dma_rd_rsp_vld_R315 ) | ( mc_dma_rd_rsp_vld_X316 & mc_dma_rd_rsp_vld_R316 ) | ( mc_dma_rd_rsp_vld_X317 & mc_dma_rd_rsp_vld_R317 ) | ( mc_dma_rd_rsp_vld_X318 & mc_dma_rd_rsp_vld_R318 ) | ( mc_dma_rd_rsp_vld_X319 & mc_dma_rd_rsp_vld_R319 ) | ( mc_dma_rd_rsp_vld_X320 & mc_dma_rd_rsp_vld_R320 ) | ( mc_dma_rd_rsp_vld_X321 & mc_dma_rd_rsp_vld_R321 ) | ( mc_dma_rd_rsp_vld_X322 & mc_dma_rd_rsp_vld_R322 ) | ( mc_dma_rd_rsp_vld_X323 & mc_dma_rd_rsp_vld_R323 ) | ( mc_dma_rd_rsp_vld_X324 & mc_dma_rd_rsp_vld_R324 ) | ( mc_dma_rd_rsp_vld_X325 & mc_dma_rd_rsp_vld_R325 ) | ( mc_dma_rd_rsp_vld_X326 & mc_dma_rd_rsp_vld_R326 ) | ( mc_dma_rd_rsp_vld_X327 & mc_dma_rd_rsp_vld_R327 ) | ( mc_dma_rd_rsp_vld_X328 & mc_dma_rd_rsp_vld_R328 ) | ( mc_dma_rd_rsp_vld_X329 & mc_dma_rd_rsp_vld_R329 ) | ( mc_dma_rd_rsp_vld_X330 & mc_dma_rd_rsp_vld_R330 ) | ( mc_dma_rd_rsp_vld_X331 & mc_dma_rd_rsp_vld_R331 ) | ( mc_dma_rd_rsp_vld_X332 & mc_dma_rd_rsp_vld_R332 ) | ( mc_dma_rd_rsp_vld_X333 & mc_dma_rd_rsp_vld_R333 ) | ( mc_dma_rd_rsp_vld_X334 & mc_dma_rd_rsp_vld_R334 ) | ( mc_dma_rd_rsp_vld_X335 & mc_dma_rd_rsp_vld_R335 ) | ( mc_dma_rd_rsp_vld_X336 & mc_dma_rd_rsp_vld_R336 ) | ( mc_dma_rd_rsp_vld_X337 & mc_dma_rd_rsp_vld_R337 ) | ( mc_dma_rd_rsp_vld_X338 & mc_dma_rd_rsp_vld_R338 ) | ( mc_dma_rd_rsp_vld_X339 & mc_dma_rd_rsp_vld_R339 ) | ( mc_dma_rd_rsp_vld_X340 & mc_dma_rd_rsp_vld_R340 ) | ( mc_dma_rd_rsp_vld_X341 & mc_dma_rd_rsp_vld_R341 ) | ( mc_dma_rd_rsp_vld_X342 & mc_dma_rd_rsp_vld_R342 ) | ( mc_dma_rd_rsp_vld_X343 & mc_dma_rd_rsp_vld_R343 ) | ( mc_dma_rd_rsp_vld_X344 & mc_dma_rd_rsp_vld_R344 ) | ( mc_dma_rd_rsp_vld_X345 & mc_dma_rd_rsp_vld_R345 ) | ( mc_dma_rd_rsp_vld_X346 & mc_dma_rd_rsp_vld_R346 ) | ( mc_dma_rd_rsp_vld_X347 & mc_dma_rd_rsp_vld_R347 ) | ( mc_dma_rd_rsp_vld_X348 & mc_dma_rd_rsp_vld_R348 ) | ( mc_dma_rd_rsp_vld_X349 & mc_dma_rd_rsp_vld_R349 ) | ( mc_dma_rd_rsp_vld_X350 & mc_dma_rd_rsp_vld_R350 ) | ( mc_dma_rd_rsp_vld_X351 & mc_dma_rd_rsp_vld_R351 ) | ( mc_dma_rd_rsp_vld_X352 & mc_dma_rd_rsp_vld_R352 ) | ( mc_dma_rd_rsp_vld_X353 & mc_dma_rd_rsp_vld_R353 ) | ( mc_dma_rd_rsp_vld_X354 & mc_dma_rd_rsp_vld_R354 ) | ( mc_dma_rd_rsp_vld_X355 & mc_dma_rd_rsp_vld_R355 ) | ( mc_dma_rd_rsp_vld_X356 & mc_dma_rd_rsp_vld_R356 ) | ( mc_dma_rd_rsp_vld_X357 & mc_dma_rd_rsp_vld_R357 ) | ( mc_dma_rd_rsp_vld_X358 & mc_dma_rd_rsp_vld_R358 ) | ( mc_dma_rd_rsp_vld_X359 & mc_dma_rd_rsp_vld_R359 ) | ( mc_dma_rd_rsp_vld_X360 & mc_dma_rd_rsp_vld_R360 ) | ( mc_dma_rd_rsp_vld_X361 & mc_dma_rd_rsp_vld_R361 ) | ( mc_dma_rd_rsp_vld_X362 & mc_dma_rd_rsp_vld_R362 ) | ( mc_dma_rd_rsp_vld_X363 & mc_dma_rd_rsp_vld_R363 ) | ( mc_dma_rd_rsp_vld_X364 & mc_dma_rd_rsp_vld_R364 ) | ( mc_dma_rd_rsp_vld_X365 & mc_dma_rd_rsp_vld_R365 ) | ( mc_dma_rd_rsp_vld_X366 & mc_dma_rd_rsp_vld_R366 ) | ( mc_dma_rd_rsp_vld_X367 & mc_dma_rd_rsp_vld_R367 ) | ( mc_dma_rd_rsp_vld_X368 & mc_dma_rd_rsp_vld_R368 ) | ( mc_dma_rd_rsp_vld_X369 & mc_dma_rd_rsp_vld_R369 ) | ( mc_dma_rd_rsp_vld_X370 & mc_dma_rd_rsp_vld_R370 ) | ( mc_dma_rd_rsp_vld_X371 & mc_dma_rd_rsp_vld_R371 ) | ( mc_dma_rd_rsp_vld_X372 & mc_dma_rd_rsp_vld_R372 ) | ( mc_dma_rd_rsp_vld_X373 & mc_dma_rd_rsp_vld_R373 ) | ( mc_dma_rd_rsp_vld_X374 & mc_dma_rd_rsp_vld_R374 ) | ( mc_dma_rd_rsp_vld_X375 & mc_dma_rd_rsp_vld_R375 ) | ( mc_dma_rd_rsp_vld_X376 & mc_dma_rd_rsp_vld_R376 ) | ( mc_dma_rd_rsp_vld_X377 & mc_dma_rd_rsp_vld_R377 ) | ( mc_dma_rd_rsp_vld_X378 & mc_dma_rd_rsp_vld_R378 ) | ( mc_dma_rd_rsp_vld_X379 & mc_dma_rd_rsp_vld_R379 ) | ( mc_dma_rd_rsp_vld_X380 & mc_dma_rd_rsp_vld_R380 ) | ( mc_dma_rd_rsp_vld_X381 & mc_dma_rd_rsp_vld_R381 ) | ( mc_dma_rd_rsp_vld_X382 & mc_dma_rd_rsp_vld_R382 ) | ( mc_dma_rd_rsp_vld_X383 & mc_dma_rd_rsp_vld_R383 ) | ( mc_dma_rd_rsp_vld_X384 & mc_dma_rd_rsp_vld_R384 ) | ( mc_dma_rd_rsp_vld_X385 & mc_dma_rd_rsp_vld_R385 ) | ( mc_dma_rd_rsp_vld_X386 & mc_dma_rd_rsp_vld_R386 ) | ( mc_dma_rd_rsp_vld_X387 & mc_dma_rd_rsp_vld_R387 ) | ( mc_dma_rd_rsp_vld_X388 & mc_dma_rd_rsp_vld_R388 ) | ( mc_dma_rd_rsp_vld_X389 & mc_dma_rd_rsp_vld_R389 ) | ( mc_dma_rd_rsp_vld_X390 & mc_dma_rd_rsp_vld_R390 ) | ( mc_dma_rd_rsp_vld_X391 & mc_dma_rd_rsp_vld_R391 ) | ( mc_dma_rd_rsp_vld_X392 & mc_dma_rd_rsp_vld_R392 ) | ( mc_dma_rd_rsp_vld_X393 & mc_dma_rd_rsp_vld_R393 ) | ( mc_dma_rd_rsp_vld_X394 & mc_dma_rd_rsp_vld_R394 ) | ( mc_dma_rd_rsp_vld_X395 & mc_dma_rd_rsp_vld_R395 ) | ( mc_dma_rd_rsp_vld_X396 & mc_dma_rd_rsp_vld_R396 ) | ( mc_dma_rd_rsp_vld_X397 & mc_dma_rd_rsp_vld_R397 ) | ( mc_dma_rd_rsp_vld_X398 & mc_dma_rd_rsp_vld_R398 ) | ( mc_dma_rd_rsp_vld_X399 & mc_dma_rd_rsp_vld_R399 ) | ( mc_dma_rd_rsp_vld_X400 & mc_dma_rd_rsp_vld_R400 ) | ( mc_dma_rd_rsp_vld_X401 & mc_dma_rd_rsp_vld_R401 ) | ( mc_dma_rd_rsp_vld_X402 & mc_dma_rd_rsp_vld_R402 ) | ( mc_dma_rd_rsp_vld_X403 & mc_dma_rd_rsp_vld_R403 ) | ( mc_dma_rd_rsp_vld_X404 & mc_dma_rd_rsp_vld_R404 ) | ( mc_dma_rd_rsp_vld_X405 & mc_dma_rd_rsp_vld_R405 ) | ( mc_dma_rd_rsp_vld_X406 & mc_dma_rd_rsp_vld_R406 ) | ( mc_dma_rd_rsp_vld_X407 & mc_dma_rd_rsp_vld_R407 ) | ( mc_dma_rd_rsp_vld_X408 & mc_dma_rd_rsp_vld_R408 ) | ( mc_dma_rd_rsp_vld_X409 & mc_dma_rd_rsp_vld_R409 ) | ( mc_dma_rd_rsp_vld_X410 & mc_dma_rd_rsp_vld_R410 ) | ( mc_dma_rd_rsp_vld_X411 & mc_dma_rd_rsp_vld_R411 ) | ( mc_dma_rd_rsp_vld_X412 & mc_dma_rd_rsp_vld_R412 ) | ( mc_dma_rd_rsp_vld_X413 & mc_dma_rd_rsp_vld_R413 ) | ( mc_dma_rd_rsp_vld_X414 & mc_dma_rd_rsp_vld_R414 ) | ( mc_dma_rd_rsp_vld_X415 & mc_dma_rd_rsp_vld_R415 ) | ( mc_dma_rd_rsp_vld_X416 & mc_dma_rd_rsp_vld_R416 ) | ( mc_dma_rd_rsp_vld_X417 & mc_dma_rd_rsp_vld_R417 ) | ( mc_dma_rd_rsp_vld_X418 & mc_dma_rd_rsp_vld_R418 ) | ( mc_dma_rd_rsp_vld_X419 & mc_dma_rd_rsp_vld_R419 ) | ( mc_dma_rd_rsp_vld_X420 & mc_dma_rd_rsp_vld_R420 ) | ( mc_dma_rd_rsp_vld_X421 & mc_dma_rd_rsp_vld_R421 ) | ( mc_dma_rd_rsp_vld_X422 & mc_dma_rd_rsp_vld_R422 ) | ( mc_dma_rd_rsp_vld_X423 & mc_dma_rd_rsp_vld_R423 ) | ( mc_dma_rd_rsp_vld_X424 & mc_dma_rd_rsp_vld_R424 ) | ( mc_dma_rd_rsp_vld_X425 & mc_dma_rd_rsp_vld_R425 ) | ( mc_dma_rd_rsp_vld_X426 & mc_dma_rd_rsp_vld_R426 ) | ( mc_dma_rd_rsp_vld_X427 & mc_dma_rd_rsp_vld_R427 ) | ( mc_dma_rd_rsp_vld_X428 & mc_dma_rd_rsp_vld_R428 ) | ( mc_dma_rd_rsp_vld_X429 & mc_dma_rd_rsp_vld_R429 ) | ( mc_dma_rd_rsp_vld_X430 & mc_dma_rd_rsp_vld_R430 ) | ( mc_dma_rd_rsp_vld_X431 & mc_dma_rd_rsp_vld_R431 ) | ( mc_dma_rd_rsp_vld_X432 & mc_dma_rd_rsp_vld_R432 ) | ( mc_dma_rd_rsp_vld_X433 & mc_dma_rd_rsp_vld_R433 ) | ( mc_dma_rd_rsp_vld_X434 & mc_dma_rd_rsp_vld_R434 ) | ( mc_dma_rd_rsp_vld_X435 & mc_dma_rd_rsp_vld_R435 ) | ( mc_dma_rd_rsp_vld_X436 & mc_dma_rd_rsp_vld_R436 ) | ( mc_dma_rd_rsp_vld_X437 & mc_dma_rd_rsp_vld_R437 ) | ( mc_dma_rd_rsp_vld_X438 & mc_dma_rd_rsp_vld_R438 ) | ( mc_dma_rd_rsp_vld_X439 & mc_dma_rd_rsp_vld_R439 ) | ( mc_dma_rd_rsp_vld_X440 & mc_dma_rd_rsp_vld_R440 ) | ( mc_dma_rd_rsp_vld_X441 & mc_dma_rd_rsp_vld_R441 ) | ( mc_dma_rd_rsp_vld_X442 & mc_dma_rd_rsp_vld_R442 ) | ( mc_dma_rd_rsp_vld_X443 & mc_dma_rd_rsp_vld_R443 ) | ( mc_dma_rd_rsp_vld_X444 & mc_dma_rd_rsp_vld_R444 ) | ( mc_dma_rd_rsp_vld_X445 & mc_dma_rd_rsp_vld_R445 ) | ( mc_dma_rd_rsp_vld_X446 & mc_dma_rd_rsp_vld_R446 ) | ( mc_dma_rd_rsp_vld_X447 & mc_dma_rd_rsp_vld_R447 ) | ( mc_dma_rd_rsp_vld_X448 & mc_dma_rd_rsp_vld_R448 ) | ( mc_dma_rd_rsp_vld_X449 & mc_dma_rd_rsp_vld_R449 ) | ( mc_dma_rd_rsp_vld_X450 & mc_dma_rd_rsp_vld_R450 ) | ( mc_dma_rd_rsp_vld_X451 & mc_dma_rd_rsp_vld_R451 ) | ( mc_dma_rd_rsp_vld_X452 & mc_dma_rd_rsp_vld_R452 ) | ( mc_dma_rd_rsp_vld_X453 & mc_dma_rd_rsp_vld_R453 ) | ( mc_dma_rd_rsp_vld_X454 & mc_dma_rd_rsp_vld_R454 ) | ( mc_dma_rd_rsp_vld_X455 & mc_dma_rd_rsp_vld_R455 ) | ( mc_dma_rd_rsp_vld_X456 & mc_dma_rd_rsp_vld_R456 ) | ( mc_dma_rd_rsp_vld_X457 & mc_dma_rd_rsp_vld_R457 ) | ( mc_dma_rd_rsp_vld_X458 & mc_dma_rd_rsp_vld_R458 ) | ( mc_dma_rd_rsp_vld_X459 & mc_dma_rd_rsp_vld_R459 ) | ( mc_dma_rd_rsp_vld_X460 & mc_dma_rd_rsp_vld_R460 ) | ( mc_dma_rd_rsp_vld_X461 & mc_dma_rd_rsp_vld_R461 ) | ( mc_dma_rd_rsp_vld_X462 & mc_dma_rd_rsp_vld_R462 ) | ( mc_dma_rd_rsp_vld_X463 & mc_dma_rd_rsp_vld_R463 ) | ( mc_dma_rd_rsp_vld_X464 & mc_dma_rd_rsp_vld_R464 ) | ( mc_dma_rd_rsp_vld_X465 & mc_dma_rd_rsp_vld_R465 ) | ( mc_dma_rd_rsp_vld_X466 & mc_dma_rd_rsp_vld_R466 ) | ( mc_dma_rd_rsp_vld_X467 & mc_dma_rd_rsp_vld_R467 ) | ( mc_dma_rd_rsp_vld_X468 & mc_dma_rd_rsp_vld_R468 ) | ( mc_dma_rd_rsp_vld_X469 & mc_dma_rd_rsp_vld_R469 ) | ( mc_dma_rd_rsp_vld_X470 & mc_dma_rd_rsp_vld_R470 ) | ( mc_dma_rd_rsp_vld_X471 & mc_dma_rd_rsp_vld_R471 ) | ( mc_dma_rd_rsp_vld_X472 & mc_dma_rd_rsp_vld_R472 ) | ( mc_dma_rd_rsp_vld_X473 & mc_dma_rd_rsp_vld_R473 ) | ( mc_dma_rd_rsp_vld_X474 & mc_dma_rd_rsp_vld_R474 ) | ( mc_dma_rd_rsp_vld_X475 & mc_dma_rd_rsp_vld_R475 ) | ( mc_dma_rd_rsp_vld_X476 & mc_dma_rd_rsp_vld_R476 ) | ( mc_dma_rd_rsp_vld_X477 & mc_dma_rd_rsp_vld_R477 ) | ( mc_dma_rd_rsp_vld_X478 & mc_dma_rd_rsp_vld_R478 ) | ( mc_dma_rd_rsp_vld_X479 & mc_dma_rd_rsp_vld_R479 ) | ( mc_dma_rd_rsp_vld_X480 & mc_dma_rd_rsp_vld_R480 ) | ( mc_dma_rd_rsp_vld_X481 & mc_dma_rd_rsp_vld_R481 ) | ( mc_dma_rd_rsp_vld_X482 & mc_dma_rd_rsp_vld_R482 ) | ( mc_dma_rd_rsp_vld_X483 & mc_dma_rd_rsp_vld_R483 ) | ( mc_dma_rd_rsp_vld_X484 & mc_dma_rd_rsp_vld_R484 ) | ( mc_dma_rd_rsp_vld_X485 & mc_dma_rd_rsp_vld_R485 ) | ( mc_dma_rd_rsp_vld_X486 & mc_dma_rd_rsp_vld_R486 ) | ( mc_dma_rd_rsp_vld_X487 & mc_dma_rd_rsp_vld_R487 ) | ( mc_dma_rd_rsp_vld_X488 & mc_dma_rd_rsp_vld_R488 ) | ( mc_dma_rd_rsp_vld_X489 & mc_dma_rd_rsp_vld_R489 ) | ( mc_dma_rd_rsp_vld_X490 & mc_dma_rd_rsp_vld_R490 ) | ( mc_dma_rd_rsp_vld_X491 & mc_dma_rd_rsp_vld_R491 ) | ( mc_dma_rd_rsp_vld_X492 & mc_dma_rd_rsp_vld_R492 ) | ( mc_dma_rd_rsp_vld_X493 & mc_dma_rd_rsp_vld_R493 ) | ( mc_dma_rd_rsp_vld_X494 & mc_dma_rd_rsp_vld_R494 ) | ( mc_dma_rd_rsp_vld_X495 & mc_dma_rd_rsp_vld_R495 ) | ( mc_dma_rd_rsp_vld_X496 & mc_dma_rd_rsp_vld_R496 ) | ( mc_dma_rd_rsp_vld_X497 & mc_dma_rd_rsp_vld_R497 ) | ( mc_dma_rd_rsp_vld_X498 & mc_dma_rd_rsp_vld_R498 ) | ( mc_dma_rd_rsp_vld_X499 & mc_dma_rd_rsp_vld_R499 ) | ( mc_dma_rd_rsp_vld_X500 & mc_dma_rd_rsp_vld_R500 ) | ( mc_dma_rd_rsp_vld_X501 & mc_dma_rd_rsp_vld_R501 ) | ( mc_dma_rd_rsp_vld_X502 & mc_dma_rd_rsp_vld_R502 ) | ( mc_dma_rd_rsp_vld_X503 & mc_dma_rd_rsp_vld_R503 ) | ( mc_dma_rd_rsp_vld_X504 & mc_dma_rd_rsp_vld_R504 ) | ( mc_dma_rd_rsp_vld_X505 & mc_dma_rd_rsp_vld_R505 ) | ( mc_dma_rd_rsp_vld_X506 & mc_dma_rd_rsp_vld_R506 ) | ( mc_dma_rd_rsp_vld_X507 & mc_dma_rd_rsp_vld_R507 ) | ( mc_dma_rd_rsp_vld_X508 & mc_dma_rd_rsp_vld_R508 ) | ( mc_dma_rd_rsp_vld_X509 & mc_dma_rd_rsp_vld_R509 ) | ( mc_dma_rd_rsp_vld_X510 & mc_dma_rd_rsp_vld_R510 ) | ( mc_dma_rd_rsp_vld_X511 & mc_dma_rd_rsp_vld_R511 ) | ( mc_dma_rd_rsp_vld_X512 & mc_dma_rd_rsp_vld_R512 ) | ( mc_dma_rd_rsp_vld_X513 & mc_dma_rd_rsp_vld_R513 ) | ( mc_dma_rd_rsp_vld_X514 & mc_dma_rd_rsp_vld_R514 );
  assign cmd_en_R = ( cmd_en_X0 & cmd_en_R0 ) | ( cmd_en_X1 & cmd_en_R1 ) | ( cmd_en_X2 & cmd_en_R2 ) | ( cmd_en_X3 & cmd_en_R3 ) | ( cmd_en_X4 & cmd_en_R4 ) | ( cmd_en_X5 & cmd_en_R5 ) | ( cmd_en_X6 & cmd_en_R6 ) | ( cmd_en_X7 & cmd_en_R7 );
  assign _050__R = ( _050__X0 & _050__R0 ) | ( _050__X1 & _050__R1 ) | ( _050__X2 & _050__R2 );
  assign fifo_intr_wr_idle_R = ( fifo_intr_wr_idle_X0 & fifo_intr_wr_idle_R0 );
  assign _049__R = ( _049__X0 & _049__R0 );
  assign dma_wr_req_vld_R = ( dma_wr_req_vld_X0 & dma_wr_req_vld_R0 ) | ( dma_wr_req_vld_X1 & dma_wr_req_vld_R1 ) | ( dma_wr_req_vld_X2 & dma_wr_req_vld_R2 ) | ( dma_wr_req_vld_X3 & dma_wr_req_vld_R3 ) | ( dma_wr_req_vld_X4 & dma_wr_req_vld_R4 ) | ( dma_wr_req_vld_X5 & dma_wr_req_vld_R5 );
  assign surf_count_R = ( surf_count_X0 & surf_count_R0 ) | ( surf_count_X1 & surf_count_R1 ) | ( surf_count_X2 & surf_count_R2 ) | ( surf_count_X3 & surf_count_R3 );
  assign line_count_R = ( line_count_X0 & line_count_R0 ) | ( line_count_X1 & line_count_R1 ) | ( line_count_X2 & line_count_R2 );
  assign fangyuan1_R = ( fangyuan1_X0 & fangyuan1_R0 );
  assign line_addr_R = ( line_addr_X0 & line_addr_R0 ) | ( line_addr_X1 & line_addr_R1 ) | ( line_addr_X2 & line_addr_R2 ) | ( line_addr_X3 & line_addr_R3 ) | ( line_addr_X4 & line_addr_R4 );
  assign reg_line_stride_R = ( reg_line_stride_X0 & reg_line_stride_R0 ) | ( reg_line_stride_X1 & reg_line_stride_R1 );
  assign fangyuan0_R = ( fangyuan0_X0 & fangyuan0_R0 );
  assign surf_addr_R = ( surf_addr_X0 & surf_addr_R0 ) | ( surf_addr_X1 & surf_addr_R1 ) | ( surf_addr_X2 & surf_addr_R2 );
  assign reg_surf_stride_R = ( reg_surf_stride_X0 & reg_surf_stride_R0 ) | ( reg_surf_stride_X1 & reg_surf_stride_R1 );
  assign beat_count_R = ( beat_count_X0 & beat_count_R0 ) | ( beat_count_X1 & beat_count_R1 ) | ( beat_count_X2 & beat_count_R2 );
  assign stl_cnt_cur_R = ( stl_cnt_cur_X0 & stl_cnt_cur_R0 ) | ( stl_cnt_cur_X1 & stl_cnt_cur_R1 ) | ( stl_cnt_cur_X2 & stl_cnt_cur_R2 ) | ( stl_cnt_cur_X3 & stl_cnt_cur_R3 ) | ( stl_cnt_cur_X4 & stl_cnt_cur_R4 );
  assign st2ld_load_idle_R = ( st2ld_load_idle_X0 & st2ld_load_idle_R0 );
  assign st2gate_slcg_en_R = ( st2gate_slcg_en_X0 & st2gate_slcg_en_R0 );
  assign st2csb_idle_R = ( st2csb_idle_X0 & st2csb_idle_R0 );
  assign st2csb_grp1_done_R = ( st2csb_grp1_done_X0 & st2csb_grp1_done_R0 ) | ( st2csb_grp1_done_X1 & st2csb_grp1_done_R1 );
  assign st2csb_grp0_done_R = ( st2csb_grp0_done_X0 & st2csb_grp0_done_R0 ) | ( st2csb_grp0_done_X1 & st2csb_grp0_done_R1 );
  assign mcif2bdma_rd_rsp_ready_R = ( mcif2bdma_rd_rsp_ready_X0 & mcif2bdma_rd_rsp_ready_R0 );
  assign ld2st_rd_prdy_R = ( ld2st_rd_prdy_X0 & ld2st_rd_prdy_R0 ) | ( ld2st_rd_prdy_X1 & ld2st_rd_prdy_R1 ) | ( ld2st_rd_prdy_X2 & ld2st_rd_prdy_R2 );
  assign dma_write_stall_count_R = ( dma_write_stall_count_X0 & dma_write_stall_count_R0 );
  assign cvif2bdma_rd_rsp_ready_R = ( cvif2bdma_rd_rsp_ready_X0 & cvif2bdma_rd_rsp_ready_R0 );
  assign bdma2mcif_wr_req_valid_R = ( bdma2mcif_wr_req_valid_X0 & bdma2mcif_wr_req_valid_R0 );
  assign bdma2mcif_wr_req_pd_R = ( bdma2mcif_wr_req_pd_X0 & bdma2mcif_wr_req_pd_R0 );
  assign bdma2mcif_rd_cdt_lat_fifo_pop_R = ( bdma2mcif_rd_cdt_lat_fifo_pop_X0 & bdma2mcif_rd_cdt_lat_fifo_pop_R0 );
  assign bdma2cvif_wr_req_valid_R = ( bdma2cvif_wr_req_valid_X0 & bdma2cvif_wr_req_valid_R0 );
  assign bdma2cvif_wr_req_pd_R = ( bdma2cvif_wr_req_pd_X0 & bdma2cvif_wr_req_pd_R0 );
  assign bdma2cvif_rd_cdt_lat_fifo_pop_R = ( bdma2cvif_rd_cdt_lat_fifo_pop_X0 & bdma2cvif_rd_cdt_lat_fifo_pop_R0 );
 // ground taints for floating regs
 // ground taints for unused wires
  assign { ack_raw_id_R , ack_raw_id_C , ack_raw_id_X , beat_size_R , beat_size_C , beat_size_X , cv_int_rd_rsp_pd_R , cv_int_rd_rsp_pd_C , cv_int_rd_rsp_pd_X , cv_int_rd_rsp_valid_R , cv_int_rd_rsp_valid_C , cv_int_rd_rsp_valid_X , cv_int_wr_req_pd_d0_R , cv_int_wr_req_pd_d0_C , cv_int_wr_req_pd_d0_X , cv_int_wr_req_ready_R , cv_int_wr_req_ready_C , cv_int_wr_req_ready_X , cv_int_wr_req_ready_d0_R , cv_int_wr_req_ready_d0_C , cv_int_wr_req_ready_d0_X , cv_int_wr_req_valid_d0_R , cv_int_wr_req_valid_d0_C , cv_int_wr_req_valid_d0_X , cv_int_wr_rsp_complete_R , cv_int_wr_rsp_complete_C , cv_int_wr_rsp_complete_X , cvif2bdma_rd_rsp_pd_d0_R , cvif2bdma_rd_rsp_pd_d0_C , cvif2bdma_rd_rsp_pd_d0_X , cvif2bdma_rd_rsp_ready_d0_R , cvif2bdma_rd_rsp_ready_d0_C , cvif2bdma_rd_rsp_ready_d0_X , cvif2bdma_rd_rsp_valid_d0_R , cvif2bdma_rd_rsp_valid_d0_C , cvif2bdma_rd_rsp_valid_d0_X , dma_rd_rsp_ram_type_R , dma_rd_rsp_ram_type_C , dma_rd_rsp_ram_type_X , dma_wr_cmd_addr_R , dma_wr_cmd_addr_C , dma_wr_cmd_addr_X , dma_wr_cmd_pd_R , dma_wr_cmd_pd_C , dma_wr_cmd_pd_X , dma_wr_cmd_size_R , dma_wr_cmd_size_C , dma_wr_cmd_size_X , dma_wr_dat_pd_R , dma_wr_dat_pd_C , dma_wr_dat_pd_X , dma_wr_req_ram_type_R , dma_wr_req_ram_type_C , dma_wr_req_ram_type_X , dma_write_stall_count_dec_R , dma_write_stall_count_dec_C , dma_write_stall_count_dec_X , fangyuan3_R , fangyuan3_C , fangyuan3_X , fifo_intr_rd_prdy_R , fifo_intr_rd_prdy_C , fifo_intr_rd_prdy_X , fifo_intr_wr_pd_R , fifo_intr_wr_pd_C , fifo_intr_wr_pd_X , grp0_done_R , grp0_done_C , grp0_done_X , grp1_done_R , grp1_done_C , grp1_done_X , ld2st_addr_R , ld2st_addr_C , ld2st_addr_X , ld2st_cmd_dst_ram_type_R , ld2st_cmd_dst_ram_type_C , ld2st_cmd_dst_ram_type_X , ld2st_cmd_interrupt_R , ld2st_cmd_interrupt_C , ld2st_cmd_interrupt_X , ld2st_cmd_interrupt_ptr_R , ld2st_cmd_interrupt_ptr_C , ld2st_cmd_interrupt_ptr_X , ld2st_cmd_src_ram_type_R , ld2st_cmd_src_ram_type_C , ld2st_cmd_src_ram_type_X , ld2st_line_repeat_number_R , ld2st_line_repeat_number_C , ld2st_line_repeat_number_X , ld2st_line_size_R , ld2st_line_size_C , ld2st_line_size_X , ld2st_line_stride_R , ld2st_line_stride_C , ld2st_line_stride_X , ld2st_surf_repeat_number_R , ld2st_surf_repeat_number_C , ld2st_surf_repeat_number_X , ld2st_surf_stride_R , ld2st_surf_stride_C , ld2st_surf_stride_X , mc_int_rd_rsp_pd_R , mc_int_rd_rsp_pd_C , mc_int_rd_rsp_pd_X , mc_int_rd_rsp_valid_R , mc_int_rd_rsp_valid_C , mc_int_rd_rsp_valid_X , mc_int_wr_req_pd_d0_R , mc_int_wr_req_pd_d0_C , mc_int_wr_req_pd_d0_X , mc_int_wr_req_ready_R , mc_int_wr_req_ready_C , mc_int_wr_req_ready_X , mc_int_wr_req_ready_d0_R , mc_int_wr_req_ready_d0_C , mc_int_wr_req_ready_d0_X , mc_int_wr_req_valid_d0_R , mc_int_wr_req_valid_d0_C , mc_int_wr_req_valid_d0_X , mc_int_wr_rsp_complete_R , mc_int_wr_rsp_complete_C , mc_int_wr_rsp_complete_X , mcif2bdma_rd_rsp_pd_d0_R , mcif2bdma_rd_rsp_pd_d0_C , mcif2bdma_rd_rsp_pd_d0_X , mcif2bdma_rd_rsp_ready_d0_R , mcif2bdma_rd_rsp_ready_d0_C , mcif2bdma_rd_rsp_ready_d0_X , mcif2bdma_rd_rsp_valid_d0_R , mcif2bdma_rd_rsp_valid_d0_C , mcif2bdma_rd_rsp_valid_d0_X , releasing_R , releasing_C , releasing_X , stl_adv_R , stl_adv_C , stl_adv_X , stl_cnt_ext_R , stl_cnt_ext_C , stl_cnt_ext_X , stl_cnt_mod_R , stl_cnt_mod_C , stl_cnt_mod_X , wr_req_rdyi_R , wr_req_rdyi_C , wr_req_rdyi_X  } = 0;
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) st2gate_slcg_en_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) st2gate_slcg_en_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) st2gate_slcg_en_PREV_VAL1 <= st2gate_slcg_en ;
    if( INSTR_IN_ZY ) st2gate_slcg_en_PREV_VAL2 <= st2gate_slcg_en_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) stl_cnt_cur_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) stl_cnt_cur_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) stl_cnt_cur_PREV_VAL1 <= stl_cnt_cur ;
    if( INSTR_IN_ZY ) stl_cnt_cur_PREV_VAL2 <= stl_cnt_cur_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) cv_pending_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) cv_pending_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) cv_pending_PREV_VAL1 <= cv_pending ;
    if( INSTR_IN_ZY ) cv_pending_PREV_VAL2 <= cv_pending_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) mc_pending_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) mc_pending_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) mc_pending_PREV_VAL1 <= mc_pending ;
    if( INSTR_IN_ZY ) mc_pending_PREV_VAL2 <= mc_pending_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) dma_wr_rsp_complete_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) dma_wr_rsp_complete_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) dma_wr_rsp_complete_PREV_VAL1 <= dma_wr_rsp_complete ;
    if( INSTR_IN_ZY ) dma_wr_rsp_complete_PREV_VAL2 <= dma_wr_rsp_complete_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) cv_dma_wr_rsp_complete_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) cv_dma_wr_rsp_complete_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) cv_dma_wr_rsp_complete_PREV_VAL1 <= cv_dma_wr_rsp_complete ;
    if( INSTR_IN_ZY ) cv_dma_wr_rsp_complete_PREV_VAL2 <= cv_dma_wr_rsp_complete_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) mc_dma_wr_rsp_complete_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) mc_dma_wr_rsp_complete_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) mc_dma_wr_rsp_complete_PREV_VAL1 <= mc_dma_wr_rsp_complete ;
    if( INSTR_IN_ZY ) mc_dma_wr_rsp_complete_PREV_VAL2 <= mc_dma_wr_rsp_complete_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) ack_top_vld_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) ack_top_vld_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) ack_top_vld_PREV_VAL1 <= ack_top_vld ;
    if( INSTR_IN_ZY ) ack_top_vld_PREV_VAL2 <= ack_top_vld_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) ack_top_id_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) ack_top_id_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) ack_top_id_PREV_VAL1 <= ack_top_id ;
    if( INSTR_IN_ZY ) ack_top_id_PREV_VAL2 <= ack_top_id_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) ack_bot_vld_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) ack_bot_vld_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) ack_bot_vld_PREV_VAL1 <= ack_bot_vld ;
    if( INSTR_IN_ZY ) ack_bot_vld_PREV_VAL2 <= ack_bot_vld_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) ack_bot_id_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) ack_bot_id_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) ack_bot_id_PREV_VAL1 <= ack_bot_id ;
    if( INSTR_IN_ZY ) ack_bot_id_PREV_VAL2 <= ack_bot_id_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) surf_count_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) surf_count_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) surf_count_PREV_VAL1 <= surf_count ;
    if( INSTR_IN_ZY ) surf_count_PREV_VAL2 <= surf_count_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) line_count_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) line_count_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) line_count_PREV_VAL1 <= line_count ;
    if( INSTR_IN_ZY ) line_count_PREV_VAL2 <= line_count_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) surf_addr_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) surf_addr_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) surf_addr_PREV_VAL1 <= surf_addr ;
    if( INSTR_IN_ZY ) surf_addr_PREV_VAL2 <= surf_addr_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) line_addr_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) line_addr_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) line_addr_PREV_VAL1 <= line_addr ;
    if( INSTR_IN_ZY ) line_addr_PREV_VAL2 <= line_addr_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) beat_count_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) beat_count_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) beat_count_PREV_VAL1 <= beat_count ;
    if( INSTR_IN_ZY ) beat_count_PREV_VAL2 <= beat_count_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) cmd_en_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) cmd_en_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) cmd_en_PREV_VAL1 <= cmd_en ;
    if( INSTR_IN_ZY ) cmd_en_PREV_VAL2 <= cmd_en_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) dat_en_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) dat_en_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) dat_en_PREV_VAL1 <= dat_en ;
    if( INSTR_IN_ZY ) dat_en_PREV_VAL2 <= dat_en_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_cmd_src_ram_type_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_cmd_src_ram_type_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_cmd_src_ram_type_PREV_VAL1 <= reg_cmd_src_ram_type ;
    if( INSTR_IN_ZY ) reg_cmd_src_ram_type_PREV_VAL2 <= reg_cmd_src_ram_type_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_line_repeat_number_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_line_repeat_number_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_line_repeat_number_PREV_VAL1 <= reg_line_repeat_number ;
    if( INSTR_IN_ZY ) reg_line_repeat_number_PREV_VAL2 <= reg_line_repeat_number_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_line_size_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_line_size_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_line_size_PREV_VAL1 <= reg_line_size ;
    if( INSTR_IN_ZY ) reg_line_size_PREV_VAL2 <= reg_line_size_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_line_stride_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_line_stride_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_line_stride_PREV_VAL1 <= reg_line_stride ;
    if( INSTR_IN_ZY ) reg_line_stride_PREV_VAL2 <= reg_line_stride_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_surf_repeat_number_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_surf_repeat_number_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_surf_repeat_number_PREV_VAL1 <= reg_surf_repeat_number ;
    if( INSTR_IN_ZY ) reg_surf_repeat_number_PREV_VAL2 <= reg_surf_repeat_number_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_surf_stride_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_surf_stride_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_surf_stride_PREV_VAL1 <= reg_surf_stride ;
    if( INSTR_IN_ZY ) reg_surf_stride_PREV_VAL2 <= reg_surf_stride_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_cmd_dst_ram_type_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_cmd_dst_ram_type_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_cmd_dst_ram_type_PREV_VAL1 <= reg_cmd_dst_ram_type ;
    if( INSTR_IN_ZY ) reg_cmd_dst_ram_type_PREV_VAL2 <= reg_cmd_dst_ram_type_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_cmd_interrupt_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_cmd_interrupt_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_cmd_interrupt_PREV_VAL1 <= reg_cmd_interrupt ;
    if( INSTR_IN_ZY ) reg_cmd_interrupt_PREV_VAL2 <= reg_cmd_interrupt_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_cmd_interrupt_ptr_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_cmd_interrupt_ptr_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_cmd_interrupt_ptr_PREV_VAL1 <= reg_cmd_interrupt_ptr ;
    if( INSTR_IN_ZY ) reg_cmd_interrupt_ptr_PREV_VAL2 <= reg_cmd_interrupt_ptr_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) tran_cmd_valid_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) tran_cmd_valid_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) tran_cmd_valid_PREV_VAL1 <= tran_cmd_valid ;
    if( INSTR_IN_ZY ) tran_cmd_valid_PREV_VAL2 <= tran_cmd_valid_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) bdma2cvif_rd_cdt_lat_fifo_pop_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) bdma2cvif_rd_cdt_lat_fifo_pop_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) bdma2cvif_rd_cdt_lat_fifo_pop_PREV_VAL1 <= bdma2cvif_rd_cdt_lat_fifo_pop ;
    if( INSTR_IN_ZY ) bdma2cvif_rd_cdt_lat_fifo_pop_PREV_VAL2 <= bdma2cvif_rd_cdt_lat_fifo_pop_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) bdma2mcif_rd_cdt_lat_fifo_pop_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) bdma2mcif_rd_cdt_lat_fifo_pop_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) bdma2mcif_rd_cdt_lat_fifo_pop_PREV_VAL1 <= bdma2mcif_rd_cdt_lat_fifo_pop ;
    if( INSTR_IN_ZY ) bdma2mcif_rd_cdt_lat_fifo_pop_PREV_VAL2 <= bdma2mcif_rd_cdt_lat_fifo_pop_PREV_VAL1 ;
  end
 // ground taints for unused wire slices
  assign { dma_wr_dat_data_R1 [513:512] } = 0;
  assign { dma_wr_dat_data_X1 [513:512] } = 0;
  assign { dma_wr_dat_data_C1 [513:512] } = 0;
  assign { _041__R1 [0], _041__R1 [1], _041__R1 [2], _041__R1 [3], _041__R1 [4], _041__R1 [5], _041__R1 [6], _041__R1 [7], _041__R1 [8], _041__R1 [9], _041__R1 [10], _041__R1 [11], _041__R1 [12], _041__R1 [13], _041__R1 [14], _041__R1 [15], _041__R1 [16], _041__R1 [17], _041__R1 [18], _041__R1 [19], _041__R1 [20], _041__R1 [21], _041__R1 [22], _041__R1 [23], _041__R1 [24], _041__R1 [25], _041__R1 [26], _041__R1 [27], _041__R1 [28], _041__R1 [29], _041__R1 [30], _041__R1 [31], _041__R1 [32], _041__R1 [33], _041__R1 [34], _041__R1 [35], _041__R1 [36], _041__R1 [37], _041__R1 [38], _041__R1 [39], _041__R1 [40], _041__R1 [41], _041__R1 [42], _041__R1 [43], _041__R1 [44], _041__R1 [45], _041__R1 [46], _041__R1 [47], _041__R1 [48], _041__R1 [49], _041__R1 [50], _041__R1 [51], _041__R1 [52], _041__R1 [53], _041__R1 [54], _041__R1 [55], _041__R1 [56], _041__R1 [57], _041__R1 [58], _041__R1 [59], _041__R1 [60], _041__R1 [61], _041__R1 [62], _041__R1 [63], _041__R1 [64], _041__R1 [65], _041__R1 [66], _041__R1 [67], _041__R1 [68], _041__R1 [69], _041__R1 [70], _041__R1 [71], _041__R1 [72], _041__R1 [73], _041__R1 [74], _041__R1 [75], _041__R1 [76], _041__R1 [77], _041__R1 [78], _041__R1 [79], _041__R1 [80], _041__R1 [81], _041__R1 [82], _041__R1 [83], _041__R1 [84], _041__R1 [85], _041__R1 [86], _041__R1 [87], _041__R1 [88], _041__R1 [89], _041__R1 [90], _041__R1 [91], _041__R1 [92], _041__R1 [93], _041__R1 [94], _041__R1 [95], _041__R1 [96], _041__R1 [97], _041__R1 [98], _041__R1 [99], _041__R1 [100], _041__R1 [101], _041__R1 [102], _041__R1 [103], _041__R1 [104], _041__R1 [105], _041__R1 [106], _041__R1 [107], _041__R1 [108], _041__R1 [109], _041__R1 [110], _041__R1 [111], _041__R1 [112], _041__R1 [113], _041__R1 [114], _041__R1 [115], _041__R1 [116], _041__R1 [117], _041__R1 [118], _041__R1 [119], _041__R1 [120], _041__R1 [121], _041__R1 [122], _041__R1 [123], _041__R1 [124], _041__R1 [125], _041__R1 [126], _041__R1 [127], _041__R1 [128], _041__R1 [129], _041__R1 [130], _041__R1 [131], _041__R1 [132], _041__R1 [133], _041__R1 [134], _041__R1 [135], _041__R1 [136], _041__R1 [137], _041__R1 [138], _041__R1 [139], _041__R1 [140], _041__R1 [141], _041__R1 [142], _041__R1 [143], _041__R1 [144], _041__R1 [145], _041__R1 [146], _041__R1 [147], _041__R1 [148], _041__R1 [149], _041__R1 [150], _041__R1 [151], _041__R1 [152], _041__R1 [153], _041__R1 [154], _041__R1 [155], _041__R1 [156], _041__R1 [157], _041__R1 [158], _041__R1 [159], _041__R1 [160], _041__R1 [161], _041__R1 [162], _041__R1 [163], _041__R1 [164], _041__R1 [165], _041__R1 [166], _041__R1 [167], _041__R1 [168], _041__R1 [169], _041__R1 [170], _041__R1 [171], _041__R1 [172], _041__R1 [173], _041__R1 [174], _041__R1 [175], _041__R1 [176], _041__R1 [177], _041__R1 [178], _041__R1 [179], _041__R1 [180], _041__R1 [181], _041__R1 [182], _041__R1 [183], _041__R1 [184], _041__R1 [185], _041__R1 [186], _041__R1 [187], _041__R1 [188], _041__R1 [189], _041__R1 [190], _041__R1 [191], _041__R1 [192], _041__R1 [193], _041__R1 [194], _041__R1 [195], _041__R1 [196], _041__R1 [197], _041__R1 [198], _041__R1 [199], _041__R1 [200], _041__R1 [201], _041__R1 [202], _041__R1 [203], _041__R1 [204], _041__R1 [205], _041__R1 [206], _041__R1 [207], _041__R1 [208], _041__R1 [209], _041__R1 [210], _041__R1 [211], _041__R1 [212], _041__R1 [213], _041__R1 [214], _041__R1 [215], _041__R1 [216], _041__R1 [217], _041__R1 [218], _041__R1 [219], _041__R1 [220], _041__R1 [221], _041__R1 [222], _041__R1 [223], _041__R1 [224], _041__R1 [225], _041__R1 [226], _041__R1 [227], _041__R1 [228], _041__R1 [229], _041__R1 [230], _041__R1 [231], _041__R1 [232], _041__R1 [233], _041__R1 [234], _041__R1 [235], _041__R1 [236], _041__R1 [237], _041__R1 [238], _041__R1 [239], _041__R1 [240], _041__R1 [241], _041__R1 [242], _041__R1 [243], _041__R1 [244], _041__R1 [245], _041__R1 [246], _041__R1 [247], _041__R1 [248], _041__R1 [249], _041__R1 [250], _041__R1 [251], _041__R1 [252], _041__R1 [253], _041__R1 [254], _041__R1 [255], _041__R1 [256], _041__R1 [257], _041__R1 [258], _041__R1 [259], _041__R1 [260], _041__R1 [261], _041__R1 [262], _041__R1 [263], _041__R1 [264], _041__R1 [265], _041__R1 [266], _041__R1 [267], _041__R1 [268], _041__R1 [269], _041__R1 [270], _041__R1 [271], _041__R1 [272], _041__R1 [273], _041__R1 [274], _041__R1 [275], _041__R1 [276], _041__R1 [277], _041__R1 [278], _041__R1 [279], _041__R1 [280], _041__R1 [281], _041__R1 [282], _041__R1 [283], _041__R1 [284], _041__R1 [285], _041__R1 [286], _041__R1 [287], _041__R1 [288], _041__R1 [289], _041__R1 [290], _041__R1 [291], _041__R1 [292], _041__R1 [293], _041__R1 [294], _041__R1 [295], _041__R1 [296], _041__R1 [297], _041__R1 [298], _041__R1 [299], _041__R1 [300], _041__R1 [301], _041__R1 [302], _041__R1 [303], _041__R1 [304], _041__R1 [305], _041__R1 [306], _041__R1 [307], _041__R1 [308], _041__R1 [309], _041__R1 [310], _041__R1 [311], _041__R1 [312], _041__R1 [313], _041__R1 [314], _041__R1 [315], _041__R1 [316], _041__R1 [317], _041__R1 [318], _041__R1 [319], _041__R1 [320], _041__R1 [321], _041__R1 [322], _041__R1 [323], _041__R1 [324], _041__R1 [325], _041__R1 [326], _041__R1 [327], _041__R1 [328], _041__R1 [329], _041__R1 [330], _041__R1 [331], _041__R1 [332], _041__R1 [333], _041__R1 [334], _041__R1 [335], _041__R1 [336], _041__R1 [337], _041__R1 [338], _041__R1 [339], _041__R1 [340], _041__R1 [341], _041__R1 [342], _041__R1 [343], _041__R1 [344], _041__R1 [345], _041__R1 [346], _041__R1 [347], _041__R1 [348], _041__R1 [349], _041__R1 [350], _041__R1 [351], _041__R1 [352], _041__R1 [353], _041__R1 [354], _041__R1 [355], _041__R1 [356], _041__R1 [357], _041__R1 [358], _041__R1 [359], _041__R1 [360], _041__R1 [361], _041__R1 [362], _041__R1 [363], _041__R1 [364], _041__R1 [365], _041__R1 [366], _041__R1 [367], _041__R1 [368], _041__R1 [369], _041__R1 [370], _041__R1 [371], _041__R1 [372], _041__R1 [373], _041__R1 [374], _041__R1 [375], _041__R1 [376], _041__R1 [377], _041__R1 [378], _041__R1 [379], _041__R1 [380], _041__R1 [381], _041__R1 [382], _041__R1 [383], _041__R1 [384], _041__R1 [385], _041__R1 [386], _041__R1 [387], _041__R1 [388], _041__R1 [389], _041__R1 [390], _041__R1 [391], _041__R1 [392], _041__R1 [393], _041__R1 [394], _041__R1 [395], _041__R1 [396], _041__R1 [397], _041__R1 [398], _041__R1 [399], _041__R1 [400], _041__R1 [401], _041__R1 [402], _041__R1 [403], _041__R1 [404], _041__R1 [405], _041__R1 [406], _041__R1 [407], _041__R1 [408], _041__R1 [409] } = 0;
  assign { _041__X1 [0], _041__X1 [1], _041__X1 [2], _041__X1 [3], _041__X1 [4], _041__X1 [5], _041__X1 [6], _041__X1 [7], _041__X1 [8], _041__X1 [9], _041__X1 [10], _041__X1 [11], _041__X1 [12], _041__X1 [13], _041__X1 [14], _041__X1 [15], _041__X1 [16], _041__X1 [17], _041__X1 [18], _041__X1 [19], _041__X1 [20], _041__X1 [21], _041__X1 [22], _041__X1 [23], _041__X1 [24], _041__X1 [25], _041__X1 [26], _041__X1 [27], _041__X1 [28], _041__X1 [29], _041__X1 [30], _041__X1 [31], _041__X1 [32], _041__X1 [33], _041__X1 [34], _041__X1 [35], _041__X1 [36], _041__X1 [37], _041__X1 [38], _041__X1 [39], _041__X1 [40], _041__X1 [41], _041__X1 [42], _041__X1 [43], _041__X1 [44], _041__X1 [45], _041__X1 [46], _041__X1 [47], _041__X1 [48], _041__X1 [49], _041__X1 [50], _041__X1 [51], _041__X1 [52], _041__X1 [53], _041__X1 [54], _041__X1 [55], _041__X1 [56], _041__X1 [57], _041__X1 [58], _041__X1 [59], _041__X1 [60], _041__X1 [61], _041__X1 [62], _041__X1 [63], _041__X1 [64], _041__X1 [65], _041__X1 [66], _041__X1 [67], _041__X1 [68], _041__X1 [69], _041__X1 [70], _041__X1 [71], _041__X1 [72], _041__X1 [73], _041__X1 [74], _041__X1 [75], _041__X1 [76], _041__X1 [77], _041__X1 [78], _041__X1 [79], _041__X1 [80], _041__X1 [81], _041__X1 [82], _041__X1 [83], _041__X1 [84], _041__X1 [85], _041__X1 [86], _041__X1 [87], _041__X1 [88], _041__X1 [89], _041__X1 [90], _041__X1 [91], _041__X1 [92], _041__X1 [93], _041__X1 [94], _041__X1 [95], _041__X1 [96], _041__X1 [97], _041__X1 [98], _041__X1 [99], _041__X1 [100], _041__X1 [101], _041__X1 [102], _041__X1 [103], _041__X1 [104], _041__X1 [105], _041__X1 [106], _041__X1 [107], _041__X1 [108], _041__X1 [109], _041__X1 [110], _041__X1 [111], _041__X1 [112], _041__X1 [113], _041__X1 [114], _041__X1 [115], _041__X1 [116], _041__X1 [117], _041__X1 [118], _041__X1 [119], _041__X1 [120], _041__X1 [121], _041__X1 [122], _041__X1 [123], _041__X1 [124], _041__X1 [125], _041__X1 [126], _041__X1 [127], _041__X1 [128], _041__X1 [129], _041__X1 [130], _041__X1 [131], _041__X1 [132], _041__X1 [133], _041__X1 [134], _041__X1 [135], _041__X1 [136], _041__X1 [137], _041__X1 [138], _041__X1 [139], _041__X1 [140], _041__X1 [141], _041__X1 [142], _041__X1 [143], _041__X1 [144], _041__X1 [145], _041__X1 [146], _041__X1 [147], _041__X1 [148], _041__X1 [149], _041__X1 [150], _041__X1 [151], _041__X1 [152], _041__X1 [153], _041__X1 [154], _041__X1 [155], _041__X1 [156], _041__X1 [157], _041__X1 [158], _041__X1 [159], _041__X1 [160], _041__X1 [161], _041__X1 [162], _041__X1 [163], _041__X1 [164], _041__X1 [165], _041__X1 [166], _041__X1 [167], _041__X1 [168], _041__X1 [169], _041__X1 [170], _041__X1 [171], _041__X1 [172], _041__X1 [173], _041__X1 [174], _041__X1 [175], _041__X1 [176], _041__X1 [177], _041__X1 [178], _041__X1 [179], _041__X1 [180], _041__X1 [181], _041__X1 [182], _041__X1 [183], _041__X1 [184], _041__X1 [185], _041__X1 [186], _041__X1 [187], _041__X1 [188], _041__X1 [189], _041__X1 [190], _041__X1 [191], _041__X1 [192], _041__X1 [193], _041__X1 [194], _041__X1 [195], _041__X1 [196], _041__X1 [197], _041__X1 [198], _041__X1 [199], _041__X1 [200], _041__X1 [201], _041__X1 [202], _041__X1 [203], _041__X1 [204], _041__X1 [205], _041__X1 [206], _041__X1 [207], _041__X1 [208], _041__X1 [209], _041__X1 [210], _041__X1 [211], _041__X1 [212], _041__X1 [213], _041__X1 [214], _041__X1 [215], _041__X1 [216], _041__X1 [217], _041__X1 [218], _041__X1 [219], _041__X1 [220], _041__X1 [221], _041__X1 [222], _041__X1 [223], _041__X1 [224], _041__X1 [225], _041__X1 [226], _041__X1 [227], _041__X1 [228], _041__X1 [229], _041__X1 [230], _041__X1 [231], _041__X1 [232], _041__X1 [233], _041__X1 [234], _041__X1 [235], _041__X1 [236], _041__X1 [237], _041__X1 [238], _041__X1 [239], _041__X1 [240], _041__X1 [241], _041__X1 [242], _041__X1 [243], _041__X1 [244], _041__X1 [245], _041__X1 [246], _041__X1 [247], _041__X1 [248], _041__X1 [249], _041__X1 [250], _041__X1 [251], _041__X1 [252], _041__X1 [253], _041__X1 [254], _041__X1 [255], _041__X1 [256], _041__X1 [257], _041__X1 [258], _041__X1 [259], _041__X1 [260], _041__X1 [261], _041__X1 [262], _041__X1 [263], _041__X1 [264], _041__X1 [265], _041__X1 [266], _041__X1 [267], _041__X1 [268], _041__X1 [269], _041__X1 [270], _041__X1 [271], _041__X1 [272], _041__X1 [273], _041__X1 [274], _041__X1 [275], _041__X1 [276], _041__X1 [277], _041__X1 [278], _041__X1 [279], _041__X1 [280], _041__X1 [281], _041__X1 [282], _041__X1 [283], _041__X1 [284], _041__X1 [285], _041__X1 [286], _041__X1 [287], _041__X1 [288], _041__X1 [289], _041__X1 [290], _041__X1 [291], _041__X1 [292], _041__X1 [293], _041__X1 [294], _041__X1 [295], _041__X1 [296], _041__X1 [297], _041__X1 [298], _041__X1 [299], _041__X1 [300], _041__X1 [301], _041__X1 [302], _041__X1 [303], _041__X1 [304], _041__X1 [305], _041__X1 [306], _041__X1 [307], _041__X1 [308], _041__X1 [309], _041__X1 [310], _041__X1 [311], _041__X1 [312], _041__X1 [313], _041__X1 [314], _041__X1 [315], _041__X1 [316], _041__X1 [317], _041__X1 [318], _041__X1 [319], _041__X1 [320], _041__X1 [321], _041__X1 [322], _041__X1 [323], _041__X1 [324], _041__X1 [325], _041__X1 [326], _041__X1 [327], _041__X1 [328], _041__X1 [329], _041__X1 [330], _041__X1 [331], _041__X1 [332], _041__X1 [333], _041__X1 [334], _041__X1 [335], _041__X1 [336], _041__X1 [337], _041__X1 [338], _041__X1 [339], _041__X1 [340], _041__X1 [341], _041__X1 [342], _041__X1 [343], _041__X1 [344], _041__X1 [345], _041__X1 [346], _041__X1 [347], _041__X1 [348], _041__X1 [349], _041__X1 [350], _041__X1 [351], _041__X1 [352], _041__X1 [353], _041__X1 [354], _041__X1 [355], _041__X1 [356], _041__X1 [357], _041__X1 [358], _041__X1 [359], _041__X1 [360], _041__X1 [361], _041__X1 [362], _041__X1 [363], _041__X1 [364], _041__X1 [365], _041__X1 [366], _041__X1 [367], _041__X1 [368], _041__X1 [369], _041__X1 [370], _041__X1 [371], _041__X1 [372], _041__X1 [373], _041__X1 [374], _041__X1 [375], _041__X1 [376], _041__X1 [377], _041__X1 [378], _041__X1 [379], _041__X1 [380], _041__X1 [381], _041__X1 [382], _041__X1 [383], _041__X1 [384], _041__X1 [385], _041__X1 [386], _041__X1 [387], _041__X1 [388], _041__X1 [389], _041__X1 [390], _041__X1 [391], _041__X1 [392], _041__X1 [393], _041__X1 [394], _041__X1 [395], _041__X1 [396], _041__X1 [397], _041__X1 [398], _041__X1 [399], _041__X1 [400], _041__X1 [401], _041__X1 [402], _041__X1 [403], _041__X1 [404], _041__X1 [405], _041__X1 [406], _041__X1 [407], _041__X1 [408], _041__X1 [409] } = 0;
  assign { _041__C1 [0], _041__C1 [1], _041__C1 [2], _041__C1 [3], _041__C1 [4], _041__C1 [5], _041__C1 [6], _041__C1 [7], _041__C1 [8], _041__C1 [9], _041__C1 [10], _041__C1 [11], _041__C1 [12], _041__C1 [13], _041__C1 [14], _041__C1 [15], _041__C1 [16], _041__C1 [17], _041__C1 [18], _041__C1 [19], _041__C1 [20], _041__C1 [21], _041__C1 [22], _041__C1 [23], _041__C1 [24], _041__C1 [25], _041__C1 [26], _041__C1 [27], _041__C1 [28], _041__C1 [29], _041__C1 [30], _041__C1 [31], _041__C1 [32], _041__C1 [33], _041__C1 [34], _041__C1 [35], _041__C1 [36], _041__C1 [37], _041__C1 [38], _041__C1 [39], _041__C1 [40], _041__C1 [41], _041__C1 [42], _041__C1 [43], _041__C1 [44], _041__C1 [45], _041__C1 [46], _041__C1 [47], _041__C1 [48], _041__C1 [49], _041__C1 [50], _041__C1 [51], _041__C1 [52], _041__C1 [53], _041__C1 [54], _041__C1 [55], _041__C1 [56], _041__C1 [57], _041__C1 [58], _041__C1 [59], _041__C1 [60], _041__C1 [61], _041__C1 [62], _041__C1 [63], _041__C1 [64], _041__C1 [65], _041__C1 [66], _041__C1 [67], _041__C1 [68], _041__C1 [69], _041__C1 [70], _041__C1 [71], _041__C1 [72], _041__C1 [73], _041__C1 [74], _041__C1 [75], _041__C1 [76], _041__C1 [77], _041__C1 [78], _041__C1 [79], _041__C1 [80], _041__C1 [81], _041__C1 [82], _041__C1 [83], _041__C1 [84], _041__C1 [85], _041__C1 [86], _041__C1 [87], _041__C1 [88], _041__C1 [89], _041__C1 [90], _041__C1 [91], _041__C1 [92], _041__C1 [93], _041__C1 [94], _041__C1 [95], _041__C1 [96], _041__C1 [97], _041__C1 [98], _041__C1 [99], _041__C1 [100], _041__C1 [101], _041__C1 [102], _041__C1 [103], _041__C1 [104], _041__C1 [105], _041__C1 [106], _041__C1 [107], _041__C1 [108], _041__C1 [109], _041__C1 [110], _041__C1 [111], _041__C1 [112], _041__C1 [113], _041__C1 [114], _041__C1 [115], _041__C1 [116], _041__C1 [117], _041__C1 [118], _041__C1 [119], _041__C1 [120], _041__C1 [121], _041__C1 [122], _041__C1 [123], _041__C1 [124], _041__C1 [125], _041__C1 [126], _041__C1 [127], _041__C1 [128], _041__C1 [129], _041__C1 [130], _041__C1 [131], _041__C1 [132], _041__C1 [133], _041__C1 [134], _041__C1 [135], _041__C1 [136], _041__C1 [137], _041__C1 [138], _041__C1 [139], _041__C1 [140], _041__C1 [141], _041__C1 [142], _041__C1 [143], _041__C1 [144], _041__C1 [145], _041__C1 [146], _041__C1 [147], _041__C1 [148], _041__C1 [149], _041__C1 [150], _041__C1 [151], _041__C1 [152], _041__C1 [153], _041__C1 [154], _041__C1 [155], _041__C1 [156], _041__C1 [157], _041__C1 [158], _041__C1 [159], _041__C1 [160], _041__C1 [161], _041__C1 [162], _041__C1 [163], _041__C1 [164], _041__C1 [165], _041__C1 [166], _041__C1 [167], _041__C1 [168], _041__C1 [169], _041__C1 [170], _041__C1 [171], _041__C1 [172], _041__C1 [173], _041__C1 [174], _041__C1 [175], _041__C1 [176], _041__C1 [177], _041__C1 [178], _041__C1 [179], _041__C1 [180], _041__C1 [181], _041__C1 [182], _041__C1 [183], _041__C1 [184], _041__C1 [185], _041__C1 [186], _041__C1 [187], _041__C1 [188], _041__C1 [189], _041__C1 [190], _041__C1 [191], _041__C1 [192], _041__C1 [193], _041__C1 [194], _041__C1 [195], _041__C1 [196], _041__C1 [197], _041__C1 [198], _041__C1 [199], _041__C1 [200], _041__C1 [201], _041__C1 [202], _041__C1 [203], _041__C1 [204], _041__C1 [205], _041__C1 [206], _041__C1 [207], _041__C1 [208], _041__C1 [209], _041__C1 [210], _041__C1 [211], _041__C1 [212], _041__C1 [213], _041__C1 [214], _041__C1 [215], _041__C1 [216], _041__C1 [217], _041__C1 [218], _041__C1 [219], _041__C1 [220], _041__C1 [221], _041__C1 [222], _041__C1 [223], _041__C1 [224], _041__C1 [225], _041__C1 [226], _041__C1 [227], _041__C1 [228], _041__C1 [229], _041__C1 [230], _041__C1 [231], _041__C1 [232], _041__C1 [233], _041__C1 [234], _041__C1 [235], _041__C1 [236], _041__C1 [237], _041__C1 [238], _041__C1 [239], _041__C1 [240], _041__C1 [241], _041__C1 [242], _041__C1 [243], _041__C1 [244], _041__C1 [245], _041__C1 [246], _041__C1 [247], _041__C1 [248], _041__C1 [249], _041__C1 [250], _041__C1 [251], _041__C1 [252], _041__C1 [253], _041__C1 [254], _041__C1 [255], _041__C1 [256], _041__C1 [257], _041__C1 [258], _041__C1 [259], _041__C1 [260], _041__C1 [261], _041__C1 [262], _041__C1 [263], _041__C1 [264], _041__C1 [265], _041__C1 [266], _041__C1 [267], _041__C1 [268], _041__C1 [269], _041__C1 [270], _041__C1 [271], _041__C1 [272], _041__C1 [273], _041__C1 [274], _041__C1 [275], _041__C1 [276], _041__C1 [277], _041__C1 [278], _041__C1 [279], _041__C1 [280], _041__C1 [281], _041__C1 [282], _041__C1 [283], _041__C1 [284], _041__C1 [285], _041__C1 [286], _041__C1 [287], _041__C1 [288], _041__C1 [289], _041__C1 [290], _041__C1 [291], _041__C1 [292], _041__C1 [293], _041__C1 [294], _041__C1 [295], _041__C1 [296], _041__C1 [297], _041__C1 [298], _041__C1 [299], _041__C1 [300], _041__C1 [301], _041__C1 [302], _041__C1 [303], _041__C1 [304], _041__C1 [305], _041__C1 [306], _041__C1 [307], _041__C1 [308], _041__C1 [309], _041__C1 [310], _041__C1 [311], _041__C1 [312], _041__C1 [313], _041__C1 [314], _041__C1 [315], _041__C1 [316], _041__C1 [317], _041__C1 [318], _041__C1 [319], _041__C1 [320], _041__C1 [321], _041__C1 [322], _041__C1 [323], _041__C1 [324], _041__C1 [325], _041__C1 [326], _041__C1 [327], _041__C1 [328], _041__C1 [329], _041__C1 [330], _041__C1 [331], _041__C1 [332], _041__C1 [333], _041__C1 [334], _041__C1 [335], _041__C1 [336], _041__C1 [337], _041__C1 [338], _041__C1 [339], _041__C1 [340], _041__C1 [341], _041__C1 [342], _041__C1 [343], _041__C1 [344], _041__C1 [345], _041__C1 [346], _041__C1 [347], _041__C1 [348], _041__C1 [349], _041__C1 [350], _041__C1 [351], _041__C1 [352], _041__C1 [353], _041__C1 [354], _041__C1 [355], _041__C1 [356], _041__C1 [357], _041__C1 [358], _041__C1 [359], _041__C1 [360], _041__C1 [361], _041__C1 [362], _041__C1 [363], _041__C1 [364], _041__C1 [365], _041__C1 [366], _041__C1 [367], _041__C1 [368], _041__C1 [369], _041__C1 [370], _041__C1 [371], _041__C1 [372], _041__C1 [373], _041__C1 [374], _041__C1 [375], _041__C1 [376], _041__C1 [377], _041__C1 [378], _041__C1 [379], _041__C1 [380], _041__C1 [381], _041__C1 [382], _041__C1 [383], _041__C1 [384], _041__C1 [385], _041__C1 [386], _041__C1 [387], _041__C1 [388], _041__C1 [389], _041__C1 [390], _041__C1 [391], _041__C1 [392], _041__C1 [393], _041__C1 [394], _041__C1 [395], _041__C1 [396], _041__C1 [397], _041__C1 [398], _041__C1 [399], _041__C1 [400], _041__C1 [401], _041__C1 [402], _041__C1 [403], _041__C1 [404], _041__C1 [405], _041__C1 [406], _041__C1 [407], _041__C1 [408], _041__C1 [409] } = 0;
  assert property( ack_bot_id_r_flag == 0 || ack_bot_id_PREV_VAL1 == ack_bot_id_PREV_VAL2 );
  assert property( ack_bot_vld_r_flag == 0 || ack_bot_vld_PREV_VAL1 == ack_bot_vld_PREV_VAL2 );
  assert property( ack_top_id_r_flag == 0 || ack_top_id_PREV_VAL1 == ack_top_id_PREV_VAL2 );
  assert property( ack_top_vld_r_flag == 0 || ack_top_vld_PREV_VAL1 == ack_top_vld_PREV_VAL2 );
  assert property( bdma2cvif_rd_cdt_lat_fifo_pop_r_flag == 0 || bdma2cvif_rd_cdt_lat_fifo_pop_PREV_VAL1 == bdma2cvif_rd_cdt_lat_fifo_pop_PREV_VAL2 );
  assert property( bdma2mcif_rd_cdt_lat_fifo_pop_r_flag == 0 || bdma2mcif_rd_cdt_lat_fifo_pop_PREV_VAL1 == bdma2mcif_rd_cdt_lat_fifo_pop_PREV_VAL2 );
  assert property( beat_count_r_flag == 0 || beat_count_PREV_VAL1 == beat_count_PREV_VAL2 );
  assert property( cmd_en_r_flag == 0 || cmd_en_PREV_VAL1 == cmd_en_PREV_VAL2 );
  assert property( cv_dma_wr_rsp_complete_r_flag == 0 || cv_dma_wr_rsp_complete_PREV_VAL1 == cv_dma_wr_rsp_complete_PREV_VAL2 );
  assert property( cv_pending_r_flag == 0 || cv_pending_PREV_VAL1 == cv_pending_PREV_VAL2 );
  assert property( dat_en_r_flag == 0 || dat_en_PREV_VAL1 == dat_en_PREV_VAL2 );
  assert property( dma_wr_rsp_complete_r_flag == 0 || dma_wr_rsp_complete_PREV_VAL1 == dma_wr_rsp_complete_PREV_VAL2 );
  assert property( line_addr_r_flag == 0 || line_addr_PREV_VAL1 == line_addr_PREV_VAL2 );
  assert property( line_count_r_flag == 0 || line_count_PREV_VAL1 == line_count_PREV_VAL2 );
  assert property( mc_dma_wr_rsp_complete_r_flag == 0 || mc_dma_wr_rsp_complete_PREV_VAL1 == mc_dma_wr_rsp_complete_PREV_VAL2 );
  assert property( mc_pending_r_flag == 0 || mc_pending_PREV_VAL1 == mc_pending_PREV_VAL2 );
  assert property( reg_cmd_dst_ram_type_r_flag == 0 || reg_cmd_dst_ram_type_PREV_VAL1 == reg_cmd_dst_ram_type_PREV_VAL2 );
  assert property( reg_cmd_interrupt_r_flag == 0 || reg_cmd_interrupt_PREV_VAL1 == reg_cmd_interrupt_PREV_VAL2 );
  assert property( reg_cmd_interrupt_ptr_r_flag == 0 || reg_cmd_interrupt_ptr_PREV_VAL1 == reg_cmd_interrupt_ptr_PREV_VAL2 );
  assert property( reg_cmd_src_ram_type_r_flag == 0 || reg_cmd_src_ram_type_PREV_VAL1 == reg_cmd_src_ram_type_PREV_VAL2 );
  assert property( reg_line_repeat_number_r_flag == 0 || reg_line_repeat_number_PREV_VAL1 == reg_line_repeat_number_PREV_VAL2 );
  assert property( reg_line_size_r_flag == 0 || reg_line_size_PREV_VAL1 == reg_line_size_PREV_VAL2 );
  assert property( reg_line_stride_r_flag == 0 || reg_line_stride_PREV_VAL1 == reg_line_stride_PREV_VAL2 );
  assert property( reg_surf_repeat_number_r_flag == 0 || reg_surf_repeat_number_PREV_VAL1 == reg_surf_repeat_number_PREV_VAL2 );
  assert property( reg_surf_stride_r_flag == 0 || reg_surf_stride_PREV_VAL1 == reg_surf_stride_PREV_VAL2 );
  assert property( st2gate_slcg_en_r_flag == 0 || st2gate_slcg_en_PREV_VAL1 == st2gate_slcg_en_PREV_VAL2 );
  assert property( stl_cnt_cur_r_flag == 0 || stl_cnt_cur_PREV_VAL1 == stl_cnt_cur_PREV_VAL2 );
  assert property( surf_addr_r_flag == 0 || surf_addr_PREV_VAL1 == surf_addr_PREV_VAL2 );
  assert property( surf_count_r_flag == 0 || surf_count_PREV_VAL1 == surf_count_PREV_VAL2 );
  assert property( tran_cmd_valid_r_flag == 0 || tran_cmd_valid_PREV_VAL1 == tran_cmd_valid_PREV_VAL2 );
  assign rst_zy = !nvdla_core_rstn ;
endmodule
