#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Aug  7 19:03:50 2024
# Process ID: 19580
# Current directory: C:/VProject/Attempt_4_10-04-2024/LedCount
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18492 C:\VProject\Attempt_4_10-04-2024\LedCount\LedCount.xpr
# Log file: C:/VProject/Attempt_4_10-04-2024/LedCount/vivado.log
# Journal file: C:/VProject/Attempt_4_10-04-2024/LedCount\vivado.jou
# Running On: Jasmeet, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16990 MB
#-----------------------------------------------------------
start_gui
open_project C:/VProject/Attempt_4_10-04-2024/LedCount/LedCount.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/VProject/Attempt_4_10-04-2024/LedCount/LedCount.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_hwicap:3.0 axi_hwicap_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_hwicap_0/icap_clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_hwicap_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_hwicap_0/S_AXI_LITE]
endgroup
delete_bd_objs [get_bd_intf_nets dfx_controller_0_M_AXI_MEM] [get_bd_intf_nets microblaze_0_axi_periph_M04_AXI] [get_bd_nets Net] [get_bd_nets vsm_VS_0_hw_triggers_0_1] [get_bd_nets dfx_controller_0_vsm_VS_0_rm_reset] [get_bd_cells dfx_controller_0]
startgroup
set_property CONFIG.NUM_PORTS {2} [get_bd_cells microblaze_0_xlconcat]
endgroup
connect_bd_net [get_bd_pins axi_hwicap_0/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In1]
delete_bd_objs [get_bd_ports vsm_VS_0_hw_triggers_0]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run design_1_microblaze_0_axi_intc_0_synth_1
reset_run design_1_xbar_0_synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
write_hw_platform -fixed -force -file C:/VProject/Attempt_4_10-04-2024/LedCount/design_1_wrapper.xsa
