Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:16:15 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : diffeq_paj_convert
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 y_var_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.118ns (63.441%)  route 0.068ns (36.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X14Y163        net (fo=203, unset)          0.584     1.418    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y163        FDRE (Prop_fdre_C_Q)         0.118     1.536    y_var_reg[6]/Q
    SLICE_X18Y163        net (fo=4, unset)            0.068     1.604    y_var_reg[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X18Y163        net (fo=203, unset)          0.785     1.856    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.451    
    SLICE_X18Y163        FDRE (Hold_fdre_C_D)         0.040     1.491    Youtport_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 y_var_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.118ns (63.441%)  route 0.068ns (36.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X14Y167        net (fo=203, unset)          0.582     1.416    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     1.534    y_var_reg[22]/Q
    SLICE_X18Y167        net (fo=4, unset)            0.068     1.602    y_var_reg[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X18Y167        net (fo=203, unset)          0.782     1.853    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.448    
    SLICE_X18Y167        FDRE (Hold_fdre_C_D)         0.040     1.488    Youtport_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 y_var_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.118ns (63.441%)  route 0.068ns (36.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X14Y167        net (fo=203, unset)          0.582     1.416    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     1.534    y_var_reg[23]/Q
    SLICE_X18Y167        net (fo=4, unset)            0.068     1.602    y_var_reg[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X18Y167        net (fo=203, unset)          0.782     1.853    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.448    
    SLICE_X18Y167        FDRE (Hold_fdre_C_D)         0.040     1.488    Youtport_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 y_var_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.118ns (63.441%)  route 0.068ns (36.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X14Y169        net (fo=203, unset)          0.580     1.414    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118     1.532    y_var_reg[30]/Q
    SLICE_X18Y169        net (fo=4, unset)            0.068     1.600    y_var_reg[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X18Y169        net (fo=203, unset)          0.780     1.851    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.446    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.040     1.486    Youtport_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 y_var_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.118ns (63.441%)  route 0.068ns (36.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X14Y169        net (fo=203, unset)          0.580     1.414    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118     1.532    y_var_reg[31]/Q
    SLICE_X18Y169        net (fo=3, unset)            0.068     1.600    y_var_reg[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X18Y169        net (fo=203, unset)          0.780     1.851    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.446    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.040     1.486    Youtport_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 y_var_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.118ns (63.441%)  route 0.068ns (36.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X14Y169        net (fo=203, unset)          0.580     1.414    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118     1.532    y_var_reg[28]/Q
    SLICE_X18Y169        net (fo=4, unset)            0.068     1.600    y_var_reg[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X18Y169        net (fo=203, unset)          0.780     1.851    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.446    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.037     1.483    Youtport_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 y_var_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.118ns (63.441%)  route 0.068ns (36.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X14Y167        net (fo=203, unset)          0.582     1.416    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     1.534    y_var_reg[21]/Q
    SLICE_X18Y167        net (fo=4, unset)            0.068     1.602    y_var_reg[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X18Y167        net (fo=203, unset)          0.782     1.853    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.448    
    SLICE_X18Y167        FDRE (Hold_fdre_C_D)         0.032     1.480    Youtport_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 y_var_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.118ns (63.441%)  route 0.068ns (36.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X14Y169        net (fo=203, unset)          0.580     1.414    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118     1.532    y_var_reg[29]/Q
    SLICE_X18Y169        net (fo=4, unset)            0.068     1.600    y_var_reg[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X18Y169        net (fo=203, unset)          0.780     1.851    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.446    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.032     1.478    Youtport_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 y_var_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.394%)  route 0.103ns (46.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X14Y166        net (fo=203, unset)          0.583     1.417    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDRE (Prop_fdre_C_Q)         0.118     1.535    y_var_reg[17]/Q
    SLICE_X20Y165        net (fo=4, unset)            0.103     1.638    y_var_reg[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X20Y165        net (fo=203, unset)          0.783     1.854    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.449    
    SLICE_X20Y165        FDRE (Hold_fdre_C_D)         0.067     1.516    Youtport_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_var_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.761%)  route 0.097ns (49.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X13Y161        net (fo=203, unset)          0.586     1.420    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.100     1.520    u_var_reg[0]/Q
    SLICE_X17Y161        net (fo=4, unset)            0.097     1.617    n_0_u_var_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X17Y161        net (fo=203, unset)          0.788     1.859    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.454    
    SLICE_X17Y161        FDRE (Hold_fdre_C_D)         0.040     1.494    Uoutport_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_var_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.020%)  route 0.104ns (50.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X13Y161        net (fo=203, unset)          0.586     1.420    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.100     1.520    u_var_reg[3]/Q
    SLICE_X17Y161        net (fo=3, unset)            0.104     1.624    n_0_u_var_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X17Y161        net (fo=203, unset)          0.788     1.859    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.454    
    SLICE_X17Y161        FDRE (Hold_fdre_C_D)         0.043     1.497    Uoutport_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_var_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.261%)  route 0.103ns (50.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X13Y161        net (fo=203, unset)          0.586     1.420    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.100     1.520    u_var_reg[2]/Q
    SLICE_X17Y161        net (fo=3, unset)            0.103     1.623    n_0_u_var_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X17Y161        net (fo=203, unset)          0.788     1.859    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.454    
    SLICE_X17Y161        FDRE (Hold_fdre_C_D)         0.041     1.495    Uoutport_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_var_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.261%)  route 0.103ns (50.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X11Y162        net (fo=203, unset)          0.586     1.420    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.100     1.520    u_var_reg[6]/Q
    SLICE_X16Y161        net (fo=3, unset)            0.103     1.623    n_0_u_var_reg[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X16Y161        net (fo=203, unset)          0.788     1.859    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.454    
    SLICE_X16Y161        FDRE (Hold_fdre_C_D)         0.040     1.494    Uoutport_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_var_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.020%)  route 0.096ns (48.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X13Y162        net (fo=203, unset)          0.585     1.419    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y162        FDRE (Prop_fdre_C_Q)         0.100     1.519    u_var_reg[5]/Q
    SLICE_X16Y161        net (fo=3, unset)            0.096     1.615    n_0_u_var_reg[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X16Y161        net (fo=203, unset)          0.788     1.859    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.454    
    SLICE_X16Y161        FDRE (Hold_fdre_C_D)         0.032     1.486    Uoutport_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_var_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.261%)  route 0.103ns (50.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X13Y161        net (fo=203, unset)          0.586     1.420    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.100     1.520    u_var_reg[1]/Q
    SLICE_X17Y161        net (fo=3, unset)            0.103     1.623    n_0_u_var_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X17Y161        net (fo=203, unset)          0.788     1.859    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.454    
    SLICE_X17Y161        FDRE (Hold_fdre_C_D)         0.038     1.492    Uoutport_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_var_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.847%)  route 0.109ns (52.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X13Y164        net (fo=203, unset)          0.584     1.418    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDRE (Prop_fdre_C_Q)         0.100     1.518    u_var_reg[7]/Q
    SLICE_X16Y161        net (fo=3, unset)            0.109     1.627    n_0_u_var_reg[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X16Y161        net (fo=203, unset)          0.788     1.859    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.454    
    SLICE_X16Y161        FDRE (Hold_fdre_C_D)         0.040     1.494    Uoutport_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 looping_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            looping_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.129ns (58.904%)  route 0.090ns (41.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X4Y174         net (fo=203, unset)          0.606     1.440    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.100     1.540    looping_reg/Q
    SLICE_X4Y174         net (fo=115, unset)          0.090     1.630    looping
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.029     1.659    looping_rep_i_1/O
    SLICE_X4Y174         net (fo=1, routed)           0.000     1.659    n_0_looping_rep_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X4Y174         net (fo=203, unset)          0.806     1.877    clk_IBUF_BUFG
                         clock pessimism             -0.426     1.451    
    SLICE_X4Y174         FDRE (Hold_fdre_C_D)         0.075     1.526    looping_reg_rep
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 looping_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            x_var_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.175ns (67.308%)  route 0.085ns (32.692%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X4Y174         net (fo=203, unset)          0.606     1.440    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.100     1.540    looping_reg/Q
    SLICE_X2Y173         net (fo=115, unset)          0.085     1.625    looping
    SLICE_X2Y173         LUT4 (Prop_lut4_I2_O)        0.028     1.653    x_var[24]_i_7/O
    SLICE_X2Y173         net (fo=1, routed)           0.000     1.653    n_0_x_var[24]_i_7
    SLICE_X2Y173         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.700    x_var_reg[24]_i_1/O[2]
    SLICE_X2Y173         net (fo=1, routed)           0.000     1.700    n_5_x_var_reg[24]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X2Y173         net (fo=203, unset)          0.808     1.879    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.474    
    SLICE_X2Y173         FDRE (Hold_fdre_C_D)         0.092     1.566    x_var_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 looping_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            x_var_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.174ns (66.923%)  route 0.086ns (33.077%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X4Y174         net (fo=203, unset)          0.606     1.440    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.100     1.540    looping_reg/Q
    SLICE_X2Y173         net (fo=115, unset)          0.086     1.626    looping
    SLICE_X2Y173         LUT4 (Prop_lut4_I2_O)        0.028     1.654    x_var[24]_i_6/O
    SLICE_X2Y173         net (fo=1, routed)           0.000     1.654    n_0_x_var[24]_i_6
    SLICE_X2Y173         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.700    x_var_reg[24]_i_1/O[3]
    SLICE_X2Y173         net (fo=1, routed)           0.000     1.700    n_4_x_var_reg[24]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X2Y173         net (fo=203, unset)          0.808     1.879    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.474    
    SLICE_X2Y173         FDRE (Hold_fdre_C_D)         0.092     1.566    x_var_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_var_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.544%)  route 0.106ns (51.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X11Y168        net (fo=203, unset)          0.582     1.416    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_fdre_C_Q)         0.100     1.516    u_var_reg[25]/Q
    SLICE_X19Y169        net (fo=4, unset)            0.106     1.622    n_0_u_var_reg[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X19Y169        net (fo=203, unset)          0.780     1.851    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.446    
    SLICE_X19Y169        FDRE (Hold_fdre_C_D)         0.040     1.486    Uoutport_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_var_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.100ns (43.103%)  route 0.132ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X13Y165        net (fo=203, unset)          0.584     1.418    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y165        FDRE (Prop_fdre_C_Q)         0.100     1.518    u_var_reg[19]/Q
    SLICE_X20Y166        net (fo=4, unset)            0.132     1.650    n_0_u_var_reg[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X20Y166        net (fo=203, unset)          0.782     1.853    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.448    
    SLICE_X20Y166        FDRE (Hold_fdre_C_D)         0.066     1.514    Uoutport_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_var_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.020%)  route 0.104ns (50.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X11Y167        net (fo=203, unset)          0.583     1.417    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_fdre_C_Q)         0.100     1.517    u_var_reg[26]/Q
    SLICE_X18Y167        net (fo=4, unset)            0.104     1.621    n_0_u_var_reg[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X18Y167        net (fo=203, unset)          0.782     1.853    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.448    
    SLICE_X18Y167        FDRE (Hold_fdre_C_D)         0.037     1.485    Uoutport_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 looping_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            x_var_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.175ns (66.794%)  route 0.087ns (33.206%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X4Y174         net (fo=203, unset)          0.606     1.440    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.100     1.540    looping_reg/Q
    SLICE_X2Y173         net (fo=115, unset)          0.087     1.627    looping
    SLICE_X2Y173         LUT4 (Prop_lut4_I2_O)        0.028     1.655    x_var[24]_i_8/O
    SLICE_X2Y173         net (fo=1, routed)           0.000     1.655    n_0_x_var[24]_i_8
    SLICE_X2Y173         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.702    x_var_reg[24]_i_1/O[1]
    SLICE_X2Y173         net (fo=1, routed)           0.000     1.702    n_6_x_var_reg[24]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X2Y173         net (fo=203, unset)          0.808     1.879    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.474    
    SLICE_X2Y173         FDRE (Hold_fdre_C_D)         0.092     1.566    x_var_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 y_var_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.399%)  route 0.095ns (44.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X14Y162        net (fo=203, unset)          0.585     1.419    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.118     1.537    y_var_reg[1]/Q
    SLICE_X19Y162        net (fo=4, unset)            0.095     1.632    y_var_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X19Y162        net (fo=203, unset)          0.786     1.857    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.452    
    SLICE_X19Y162        FDRE (Hold_fdre_C_D)         0.043     1.495    Youtport_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 y_var_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.118ns (55.924%)  route 0.093ns (44.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X14Y163        net (fo=203, unset)          0.584     1.418    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y163        FDRE (Prop_fdre_C_Q)         0.118     1.536    y_var_reg[5]/Q
    SLICE_X18Y162        net (fo=4, unset)            0.093     1.629    y_var_reg[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X18Y162        net (fo=203, unset)          0.786     1.857    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.452    
    SLICE_X18Y162        FDRE (Hold_fdre_C_D)         0.040     1.492    Youtport_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 looping_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            x_var_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.178ns (67.939%)  route 0.084ns (32.061%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X4Y174         net (fo=203, unset)          0.606     1.440    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.100     1.540    looping_reg/Q
    SLICE_X2Y174         net (fo=115, unset)          0.084     1.624    looping
    SLICE_X2Y174         LUT4 (Prop_lut4_I2_O)        0.028     1.652    x_var[28]_i_8/O
    SLICE_X2Y174         net (fo=1, routed)           0.000     1.652    n_0_x_var[28]_i_8
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.702    x_var_reg[28]_i_1/O[0]
    SLICE_X2Y174         net (fo=1, routed)           0.000     1.702    n_7_x_var_reg[28]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X2Y174         net (fo=203, unset)          0.807     1.878    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.473    
    SLICE_X2Y174         FDRE (Hold_fdre_C_D)         0.092     1.565    x_var_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 y_var_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.118ns (55.924%)  route 0.093ns (44.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X14Y164        net (fo=203, unset)          0.584     1.418    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y164        FDRE (Prop_fdre_C_Q)         0.118     1.536    y_var_reg[9]/Q
    SLICE_X18Y163        net (fo=4, unset)            0.093     1.629    y_var_reg[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X18Y163        net (fo=203, unset)          0.785     1.856    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.451    
    SLICE_X18Y163        FDRE (Hold_fdre_C_D)         0.040     1.491    Youtport_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 looping_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            x_var_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.174ns (66.160%)  route 0.089ns (33.840%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X4Y174         net (fo=203, unset)          0.606     1.440    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.100     1.540    looping_reg/Q
    SLICE_X2Y174         net (fo=115, unset)          0.089     1.629    looping
    SLICE_X2Y174         LUT4 (Prop_lut4_I2_O)        0.028     1.657    x_var[28]_i_5/O
    SLICE_X2Y174         net (fo=1, routed)           0.000     1.657    n_0_x_var[28]_i_5
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.703    x_var_reg[28]_i_1/O[3]
    SLICE_X2Y174         net (fo=1, routed)           0.000     1.703    n_4_x_var_reg[28]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X2Y174         net (fo=203, unset)          0.807     1.878    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.473    
    SLICE_X2Y174         FDRE (Hold_fdre_C_D)         0.092     1.565    x_var_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_var_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.309%)  route 0.107ns (51.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X11Y168        net (fo=203, unset)          0.582     1.416    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_fdre_C_Q)         0.100     1.516    u_var_reg[30]/Q
    SLICE_X19Y169        net (fo=3, unset)            0.107     1.623    n_0_u_var_reg[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X19Y169        net (fo=203, unset)          0.780     1.851    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.446    
    SLICE_X19Y169        FDRE (Hold_fdre_C_D)         0.038     1.484    Uoutport_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 looping_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            x_var_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.175ns (66.288%)  route 0.089ns (33.712%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X4Y174         net (fo=203, unset)          0.606     1.440    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.100     1.540    looping_reg/Q
    SLICE_X2Y174         net (fo=115, unset)          0.089     1.629    looping
    SLICE_X2Y174         LUT4 (Prop_lut4_I2_O)        0.028     1.657    x_var[28]_i_6/O
    SLICE_X2Y174         net (fo=1, routed)           0.000     1.657    n_0_x_var[28]_i_6
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.704    x_var_reg[28]_i_1/O[2]
    SLICE_X2Y174         net (fo=1, routed)           0.000     1.704    n_5_x_var_reg[28]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X2Y174         net (fo=203, unset)          0.807     1.878    clk_IBUF_BUFG
                         clock pessimism             -0.405     1.473    
    SLICE_X2Y174         FDRE (Hold_fdre_C_D)         0.092     1.565    x_var_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.139    




