<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<title>Hai Wang's Homepage</title>
<meta name="keywords" content="Hai Wang,University of Electronic Science and Technology of China,UESTC,UCR,University of California,Riverside,electronic design automation,EDA,Computer Engineering,computer-aided design,CAD,University of California,UCR,dynamic thermal management,DTM,thermal,power,simulation,VLSI,DAC,ICCAD,DATE,ASPDAC,ASP-DAC,TCAD,TODAES,王海,电子科技大学,电子科大,加州大学,河滨,设计自动化,计算机,集成电路,芯片,热分析,仿真,热管理"/>
<meta name="author" content="Hai Wang"/>
<link rel="stylesheet" href="styles.css"/>
</head>

<body>
<!-- <h1>Hai Wang's Homepage</h1> -->
<img src="./hai_pic_1.jpg" alt="Hai's picture" width="250" style="float:left;margin:20px"/>
<h2>Hai Wang (王海)</h2>
<p><a href="http://faculty.uestc.edu.cn/wanghai1/zh_CN/index.htm">中文主页（Chinese Homepage）</a></p>
<ul style="list-style-position: inside;">
  <li>Professor, <a href="http://www.uestc.edu.cn">University of Electronic Science and Technology of China</a> (UESTC)</li>
  <li>E-mail: wanghai@uestc.edu.cn</li>
</ul>
<h2>Education</h2>
<ul style="list-style-position: inside;">
  <li>Ph.D., <a href="http://www.ucr.edu">University of California at Riverside</a>, USA, 2012</li>
  <li>M.S., <a href="http://www.ucr.edu">University of California at Riverside</a>, USA, 2008</li>
  <li>B.S., <a href="http://www.hust.edu.cn">Huazhong University of Science and Technology</a>, China, 2007</li>
</ul>
<h2>Research Areas</h2>
<ul style="list-style-position: inside;">
  <li>Artificial intelligence (AI) assisted integrated circuit design</li>
  <li>Electronic design automation of integrated systems (EDA) </li>
  <li>Computer design</li>
</ul>
<h2 style="clear: left">Short Bio</h2>
<p>
Hai Wang received the B.S. degree from Huazhong University of Science and
Technology, China, and the M.S. and Ph.D. degrees from University of
California, Riverside, in 2007, 2008, and 2012, respectively. He is
currently a professor with the University of Electronic
Science and Technology of China. His research interests include
modeling, optimization, and artificial intelligence assisted design
automation of VLSI circuits and systems.
</p>

<p>
Dr. Wang has served on the organizing
committee of International Conference on Computer Design (ICCD), technical program committee of
Design Automation and Test Conference in Europe (DATE), Asia and South
Pacific Design Automation Conference (ASP-DAC), International
Symposium on Quality Electronic Design (ISQED), and International
Green and Sustainable Computing Conference (IGSC, formerly called IGCC). He also served as reviewer of many journals
including IEEE Transactions on Computers (TC), IEEE Transactions on
Computer-Aided Design of Integrated Circuits and Systems (TCAD), IEEE
Transactions on Parallel and Distributed Systems (TPDS), and ACM
Transactions on Design Automation of Electronic Systems (TODAES).
</p>

<p>
Dr. Wang was a recipient of the Best Paper Award nomination from Asia
and South Pacific Design Automation Conference (ASP-DAC) in 2019, at
Tokyo, Japan. 
</p>

<p>
Click <a href="./slides/research_sum_en.pdf">here</a> for the
slides which introduce our recent research advances.
</p>

<h2>Selected Publications (since 2016)</h2>
<p>The authors with star marker * are my students.</p>
<ol type="1">
  <li><b>H. Wang</b>, X. Long*, and X.-X. Liu, "<a
  href="./papers/tnnls_fastesn_author_copy.pdf">FastESN: Fast echo
  state network</a>", IEEE Transactions on Neural Networks and
  Learning Systems (TNNLS), 2022. (early access, <b>JCR Q1, IF 10.4, CCF B rank</b>)</li>
    <li><b>H. Wang</b>, W. He*, Q. Yang*, X. Peng, and H. Tang, "<a
  href="./papers/tcad_dbp_author_copy.pdf">DBP: Distributed power
  budgeting for many-core systems in dark silicon</a>", IEEE Transactions on Computer-Aided Design of Integrated Circuits and
Systems (TCAD), 2022. (early access, <b>CCF A rank</b>)</li>
  <li><b>H. Wang</b>, W. Li*, W. Qi*, D. Tang*, L. Huang, and H. Tang, "<a href="./papers/j_mem_3d_preprint.pdf">Runtime performance optimization of 3-D
microprocessors in dark silicon</a>", IEEE Transactions on
  Computers (TC), vol. 70, no. 10, pp. 1539-1554, October 2021. (<b>CCF A
rank</b>)</li>
  <li><b>H. Wang</b>, L. Hu*, X. Guo*, Y. Nie, and H. Tang,
  "<a href="./papers/TII_pwl.pdf">Compact piecewise linear model based
  temperature control of multi-core systems
  considering leakage power</a>", IEEE Transactions on Industrial Informatics (TII), vol. 16, no. 12,
pp. 7556-7565, December 2020. (<b>JCR Q1, IF 10.2</b>)</li>
   <li><b>H. Wang</b>, X. Guo*, S. Tan, C. Zhang, H. Tang, and Y. Yuan,
  "<a href="./papers/TCAD_leakman_preprint.pdf">Leakage-aware predictive thermal management for multi-core systems
  using echo state network</a>", IEEE Transactions on Computer-Aided Design
  of Integrated Circuits and Systems (TCAD), vol. 39, no. 7,
  pp. 1400-1413, July 2020. (<b>CCF A rank</b>)</li>
  <li><b>H. Wang</b>, T. Xiao*, D. Huang*, L. Zhang*, C. Zhang, H. Tang, and Y. Yuan,
  "<a href="./papers/todaes_tsv_stress.pdf">Runtime stress estimation for three-dimensional IC reliability management using
  artificial neural network</a>", ACM Transactions on
Design Automation of Electronic Systems (TODAES), vol. 24, no. 6,
pp. 69:1-69:29, November 2019. (<b>CCF B rank</b>)</li>
  <li><b>H. Wang</b>, D. Huang*, R. Liu, C. Zhang, H. Tang, and Y. Yuan,
"<a href="./papers/tcad_stream_author_copy.pdf">STREAM: Stress and thermal aware
  reliability management for 3-D ICs</a>",
IEEE Transactions on Computer-Aided Design of Integrated Circuits and
Systems (TCAD), vol. 38, no. 11, pp. 2058-2071, November 2019. (<b>CCF A rank</b>)</li>
<li><b>H. Wang</b>, D. Tang*, M. Zhang*, S. Tan, C. Zhang, H. Tang, and
Y. Yuan, "<a href="./papers/TC_gdp_author_copy.pdf">GDP: A greedy based dynamic power budgeting method for
multi/many-core systems in dark silicon</a>", IEEE Transactions on
Computers (TC), vol. 68, no. 4, pp. 526-541, April 2019. (<b>CCF A rank</b>)</li>
<li>X. Guo*, <b>H. Wang</b> (corresponding author), C. Zhang, H. Tang,
and Y Yuan, "<a href="./papers/ASPDAC19_pwl.pdf">Leakage-aware thermal management for multi-core systems
using piecewise linear model based predictive control</a>", Asia and South
Pacific Design Automation Conference (ASP-DAC), January 2019, Tokyo,
Japan. <b>(Best Paper Award nomination)</b> (<b>CCF C rank</b>)</li>
<li><b>H. Wang</b>, J. Wan*, S. Tan, C. Zhang, H. Tang, K. Huang,
and Z. Zhang, "<a href="./papers/TC_2018_leakage_author_copy.pdf">A fast leakage-aware full-chip transient thermal estimation
method</a>", IEEE Transactions on Computers (TC), vol. 67, no.5,
pp. 617-630, May 2018. (<b>CCF A rank</b>)</li>
<li><b>H. Wang</b>, J. Ma*, S. Tan, C. Zhang, H. Tang, K. Huang,
and Z. Zhang, "<a href="./papers/todaes_hierarchical.pdf">Hierarchical dynamic thermal management method for
high-performance many-core microprocessors</a>", ACM Transactions on
Design Automation of Electronic Systems (TODAES), vol. 22, no.1,
pp.1:1-1:21, July 2016. (<b>CCF B rank</b>)</li>
<li>L. Zhang*, <b>H. Wang</b> (corresponding author), and S. Tan, "<a href="./papers/isqed16_tsv_stress.pdf">Fast stress analysis for
runtime reliability enhancement of 3D IC using artificial neural
network</a>", Proc. International Symposium on Quality Electronic Design
(ISQED), San Jose, CA, March 2016.</li>
<li><b>H. Wang</b>, M. Zhang*, S. Tan, C. Zhang, Y. Yuan, K. Huang,
and Z. Zhang, "<a href="./papers/socc16_dark_silicon_dtm.pdf">New power budgeting and thermal management scheme for
multi-core systems in dark silicon</a>", Proc. IEEE Internation
System-on-Chip Conference (SOCC), Seattle, WA, September 2016.</li>
<li>W. Liu*, <b>H. Wang</b>, H. Zhao, S. Wang, H. Chen, Y. Fu, J. Ma*,
X. Li, and S. Tan, "<a href="./papers/aspdac16_building.pdf">Thermal modeling for energy-efficient smart building
with advanced overfitting technique</a>", Asia and South Pacific Design
Automation Conference (ASP-DAC), Macao,
China, January 2016. (<b>invited</b>) (<b>CCF C rank</b>)</li>
</ol>

<h2>Selected Projects</h2>
<ol type="1">
  <li> Power budgeting and runtime performance optimization of
  multi-core systems in dark silicon, funded by National Natural
  Science Fundation of China (NSFC), 2020-2023. </li>
  <li> Fast analysis and runtime optimization for thermal induced
  reliability of 3D ICs, funded by National Natural
  Science Fundation of China (NSFC), 2015-2017. </li>
</ol>

<h2>Open Source Software</h2>
<h3>Greedy Dynamic Power (GDP)</h3>

Greedy dynamic power (GDP) is a dynamic power budgeting method which
provides a high power budget for the multi/many-core systems. It
contains an optimized active core mapping strategy as well as a
transient temperature-aware power budget computing methodology. Both
the unintegrated GDP code and an implementation of GDP integrated into
the HotSniper simulator are provided:
<ul>
  <li>
  The unintegrated GDP code can
  be downloaded <a
  href="./software/gdp.tgz" download>here</a>, which can be used in a performance-thermal simulator or in your
  own performance-thermal simulation flow.
  </li>
  <li>
  An implementation of
  integrating GDP into the HotSniper
  simulator, which is ready-to-run, is available <a
  href="https://github.com/wanghaiuestc/HotSniper_GDP">here</a>. By running this program, one can analyze the performance/power/thermal behavior of a multi/many-core system running multi-threaded benchmarks like the PARSEC benchmark, with optimized active core distributions and power budgets provided by GDP dynamically at runtime.
  </li>
</ul>
  

<script type="text/javascript" src="https://free-hit-counters.net/count/2fqb"></script><br>
 <a href='http://www.counter-zaehler.de'>pennergame besucherzähler</a> <script type='text/javascript' src='https://www.whomania.com/ctr?id=54d813a6dcfe6bbc3d1dadb9e8cf50383f2454bd'></script>

<!-- hhmts start -->Last modified: Mon Oct  3 12:05:46 CST 2022 <!-- hhmts end -->
</body> </html>
