{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 16:31:23 2005 " "Info: Processing started: Fri Jun 10 16:31:23 2005" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ccpu -c exp_cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ccpu -c exp_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_to_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_2_to_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2_to_4-behavioral " "Info: Found design unit 1: decoder_2_to_4-behavioral" {  } { { "decoder_2_to_4.vhd" "" { Text "D:/ream/ccpu/decoder_2_to_4.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Info: Found entity 1: decoder_2_to_4" {  } { { "decoder_2_to_4.vhd" "" { Text "D:/ream/ccpu/decoder_2_to_4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_unit-behavioral " "Info: Found design unit 1: decoder_unit-behavioral" {  } { { "decoder_unit.vhd" "" { Text "D:/ream/ccpu/decoder_unit.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 decoder_unit " "Info: Found entity 1: decoder_unit" {  } { { "decoder_unit.vhd" "" { Text "D:/ream/ccpu/decoder_unit.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exe_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exe_unit-behav " "Info: Found design unit 1: exe_unit-behav" {  } { { "exe_unit.vhd" "" { Text "D:/ream/ccpu/exe_unit.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 exe_unit " "Info: Found entity 1: exe_unit" {  } { { "exe_unit.vhd" "" { Text "D:/ream/ccpu/exe_unit.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exp_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_cpu-behav " "Info: Found design unit 1: exp_cpu-behav" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 exp_cpu " "Info: Found entity 1: exp_cpu" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_cpu_components.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file exp_cpu_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_cpu_components " "Info: Found design unit 1: exp_cpu_components" {  } { { "exp_cpu_components.vhd" "" { Text "D:/ream/ccpu/exp_cpu_components.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instru_fetch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instru_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instru_fetch-behav " "Info: Found design unit 1: instru_fetch-behav" {  } { { "instru_fetch.vhd" "" { Text "D:/ream/ccpu/instru_fetch.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 instru_fetch " "Info: Found entity 1: instru_fetch" {  } { { "instru_fetch.vhd" "" { Text "D:/ream/ccpu/instru_fetch.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_unit-behav " "Info: Found design unit 1: memory_unit-behav" {  } { { "memory_unit.vhd" "" { Text "D:/ream/ccpu/memory_unit.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 memory_unit " "Info: Found entity 1: memory_unit" {  } { { "memory_unit.vhd" "" { Text "D:/ream/ccpu/memory_unit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_4_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_to_1-behavioral " "Info: Found design unit 1: mux_4_to_1-behavioral" {  } { { "mux_4_to_1.vhd" "" { Text "D:/ream/ccpu/mux_4_to_1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_to_1 " "Info: Found entity 1: mux_4_to_1" {  } { { "mux_4_to_1.vhd" "" { Text "D:/ream/ccpu/mux_4_to_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-a " "Info: Found design unit 1: reg-a" {  } { { "reg.vhd" "" { Text "D:/ream/ccpu/reg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "D:/ream/ccpu/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-struct " "Info: Found design unit 1: regfile-struct" {  } { { "regfile.vhd" "" { Text "D:/ream/ccpu/regfile.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "D:/ream/ccpu/regfile.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp_cpu " "Info: Elaborating entity \"exp_cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "r3 exp_cpu.vhd(36) " "Warning (10036): Verilog HDL or VHDL warning at exp_cpu.vhd(36): object \"r3\" assigned a value but never read" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "sel_out exp_cpu.vhd(40) " "Info (10035): Verilog HDL or VHDL information at exp_cpu.vhd(40): object \"sel_out\" declared but not used" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 40 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0 exp_cpu.vhd(47) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(47): signal \"r0\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 exp_cpu.vhd(49) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(49): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 exp_cpu.vhd(51) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(51): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DR exp_cpu.vhd(53) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(53): signal \"DR\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR exp_cpu.vhd(53) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(53): signal \"SR\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_out exp_cpu.vhd(55) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(55): signal \"start_out\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_out exp_cpu.vhd(55) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(55): signal \"reset_out\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_out exp_cpu.vhd(55) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(55): signal \"clk_out\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3 exp_cpu.vhd(55) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(55): signal \"t3\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2 exp_cpu.vhd(55) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(55): signal \"t2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1 exp_cpu.vhd(55) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(55): signal \"t1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DR exp_cpu.vhd(57) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(57): signal \"DR\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR exp_cpu.vhd(57) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(57): signal \"SR\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc exp_cpu.vhd(59) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(59): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR exp_cpu.vhd(61) " "Warning (10492): VHDL Process Statement warning at exp_cpu.vhd(61): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exp_cpu.vhd" "" { Text "D:/ream/ccpu/exp_cpu.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instru_fetch instru_fetch:G_INSTRU_FETCH " "Info: Elaborating entity \"instru_fetch\" for hierarchy \"instru_fetch:G_INSTRU_FETCH\"" {  } { { "exp_cpu.vhd" "G_INSTRU_FETCH" { Text "D:/ream/ccpu/exp_cpu.vhd" 67 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start instru_fetch.vhd(51) " "Warning (10492): VHDL Process Statement warning at instru_fetch.vhd(51): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "instru_fetch.vhd" "" { Text "D:/ream/ccpu/instru_fetch.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_unit decoder_unit:G_DECODER " "Info: Elaborating entity \"decoder_unit\" for hierarchy \"decoder_unit:G_DECODER\"" {  } { { "exp_cpu.vhd" "G_DECODER" { Text "D:/ream/ccpu/exp_cpu.vhd" 86 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exe_unit exe_unit:G_EXE " "Info: Elaborating entity \"exe_unit\" for hierarchy \"exe_unit:G_EXE\"" {  } { { "exp_cpu.vhd" "G_EXE" { Text "D:/ream/ccpu/exp_cpu.vhd" 106 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_inc exe_unit.vhd(57) " "Warning (10492): VHDL Process Statement warning at exe_unit.vhd(57): signal \"pc_inc\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exe_unit.vhd" "" { Text "D:/ream/ccpu/exe_unit.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_Write exe_unit.vhd(58) " "Warning (10492): VHDL Process Statement warning at exe_unit.vhd(58): signal \"Mem_Write\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exe_unit.vhd" "" { Text "D:/ream/ccpu/exe_unit.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DR_data exe_unit.vhd(59) " "Warning (10492): VHDL Process Statement warning at exe_unit.vhd(59): signal \"DR_data\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exe_unit.vhd" "" { Text "D:/ream/ccpu/exe_unit.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_in exe_unit.vhd(74) " "Warning (10492): VHDL Process Statement warning at exe_unit.vhd(74): signal \"c_in\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exe_unit.vhd" "" { Text "D:/ream/ccpu/exe_unit.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_in exe_unit.vhd(78) " "Warning (10492): VHDL Process Statement warning at exe_unit.vhd(78): signal \"c_in\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exe_unit.vhd" "" { Text "D:/ream/ccpu/exe_unit.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_in exe_unit.vhd(84) " "Warning (10492): VHDL Process Statement warning at exe_unit.vhd(84): signal \"c_in\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exe_unit.vhd" "" { Text "D:/ream/ccpu/exe_unit.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_in exe_unit.vhd(86) " "Warning (10492): VHDL Process Statement warning at exe_unit.vhd(86): signal \"c_in\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exe_unit.vhd" "" { Text "D:/ream/ccpu/exe_unit.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_in exe_unit.vhd(88) " "Warning (10492): VHDL Process Statement warning at exe_unit.vhd(88): signal \"c_in\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exe_unit.vhd" "" { Text "D:/ream/ccpu/exe_unit.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_in exe_unit.vhd(90) " "Warning (10492): VHDL Process Statement warning at exe_unit.vhd(90): signal \"c_in\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exe_unit.vhd" "" { Text "D:/ream/ccpu/exe_unit.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_in exe_unit.vhd(92) " "Warning (10492): VHDL Process Statement warning at exe_unit.vhd(92): signal \"c_in\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "exe_unit.vhd" "" { Text "D:/ream/ccpu/exe_unit.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_unit memory_unit:G_MEMORY " "Info: Elaborating entity \"memory_unit\" for hierarchy \"memory_unit:G_MEMORY\"" {  } { { "exp_cpu.vhd" "G_MEMORY" { Text "D:/ream/ccpu/exp_cpu.vhd" 132 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_read memory_unit.vhd(26) " "Warning (10631): VHDL Process Statement warning at memory_unit.vhd(26): signal or variable \"data_read\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"data_read\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "memory_unit.vhd" "" { Text "D:/ream/ccpu/memory_unit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:G_REGFILE " "Info: Elaborating entity \"regfile\" for hierarchy \"regfile:G_REGFILE\"" {  } { { "exp_cpu.vhd" "G_REGFILE" { Text "D:/ream/ccpu/exp_cpu.vhd" 149 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg regfile:G_REGFILE\|reg:Areg00 " "Info: Elaborating entity \"reg\" for hierarchy \"regfile:G_REGFILE\|reg:Areg00\"" {  } { { "regfile.vhd" "Areg00" { Text "D:/ream/ccpu/regfile.vhd" 57 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_to_4 regfile:G_REGFILE\|decoder_2_to_4:des_decoder " "Info: Elaborating entity \"decoder_2_to_4\" for hierarchy \"regfile:G_REGFILE\|decoder_2_to_4:des_decoder\"" {  } { { "regfile.vhd" "des_decoder" { Text "D:/ream/ccpu/regfile.vhd" 93 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_to_1 regfile:G_REGFILE\|mux_4_to_1:muxA " "Info: Elaborating entity \"mux_4_to_1\" for hierarchy \"regfile:G_REGFILE\|mux_4_to_1:muxA\"" {  } { { "regfile.vhd" "muxA" { Text "D:/ream/ccpu/regfile.vhd" 101 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus51/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus51/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/lpm_add_sub.tdf" 100 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rjg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rjg " "Info: Found entity 1: add_sub_rjg" {  } { { "db/add_sub_rjg.tdf" "" { Text "D:/ream/ccpu/db/add_sub_rjg.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "instru_fetch.vhd" "" { Text "D:/ream/ccpu/instru_fetch.vhd" 29 -1 0 } } { "instru_fetch.vhd" "" { Text "D:/ream/ccpu/instru_fetch.vhd" 29 -1 0 } } { "instru_fetch.vhd" "" { Text "D:/ream/ccpu/instru_fetch.vhd" 29 -1 0 } } { "instru_fetch.vhd" "" { Text "D:/ream/ccpu/instru_fetch.vhd" 29 -1 0 } } { "instru_fetch.vhd" "" { Text "D:/ream/ccpu/instru_fetch.vhd" 43 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "813 " "Info: Implemented 813 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "754 " "Info: Implemented 754 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 16:31:42 2005 " "Info: Processing ended: Fri Jun 10 16:31:42 2005" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
