Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 17 21:05:19 2020
| Host         : DESKTOP-J7AHS51 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file codebreaker_serial_top_control_sets_placed.rpt
| Design       : codebreaker_serial_top
| Device       : xc7a35tl
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           14 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              81 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                   |                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | CharDrawer_inst/TX/bitCounter/incBit7_out         | CharDrawer_inst/TX/bitCounter/cnt[3]_i_1_n_0  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | CharDrawer_inst/TX/E[0]                           | CharDrawer_inst/clrCnt4_out                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | stopwatch_inst/mod2/E[0]                          | stopwatch_inst/mod2/SR[0]                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | stopwatch_inst/tenc/E[0]                          | stopwatch_inst/mod1/cnt[3]_i_1__2_n_0         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | stopwatch_inst/tenc/ro1                           | stopwatch_inst/mod2/cnt[3]_i_1__3_n_0         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | stopwatch_inst/tenc/count_reg[15]_0[0]            | stopwatch_inst/mod0/cnt[3]_i_1__1_n_0         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | Codebreaker_inst/decript0/cs[4]_i_1_n_0           | btnu_IBUF                                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | Codebreaker_inst/decript0/i[7]_i_1_n_0            |                                               |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG |                                                   | CharDrawer_inst/TX/baudTimer/count[0]_i_1_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | Codebreaker_inst/stopwatch_run                    | stopwatch_inst/tenc/count[0]_i_1__0_n_0       |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                   | btnu_IBUF                                     |               10 |             31 |         3.10 |
|  clk_IBUF_BUFG | Codebreaker_inst/decript0/msg_byte_idx[0]_i_2_n_0 | Codebreaker_inst/decript0/msg_byte_idx0       |                8 |             32 |         4.00 |
+----------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


