
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/libquantum_964B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000001 cycles: 2500058 heartbeat IPC: 3.99991 cumulative IPC: 3.99991 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500058 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 18346053 heartbeat IPC: 0.631074 cumulative IPC: 0.631074 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 42332304 heartbeat IPC: 0.416906 cumulative IPC: 0.502106 (Simulation time: 0 hr 3 min 36 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 63880595 heartbeat IPC: 0.464074 cumulative IPC: 0.488754 (Simulation time: 0 hr 5 min 56 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 68868895 heartbeat IPC: 2.00469 cumulative IPC: 0.602693 (Simulation time: 0 hr 6 min 47 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 79317402 heartbeat IPC: 0.957075 cumulative IPC: 0.650895 (Simulation time: 0 hr 7 min 42 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 95205857 heartbeat IPC: 0.629388 cumulative IPC: 0.647209 (Simulation time: 0 hr 8 min 42 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 121962339 heartbeat IPC: 0.373741 cumulative IPC: 0.585959 (Simulation time: 0 hr 11 min 15 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 138335446 heartbeat IPC: 0.610758 cumulative IPC: 0.588948 (Simulation time: 0 hr 13 min 9 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 143289062 heartbeat IPC: 2.01873 cumulative IPC: 0.639254 (Simulation time: 0 hr 14 min 0 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 168034675 heartbeat IPC: 0.404112 cumulative IPC: 0.604103 (Simulation time: 0 hr 16 min 43 sec) 
Finished CPU 0 instructions: 100000002 cycles: 165534617 cumulative IPC: 0.604103 (Simulation time: 0 hr 16 min 43 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.604103 instructions: 100000002 cycles: 165534617
cpu0_DTLB TOTAL     ACCESS:    9075596  HIT:    9022598  MISS:      52998
cpu0_DTLB LOAD      ACCESS:    6198929  HIT:    6167739  MISS:      31190
cpu0_DTLB RFO       ACCESS:    2876667  HIT:    2854859  MISS:      21808
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 39.4975 cycles
cpu0_ITLB TOTAL     ACCESS:    1926812  HIT:    1926811  MISS:          1
cpu0_ITLB LOAD      ACCESS:    1926812  HIT:    1926811  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 367 cycles
cpu0_L1I TOTAL     ACCESS:         11  HIT:          7  MISS:          4
cpu0_L1I LOAD      ACCESS:         11  HIT:          7  MISS:          4
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 194.25 cycles
cpu0_STLB TOTAL     ACCESS:      52999  HIT:          0  MISS:      52999
cpu0_STLB LOAD      ACCESS:      31191  HIT:          0  MISS:      31191
cpu0_STLB RFO       ACCESS:      21808  HIT:          0  MISS:      21808
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 30.5037 cycles
cpu0_L1D TOTAL     ACCESS:    9383579  HIT:    5993148  MISS:    3390431
cpu0_L1D LOAD      ACCESS:    3614848  HIT:     224478  MISS:    3390370
cpu0_L1D RFO       ACCESS:    5715733  HIT:    5715709  MISS:         24
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      52998  HIT:      52961  MISS:         37
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 418.479 cycles
cpu0_L2C TOTAL     ACCESS:    4919959  HIT:    1529524  MISS:    3390435
cpu0_L2C LOAD      ACCESS:    3390374  HIT:          0  MISS:    3390374
cpu0_L2C RFO       ACCESS:         24  HIT:          0  MISS:         24
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1529524  HIT:    1529524  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         37  HIT:          0  MISS:         37
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 407.477 cycles
LLC TOTAL     ACCESS:    4913647  HIT:     265385  MISS:    4648262
LLC LOAD      ACCESS:    3390374  HIT:     177728  MISS:    3212646
LLC RFO       ACCESS:         24  HIT:         20  MISS:          4
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1523212  HIT:      87626  MISS:    1435586
LLC TRANSLATION ACCESS:         37  HIT:         11  MISS:         26
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 281.365 cycles
OPTgen accesses: 57310
OPTgen hits: 784
OPTgen hit rate: 1.368



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:    1779512  ROW_BUFFER_MISS:    1433165
 DBUS AVG_CONGESTED_CYCLE:    3.89823
 WQ ROW_BUFFER_HIT:     263792  ROW_BUFFER_MISS:    1179070  FULL:     411124


CPU 0 Branch Prediction Accuracy: 98.7463% MPKI: 2.70066 Average ROB Occupancy at Mispredict: 44.7788
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.70053
BRANCH_DIRECT_CALL: 6e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 6e-05

