Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 28 16:00:13 2024
| Host         : RENENTB running 64-bit Ubuntu 23.10
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    77 |
| Unused register locations in slices containing registers |   139 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            3 |
|      4 |            8 |
|      5 |            2 |
|      6 |            9 |
|      7 |            1 |
|      8 |           24 |
|     12 |            4 |
|     15 |            1 |
|    16+ |           24 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             340 |           89 |
| No           | No                    | Yes                    |              45 |           13 |
| No           | Yes                   | No                     |             797 |          179 |
| Yes          | No                    | No                     |              35 |            7 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            1392 |          385 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                                                Enable Signal                                                               |                             Set/Reset Signal                             | Slice Load Count | Bel Load Count |
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+
|  clk_main                             | io_controller/uart_0/transmitter/zero_baud_counter_reg_0                                                                                   | io_controller/io_ctrl/ctrl/aes_rdy_o_reg_0                               |                1 |              1 |
|  clock_generator_inst/inst/aes_clk    |                                                                                                                                            | io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2  |                1 |              2 |
|  clk_main                             |                                                                                                                                            | io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2  |                1 |              2 |
|  clk_main                             |                                                                                                                                            | io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2 |                1 |              2 |
|  clock_generator_inst/inst/aes_clk    |                                                                                                                                            | reset_system/aes_domain_reset/U0/EXT_LPF/lpf_int                         |                3 |              4 |
|  clk_main                             | io_controller/uart_0/transmitter/zero_baud_counter_reg_0                                                                                   | io_controller/uart_0/transmitter/state                                   |                1 |              4 |
|  clk_main                             | io_controller/uart_0/receiver/E[0]                                                                                                         | reset_system/reset_n_o_reg                                               |                1 |              4 |
|  clk_main                             | io_controller/uart_0/receiver/state[3]_i_1__0_n_0                                                                                          |                                                                          |                2 |              4 |
|  clk_main                             | io_controller/io_ctrl/addr_decoder/E[0]                                                                                                    | reset_system/reset_n_o_reg                                               |                1 |              4 |
|  clock_generator_inst/inst/aes_clk    |                                                                                                                                            | reset_system/aes_reset/U0/EXT_LPF/lpf_int                                |                2 |              4 |
|  clk_main                             |                                                                                                                                            | reset_system/ctrl_rst/U0/EXT_LPF/lpf_int                                 |                2 |              4 |
|  clock_generator_inst/inst/ttest_clk  |                                                                                                                                            | reset_system/ttest_reset/U0/EXT_LPF/lpf_int                              |                3 |              4 |
|  clk_main                             | io_controller/io_ctrl/data_encoder/cntr/cnt_curr_s[4]_i_1_n_0                                                                              | reset_system/reset_n_o_reg                                               |                2 |              5 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/fut_word_s                                                                                              | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                2 |              5 |
|  clk_main                             | io_controller/io_ctrl/ctrl/FSM_sequential_state_curr_s[5]_i_2_n_0                                                                          | reset_system/SR[0]                                                       |                5 |              6 |
|  clk_main                             | io_controller/io_ctrl/ctrl/addr_n_en_o_reg_0                                                                                               | io_controller/io_ctrl/ctrl/reset_addr_dec_s                              |                1 |              6 |
|  clk_main                             | reset_system/ctrl_rst/U0/SEQ/seq_cnt_en                                                                                                    | reset_system/ctrl_rst/U0/SEQ/SEQ_COUNTER/clear                           |                2 |              6 |
|  clock_generator_inst/inst/aes_clk    |                                                                                                                                            | reset_system/RSTn                                                        |                3 |              6 |
|  clock_generator_inst/inst/ttest_clk  | reset_system/ttest_reset/U0/SEQ/seq_cnt_en                                                                                                 | reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/clear                        |                1 |              6 |
|  clk_main                             |                                                                                                                                            | io_controller/uart_0/transmitter/baud_counter[9]_i_1_n_0                 |                3 |              6 |
|  clock_generator_inst/inst/aes_clk    | reset_system/aes_reset/U0/SEQ/seq_cnt_en                                                                                                   | reset_system/aes_reset/U0/SEQ/SEQ_COUNTER/clear                          |                1 |              6 |
|  clock_generator_inst/inst/aes_clk    | reset_system/aes_domain_reset/U0/SEQ/seq_cnt_en                                                                                            | reset_system/aes_domain_reset/U0/SEQ/SEQ_COUNTER/clear                   |                1 |              6 |
|  clk_main                             | io_controller/uart_0/receiver/baud_counter[9]_i_2__0_n_0                                                                                   | io_controller/uart_0/receiver/baud_counter1                              |                2 |              6 |
|  clk_main                             | io_controller/io_ctrl/ctrl/zero_baud_counter_reg[0]                                                                                        |                                                                          |                1 |              7 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[103]_i_1_n_0                                                                                     | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                2 |              8 |
|  clk_main                             | io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]  | reset_system/SR[0]                                                       |                1 |              8 |
|  clk_main                             | io_controller/io_ctrl/ctrl/rd_en_r_reg[0]                                                                                                  |                                                                          |                2 |              8 |
|  clock_generator_inst/inst/aes_clk    | io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0] | reset_system/bbstub_peripheral_aresetn[0]_1[0]                           |                2 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_encoder/trace_word_s                                                                                            | reset_system/reset_n_o_reg                                               |                3 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_encoder/ciph_cntr_up_s                                                                                          | reset_system/reset_n_o_reg                                               |                2 |              8 |
|  clock_generator_inst/inst/aes_clk    | io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]  | reset_system/bbstub_peripheral_aresetn[0]_1[0]                           |                3 |              8 |
|  clk_main                             | io_controller/uart_0/receiver/data_reg0                                                                                                    |                                                                          |                1 |              8 |
|  clk_main                             | io_controller/uart_0/receiver/o_wr0                                                                                                        |                                                                          |                1 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[95]_i_1_n_0                                                                                      | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                2 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[7]_i_1_n_0                                                                                       | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                2 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[111]_i_1_n_0                                                                                     | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                2 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[15]_i_1_n_0                                                                                      | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                1 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[119]_i_1_n_0                                                                                     | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                1 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[127]_i_2_n_0                                                                                     | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                1 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[23]_i_1_n_0                                                                                      | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                1 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[31]_i_1_n_0                                                                                      | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                2 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[39]_i_1_n_0                                                                                      | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                2 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[47]_i_1_n_0                                                                                      | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                1 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[55]_i_1_n_0                                                                                      | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                1 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[63]_i_1_n_0                                                                                      | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                2 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[71]_i_1_n_0                                                                                      | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                2 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[79]_i_1_n_0                                                                                      | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                1 |              8 |
|  clk_main                             | io_controller/io_ctrl/data_decoder/data_r[87]_i_1_n_0                                                                                      | io_controller/io_ctrl/ctrl/reset_n_o_reg_0[0]                            |                2 |              8 |
|  clock_generator_inst/inst/aes_clk    | aes/AES_Comp_ENC/Rrg                                                                                                                       | reset_system/RSTn                                                        |                4 |             12 |
|  clk_main                             | io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                          | reset_system/SR[0]                                                       |                3 |             12 |
|  clk_main                             | io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         | reset_system/SR[0]                                                       |                2 |             12 |
|  clock_generator_inst/inst/aes_clk    | io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                          | reset_system/bbstub_peripheral_aresetn[0]_1[0]                           |                3 |             12 |
|  clk_main                             | reset_system/shifter[15]_i_2_n_0                                                                                                           | reset_system/shifter[15]                                                 |                2 |             15 |
|  clock_generator_inst/inst/aes_clk    |                                                                                                                                            | reset_system/aes_domain_reset/U0/peripheral_reset[0]                     |                3 |             16 |
|  clock_generator_inst/inst/sensor_clk | io_controller/rd_tr/cntr/cnt_curr_s[0]_i_2_n_0                                                                                             | io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0                        |                4 |             16 |
|  clk_main                             | io_controller/io_ctrl/data_encoder/tr_cntr/cnt_curr_s[0]_i_1_n_0                                                                           | reset_system/reset_n_o_reg                                               |                4 |             16 |
|  clk_main                             |                                                                                                                                            | io_controller/uart_0/transmitter/baud_counter[23]_i_1_n_0                |                8 |             18 |
|  clock_generator_inst/inst/ttest_clk  |                                                                                                                                            |                                                                          |                7 |             18 |
|  clk_main                             | io_controller/uart_0/receiver/baud_counter0_in0                                                                                            | io_controller/uart_0/receiver/baud_counter[23]_i_1__0_n_0                |                6 |             18 |
|  clk_main                             | io_controller/uart_0/receiver/sel                                                                                                          | io_controller/uart_0/receiver/chg_counter[0]_i_1_n_0                     |                6 |             24 |
|  clock_generator_inst/inst/aes_clk    |                                                                                                                                            | reset_system/bbstub_peripheral_aresetn[0]_1[0]                           |                8 |             31 |
|  clk_main                             |                                                                                                                                            | reset_system/reset_n_o_reg                                               |               10 |             31 |
|                                       |                                                                                                                                            |                                                                          |                8 |             32 |
|  clk_main                             | io_controller/io_ctrl/data_encoder/FSM_onehot_trace_curr_state[57]_i_1_n_0                                                                 | reset_system/reset_n_o_reg                                               |               12 |             58 |
|  clk_main                             |                                                                                                                                            |                                                                          |               30 |             79 |
|  clock_generator_inst/inst/aes_clk    |                                                                                                                                            |                                                                          |               32 |             90 |
|  clock_generator_inst/inst/aes_clk    | io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  | reset_system/bbstub_peripheral_aresetn[0]_1[0]                           |               20 |            128 |
|  clock_generator_inst/inst/aes_clk    | aes/AES_Comp_ENC/Kvldrg                                                                                                                    | reset_system/RSTn                                                        |               37 |            128 |
|  clock_generator_inst/inst/aes_clk    | io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | reset_system/bbstub_peripheral_aresetn[0]_1[0]                           |               27 |            128 |
|  clock_generator_inst/inst/aes_clk    | aes/AES_Comp_ENC/KrgX                                                                                                                      | reset_system/RSTn                                                        |               67 |            128 |
|  clk_main                             | io_controller/C_FIFO_FSM/E[0]                                                                                                              | reset_system/reset_n_o_reg                                               |               26 |            128 |
|  clock_generator_inst/inst/sensor_clk |                                                                                                                                            |                                                                          |               16 |            128 |
|  clock_generator_inst/inst/aes_clk    | aes/AES_Comp_ENC/Drg                                                                                                                       | reset_system/RSTn                                                        |               61 |            128 |
|  clk_main                             | io_controller/io_ctrl/data_encoder/curr_ciph_r[127]_i_1_n_0                                                                                | reset_system/reset_n_o_reg                                               |               32 |            128 |
|  clk_main                             | io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  | reset_system/SR[0]                                                       |               26 |            128 |
|  clock_generator_inst/inst/sensor_clk |                                                                                                                                            | reset_system/bbstub_peripheral_aresetn[0]_0[0]                           |               44 |            284 |
|  clk_main                             |                                                                                                                                            | reset_system/SR[0]                                                       |              100 |            428 |
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+


