arch                        	circuit  	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision   	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
k4_n4_v7_bidir.xml          	styr.blif	common       	0.51                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	64     	10    	-1          	-1      	971144187-dirty	success   	13100      	10                	10                 	253                	263                  	1                 	171                 	84                    	10          	10           	100              	clb                      	auto       	0.08     	1234                 	0.09      	5.39639       	-69.4125            	-5.39639            	14            	1869             	40                                    	1.92e+06              	1.92e+06             	-1                               	-1                                  	0.10                     	1936                       	25                               	1362                       	4127                              	322950                     	50764                    	13.1616            	-119.835 	-13.1616 	0       	0       	-1                          	-1                             	0.05                
k4_n4_v7_longline_bidir.xml 	styr.blif	common       	0.72                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	64     	10    	-1          	-1      	971144187-dirty	success   	13284      	10                	10                 	253                	263                  	1                 	171                 	84                    	10          	10           	100              	clb                      	auto       	0.08     	1242                 	0.09      	6.09982       	-79.2122            	-6.09982            	18            	2163             	28                                    	1.92e+06              	1.92e+06             	-1                               	-1                                  	0.36                     	2081                       	18                               	1224                       	3610                              	287409                     	39959                    	7.773              	-99.1957 	-7.773   	0       	0       	-1                          	-1                             	0.05                
k4_n4_v7_l1_bidir.xml       	styr.blif	common       	0.77                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	64     	10    	-1          	-1      	971144187-dirty	success   	13452      	10                	10                 	253                	263                  	1                 	171                 	84                    	10          	10           	100              	clb                      	auto       	0.08     	1234                 	0.10      	6.29544       	-77.5705            	-6.29544            	11            	1353             	40                                    	1.92e+06              	1.92e+06             	-1                               	-1                                  	0.37                     	1211                       	18                               	1138                       	3770                              	328509                     	62879                    	7.12741            	-87.922  	-7.12741 	0       	0       	-1                          	-1                             	0.05                
k4_n4_v7_bidir_pass_gate.xml	styr.blif	common       	0.65                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	64     	10    	-1          	-1      	971144187-dirty	success   	13284      	10                	10                 	253                	263                  	1                 	172                 	84                    	10          	10           	100              	clb                      	auto       	0.07     	1232                 	0.22      	4.64462       	-57.3073            	-4.64462            	16            	1929             	41                                    	1.92e+06              	1.92e+06             	-1                               	-1                                  	0.12                     	1888                       	27                               	1477                       	4674                              	585612                     	78149                    	9.27154            	-119.092 	-9.27154 	0       	0       	-1                          	-1                             	0.08                
