module count_M10(
    input logic  clk,
            rst,
    output logic [3:0] counter_value
);
    always_ff@(posedge clk, posedge rst)begin
        if(~rst) counter_value <= 0;
        else if(counter_value == 9) counter_value <=  0;
        else                         counter_value <= counter_value + 1; 
    end
endmodule