{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 14:44:03 2023 " "Info: Processing started: Sun Nov 26 14:44:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tubesTopLevel -c tubesTopLevel " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tubesTopLevel -c tubesTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tubestoplevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tubestoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tubesTopLevel-tTL_arc " "Info: Found design unit 1: tubesTopLevel-tTL_arc" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tubesTopLevel " "Info: Found entity 1: tubesTopLevel" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-fsm_arc " "Info: Found design unit 1: fsm-fsm_arc" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arc " "Info: Found design unit 1: counter-counter_arc" {  } { { "counter.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/counter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/counter.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_arc " "Info: Found design unit 1: comparator-comparator_arc" {  } { { "comparator.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/comparator.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Info: Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/comparator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-subtractor_arc " "Info: Found design unit 1: subtractor-subtractor_arc" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Info: Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regisx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regisx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regisX-regisX_arc " "Info: Found design unit 1: regisX-regisX_arc" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regisX " "Info: Found entity 1: regisX" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regisy.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regisy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regisY-regisY_arc " "Info: Found design unit 1: regisY-regisY_arc" {  } { { "regisY.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisY.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regisY " "Info: Found entity 1: regisY" {  } { { "regisY.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisY.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regisangle.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regisangle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regisAngle-regisAngle_arc " "Info: Found design unit 1: regisAngle-regisAngle_arc" {  } { { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regisAngle " "Info: Found entity 1: regisAngle" {  } { { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regis.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regis-regis_arc " "Info: Found design unit 1: regis-regis_arc" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regis " "Info: Found entity 1: regis" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numeric_std.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file numeric_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NUMERIC_STD " "Info: Found design unit 1: NUMERIC_STD" {  } { { "numeric_std.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/numeric_std.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tubesTopLevel " "Info: Elaborating entity \"tubesTopLevel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetCounter tubesTopLevel.vhd(116) " "Warning (10036): Verilog HDL or VHDL warning at tubesTopLevel.vhd(116): object \"resetCounter\" assigned a value but never read" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tesShifter tubesTopLevel.vhd(118) " "Warning (10036): Verilog HDL or VHDL warning at tubesTopLevel.vhd(118): object \"tesShifter\" assigned a value but never read" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tesComparison tubesTopLevel.vhd(119) " "Warning (10036): Verilog HDL or VHDL warning at tubesTopLevel.vhd(119): object \"tesComparison\" assigned a value but never read" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cekAKHIR tubesTopLevel.vhd(121) " "Warning (10036): Verilog HDL or VHDL warning at tubesTopLevel.vhd(121): object \"cekAKHIR\" assigned a value but never read" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angkaTemp tubesTopLevel.vhd(137) " "Warning (10631): VHDL Process Statement warning at tubesTopLevel.vhd(137): inferring latch(es) for signal or variable \"angkaTemp\", which holds its previous value in one or more paths through the process" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angka tubesTopLevel.vhd(137) " "Warning (10631): VHDL Process Statement warning at tubesTopLevel.vhd(137): inferring latch(es) for signal or variable \"angka\", which holds its previous value in one or more paths through the process" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[0\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[0\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[1\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[1\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[2\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[2\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[3\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[3\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[4\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[4\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[5\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[5\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[6\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[6\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[7\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[7\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[8\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[8\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[9\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[9\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[10\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[10\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[11\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[11\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[12\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[12\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[13\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[13\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[14\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[14\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[15\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[15\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[16\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[16\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[17\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[17\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[18\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[18\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[19\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[19\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[20\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[20\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[21\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[21\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[22\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[22\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[23\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[23\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[24\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[24\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[25\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[25\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[26\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[26\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[27\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[27\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[28\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[28\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[29\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[29\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[30\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[30\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[31\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angka\[31\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[30\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[30\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[31\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[31\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[32\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[32\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[33\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[33\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[34\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[34\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[35\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[35\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[36\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[36\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[37\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[37\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[38\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[38\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[39\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[39\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[40\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[40\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[41\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[41\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[42\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[42\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[43\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[43\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[44\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[44\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[45\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[45\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[46\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[46\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[47\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[47\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[48\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[48\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[49\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[49\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[50\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[50\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[51\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[51\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[52\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[52\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[53\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[53\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[54\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[54\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[55\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[55\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[56\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[56\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[57\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[57\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[58\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[58\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[59\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[59\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[60\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[60\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[63\] tubesTopLevel.vhd(137) " "Info (10041): Inferred latch for \"angkaTemp\[63\]\" at tubesTopLevel.vhd(137)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:TOFSM " "Info: Elaborating entity \"fsm\" for hierarchy \"fsm:TOFSM\"" {  } { { "tubesTopLevel.vhd" "TOFSM" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enFSM_internal fsm.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at fsm.vhd(30): object \"enFSM_internal\" assigned a value but never read" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modeSin fsm.vhd(57) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(57): signal \"modeSin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modeCos fsm.vhd(57) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(57): signal \"modeCos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modeTan fsm.vhd(57) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(57): signal \"modeTan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter fsm.vhd(118) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(118): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextState fsm.vhd(51) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(51): inferring latch(es) for signal or variable \"nextState\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s6 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s6\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s5 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s5\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s4 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s4\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s3 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s3\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s2 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s2\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s1 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s1\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s0 fsm.vhd(51) " "Info (10041): Inferred latch for \"nextState.s0\" at fsm.vhd(51)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:blokKomparator " "Info: Elaborating entity \"comparator\" for hierarchy \"comparator:blokKomparator\"" {  } { { "tubesTopLevel.vhd" "blokKomparator" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "comparison comparator.vhd(16) " "Warning (10631): VHDL Process Statement warning at comparator.vhd(16): inferring latch(es) for signal or variable \"comparison\", which holds its previous value in one or more paths through the process" {  } { { "comparator.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/comparator.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comparison comparator.vhd(16) " "Info (10041): Inferred latch for \"comparison\" at comparator.vhd(16)" {  } { { "comparator.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/comparator.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:blokCounter " "Info: Elaborating entity \"counter\" for hierarchy \"counter:blokCounter\"" {  } { { "tubesTopLevel.vhd" "blokCounter" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor subtractor:blokSubtractor " "Info: Elaborating entity \"subtractor\" for hierarchy \"subtractor:blokSubtractor\"" {  } { { "tubesTopLevel.vhd" "blokSubtractor" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_Subtractor subtractor.vhd(39) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(39): signal \"En_Subtractor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter subtractor.vhd(40) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(40): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(44) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(44): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(45) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(45): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(47) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(47): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(49) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(49): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sekali subtractor.vhd(50) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(50): signal \"sekali\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(58) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(58): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(59) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(59): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(62) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(62): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(63) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(63): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(65) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(65): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(66) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(66): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(69) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(69): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(70) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(70): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(72) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(72): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(73) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(73): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(76) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(76): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(77) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(77): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(79) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(79): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(80) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(80): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(83) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(83): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(84) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(84): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(86) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(86): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(87) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(87): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(90) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(90): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(91) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(91): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(93) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(93): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(94) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(94): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(97) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(97): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(98) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(98): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(100) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(100): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(101) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(101): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(104) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(104): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(105) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(105): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(107) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(107): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(108) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(108): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(111) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(111): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(112) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(112): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(114) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(114): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(115) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(115): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(118) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(118): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(119) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(119): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(121) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(121): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(122) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(122): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(125) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(125): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(126) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(126): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(128) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(128): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(129) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(129): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(132) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(132): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(133) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(133): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(135) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(135): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(136) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(136): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y subtractor.vhd(139) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(139): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x subtractor.vhd(140) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(140): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "kCount subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"kCount\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x0 subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"x0\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y0 subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"y0\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angle0 subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"angle0\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sekali subtractor.vhd(37) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(37): inferring latch(es) for signal or variable \"sekali\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tanInv subtractor.vhd(148) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(148): inferring latch(es) for signal or variable \"tanInv\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x0 subtractor.vhd(193) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(193): signal \"x0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y0 subtractor.vhd(194) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(194): signal \"y0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "angle0 subtractor.vhd(195) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(195): signal \"angle0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tanInv subtractor.vhd(195) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(195): signal \"tanInv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "angle subtractor.vhd(200) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(200): signal \"angle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tanInv subtractor.vhd(200) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(200): signal \"tanInv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x0 subtractor.vhd(205) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(205): signal \"x0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y0 subtractor.vhd(206) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(206): signal \"y0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "angle0 subtractor.vhd(207) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(207): signal \"angle0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tanInv subtractor.vhd(207) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(207): signal \"tanInv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "angle subtractor.vhd(212) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(212): signal \"angle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tanInv subtractor.vhd(212) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(212): signal \"tanInv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tesComparison subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"tesComparison\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_outTemp subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"x_outTemp\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_outTemp subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"y_outTemp\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angle_outTemp subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"angle_outTemp\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_out subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"x_out\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_out subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"y_out\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angle_out subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"angle_out\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enFSM subtractor.vhd(186) " "Warning (10631): VHDL Process Statement warning at subtractor.vhd(186): inferring latch(es) for signal or variable \"enFSM\", which holds its previous value in one or more paths through the process" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enFSM subtractor.vhd(186) " "Info (10041): Inferred latch for \"enFSM\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_out\[31\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_out\[31\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[31\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_out\[31\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[31\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_out\[31\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle_outTemp\[32\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"angle_outTemp\[32\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_outTemp\[32\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"y_outTemp\[32\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[0\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[0\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[1\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[1\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[2\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[2\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[3\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[3\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[4\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[4\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[5\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[5\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[6\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[6\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[7\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[7\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[8\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[8\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[9\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[9\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[10\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[10\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[11\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[11\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[12\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[12\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[13\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[13\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[14\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[14\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[15\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[15\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[16\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[16\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[17\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[17\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[18\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[18\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[19\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[19\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[20\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[20\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[21\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[21\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[22\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[22\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[23\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[23\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[24\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[24\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[25\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[25\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[26\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[26\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[27\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[27\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[28\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[28\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[29\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[29\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[30\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[30\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_outTemp\[32\] subtractor.vhd(186) " "Info (10041): Inferred latch for \"x_outTemp\[32\]\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tesComparison subtractor.vhd(186) " "Info (10041): Inferred latch for \"tesComparison\" at subtractor.vhd(186)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[0\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[0\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[1\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[1\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[2\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[2\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[3\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[3\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[4\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[4\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[5\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[5\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[6\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[6\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[7\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[7\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[8\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[8\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[9\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[9\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[10\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[10\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[11\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[11\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[12\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[12\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[13\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[13\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[14\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[14\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[15\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[15\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[16\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[16\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[17\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[17\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[18\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[18\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[19\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[19\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[20\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[20\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[21\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[21\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[22\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[22\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[23\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[23\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[24\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[24\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[25\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[25\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[26\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[26\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[27\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[27\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[28\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[28\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[29\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[29\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[30\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[30\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tanInv\[31\] subtractor.vhd(148) " "Info (10041): Inferred latch for \"tanInv\[31\]\" at subtractor.vhd(148)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sekali subtractor.vhd(37) " "Info (10041): Inferred latch for \"sekali\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle0\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"angle0\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"y0\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x0\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"x0\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"b\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"a\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[0\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[0\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[1\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[1\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[2\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[2\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[3\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[3\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[4\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[4\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[5\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[5\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[6\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[6\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[7\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[7\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[8\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[8\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[9\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[9\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[10\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[10\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[11\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[11\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[12\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[12\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[13\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[13\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[14\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[14\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[15\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[15\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[16\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[16\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[17\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[17\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[18\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[18\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[19\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[19\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[20\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[20\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[21\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[21\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[22\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[22\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[23\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[23\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[24\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[24\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[25\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[25\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[26\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[26\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[27\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[27\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[28\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[28\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[29\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[29\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[30\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[30\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kCount\[31\] subtractor.vhd(37) " "Info (10041): Inferred latch for \"kCount\[31\]\" at subtractor.vhd(37)" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regisX regisX:blokRegisX " "Info: Elaborating entity \"regisX\" for hierarchy \"regisX:blokRegisX\"" {  } { { "tubesTopLevel.vhd" "blokRegisX" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regisY regisY:blokRegisY " "Info: Elaborating entity \"regisY\" for hierarchy \"regisY:blokRegisY\"" {  } { { "tubesTopLevel.vhd" "blokRegisY" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regisAngle regisAngle:blokRegisAngle " "Info: Elaborating entity \"regisAngle\" for hierarchy \"regisAngle:blokRegisAngle\"" {  } { { "tubesTopLevel.vhd" "blokRegisAngle" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regis regis:blokOutSin " "Info: Elaborating entity \"regis\" for hierarchy \"regis:blokOutSin\"" {  } { { "tubesTopLevel.vhd" "blokOutSin" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outputRegister regis.vhd(18) " "Warning (10631): VHDL Process Statement warning at regis.vhd(18): inferring latch(es) for signal or variable \"outputRegister\", which holds its previous value in one or more paths through the process" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[0\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[0\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[1\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[1\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[2\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[2\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[3\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[3\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[4\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[4\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[5\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[5\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[6\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[6\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[7\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[7\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[8\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[8\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[9\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[9\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[10\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[10\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[11\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[11\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[12\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[12\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[13\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[13\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[14\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[14\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[15\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[15\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[16\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[16\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[17\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[17\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[18\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[18\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[19\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[19\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[20\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[20\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[21\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[21\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[22\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[22\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[23\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[23\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[24\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[24\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[25\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[25\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[26\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[26\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[27\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[27\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[28\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[28\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[29\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[29\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[30\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[30\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputRegister\[31\] regis.vhd(18) " "Info (10041): Inferred latch for \"outputRegister\[31\]\" at regis.vhd(18)" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Info: Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Info: Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 63 " "Info: Parameter \"LPM_WIDTHP\" = \"63\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 63 " "Info: Parameter \"LPM_WIDTHR\" = \"63\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_45t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_45t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_45t " "Info: Found entity 1: mult_45t" {  } { { "db/mult_45t.tdf" "" { Text "D:/SisDigGemink/tubesTopLevel/db/mult_45t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "468 " "Info: Ignored 468 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "468 " "Info: Ignored 468 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[30\] " "Warning: Latch angkaTemp\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[31\] " "Warning: Latch angkaTemp\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[32\] " "Warning: Latch angkaTemp\[32\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[33\] " "Warning: Latch angkaTemp\[33\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[34\] " "Warning: Latch angkaTemp\[34\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[35\] " "Warning: Latch angkaTemp\[35\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[36\] " "Warning: Latch angkaTemp\[36\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[37\] " "Warning: Latch angkaTemp\[37\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[38\] " "Warning: Latch angkaTemp\[38\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[39\] " "Warning: Latch angkaTemp\[39\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[40\] " "Warning: Latch angkaTemp\[40\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[41\] " "Warning: Latch angkaTemp\[41\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[42\] " "Warning: Latch angkaTemp\[42\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[43\] " "Warning: Latch angkaTemp\[43\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[44\] " "Warning: Latch angkaTemp\[44\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[45\] " "Warning: Latch angkaTemp\[45\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[46\] " "Warning: Latch angkaTemp\[46\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[47\] " "Warning: Latch angkaTemp\[47\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[48\] " "Warning: Latch angkaTemp\[48\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[49\] " "Warning: Latch angkaTemp\[49\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[50\] " "Warning: Latch angkaTemp\[50\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[51\] " "Warning: Latch angkaTemp\[51\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[52\] " "Warning: Latch angkaTemp\[52\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[53\] " "Warning: Latch angkaTemp\[53\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[54\] " "Warning: Latch angkaTemp\[54\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[55\] " "Warning: Latch angkaTemp\[55\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[56\] " "Warning: Latch angkaTemp\[56\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[57\] " "Warning: Latch angkaTemp\[57\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[58\] " "Warning: Latch angkaTemp\[58\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[59\] " "Warning: Latch angkaTemp\[59\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[60\] " "Warning: Latch angkaTemp\[60\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[63\] " "Warning: Latch angkaTemp\[63\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[0\] " "Warning: Latch subtractor:blokSubtractor\|a\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[1\] " "Warning: Latch subtractor:blokSubtractor\|a\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[2\] " "Warning: Latch subtractor:blokSubtractor\|a\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[1\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[3\] " "Warning: Latch subtractor:blokSubtractor\|a\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[4\] " "Warning: Latch subtractor:blokSubtractor\|a\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[5\] " "Warning: Latch subtractor:blokSubtractor\|a\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[6\] " "Warning: Latch subtractor:blokSubtractor\|a\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[7\] " "Warning: Latch subtractor:blokSubtractor\|a\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[8\] " "Warning: Latch subtractor:blokSubtractor\|a\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[9\] " "Warning: Latch subtractor:blokSubtractor\|a\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[10\] " "Warning: Latch subtractor:blokSubtractor\|a\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[11\] " "Warning: Latch subtractor:blokSubtractor\|a\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[12\] " "Warning: Latch subtractor:blokSubtractor\|a\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[13\] " "Warning: Latch subtractor:blokSubtractor\|a\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[14\] " "Warning: Latch subtractor:blokSubtractor\|a\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[15\] " "Warning: Latch subtractor:blokSubtractor\|a\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[16\] " "Warning: Latch subtractor:blokSubtractor\|a\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[17\] " "Warning: Latch subtractor:blokSubtractor\|a\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[18\] " "Warning: Latch subtractor:blokSubtractor\|a\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[19\] " "Warning: Latch subtractor:blokSubtractor\|a\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[20\] " "Warning: Latch subtractor:blokSubtractor\|a\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[21\] " "Warning: Latch subtractor:blokSubtractor\|a\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[22\] " "Warning: Latch subtractor:blokSubtractor\|a\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[23\] " "Warning: Latch subtractor:blokSubtractor\|a\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[24\] " "Warning: Latch subtractor:blokSubtractor\|a\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[25\] " "Warning: Latch subtractor:blokSubtractor\|a\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[26\] " "Warning: Latch subtractor:blokSubtractor\|a\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[27\] " "Warning: Latch subtractor:blokSubtractor\|a\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[28\] " "Warning: Latch subtractor:blokSubtractor\|a\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|a\[29\] " "Warning: Latch subtractor:blokSubtractor\|a\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[0\] " "Warning: Latch subtractor:blokSubtractor\|b\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[1\] " "Warning: Latch subtractor:blokSubtractor\|b\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[2\] " "Warning: Latch subtractor:blokSubtractor\|b\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[1\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[3\] " "Warning: Latch subtractor:blokSubtractor\|b\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[4\] " "Warning: Latch subtractor:blokSubtractor\|b\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[5\] " "Warning: Latch subtractor:blokSubtractor\|b\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[6\] " "Warning: Latch subtractor:blokSubtractor\|b\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[7\] " "Warning: Latch subtractor:blokSubtractor\|b\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[8\] " "Warning: Latch subtractor:blokSubtractor\|b\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[9\] " "Warning: Latch subtractor:blokSubtractor\|b\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[10\] " "Warning: Latch subtractor:blokSubtractor\|b\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[11\] " "Warning: Latch subtractor:blokSubtractor\|b\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[12\] " "Warning: Latch subtractor:blokSubtractor\|b\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[13\] " "Warning: Latch subtractor:blokSubtractor\|b\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[14\] " "Warning: Latch subtractor:blokSubtractor\|b\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[15\] " "Warning: Latch subtractor:blokSubtractor\|b\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[16\] " "Warning: Latch subtractor:blokSubtractor\|b\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[17\] " "Warning: Latch subtractor:blokSubtractor\|b\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[18\] " "Warning: Latch subtractor:blokSubtractor\|b\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[19\] " "Warning: Latch subtractor:blokSubtractor\|b\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[20\] " "Warning: Latch subtractor:blokSubtractor\|b\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[21\] " "Warning: Latch subtractor:blokSubtractor\|b\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[22\] " "Warning: Latch subtractor:blokSubtractor\|b\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[23\] " "Warning: Latch subtractor:blokSubtractor\|b\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[24\] " "Warning: Latch subtractor:blokSubtractor\|b\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[25\] " "Warning: Latch subtractor:blokSubtractor\|b\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[26\] " "Warning: Latch subtractor:blokSubtractor\|b\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[27\] " "Warning: Latch subtractor:blokSubtractor\|b\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[28\] " "Warning: Latch subtractor:blokSubtractor\|b\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "subtractor:blokSubtractor\|b\[29\] " "Warning: Latch subtractor:blokSubtractor\|b\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA subtractor:blokSubtractor\|kCount\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1696 " "Info: Implemented 1696 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Info: Implemented 37 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1611 " "Info: Implemented 1611 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Info: Implemented 16 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 281 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 281 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 14:44:07 2023 " "Info: Processing ended: Sun Nov 26 14:44:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 14:44:08 2023 " "Info: Processing started: Sun Nov 26 14:44:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tubesTopLevel EP2C8Q208C7 " "Info: Selected device EP2C8Q208C7 for design \"tubesTopLevel\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C7 " "Info: Device EP2C5Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 2862 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 2863 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 2864 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 69 " "Critical Warning: No exact pin location assignment(s) for 69 pins of 69 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[0\] " "Info: Pin angka\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[0] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[1\] " "Info: Pin angka\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[1] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[2\] " "Info: Pin angka\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[2] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[3\] " "Info: Pin angka\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[3] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[4\] " "Info: Pin angka\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[4] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[5\] " "Info: Pin angka\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[5] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[6\] " "Info: Pin angka\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[6] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[7\] " "Info: Pin angka\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[7] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[8\] " "Info: Pin angka\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[8] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[9\] " "Info: Pin angka\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[9] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[10\] " "Info: Pin angka\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[10] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[11\] " "Info: Pin angka\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[11] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[12\] " "Info: Pin angka\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[12] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[13\] " "Info: Pin angka\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[13] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[14\] " "Info: Pin angka\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[14] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[15\] " "Info: Pin angka\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[15] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[16\] " "Info: Pin angka\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[16] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[17\] " "Info: Pin angka\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[17] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[18\] " "Info: Pin angka\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[18] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[19\] " "Info: Pin angka\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[19] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[20\] " "Info: Pin angka\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[20] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[21\] " "Info: Pin angka\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[21] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[22\] " "Info: Pin angka\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[22] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[23\] " "Info: Pin angka\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[23] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[24\] " "Info: Pin angka\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[24] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[25\] " "Info: Pin angka\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[25] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[26\] " "Info: Pin angka\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[26] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[27\] " "Info: Pin angka\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[27] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[28\] " "Info: Pin angka\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[28] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[29\] " "Info: Pin angka\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[29] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[30\] " "Info: Pin angka\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[30] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "angka\[31\] " "Info: Pin angka\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { angka[31] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 509 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "modeSin " "Info: Pin modeSin not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { modeSin } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "modeCos " "Info: Pin modeCos not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { modeCos } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "modeTan " "Info: Pin modeTan not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { modeTan } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeTan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[31\] " "Info: Pin Sudut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[31] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[30\] " "Info: Pin Sudut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[30] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[29\] " "Info: Pin Sudut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[29] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[28\] " "Info: Pin Sudut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[28] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[27\] " "Info: Pin Sudut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[27] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[26\] " "Info: Pin Sudut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[26] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[25\] " "Info: Pin Sudut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[25] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[24\] " "Info: Pin Sudut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[24] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[23\] " "Info: Pin Sudut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[23] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[22\] " "Info: Pin Sudut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[22] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[21\] " "Info: Pin Sudut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[21] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[20\] " "Info: Pin Sudut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[20] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[19\] " "Info: Pin Sudut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[19] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[18\] " "Info: Pin Sudut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[18] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[17\] " "Info: Pin Sudut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[17] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[16\] " "Info: Pin Sudut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[16] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[15\] " "Info: Pin Sudut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[15] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[14\] " "Info: Pin Sudut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[14] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[13\] " "Info: Pin Sudut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[13] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[12\] " "Info: Pin Sudut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[12] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[11\] " "Info: Pin Sudut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[11] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[10\] " "Info: Pin Sudut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[10] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[9\] " "Info: Pin Sudut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[9] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[8\] " "Info: Pin Sudut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[8] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[7\] " "Info: Pin Sudut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[7] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[6\] " "Info: Pin Sudut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[6] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[5\] " "Info: Pin Sudut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[5] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[4\] " "Info: Pin Sudut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[4] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[3\] " "Info: Pin Sudut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[3] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[2\] " "Info: Pin Sudut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[2] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[1\] " "Info: Pin Sudut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[1] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sudut\[0\] " "Info: Pin Sudut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sudut[0] } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s5 " "Info: Destination node fsm:TOFSM\|currentState.s5" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 463 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s6 " "Info: Destination node fsm:TOFSM\|currentState.s6" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 464 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s1 " "Info: Destination node fsm:TOFSM\|currentState.s1" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 459 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s2 " "Info: Destination node fsm:TOFSM\|currentState.s2" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 460 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:TOFSM\|en_Subtractor  " "Info: Automatically promoted node fsm:TOFSM\|en_Subtractor " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s3 " "Info: Destination node fsm:TOFSM\|currentState.s3" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 461 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "subtractor:blokSubtractor\|kCount\[3\] " "Info: Destination node subtractor:blokSubtractor\|kCount\[3\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|kCount[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 345 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "subtractor:blokSubtractor\|kCount\[2\] " "Info: Destination node subtractor:blokSubtractor\|kCount\[2\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|kCount[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "subtractor:blokSubtractor\|kCount\[1\] " "Info: Destination node subtractor:blokSubtractor\|kCount\[1\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|kCount[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "subtractor:blokSubtractor\|kCount\[0\] " "Info: Destination node subtractor:blokSubtractor\|kCount\[0\]" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|kCount[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 468 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "angka\[31\]~0  " "Info: Automatically promoted node angka\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 1257 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:TOFSM\|outFinal  " "Info: Automatically promoted node fsm:TOFSM\|outFinal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s6 " "Info: Destination node fsm:TOFSM\|currentState.s6" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 464 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|outFinal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 473 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "subtractor:blokSubtractor\|b\[0\]~28  " "Info: Automatically promoted node subtractor:blokSubtractor\|b\[0\]~28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|b[0]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 2263 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node rst (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 609 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:TOFSM\|currentState.s0  " "Info: Automatically promoted node fsm:TOFSM\|currentState.s0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|currentState.s0~0 " "Info: Destination node fsm:TOFSM\|currentState.s0~0" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 1652 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|Selector4~0 " "Info: Destination node fsm:TOFSM\|Selector4~0" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|Selector4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 1728 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:TOFSM\|Selector6~0 " "Info: Destination node fsm:TOFSM\|Selector6~0" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|Selector6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 2264 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutCos\|outputRegister\[0\] " "Info: Destination node regis:blokOutCos\|outputRegister\[0\]" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutCos|outputRegister[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 614 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutCos\|outputRegister\[1\] " "Info: Destination node regis:blokOutCos\|outputRegister\[1\]" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutCos|outputRegister[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 615 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutCos\|outputRegister\[2\] " "Info: Destination node regis:blokOutCos\|outputRegister\[2\]" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutCos|outputRegister[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 616 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutCos\|outputRegister\[3\] " "Info: Destination node regis:blokOutCos\|outputRegister\[3\]" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutCos|outputRegister[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 617 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutCos\|outputRegister\[4\] " "Info: Destination node regis:blokOutCos\|outputRegister\[4\]" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutCos|outputRegister[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 618 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutCos\|outputRegister\[5\] " "Info: Destination node regis:blokOutCos\|outputRegister\[5\]" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutCos|outputRegister[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 619 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regis:blokOutCos\|outputRegister\[6\] " "Info: Destination node regis:blokOutCos\|outputRegister\[6\]" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:blokOutCos|outputRegister[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SisDigGemink/tubesTopLevel/" 0 { } { { 0 { 0 ""} 0 458 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "67 unused 3.3V 35 32 0 " "Info: Number of I/O pins in group: 67 (unused VREF, 3.3V VCCIO, 35 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 28 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.515 ns register register " "Info: Estimated most critical path is register to register delay of 7.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns subtractor:blokSubtractor\|a\[0\] 1 REG LAB_X16_Y13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X16_Y13; Fanout = 6; REG Node = 'subtractor:blokSubtractor\|a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|a[0] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.495 ns) 1.227 ns subtractor:blokSubtractor\|Add9~1 2 COMB LAB_X17_Y13 2 " "Info: 2: + IC(0.732 ns) + CELL(0.495 ns) = 1.227 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { subtractor:blokSubtractor|a[0] subtractor:blokSubtractor|Add9~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.307 ns subtractor:blokSubtractor\|Add9~3 3 COMB LAB_X17_Y13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.307 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~1 subtractor:blokSubtractor|Add9~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.387 ns subtractor:blokSubtractor\|Add9~5 4 COMB LAB_X17_Y13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.387 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~3 subtractor:blokSubtractor|Add9~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.467 ns subtractor:blokSubtractor\|Add9~7 5 COMB LAB_X17_Y13 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.467 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~5 subtractor:blokSubtractor|Add9~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.547 ns subtractor:blokSubtractor\|Add9~9 6 COMB LAB_X17_Y13 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.547 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~7 subtractor:blokSubtractor|Add9~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.627 ns subtractor:blokSubtractor\|Add9~11 7 COMB LAB_X17_Y13 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.627 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~9 subtractor:blokSubtractor|Add9~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.707 ns subtractor:blokSubtractor\|Add9~13 8 COMB LAB_X17_Y13 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.707 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~11 subtractor:blokSubtractor|Add9~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.787 ns subtractor:blokSubtractor\|Add9~15 9 COMB LAB_X17_Y13 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.787 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~13 subtractor:blokSubtractor|Add9~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 1.965 ns subtractor:blokSubtractor\|Add9~17 10 COMB LAB_X17_Y12 2 " "Info: 10: + IC(0.098 ns) + CELL(0.080 ns) = 1.965 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { subtractor:blokSubtractor|Add9~15 subtractor:blokSubtractor|Add9~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.045 ns subtractor:blokSubtractor\|Add9~19 11 COMB LAB_X17_Y12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.045 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~17 subtractor:blokSubtractor|Add9~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.125 ns subtractor:blokSubtractor\|Add9~21 12 COMB LAB_X17_Y12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.125 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~19 subtractor:blokSubtractor|Add9~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.205 ns subtractor:blokSubtractor\|Add9~23 13 COMB LAB_X17_Y12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.205 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~21 subtractor:blokSubtractor|Add9~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.285 ns subtractor:blokSubtractor\|Add9~25 14 COMB LAB_X17_Y12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.285 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~23 subtractor:blokSubtractor|Add9~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.365 ns subtractor:blokSubtractor\|Add9~27 15 COMB LAB_X17_Y12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.365 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~25 subtractor:blokSubtractor|Add9~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.445 ns subtractor:blokSubtractor\|Add9~29 16 COMB LAB_X17_Y12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.445 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~27 subtractor:blokSubtractor|Add9~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.525 ns subtractor:blokSubtractor\|Add9~31 17 COMB LAB_X17_Y12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.525 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~29 subtractor:blokSubtractor|Add9~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.605 ns subtractor:blokSubtractor\|Add9~33 18 COMB LAB_X17_Y12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.605 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~31 subtractor:blokSubtractor|Add9~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.685 ns subtractor:blokSubtractor\|Add9~35 19 COMB LAB_X17_Y12 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.685 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~33 subtractor:blokSubtractor|Add9~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.765 ns subtractor:blokSubtractor\|Add9~37 20 COMB LAB_X17_Y12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.765 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~35 subtractor:blokSubtractor|Add9~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.845 ns subtractor:blokSubtractor\|Add9~39 21 COMB LAB_X17_Y12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 2.845 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~37 subtractor:blokSubtractor|Add9~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.925 ns subtractor:blokSubtractor\|Add9~41 22 COMB LAB_X17_Y12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.925 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~39 subtractor:blokSubtractor|Add9~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.005 ns subtractor:blokSubtractor\|Add9~43 23 COMB LAB_X17_Y12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.005 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~41 subtractor:blokSubtractor|Add9~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.085 ns subtractor:blokSubtractor\|Add9~45 24 COMB LAB_X17_Y12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.085 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~43 subtractor:blokSubtractor|Add9~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.165 ns subtractor:blokSubtractor\|Add9~47 25 COMB LAB_X17_Y12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.165 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~45 subtractor:blokSubtractor|Add9~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 3.343 ns subtractor:blokSubtractor\|Add9~49 26 COMB LAB_X17_Y11 2 " "Info: 26: + IC(0.098 ns) + CELL(0.080 ns) = 3.343 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { subtractor:blokSubtractor|Add9~47 subtractor:blokSubtractor|Add9~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.423 ns subtractor:blokSubtractor\|Add9~51 27 COMB LAB_X17_Y11 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.423 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~49 subtractor:blokSubtractor|Add9~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.503 ns subtractor:blokSubtractor\|Add9~53 28 COMB LAB_X17_Y11 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.503 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~51 subtractor:blokSubtractor|Add9~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.583 ns subtractor:blokSubtractor\|Add9~55 29 COMB LAB_X17_Y11 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.583 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~53 subtractor:blokSubtractor|Add9~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.663 ns subtractor:blokSubtractor\|Add9~57 30 COMB LAB_X17_Y11 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 3.663 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~55 subtractor:blokSubtractor|Add9~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.121 ns subtractor:blokSubtractor\|Add9~58 31 COMB LAB_X17_Y11 1 " "Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 4.121 ns; Loc. = LAB_X17_Y11; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|Add9~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { subtractor:blokSubtractor|Add9~57 subtractor:blokSubtractor|Add9~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.178 ns) 5.063 ns subtractor:blokSubtractor\|x_outTemp\[29\]~58 32 COMB LAB_X18_Y11 1 " "Info: 32: + IC(0.764 ns) + CELL(0.178 ns) = 5.063 ns; Loc. = LAB_X18_Y11; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[29\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { subtractor:blokSubtractor|Add9~58 subtractor:blokSubtractor|x_outTemp[29]~58 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.319 ns) 6.304 ns subtractor:blokSubtractor\|x_outTemp\[29\]~59 33 COMB LAB_X16_Y11 1 " "Info: 33: + IC(0.922 ns) + CELL(0.319 ns) = 6.304 ns; Loc. = LAB_X16_Y11; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[29\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { subtractor:blokSubtractor|x_outTemp[29]~58 subtractor:blokSubtractor|x_outTemp[29]~59 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.521 ns) 7.515 ns subtractor:blokSubtractor\|x_outTemp\[29\] 34 REG LAB_X13_Y11 1 " "Info: 34: + IC(0.690 ns) + CELL(0.521 ns) = 7.515 ns; Loc. = LAB_X13_Y11; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { subtractor:blokSubtractor|x_outTemp[29]~59 subtractor:blokSubtractor|x_outTemp[29] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.211 ns ( 56.03 % ) " "Info: Total cell delay = 4.211 ns ( 56.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.304 ns ( 43.97 % ) " "Info: Total interconnect delay = 3.304 ns ( 43.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.515 ns" { subtractor:blokSubtractor|a[0] subtractor:blokSubtractor|Add9~1 subtractor:blokSubtractor|Add9~3 subtractor:blokSubtractor|Add9~5 subtractor:blokSubtractor|Add9~7 subtractor:blokSubtractor|Add9~9 subtractor:blokSubtractor|Add9~11 subtractor:blokSubtractor|Add9~13 subtractor:blokSubtractor|Add9~15 subtractor:blokSubtractor|Add9~17 subtractor:blokSubtractor|Add9~19 subtractor:blokSubtractor|Add9~21 subtractor:blokSubtractor|Add9~23 subtractor:blokSubtractor|Add9~25 subtractor:blokSubtractor|Add9~27 subtractor:blokSubtractor|Add9~29 subtractor:blokSubtractor|Add9~31 subtractor:blokSubtractor|Add9~33 subtractor:blokSubtractor|Add9~35 subtractor:blokSubtractor|Add9~37 subtractor:blokSubtractor|Add9~39 subtractor:blokSubtractor|Add9~41 subtractor:blokSubtractor|Add9~43 subtractor:blokSubtractor|Add9~45 subtractor:blokSubtractor|Add9~47 subtractor:blokSubtractor|Add9~49 subtractor:blokSubtractor|Add9~51 subtractor:blokSubtractor|Add9~53 subtractor:blokSubtractor|Add9~55 subtractor:blokSubtractor|Add9~57 subtractor:blokSubtractor|Add9~58 subtractor:blokSubtractor|x_outTemp[29]~58 subtractor:blokSubtractor|x_outTemp[29]~59 subtractor:blokSubtractor|x_outTemp[29] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[0\] 0 " "Info: Pin \"angka\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[1\] 0 " "Info: Pin \"angka\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[2\] 0 " "Info: Pin \"angka\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[3\] 0 " "Info: Pin \"angka\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[4\] 0 " "Info: Pin \"angka\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[5\] 0 " "Info: Pin \"angka\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[6\] 0 " "Info: Pin \"angka\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[7\] 0 " "Info: Pin \"angka\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[8\] 0 " "Info: Pin \"angka\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[9\] 0 " "Info: Pin \"angka\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[10\] 0 " "Info: Pin \"angka\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[11\] 0 " "Info: Pin \"angka\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[12\] 0 " "Info: Pin \"angka\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[13\] 0 " "Info: Pin \"angka\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[14\] 0 " "Info: Pin \"angka\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[15\] 0 " "Info: Pin \"angka\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[16\] 0 " "Info: Pin \"angka\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[17\] 0 " "Info: Pin \"angka\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[18\] 0 " "Info: Pin \"angka\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[19\] 0 " "Info: Pin \"angka\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[20\] 0 " "Info: Pin \"angka\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[21\] 0 " "Info: Pin \"angka\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[22\] 0 " "Info: Pin \"angka\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[23\] 0 " "Info: Pin \"angka\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[24\] 0 " "Info: Pin \"angka\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[25\] 0 " "Info: Pin \"angka\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[26\] 0 " "Info: Pin \"angka\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[27\] 0 " "Info: Pin \"angka\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[28\] 0 " "Info: Pin \"angka\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[29\] 0 " "Info: Pin \"angka\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[30\] 0 " "Info: Pin \"angka\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "angka\[31\] 0 " "Info: Pin \"angka\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 14:44:12 2023 " "Info: Processing ended: Sun Nov 26 14:44:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 14:44:14 2023 " "Info: Processing started: Sun Nov 26 14:44:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 14:44:14 2023 " "Info: Processing ended: Sun Nov 26 14:44:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 14:44:15 2023 " "Info: Processing started: Sun Nov 26 14:44:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[0\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[0\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[0\] " "Warning: Node \"subtractor:blokSubtractor\|b\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[0\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[2\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[3\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[1\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[13\] " "Warning: Node \"subtractor:blokSubtractor\|a\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[12\] " "Warning: Node \"subtractor:blokSubtractor\|a\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[6\] " "Warning: Node \"subtractor:blokSubtractor\|a\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[29\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[28\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[11\] " "Warning: Node \"subtractor:blokSubtractor\|a\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[2\] " "Warning: Node \"subtractor:blokSubtractor\|a\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[27\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[10\] " "Warning: Node \"subtractor:blokSubtractor\|a\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[7\] " "Warning: Node \"subtractor:blokSubtractor\|a\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[5\] " "Warning: Node \"subtractor:blokSubtractor\|a\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[8\] " "Warning: Node \"subtractor:blokSubtractor\|a\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[3\] " "Warning: Node \"subtractor:blokSubtractor\|a\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[9\] " "Warning: Node \"subtractor:blokSubtractor\|a\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[4\] " "Warning: Node \"subtractor:blokSubtractor\|a\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[1\] " "Warning: Node \"subtractor:blokSubtractor\|a\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[26\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[25\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[0\] " "Warning: Node \"subtractor:blokSubtractor\|a\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[26\] " "Warning: Node \"subtractor:blokSubtractor\|b\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[24\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[23\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[25\] " "Warning: Node \"subtractor:blokSubtractor\|b\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[19\] " "Warning: Node \"subtractor:blokSubtractor\|b\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[24\] " "Warning: Node \"subtractor:blokSubtractor\|b\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[22\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[21\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[15\] " "Warning: Node \"subtractor:blokSubtractor\|b\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[16\] " "Warning: Node \"subtractor:blokSubtractor\|b\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[14\] " "Warning: Node \"subtractor:blokSubtractor\|b\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[23\] " "Warning: Node \"subtractor:blokSubtractor\|b\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[20\] " "Warning: Node \"subtractor:blokSubtractor\|b\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[18\] " "Warning: Node \"subtractor:blokSubtractor\|b\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[21\] " "Warning: Node \"subtractor:blokSubtractor\|b\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[20\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[22\] " "Warning: Node \"subtractor:blokSubtractor\|b\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[13\] " "Warning: Node \"subtractor:blokSubtractor\|b\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[17\] " "Warning: Node \"subtractor:blokSubtractor\|b\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[7\] " "Warning: Node \"subtractor:blokSubtractor\|b\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[12\] " "Warning: Node \"subtractor:blokSubtractor\|b\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[10\] " "Warning: Node \"subtractor:blokSubtractor\|b\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[11\] " "Warning: Node \"subtractor:blokSubtractor\|b\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[19\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[8\] " "Warning: Node \"subtractor:blokSubtractor\|b\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[9\] " "Warning: Node \"subtractor:blokSubtractor\|b\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[6\] " "Warning: Node \"subtractor:blokSubtractor\|b\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[3\] " "Warning: Node \"subtractor:blokSubtractor\|b\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[18\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[4\] " "Warning: Node \"subtractor:blokSubtractor\|b\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[5\] " "Warning: Node \"subtractor:blokSubtractor\|b\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[17\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[20\] " "Warning: Node \"subtractor:blokSubtractor\|a\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[2\] " "Warning: Node \"subtractor:blokSubtractor\|b\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[16\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[29\] " "Warning: Node \"subtractor:blokSubtractor\|a\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[27\] " "Warning: Node \"subtractor:blokSubtractor\|a\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[28\] " "Warning: Node \"subtractor:blokSubtractor\|a\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[26\] " "Warning: Node \"subtractor:blokSubtractor\|a\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[22\] " "Warning: Node \"subtractor:blokSubtractor\|a\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[1\] " "Warning: Node \"subtractor:blokSubtractor\|b\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[15\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[19\] " "Warning: Node \"subtractor:blokSubtractor\|a\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[21\] " "Warning: Node \"subtractor:blokSubtractor\|a\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[14\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[25\] " "Warning: Node \"subtractor:blokSubtractor\|a\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[24\] " "Warning: Node \"subtractor:blokSubtractor\|a\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[18\] " "Warning: Node \"subtractor:blokSubtractor\|a\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[23\] " "Warning: Node \"subtractor:blokSubtractor\|a\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[17\] " "Warning: Node \"subtractor:blokSubtractor\|a\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[16\] " "Warning: Node \"subtractor:blokSubtractor\|a\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[13\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[12\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[11\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[15\] " "Warning: Node \"subtractor:blokSubtractor\|a\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[14\] " "Warning: Node \"subtractor:blokSubtractor\|a\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[10\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[28\] " "Warning: Node \"subtractor:blokSubtractor\|b\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[29\] " "Warning: Node \"subtractor:blokSubtractor\|b\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[9\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[27\] " "Warning: Node \"subtractor:blokSubtractor\|b\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[8\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[7\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[6\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[5\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[4\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[3\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[2\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[1\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[0\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[1\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[1\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[2\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[2\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[3\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[3\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[4\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[4\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[5\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[5\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[6\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[6\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[7\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[7\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[8\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[8\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[9\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[9\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[10\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[10\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[11\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[11\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[12\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[12\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[13\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[13\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[14\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[14\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[15\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[15\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[16\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[16\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[17\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[17\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[18\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[18\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[19\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[19\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[20\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[20\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[21\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[21\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[22\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[22\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[23\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[23\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[24\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[24\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[25\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[25\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[26\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[26\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[27\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[27\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[28\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[28\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[29\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[29\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[30\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[30\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[31\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[31\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[31\] " "Warning: Node \"subtractor:blokSubtractor\|b\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[31\] " "Warning: Node \"subtractor:blokSubtractor\|a\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[0\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[0\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[1\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[1\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[2\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[2\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[3\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[3\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[4\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[4\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[5\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[5\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[6\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[6\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[7\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[7\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[8\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[8\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[9\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[9\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[10\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[10\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[11\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[11\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[12\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[12\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[13\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[13\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[14\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[14\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[15\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[15\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[16\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[16\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[17\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[17\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[18\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[18\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[19\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[19\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[20\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[20\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[21\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[21\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[22\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[22\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[23\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[23\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[24\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[24\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[25\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[25\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[26\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[26\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[27\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[27\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[28\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[28\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[29\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[29\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[30\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[30\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[31\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[31\]\" is a latch" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[0\]\$latch " "Warning: Node \"angka\[0\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[30\] " "Warning: Node \"angkaTemp\[30\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[1\]\$latch " "Warning: Node \"angka\[1\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[31\] " "Warning: Node \"angkaTemp\[31\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[2\]\$latch " "Warning: Node \"angka\[2\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[32\] " "Warning: Node \"angkaTemp\[32\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[3\]\$latch " "Warning: Node \"angka\[3\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[33\] " "Warning: Node \"angkaTemp\[33\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[4\]\$latch " "Warning: Node \"angka\[4\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[34\] " "Warning: Node \"angkaTemp\[34\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[5\]\$latch " "Warning: Node \"angka\[5\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[35\] " "Warning: Node \"angkaTemp\[35\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[6\]\$latch " "Warning: Node \"angka\[6\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[36\] " "Warning: Node \"angkaTemp\[36\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[7\]\$latch " "Warning: Node \"angka\[7\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[37\] " "Warning: Node \"angkaTemp\[37\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[8\]\$latch " "Warning: Node \"angka\[8\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[38\] " "Warning: Node \"angkaTemp\[38\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[9\]\$latch " "Warning: Node \"angka\[9\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[39\] " "Warning: Node \"angkaTemp\[39\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[10\]\$latch " "Warning: Node \"angka\[10\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[40\] " "Warning: Node \"angkaTemp\[40\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[11\]\$latch " "Warning: Node \"angka\[11\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[41\] " "Warning: Node \"angkaTemp\[41\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[12\]\$latch " "Warning: Node \"angka\[12\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[42\] " "Warning: Node \"angkaTemp\[42\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[13\]\$latch " "Warning: Node \"angka\[13\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[43\] " "Warning: Node \"angkaTemp\[43\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[14\]\$latch " "Warning: Node \"angka\[14\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[44\] " "Warning: Node \"angkaTemp\[44\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[15\]\$latch " "Warning: Node \"angka\[15\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[45\] " "Warning: Node \"angkaTemp\[45\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[16\]\$latch " "Warning: Node \"angka\[16\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[46\] " "Warning: Node \"angkaTemp\[46\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[17\]\$latch " "Warning: Node \"angka\[17\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[47\] " "Warning: Node \"angkaTemp\[47\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[18\]\$latch " "Warning: Node \"angka\[18\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[48\] " "Warning: Node \"angkaTemp\[48\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[19\]\$latch " "Warning: Node \"angka\[19\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[49\] " "Warning: Node \"angkaTemp\[49\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[20\]\$latch " "Warning: Node \"angka\[20\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[50\] " "Warning: Node \"angkaTemp\[50\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[21\]\$latch " "Warning: Node \"angka\[21\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[51\] " "Warning: Node \"angkaTemp\[51\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[22\]\$latch " "Warning: Node \"angka\[22\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[52\] " "Warning: Node \"angkaTemp\[52\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[23\]\$latch " "Warning: Node \"angka\[23\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[53\] " "Warning: Node \"angkaTemp\[53\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[24\]\$latch " "Warning: Node \"angka\[24\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[54\] " "Warning: Node \"angkaTemp\[54\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[25\]\$latch " "Warning: Node \"angka\[25\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[55\] " "Warning: Node \"angkaTemp\[55\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[26\]\$latch " "Warning: Node \"angka\[26\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[56\] " "Warning: Node \"angkaTemp\[56\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[27\]\$latch " "Warning: Node \"angka\[27\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[57\] " "Warning: Node \"angkaTemp\[57\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[28\]\$latch " "Warning: Node \"angka\[28\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[58\] " "Warning: Node \"angkaTemp\[58\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[29\]\$latch " "Warning: Node \"angka\[29\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[59\] " "Warning: Node \"angkaTemp\[59\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[30\]\$latch " "Warning: Node \"angka\[30\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[60\] " "Warning: Node \"angkaTemp\[60\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[31\]\$latch " "Warning: Node \"angka\[31\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[63\] " "Warning: Node \"angkaTemp\[63\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeCos " "Info: Assuming node \"modeCos\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeSin " "Info: Assuming node \"modeSin\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[1\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[1\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[3\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[3\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[2\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[2\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[0\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[0\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "angka\[31\]~0 " "Info: Detected gated clock \"angka\[31\]~0\" as buffer" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "angka\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "subtractor:blokSubtractor\|b\[0\]~27 " "Info: Detected gated clock \"subtractor:blokSubtractor\|b\[0\]~27\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|b\[0\]~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "subtractor:blokSubtractor\|b\[0\]~28 " "Info: Detected gated clock \"subtractor:blokSubtractor\|b\[0\]~28\" as buffer" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|b\[0\]~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s2 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s2\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s1 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s1\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fsm:TOFSM\|en_Subtractor " "Info: Detected gated clock \"fsm:TOFSM\|en_Subtractor\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|en_Subtractor" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s6 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s6\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s5 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s5\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fsm:TOFSM\|outFinal " "Info: Detected gated clock \"fsm:TOFSM\|outFinal\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|outFinal" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register regisAngle:blokRegisAngle\|outputRegister\[0\] register subtractor:blokSubtractor\|x_outTemp\[14\] 84.56 MHz 11.826 ns Internal " "Info: Clock \"clk\" has Internal fmax of 84.56 MHz between source register \"regisAngle:blokRegisAngle\|outputRegister\[0\]\" and destination register \"subtractor:blokSubtractor\|x_outTemp\[14\]\" (period= 11.826 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.891 ns + Longest register register " "Info: + Longest register to register delay is 8.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regisAngle:blokRegisAngle\|outputRegister\[0\] 1 REG LCFF_X22_Y9_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y9_N11; Fanout = 5; REG Node = 'regisAngle:blokRegisAngle\|outputRegister\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.517 ns) 1.437 ns comparator:blokKomparator\|LessThan0~1 2 COMB LCCOMB_X23_Y10_N0 1 " "Info: 2: + IC(0.920 ns) + CELL(0.517 ns) = 1.437 ns; Loc. = LCCOMB_X23_Y10_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { regisAngle:blokRegisAngle|outputRegister[0] comparator:blokKomparator|LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.517 ns comparator:blokKomparator\|LessThan0~3 3 COMB LCCOMB_X23_Y10_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.517 ns; Loc. = LCCOMB_X23_Y10_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.597 ns comparator:blokKomparator\|LessThan0~5 4 COMB LCCOMB_X23_Y10_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.597 ns; Loc. = LCCOMB_X23_Y10_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.677 ns comparator:blokKomparator\|LessThan0~7 5 COMB LCCOMB_X23_Y10_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.677 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.757 ns comparator:blokKomparator\|LessThan0~9 6 COMB LCCOMB_X23_Y10_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.757 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.837 ns comparator:blokKomparator\|LessThan0~11 7 COMB LCCOMB_X23_Y10_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.837 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.917 ns comparator:blokKomparator\|LessThan0~13 8 COMB LCCOMB_X23_Y10_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.917 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.091 ns comparator:blokKomparator\|LessThan0~15 9 COMB LCCOMB_X23_Y10_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 2.091 ns; Loc. = LCCOMB_X23_Y10_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.171 ns comparator:blokKomparator\|LessThan0~17 10 COMB LCCOMB_X23_Y10_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.171 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.251 ns comparator:blokKomparator\|LessThan0~19 11 COMB LCCOMB_X23_Y10_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.251 ns; Loc. = LCCOMB_X23_Y10_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.331 ns comparator:blokKomparator\|LessThan0~21 12 COMB LCCOMB_X23_Y10_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.331 ns; Loc. = LCCOMB_X23_Y10_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.411 ns comparator:blokKomparator\|LessThan0~23 13 COMB LCCOMB_X23_Y10_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.411 ns; Loc. = LCCOMB_X23_Y10_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.491 ns comparator:blokKomparator\|LessThan0~25 14 COMB LCCOMB_X23_Y10_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.491 ns; Loc. = LCCOMB_X23_Y10_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.571 ns comparator:blokKomparator\|LessThan0~27 15 COMB LCCOMB_X23_Y10_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.571 ns; Loc. = LCCOMB_X23_Y10_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.651 ns comparator:blokKomparator\|LessThan0~29 16 COMB LCCOMB_X23_Y10_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.651 ns; Loc. = LCCOMB_X23_Y10_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.812 ns comparator:blokKomparator\|LessThan0~31 17 COMB LCCOMB_X23_Y10_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 2.812 ns; Loc. = LCCOMB_X23_Y10_N30; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.892 ns comparator:blokKomparator\|LessThan0~33 18 COMB LCCOMB_X23_Y9_N0 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.892 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.972 ns comparator:blokKomparator\|LessThan0~35 19 COMB LCCOMB_X23_Y9_N2 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.972 ns; Loc. = LCCOMB_X23_Y9_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.052 ns comparator:blokKomparator\|LessThan0~37 20 COMB LCCOMB_X23_Y9_N4 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.052 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.132 ns comparator:blokKomparator\|LessThan0~39 21 COMB LCCOMB_X23_Y9_N6 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.132 ns; Loc. = LCCOMB_X23_Y9_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.212 ns comparator:blokKomparator\|LessThan0~41 22 COMB LCCOMB_X23_Y9_N8 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.212 ns; Loc. = LCCOMB_X23_Y9_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.292 ns comparator:blokKomparator\|LessThan0~43 23 COMB LCCOMB_X23_Y9_N10 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.292 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.372 ns comparator:blokKomparator\|LessThan0~45 24 COMB LCCOMB_X23_Y9_N12 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.372 ns; Loc. = LCCOMB_X23_Y9_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.546 ns comparator:blokKomparator\|LessThan0~47 25 COMB LCCOMB_X23_Y9_N14 1 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 3.546 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.626 ns comparator:blokKomparator\|LessThan0~49 26 COMB LCCOMB_X23_Y9_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.626 ns; Loc. = LCCOMB_X23_Y9_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.706 ns comparator:blokKomparator\|LessThan0~51 27 COMB LCCOMB_X23_Y9_N18 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.706 ns; Loc. = LCCOMB_X23_Y9_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.786 ns comparator:blokKomparator\|LessThan0~53 28 COMB LCCOMB_X23_Y9_N20 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.786 ns; Loc. = LCCOMB_X23_Y9_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.866 ns comparator:blokKomparator\|LessThan0~55 29 COMB LCCOMB_X23_Y9_N22 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.866 ns; Loc. = LCCOMB_X23_Y9_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.946 ns comparator:blokKomparator\|LessThan0~57 30 COMB LCCOMB_X23_Y9_N24 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 3.946 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.026 ns comparator:blokKomparator\|LessThan0~59 31 COMB LCCOMB_X23_Y9_N26 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 4.026 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.106 ns comparator:blokKomparator\|LessThan0~61 32 COMB LCCOMB_X23_Y9_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 4.106 ns; Loc. = LCCOMB_X23_Y9_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.564 ns comparator:blokKomparator\|LessThan0~62 33 COMB LCCOMB_X23_Y9_N30 147 " "Info: 33: + IC(0.000 ns) + CELL(0.458 ns) = 4.564 ns; Loc. = LCCOMB_X23_Y9_N30; Fanout = 147; COMB Node = 'comparator:blokKomparator\|LessThan0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.178 ns) 6.295 ns subtractor:blokSubtractor\|x_outTemp\[14\]~28 34 COMB LCCOMB_X17_Y10_N22 1 " "Info: 34: + IC(1.553 ns) + CELL(0.178 ns) = 6.295 ns; Loc. = LCCOMB_X17_Y10_N22; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[14\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[14]~28 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.178 ns) 7.600 ns subtractor:blokSubtractor\|x_outTemp\[14\]~29 35 COMB LCCOMB_X22_Y10_N20 1 " "Info: 35: + IC(1.127 ns) + CELL(0.178 ns) = 7.600 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[14\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { subtractor:blokSubtractor|x_outTemp[14]~28 subtractor:blokSubtractor|x_outTemp[14]~29 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.178 ns) 8.891 ns subtractor:blokSubtractor\|x_outTemp\[14\] 36 REG LCCOMB_X16_Y10_N2 1 " "Info: 36: + IC(1.113 ns) + CELL(0.178 ns) = 8.891 ns; Loc. = LCCOMB_X16_Y10_N2; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { subtractor:blokSubtractor|x_outTemp[14]~29 subtractor:blokSubtractor|x_outTemp[14] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.178 ns ( 46.99 % ) " "Info: Total cell delay = 4.178 ns ( 46.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.713 ns ( 53.01 % ) " "Info: Total interconnect delay = 4.713 ns ( 53.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.891 ns" { regisAngle:blokRegisAngle|outputRegister[0] comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[14]~28 subtractor:blokSubtractor|x_outTemp[14]~29 subtractor:blokSubtractor|x_outTemp[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.891 ns" { regisAngle:blokRegisAngle|outputRegister[0] {} comparator:blokKomparator|LessThan0~1 {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|x_outTemp[14]~28 {} subtractor:blokSubtractor|x_outTemp[14]~29 {} subtractor:blokSubtractor|x_outTemp[14] {} } { 0.000ns 0.920ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.553ns 1.127ns 1.113ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.400 ns - Smallest " "Info: - Smallest clock skew is 4.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.992 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 5 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.879 ns) 3.151 ns fsm:TOFSM\|currentState.s2 2 REG LCFF_X15_Y6_N27 2 " "Info: 2: + IC(1.206 ns) + CELL(0.879 ns) = 3.151 ns; Loc. = LCFF_X15_Y6_N27; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.085 ns" { clk fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.178 ns) 3.686 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X15_Y6_N12 6 " "Info: 3: + IC(0.357 ns) + CELL(0.178 ns) = 3.686 ns; Loc. = LCCOMB_X15_Y6_N12; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.000 ns) 5.451 ns fsm:TOFSM\|en_Subtractor~clkctrl 4 COMB CLKCTRL_G0 222 " "Info: 4: + IC(1.765 ns) + CELL(0.000 ns) = 5.451 ns; Loc. = CLKCTRL_G0; Fanout = 222; COMB Node = 'fsm:TOFSM\|en_Subtractor~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.319 ns) 6.992 ns subtractor:blokSubtractor\|x_outTemp\[14\] 5 REG LCCOMB_X16_Y10_N2 1 " "Info: 5: + IC(1.222 ns) + CELL(0.319 ns) = 6.992 ns; Loc. = LCCOMB_X16_Y10_N2; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[14] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 34.93 % ) " "Info: Total cell delay = 2.442 ns ( 34.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.550 ns ( 65.07 % ) " "Info: Total interconnect delay = 4.550 ns ( 65.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.992 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.992 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[14] {} } { 0.000ns 0.000ns 1.206ns 0.357ns 1.765ns 1.222ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.592 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 5 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 104 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.602 ns) 2.592 ns regisAngle:blokRegisAngle\|outputRegister\[0\] 3 REG LCFF_X22_Y9_N11 5 " "Info: 3: + IC(0.796 ns) + CELL(0.602 ns) = 2.592 ns; Loc. = LCFF_X22_Y9_N11; Fanout = 5; REG Node = 'regisAngle:blokRegisAngle\|outputRegister\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { clk~clkctrl regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.35 % ) " "Info: Total cell delay = 1.668 ns ( 64.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.924 ns ( 35.65 % ) " "Info: Total interconnect delay = 0.924 ns ( 35.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { clk clk~clkctrl regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.592 ns" { clk {} clk~combout {} clk~clkctrl {} regisAngle:blokRegisAngle|outputRegister[0] {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.992 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.992 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[14] {} } { 0.000ns 0.000ns 1.206ns 0.357ns 1.765ns 1.222ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { clk clk~clkctrl regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.592 ns" { clk {} clk~combout {} clk~clkctrl {} regisAngle:blokRegisAngle|outputRegister[0] {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.145 ns + " "Info: + Micro setup delay of destination is 1.145 ns" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 27 -1 0 } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.891 ns" { regisAngle:blokRegisAngle|outputRegister[0] comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|x_outTemp[14]~28 subtractor:blokSubtractor|x_outTemp[14]~29 subtractor:blokSubtractor|x_outTemp[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.891 ns" { regisAngle:blokRegisAngle|outputRegister[0] {} comparator:blokKomparator|LessThan0~1 {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|x_outTemp[14]~28 {} subtractor:blokSubtractor|x_outTemp[14]~29 {} subtractor:blokSubtractor|x_outTemp[14] {} } { 0.000ns 0.920ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.553ns 1.127ns 1.113ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.992 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.992 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[14] {} } { 0.000ns 0.000ns 1.206ns 0.357ns 1.765ns 1.222ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { clk clk~clkctrl regisAngle:blokRegisAngle|outputRegister[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.592 ns" { clk {} clk~combout {} clk~clkctrl {} regisAngle:blokRegisAngle|outputRegister[0] {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "modeCos register register angkaTemp\[58\] angka\[28\]\$latch 405.02 MHz Internal " "Info: Clock \"modeCos\" Internal fmax is restricted to 405.02 MHz between source register \"angkaTemp\[58\]\" and destination register \"angka\[28\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.480 ns + Longest register register " "Info: + Longest register to register delay is 0.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[58\] 1 REG LCCOMB_X23_Y14_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y14_N12; Fanout = 1; REG Node = 'angkaTemp\[58\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[58] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 0.480 ns angka\[28\]\$latch 2 REG LCCOMB_X23_Y14_N26 1 " "Info: 2: + IC(0.302 ns) + CELL(0.178 ns) = 0.480 ns; Loc. = LCCOMB_X23_Y14_N26; Fanout = 1; REG Node = 'angka\[28\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { angkaTemp[58] angka[28]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 37.08 % ) " "Info: Total cell delay = 0.178 ns ( 37.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.302 ns ( 62.92 % ) " "Info: Total interconnect delay = 0.302 ns ( 62.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { angkaTemp[58] angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.480 ns" { angkaTemp[58] {} angka[28]$latch {} } { 0.000ns 0.302ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos destination 6.188 ns + Shortest register " "Info: + Shortest clock path from clock \"modeCos\" to destination register is 6.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns modeCos 1 CLK PIN_115 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_115; Fanout = 3; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.177 ns) 2.777 ns angka\[31\]~0 2 COMB LCCOMB_X15_Y6_N0 1 " "Info: 2: + IC(1.676 ns) + CELL(0.177 ns) = 2.777 ns; Loc. = LCCOMB_X15_Y6_N0; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.000 ns) 4.615 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(1.838 ns) + CELL(0.000 ns) = 4.615 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.322 ns) 6.188 ns angka\[28\]\$latch 4 REG LCCOMB_X23_Y14_N26 1 " "Info: 4: + IC(1.251 ns) + CELL(0.322 ns) = 6.188 ns; Loc. = LCCOMB_X23_Y14_N26; Fanout = 1; REG Node = 'angka\[28\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { angka[31]~0clkctrl angka[28]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.423 ns ( 23.00 % ) " "Info: Total cell delay = 1.423 ns ( 23.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.765 ns ( 77.00 % ) " "Info: Total interconnect delay = 4.765 ns ( 77.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.188 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.188 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[28]$latch {} } { 0.000ns 0.000ns 1.676ns 1.838ns 1.251ns } { 0.000ns 0.924ns 0.177ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos source 6.184 ns - Longest register " "Info: - Longest clock path from clock \"modeCos\" to source register is 6.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns modeCos 1 CLK PIN_115 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_115; Fanout = 3; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.177 ns) 2.777 ns angka\[31\]~0 2 COMB LCCOMB_X15_Y6_N0 1 " "Info: 2: + IC(1.676 ns) + CELL(0.177 ns) = 2.777 ns; Loc. = LCCOMB_X15_Y6_N0; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.000 ns) 4.615 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(1.838 ns) + CELL(0.000 ns) = 4.615 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.319 ns) 6.184 ns angkaTemp\[58\] 4 REG LCCOMB_X23_Y14_N12 1 " "Info: 4: + IC(1.250 ns) + CELL(0.319 ns) = 6.184 ns; Loc. = LCCOMB_X23_Y14_N12; Fanout = 1; REG Node = 'angkaTemp\[58\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { angka[31]~0clkctrl angkaTemp[58] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.420 ns ( 22.96 % ) " "Info: Total cell delay = 1.420 ns ( 22.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.764 ns ( 77.04 % ) " "Info: Total interconnect delay = 4.764 ns ( 77.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.184 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[58] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.184 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[58] {} } { 0.000ns 0.000ns 1.676ns 1.838ns 1.250ns } { 0.000ns 0.924ns 0.177ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.188 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.188 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[28]$latch {} } { 0.000ns 0.000ns 1.676ns 1.838ns 1.251ns } { 0.000ns 0.924ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.184 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[58] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.184 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[58] {} } { 0.000ns 0.000ns 1.676ns 1.838ns 1.250ns } { 0.000ns 0.924ns 0.177ns 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.153 ns + " "Info: + Micro setup delay of destination is 1.153 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { angkaTemp[58] angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.480 ns" { angkaTemp[58] {} angka[28]$latch {} } { 0.000ns 0.302ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.188 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.188 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[28]$latch {} } { 0.000ns 0.000ns 1.676ns 1.838ns 1.251ns } { 0.000ns 0.924ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.184 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[58] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.184 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[58] {} } { 0.000ns 0.000ns 1.676ns 1.838ns 1.250ns } { 0.000ns 0.924ns 0.177ns 0.000ns 0.319ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { angka[28]$latch {} } {  } {  } "" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "modeSin register register angkaTemp\[58\] angka\[28\]\$latch 405.02 MHz Internal " "Info: Clock \"modeSin\" Internal fmax is restricted to 405.02 MHz between source register \"angkaTemp\[58\]\" and destination register \"angka\[28\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.480 ns + Longest register register " "Info: + Longest register to register delay is 0.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[58\] 1 REG LCCOMB_X23_Y14_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y14_N12; Fanout = 1; REG Node = 'angkaTemp\[58\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[58] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 0.480 ns angka\[28\]\$latch 2 REG LCCOMB_X23_Y14_N26 1 " "Info: 2: + IC(0.302 ns) + CELL(0.178 ns) = 0.480 ns; Loc. = LCCOMB_X23_Y14_N26; Fanout = 1; REG Node = 'angka\[28\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { angkaTemp[58] angka[28]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 37.08 % ) " "Info: Total cell delay = 0.178 ns ( 37.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.302 ns ( 62.92 % ) " "Info: Total interconnect delay = 0.302 ns ( 62.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { angkaTemp[58] angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.480 ns" { angkaTemp[58] {} angka[28]$latch {} } { 0.000ns 0.302ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin destination 6.376 ns + Shortest register " "Info: + Shortest clock path from clock \"modeSin\" to destination register is 6.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns modeSin 1 CLK PIN_114 35 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_114; Fanout = 35; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.719 ns) + CELL(0.322 ns) 2.965 ns angka\[31\]~0 2 COMB LCCOMB_X15_Y6_N0 1 " "Info: 2: + IC(1.719 ns) + CELL(0.322 ns) = 2.965 ns; Loc. = LCCOMB_X15_Y6_N0; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.000 ns) 4.803 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(1.838 ns) + CELL(0.000 ns) = 4.803 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.322 ns) 6.376 ns angka\[28\]\$latch 4 REG LCCOMB_X23_Y14_N26 1 " "Info: 4: + IC(1.251 ns) + CELL(0.322 ns) = 6.376 ns; Loc. = LCCOMB_X23_Y14_N26; Fanout = 1; REG Node = 'angka\[28\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { angka[31]~0clkctrl angka[28]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.568 ns ( 24.59 % ) " "Info: Total cell delay = 1.568 ns ( 24.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.808 ns ( 75.41 % ) " "Info: Total interconnect delay = 4.808 ns ( 75.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.376 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.376 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[28]$latch {} } { 0.000ns 0.000ns 1.719ns 1.838ns 1.251ns } { 0.000ns 0.924ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin source 6.372 ns - Longest register " "Info: - Longest clock path from clock \"modeSin\" to source register is 6.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns modeSin 1 CLK PIN_114 35 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_114; Fanout = 35; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.719 ns) + CELL(0.322 ns) 2.965 ns angka\[31\]~0 2 COMB LCCOMB_X15_Y6_N0 1 " "Info: 2: + IC(1.719 ns) + CELL(0.322 ns) = 2.965 ns; Loc. = LCCOMB_X15_Y6_N0; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.000 ns) 4.803 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(1.838 ns) + CELL(0.000 ns) = 4.803 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.319 ns) 6.372 ns angkaTemp\[58\] 4 REG LCCOMB_X23_Y14_N12 1 " "Info: 4: + IC(1.250 ns) + CELL(0.319 ns) = 6.372 ns; Loc. = LCCOMB_X23_Y14_N12; Fanout = 1; REG Node = 'angkaTemp\[58\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { angka[31]~0clkctrl angkaTemp[58] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.565 ns ( 24.56 % ) " "Info: Total cell delay = 1.565 ns ( 24.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.807 ns ( 75.44 % ) " "Info: Total interconnect delay = 4.807 ns ( 75.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.372 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[58] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.372 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[58] {} } { 0.000ns 0.000ns 1.719ns 1.838ns 1.250ns } { 0.000ns 0.924ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.376 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.376 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[28]$latch {} } { 0.000ns 0.000ns 1.719ns 1.838ns 1.251ns } { 0.000ns 0.924ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.372 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[58] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.372 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[58] {} } { 0.000ns 0.000ns 1.719ns 1.838ns 1.250ns } { 0.000ns 0.924ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.153 ns + " "Info: + Micro setup delay of destination is 1.153 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { angkaTemp[58] angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.480 ns" { angkaTemp[58] {} angka[28]$latch {} } { 0.000ns 0.302ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.376 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.376 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[28]$latch {} } { 0.000ns 0.000ns 1.719ns 1.838ns 1.251ns } { 0.000ns 0.924ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.372 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[58] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.372 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[58] {} } { 0.000ns 0.000ns 1.719ns 1.838ns 1.250ns } { 0.000ns 0.924ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { angka[28]$latch {} } {  } {  } "" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "regisX:blokRegisX\|outputRegister\[31\] subtractor:blokSubtractor\|b\[31\] clk 6.274 ns " "Info: Found hold time violation between source  pin or register \"regisX:blokRegisX\|outputRegister\[31\]\" and destination pin or register \"subtractor:blokSubtractor\|b\[31\]\" for clock \"clk\" (Hold time is 6.274 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.236 ns + Largest " "Info: + Largest clock skew is 7.236 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.873 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 5 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.879 ns) 3.151 ns fsm:TOFSM\|currentState.s1 2 REG LCFF_X15_Y6_N25 2 " "Info: 2: + IC(1.206 ns) + CELL(0.879 ns) = 3.151 ns; Loc. = LCFF_X15_Y6_N25; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.085 ns" { clk fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.278 ns) 3.811 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X15_Y6_N12 6 " "Info: 3: + IC(0.382 ns) + CELL(0.278 ns) = 3.811 ns; Loc. = LCCOMB_X15_Y6_N12; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.178 ns) 4.551 ns subtractor:blokSubtractor\|kCount\[0\] 4 REG LCCOMB_X16_Y6_N20 101 " "Info: 4: + IC(0.562 ns) + CELL(0.178 ns) = 4.551 ns; Loc. = LCCOMB_X16_Y6_N20; Fanout = 101; REG Node = 'subtractor:blokSubtractor\|kCount\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.545 ns) 5.916 ns subtractor:blokSubtractor\|b\[0\]~27 5 COMB LCCOMB_X15_Y6_N4 1 " "Info: 5: + IC(0.820 ns) + CELL(0.545 ns) = 5.916 ns; Loc. = LCCOMB_X15_Y6_N4; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~27 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.521 ns) 6.734 ns subtractor:blokSubtractor\|b\[0\]~28 6 COMB LCCOMB_X15_Y6_N6 1 " "Info: 6: + IC(0.297 ns) + CELL(0.521 ns) = 6.734 ns; Loc. = LCCOMB_X15_Y6_N6; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { subtractor:blokSubtractor|b[0]~27 subtractor:blokSubtractor|b[0]~28 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 8.481 ns subtractor:blokSubtractor\|b\[0\]~28clkctrl 7 COMB CLKCTRL_G3 62 " "Info: 7: + IC(1.747 ns) + CELL(0.000 ns) = 8.481 ns; Loc. = CLKCTRL_G3; Fanout = 62; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~28clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { subtractor:blokSubtractor|b[0]~28 subtractor:blokSubtractor|b[0]~28clkctrl } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.178 ns) 9.873 ns subtractor:blokSubtractor\|b\[31\] 8 REG LCCOMB_X14_Y7_N22 7 " "Info: 8: + IC(1.214 ns) + CELL(0.178 ns) = 9.873 ns; Loc. = LCCOMB_X14_Y7_N22; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|b\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { subtractor:blokSubtractor|b[0]~28clkctrl subtractor:blokSubtractor|b[31] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.645 ns ( 36.92 % ) " "Info: Total cell delay = 3.645 ns ( 36.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.228 ns ( 63.08 % ) " "Info: Total interconnect delay = 6.228 ns ( 63.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.873 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~27 subtractor:blokSubtractor|b[0]~28 subtractor:blokSubtractor|b[0]~28clkctrl subtractor:blokSubtractor|b[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.873 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~27 {} subtractor:blokSubtractor|b[0]~28 {} subtractor:blokSubtractor|b[0]~28clkctrl {} subtractor:blokSubtractor|b[31] {} } { 0.000ns 0.000ns 1.206ns 0.382ns 0.562ns 0.820ns 0.297ns 1.747ns 1.214ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.637 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 5 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 104 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 2.637 ns regisX:blokRegisX\|outputRegister\[31\] 3 REG LCFF_X14_Y7_N9 6 " "Info: 3: + IC(0.841 ns) + CELL(0.602 ns) = 2.637 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 6; REG Node = 'regisX:blokRegisX\|outputRegister\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { clk~clkctrl regisX:blokRegisX|outputRegister[31] } "NODE_NAME" } } { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.25 % ) " "Info: Total cell delay = 1.668 ns ( 63.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 36.75 % ) " "Info: Total interconnect delay = 0.969 ns ( 36.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { clk clk~clkctrl regisX:blokRegisX|outputRegister[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { clk {} clk~combout {} clk~clkctrl {} regisX:blokRegisX|outputRegister[31] {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.873 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~27 subtractor:blokSubtractor|b[0]~28 subtractor:blokSubtractor|b[0]~28clkctrl subtractor:blokSubtractor|b[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.873 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~27 {} subtractor:blokSubtractor|b[0]~28 {} subtractor:blokSubtractor|b[0]~28clkctrl {} subtractor:blokSubtractor|b[31] {} } { 0.000ns 0.000ns 1.206ns 0.382ns 0.562ns 0.820ns 0.297ns 1.747ns 1.214ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { clk clk~clkctrl regisX:blokRegisX|outputRegister[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { clk {} clk~combout {} clk~clkctrl {} regisX:blokRegisX|outputRegister[31] {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.685 ns - Shortest register register " "Info: - Shortest register to register delay is 0.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regisX:blokRegisX\|outputRegister\[31\] 1 REG LCFF_X14_Y7_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 6; REG Node = 'regisX:blokRegisX\|outputRegister\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regisX:blokRegisX|outputRegister[31] } "NODE_NAME" } } { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.319 ns) 0.685 ns subtractor:blokSubtractor\|b\[31\] 2 REG LCCOMB_X14_Y7_N22 7 " "Info: 2: + IC(0.366 ns) + CELL(0.319 ns) = 0.685 ns; Loc. = LCCOMB_X14_Y7_N22; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|b\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { regisX:blokRegisX|outputRegister[31] subtractor:blokSubtractor|b[31] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.319 ns ( 46.57 % ) " "Info: Total cell delay = 0.319 ns ( 46.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.366 ns ( 53.43 % ) " "Info: Total interconnect delay = 0.366 ns ( 53.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { regisX:blokRegisX|outputRegister[31] subtractor:blokSubtractor|b[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.685 ns" { regisX:blokRegisX|outputRegister[31] {} subtractor:blokSubtractor|b[31] {} } { 0.000ns 0.366ns } { 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 37 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.873 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~27 subtractor:blokSubtractor|b[0]~28 subtractor:blokSubtractor|b[0]~28clkctrl subtractor:blokSubtractor|b[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.873 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~27 {} subtractor:blokSubtractor|b[0]~28 {} subtractor:blokSubtractor|b[0]~28clkctrl {} subtractor:blokSubtractor|b[31] {} } { 0.000ns 0.000ns 1.206ns 0.382ns 0.562ns 0.820ns 0.297ns 1.747ns 1.214ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { clk clk~clkctrl regisX:blokRegisX|outputRegister[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { clk {} clk~combout {} clk~clkctrl {} regisX:blokRegisX|outputRegister[31] {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { regisX:blokRegisX|outputRegister[31] subtractor:blokSubtractor|b[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.685 ns" { regisX:blokRegisX|outputRegister[31] {} subtractor:blokSubtractor|b[31] {} } { 0.000ns 0.366ns } { 0.000ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fsm:TOFSM\|currentState.s1 Sudut\[0\] clk 10.138 ns register " "Info: tsu for register \"fsm:TOFSM\|currentState.s1\" (data pin = \"Sudut\[0\]\", clock pin = \"clk\") is 10.138 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.050 ns + Longest pin register " "Info: + Longest pin to register delay is 13.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns Sudut\[0\] 1 PIN PIN_72 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_72; Fanout = 1; PIN Node = 'Sudut\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[0] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.696 ns) + CELL(0.495 ns) 8.084 ns comparator:blokKomparator\|LessThan0~1 2 COMB LCCOMB_X23_Y10_N0 1 " "Info: 2: + IC(6.696 ns) + CELL(0.495 ns) = 8.084 ns; Loc. = LCCOMB_X23_Y10_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.191 ns" { Sudut[0] comparator:blokKomparator|LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.164 ns comparator:blokKomparator\|LessThan0~3 3 COMB LCCOMB_X23_Y10_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 8.164 ns; Loc. = LCCOMB_X23_Y10_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.244 ns comparator:blokKomparator\|LessThan0~5 4 COMB LCCOMB_X23_Y10_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.244 ns; Loc. = LCCOMB_X23_Y10_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.324 ns comparator:blokKomparator\|LessThan0~7 5 COMB LCCOMB_X23_Y10_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.324 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.404 ns comparator:blokKomparator\|LessThan0~9 6 COMB LCCOMB_X23_Y10_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.404 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.484 ns comparator:blokKomparator\|LessThan0~11 7 COMB LCCOMB_X23_Y10_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.484 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.564 ns comparator:blokKomparator\|LessThan0~13 8 COMB LCCOMB_X23_Y10_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.564 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.738 ns comparator:blokKomparator\|LessThan0~15 9 COMB LCCOMB_X23_Y10_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 8.738 ns; Loc. = LCCOMB_X23_Y10_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.818 ns comparator:blokKomparator\|LessThan0~17 10 COMB LCCOMB_X23_Y10_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.818 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.898 ns comparator:blokKomparator\|LessThan0~19 11 COMB LCCOMB_X23_Y10_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.898 ns; Loc. = LCCOMB_X23_Y10_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.978 ns comparator:blokKomparator\|LessThan0~21 12 COMB LCCOMB_X23_Y10_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.978 ns; Loc. = LCCOMB_X23_Y10_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.058 ns comparator:blokKomparator\|LessThan0~23 13 COMB LCCOMB_X23_Y10_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.058 ns; Loc. = LCCOMB_X23_Y10_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.138 ns comparator:blokKomparator\|LessThan0~25 14 COMB LCCOMB_X23_Y10_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 9.138 ns; Loc. = LCCOMB_X23_Y10_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.218 ns comparator:blokKomparator\|LessThan0~27 15 COMB LCCOMB_X23_Y10_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 9.218 ns; Loc. = LCCOMB_X23_Y10_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.298 ns comparator:blokKomparator\|LessThan0~29 16 COMB LCCOMB_X23_Y10_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.298 ns; Loc. = LCCOMB_X23_Y10_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 9.459 ns comparator:blokKomparator\|LessThan0~31 17 COMB LCCOMB_X23_Y10_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 9.459 ns; Loc. = LCCOMB_X23_Y10_N30; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.539 ns comparator:blokKomparator\|LessThan0~33 18 COMB LCCOMB_X23_Y9_N0 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.539 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.619 ns comparator:blokKomparator\|LessThan0~35 19 COMB LCCOMB_X23_Y9_N2 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.619 ns; Loc. = LCCOMB_X23_Y9_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.699 ns comparator:blokKomparator\|LessThan0~37 20 COMB LCCOMB_X23_Y9_N4 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.699 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.779 ns comparator:blokKomparator\|LessThan0~39 21 COMB LCCOMB_X23_Y9_N6 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.779 ns; Loc. = LCCOMB_X23_Y9_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.859 ns comparator:blokKomparator\|LessThan0~41 22 COMB LCCOMB_X23_Y9_N8 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.859 ns; Loc. = LCCOMB_X23_Y9_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.939 ns comparator:blokKomparator\|LessThan0~43 23 COMB LCCOMB_X23_Y9_N10 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.939 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.019 ns comparator:blokKomparator\|LessThan0~45 24 COMB LCCOMB_X23_Y9_N12 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 10.019 ns; Loc. = LCCOMB_X23_Y9_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 10.193 ns comparator:blokKomparator\|LessThan0~47 25 COMB LCCOMB_X23_Y9_N14 1 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 10.193 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.273 ns comparator:blokKomparator\|LessThan0~49 26 COMB LCCOMB_X23_Y9_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 10.273 ns; Loc. = LCCOMB_X23_Y9_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.353 ns comparator:blokKomparator\|LessThan0~51 27 COMB LCCOMB_X23_Y9_N18 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 10.353 ns; Loc. = LCCOMB_X23_Y9_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.433 ns comparator:blokKomparator\|LessThan0~53 28 COMB LCCOMB_X23_Y9_N20 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 10.433 ns; Loc. = LCCOMB_X23_Y9_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.513 ns comparator:blokKomparator\|LessThan0~55 29 COMB LCCOMB_X23_Y9_N22 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 10.513 ns; Loc. = LCCOMB_X23_Y9_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.593 ns comparator:blokKomparator\|LessThan0~57 30 COMB LCCOMB_X23_Y9_N24 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 10.593 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.673 ns comparator:blokKomparator\|LessThan0~59 31 COMB LCCOMB_X23_Y9_N26 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 10.673 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.753 ns comparator:blokKomparator\|LessThan0~61 32 COMB LCCOMB_X23_Y9_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 10.753 ns; Loc. = LCCOMB_X23_Y9_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.211 ns comparator:blokKomparator\|LessThan0~62 33 COMB LCCOMB_X23_Y9_N30 147 " "Info: 33: + IC(0.000 ns) + CELL(0.458 ns) = 11.211 ns; Loc. = LCCOMB_X23_Y9_N30; Fanout = 147; COMB Node = 'comparator:blokKomparator\|LessThan0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.178 ns) 12.954 ns fsm:TOFSM\|nextState.s1~0 34 COMB LCCOMB_X15_Y6_N24 1 " "Info: 34: + IC(1.565 ns) + CELL(0.178 ns) = 12.954 ns; Loc. = LCCOMB_X15_Y6_N24; Fanout = 1; COMB Node = 'fsm:TOFSM\|nextState.s1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { comparator:blokKomparator|LessThan0~62 fsm:TOFSM|nextState.s1~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 13.050 ns fsm:TOFSM\|currentState.s1 35 REG LCFF_X15_Y6_N25 2 " "Info: 35: + IC(0.000 ns) + CELL(0.096 ns) = 13.050 ns; Loc. = LCFF_X15_Y6_N25; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { fsm:TOFSM|nextState.s1~0 fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.789 ns ( 36.70 % ) " "Info: Total cell delay = 4.789 ns ( 36.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.261 ns ( 63.30 % ) " "Info: Total interconnect delay = 8.261 ns ( 63.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.050 ns" { Sudut[0] comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 fsm:TOFSM|nextState.s1~0 fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.050 ns" { Sudut[0] {} Sudut[0]~combout {} comparator:blokKomparator|LessThan0~1 {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} fsm:TOFSM|nextState.s1~0 {} fsm:TOFSM|currentState.s1 {} } { 0.000ns 0.000ns 6.696ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.565ns 0.000ns } { 0.000ns 0.893ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.874 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 5 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.602 ns) 2.874 ns fsm:TOFSM\|currentState.s1 2 REG LCFF_X15_Y6_N25 2 " "Info: 2: + IC(1.206 ns) + CELL(0.602 ns) = 2.874 ns; Loc. = LCFF_X15_Y6_N25; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { clk fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 58.04 % ) " "Info: Total cell delay = 1.668 ns ( 58.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 41.96 % ) " "Info: Total interconnect delay = 1.206 ns ( 41.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { clk fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} } { 0.000ns 0.000ns 1.206ns } { 0.000ns 1.066ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.050 ns" { Sudut[0] comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 fsm:TOFSM|nextState.s1~0 fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.050 ns" { Sudut[0] {} Sudut[0]~combout {} comparator:blokKomparator|LessThan0~1 {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} fsm:TOFSM|nextState.s1~0 {} fsm:TOFSM|currentState.s1 {} } { 0.000ns 0.000ns 6.696ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.565ns 0.000ns } { 0.000ns 0.893ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { clk fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} } { 0.000ns 0.000ns 1.206ns } { 0.000ns 1.066ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "modeSin angka\[9\] angka\[9\]\$latch 11.943 ns register " "Info: tco from clock \"modeSin\" to destination pin \"angka\[9\]\" through register \"angka\[9\]\$latch\" is 11.943 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin source 6.388 ns + Longest register " "Info: + Longest clock path from clock \"modeSin\" to source register is 6.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns modeSin 1 CLK PIN_114 35 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_114; Fanout = 35; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.719 ns) + CELL(0.322 ns) 2.965 ns angka\[31\]~0 2 COMB LCCOMB_X15_Y6_N0 1 " "Info: 2: + IC(1.719 ns) + CELL(0.322 ns) = 2.965 ns; Loc. = LCCOMB_X15_Y6_N0; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.000 ns) 4.803 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(1.838 ns) + CELL(0.000 ns) = 4.803 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.322 ns) 6.388 ns angka\[9\]\$latch 4 REG LCCOMB_X22_Y11_N8 1 " "Info: 4: + IC(1.263 ns) + CELL(0.322 ns) = 6.388 ns; Loc. = LCCOMB_X22_Y11_N8; Fanout = 1; REG Node = 'angka\[9\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { angka[31]~0clkctrl angka[9]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.568 ns ( 24.55 % ) " "Info: Total cell delay = 1.568 ns ( 24.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.820 ns ( 75.45 % ) " "Info: Total interconnect delay = 4.820 ns ( 75.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[9]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[9]$latch {} } { 0.000ns 0.000ns 1.719ns 1.838ns 1.263ns } { 0.000ns 0.924ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.555 ns + Longest register pin " "Info: + Longest register to pin delay is 5.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angka\[9\]\$latch 1 REG LCCOMB_X22_Y11_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y11_N8; Fanout = 1; REG Node = 'angka\[9\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[9]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.665 ns) + CELL(2.890 ns) 5.555 ns angka\[9\] 2 PIN PIN_33 0 " "Info: 2: + IC(2.665 ns) + CELL(2.890 ns) = 5.555 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'angka\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.555 ns" { angka[9]$latch angka[9] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.890 ns ( 52.03 % ) " "Info: Total cell delay = 2.890 ns ( 52.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.665 ns ( 47.97 % ) " "Info: Total interconnect delay = 2.665 ns ( 47.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.555 ns" { angka[9]$latch angka[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.555 ns" { angka[9]$latch {} angka[9] {} } { 0.000ns 2.665ns } { 0.000ns 2.890ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[9]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[9]$latch {} } { 0.000ns 0.000ns 1.719ns 1.838ns 1.263ns } { 0.000ns 0.924ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.555 ns" { angka[9]$latch angka[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.555 ns" { angka[9]$latch {} angka[9] {} } { 0.000ns 2.665ns } { 0.000ns 2.890ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "subtractor:blokSubtractor\|angle_outTemp\[26\] Sudut\[22\] clk 1.084 ns register " "Info: th for register \"subtractor:blokSubtractor\|angle_outTemp\[26\]\" (data pin = \"Sudut\[22\]\", clock pin = \"clk\") is 1.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.976 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 5 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.879 ns) 3.151 ns fsm:TOFSM\|currentState.s1 2 REG LCFF_X15_Y6_N25 2 " "Info: 2: + IC(1.206 ns) + CELL(0.879 ns) = 3.151 ns; Loc. = LCFF_X15_Y6_N25; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.085 ns" { clk fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.278 ns) 3.811 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X15_Y6_N12 6 " "Info: 3: + IC(0.382 ns) + CELL(0.278 ns) = 3.811 ns; Loc. = LCCOMB_X15_Y6_N12; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.000 ns) 5.576 ns fsm:TOFSM\|en_Subtractor~clkctrl 4 COMB CLKCTRL_G0 222 " "Info: 4: + IC(1.765 ns) + CELL(0.000 ns) = 5.576 ns; Loc. = CLKCTRL_G0; Fanout = 222; COMB Node = 'fsm:TOFSM\|en_Subtractor~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.178 ns) 6.976 ns subtractor:blokSubtractor\|angle_outTemp\[26\] 5 REG LCCOMB_X24_Y7_N28 1 " "Info: 5: + IC(1.222 ns) + CELL(0.178 ns) = 6.976 ns; Loc. = LCCOMB_X24_Y7_N28; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|angle_outTemp\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|angle_outTemp[26] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.401 ns ( 34.42 % ) " "Info: Total cell delay = 2.401 ns ( 34.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.575 ns ( 65.58 % ) " "Info: Total interconnect delay = 4.575 ns ( 65.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|angle_outTemp[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|angle_outTemp[26] {} } { 0.000ns 0.000ns 1.206ns 0.382ns 1.765ns 1.222ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.892 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns Sudut\[22\] 1 PIN PIN_129 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_129; Fanout = 1; PIN Node = 'Sudut\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[22] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.517 ns) 2.814 ns comparator:blokKomparator\|LessThan0~45 2 COMB LCCOMB_X23_Y9_N12 1 " "Info: 2: + IC(1.221 ns) + CELL(0.517 ns) = 2.814 ns; Loc. = LCCOMB_X23_Y9_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { Sudut[22] comparator:blokKomparator|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.988 ns comparator:blokKomparator\|LessThan0~47 3 COMB LCCOMB_X23_Y9_N14 1 " "Info: 3: + IC(0.000 ns) + CELL(0.174 ns) = 2.988 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.068 ns comparator:blokKomparator\|LessThan0~49 4 COMB LCCOMB_X23_Y9_N16 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 3.068 ns; Loc. = LCCOMB_X23_Y9_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.148 ns comparator:blokKomparator\|LessThan0~51 5 COMB LCCOMB_X23_Y9_N18 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.148 ns; Loc. = LCCOMB_X23_Y9_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.228 ns comparator:blokKomparator\|LessThan0~53 6 COMB LCCOMB_X23_Y9_N20 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.228 ns; Loc. = LCCOMB_X23_Y9_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.308 ns comparator:blokKomparator\|LessThan0~55 7 COMB LCCOMB_X23_Y9_N22 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.308 ns; Loc. = LCCOMB_X23_Y9_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.388 ns comparator:blokKomparator\|LessThan0~57 8 COMB LCCOMB_X23_Y9_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.388 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.468 ns comparator:blokKomparator\|LessThan0~59 9 COMB LCCOMB_X23_Y9_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.468 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.548 ns comparator:blokKomparator\|LessThan0~61 10 COMB LCCOMB_X23_Y9_N28 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.548 ns; Loc. = LCCOMB_X23_Y9_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.006 ns comparator:blokKomparator\|LessThan0~62 11 COMB LCCOMB_X23_Y9_N30 147 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 4.006 ns; Loc. = LCCOMB_X23_Y9_N30; Fanout = 147; COMB Node = 'comparator:blokKomparator\|LessThan0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.322 ns) 5.280 ns subtractor:blokSubtractor\|angle_outTemp\[26\]~11 12 COMB LCCOMB_X24_Y7_N24 1 " "Info: 12: + IC(0.952 ns) + CELL(0.322 ns) = 5.280 ns; Loc. = LCCOMB_X24_Y7_N24; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|angle_outTemp\[26\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|angle_outTemp[26]~11 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.319 ns) 5.892 ns subtractor:blokSubtractor\|angle_outTemp\[26\] 13 REG LCCOMB_X24_Y7_N28 1 " "Info: 13: + IC(0.293 ns) + CELL(0.319 ns) = 5.892 ns; Loc. = LCCOMB_X24_Y7_N28; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|angle_outTemp\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { subtractor:blokSubtractor|angle_outTemp[26]~11 subtractor:blokSubtractor|angle_outTemp[26] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.426 ns ( 58.15 % ) " "Info: Total cell delay = 3.426 ns ( 58.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.466 ns ( 41.85 % ) " "Info: Total interconnect delay = 2.466 ns ( 41.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.892 ns" { Sudut[22] comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|angle_outTemp[26]~11 subtractor:blokSubtractor|angle_outTemp[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.892 ns" { Sudut[22] {} Sudut[22]~combout {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|angle_outTemp[26]~11 {} subtractor:blokSubtractor|angle_outTemp[26] {} } { 0.000ns 0.000ns 1.221ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.952ns 0.293ns } { 0.000ns 1.076ns 0.517ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|angle_outTemp[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|angle_outTemp[26] {} } { 0.000ns 0.000ns 1.206ns 0.382ns 1.765ns 1.222ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.892 ns" { Sudut[22] comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|angle_outTemp[26]~11 subtractor:blokSubtractor|angle_outTemp[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.892 ns" { Sudut[22] {} Sudut[22]~combout {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|angle_outTemp[26]~11 {} subtractor:blokSubtractor|angle_outTemp[26] {} } { 0.000ns 0.000ns 1.221ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.952ns 0.293ns } { 0.000ns 1.076ns 0.517ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 420 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 420 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 14:44:15 2023 " "Info: Processing ended: Sun Nov 26 14:44:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 705 s " "Info: Quartus II Full Compilation was successful. 0 errors, 705 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
