# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"fifo_16_byte_distributed_RAM_TB_time_impl.v" \

# Do not sort compile order
nosort
