# Loading project CPU
# Compile of mux_alu_src_A.v was successful.
# Compile of mux_alu_src_B.v was successful.
# Compile of mux_shift_n.v was successful.
# Compile of shift_left_2.v was successful.
# Compile of sign_extend_16.v was successful.
# Compile of Banco_reg.vhd was successful.
# Compile of Instr_Reg.vhd was successful.
# Compile of Memoria.vhd was successful.
# Compile of RegDesloc.vhd was successful.
# Compile of Registrador.vhd was successful.
# Compile of ula32.vhd was successful.
# Compile of CPU.v failed with 1 errors.
# Compile of ctrl_unit.v failed with 4 errors.
# Compile of mux_reg_dst.v was successful.
# Compile of SS.v was successful.
# Compile of LS.v was successful.
# Compile of mux_shift_in.v was successful.
# Compile of mux_data_src.v was successful.
# Compile of mux_Ior_D.v was successful.
# Compile of mux_pc_src.v was successful.
# Compile of mux_alu_flag.v was successful.
# Compile of sign_extend_32.v was successful.
# 22 compiles, 2 failed with 5 errors.
# Compile of CPU.v was successful.
# Compile of CPU.v was successful.
# Compile of ctrl_unit.v failed with 1 errors.
# Compile of ctrl_unit.v was successful.
# Compile of mux_alu_src_A.v was successful.
# Compile of mux_alu_src_B.v was successful.
# Compile of mux_shift_n.v was successful.
# Compile of shift_left_2.v was successful.
# Compile of sign_extend_16.v was successful.
# Compile of Banco_reg.vhd was successful.
# Compile of Instr_Reg.vhd was successful.
# Compile of Memoria.vhd was successful.
# Compile of RegDesloc.vhd was successful.
# Compile of Registrador.vhd was successful.
# Compile of ula32.vhd was successful.
# Compile of CPU.v was successful.
# Compile of ctrl_unit.v was successful.
# Compile of mux_reg_dst.v was successful.
# Compile of SS.v was successful.
# Compile of LS.v was successful.
# Compile of mux_shift_in.v was successful.
# Compile of mux_data_src.v was successful.
# Compile of mux_Ior_D.v was successful.
# Compile of mux_pc_src.v was successful.
# Compile of mux_alu_flag.v was successful.
# Compile of sign_extend_32.v was successful.
# 22 compiles, 0 failed with no errors.
# Load canceled
# Compile of ctrl_unit.v failed with 2 errors.
# Compile of ctrl_unit.v failed with 2 errors.
# Compile of ctrl_unit.v was successful.
vsim work.CPU
# vsim work.CPU 
# Start time: 20:42:06 on Nov 24,2021
# Loading work.CPU
# Loading work.LS
# Loading work.SS
# Loading work.mux_pc_src
# Loading work.mux_data_src
# Loading work.mux_reg_dst
# Loading work.mux_Ior_D
# Loading work.mux_alu_src_A
# Loading work.mux_alu_src_B
# Loading work.mux_alu_flag
# Loading work.sign_extend_32
# Loading work.ctrl_unit
# Loading work.sign_extend_16
# Loading work.shift_left_2
# Loading work.shift_left_2_conc
# Loading work.mux_shift_in
# Loading work.mux_shift_n
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# Loading work.regdesloc(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'IorD_Sel'. The port definition is at: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_Ior_D.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/IorD File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 238
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'unidade_de_controle'.  Expected 34, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/unidade_de_controle File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 322
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i_or_d'. The port definition is at: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ctrl_unit.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/unidade_de_controle File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 322
# ** Warning: (vsim-3722) /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v(322): [TFMPC] - Missing connection for port 'rst_out'.
quit -sim
# End time: 20:43:54 on Nov 24,2021, Elapsed time: 0:01:48
# Errors: 0, Warnings: 14
# Compile of mux_alu_src_A.v was successful.
# Compile of mux_alu_src_B.v was successful.
# Compile of mux_shift_n.v was successful.
# Compile of shift_left_2.v was successful.
# Compile of sign_extend_16.v was successful.
# Compile of Banco_reg.vhd was successful.
# Compile of Instr_Reg.vhd was successful.
# Compile of Memoria.vhd was successful.
# Compile of RegDesloc.vhd was successful.
# Compile of Registrador.vhd was successful.
# Compile of ula32.vhd was successful.
# Compile of CPU.v was successful.
# Compile of ctrl_unit.v was successful.
# Compile of mux_reg_dst.v was successful.
# Compile of SS.v was successful.
# Compile of LS.v was successful.
# Compile of mux_shift_in.v was successful.
# Compile of mux_data_src.v was successful.
# Compile of mux_Ior_D.v was successful.
# Compile of mux_pc_src.v was successful.
# Compile of mux_alu_flag.v was successful.
# Compile of sign_extend_32.v was successful.
# 22 compiles, 0 failed with no errors.
vsim work.cpu
# vsim work.cpu 
# Start time: 20:44:07 on Nov 24,2021
# ** Error: (vsim-3170) Could not find 'cpu'.
#         Searched libraries:
#             /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/work
# Error loading design
# End time: 20:44:07 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vsim work.CPU
# vsim work.CPU 
# Start time: 20:44:10 on Nov 24,2021
# Loading work.CPU
# Loading work.LS
# Loading work.SS
# Loading work.mux_pc_src
# Loading work.mux_data_src
# Loading work.mux_reg_dst
# Loading work.mux_Ior_D
# Loading work.mux_alu_src_A
# Loading work.mux_alu_src_B
# Loading work.mux_alu_flag
# Loading work.sign_extend_32
# Loading work.ctrl_unit
# Loading work.sign_extend_16
# Loading work.shift_left_2
# Loading work.shift_left_2_conc
# Loading work.mux_shift_in
# Loading work.mux_shift_n
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# Loading work.regdesloc(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'IorD_Sel'. The port definition is at: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_Ior_D.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/IorD File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 238
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'unidade_de_controle'.  Expected 34, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/unidade_de_controle File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 322
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i_or_d'. The port definition is at: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ctrl_unit.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/unidade_de_controle File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 322
# ** Warning: (vsim-3722) /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v(322): [TFMPC] - Missing connection for port 'rst_out'.
do latercpu.do
quit -sim
# End time: 22:19:30 on Nov 24,2021, Elapsed time: 1:35:20
# Errors: 0, Warnings: 5
# Compile of mux_alu_src_A.v was successful.
# Compile of mux_alu_src_B.v was successful.
# Compile of mux_shift_n.v was successful.
# Compile of shift_left_2.v was successful.
# Compile of sign_extend_16.v was successful.
# Compile of Banco_reg.vhd was successful.
# Compile of Instr_Reg.vhd was successful.
# Compile of Memoria.vhd was successful.
# Compile of RegDesloc.vhd was successful.
# Compile of Registrador.vhd was successful.
# Compile of ula32.vhd was successful.
# Compile of CPU.v was successful.
# Compile of ctrl_unit.v failed with 1 errors.
# Compile of mux_reg_dst.v was successful.
# Compile of SS.v was successful.
# Compile of LS.v was successful.
# Compile of mux_shift_in.v was successful.
# Compile of mux_data_src.v was successful.
# Compile of mux_Ior_D.v was successful.
# Compile of mux_pc_src.v was successful.
# Compile of mux_alu_flag.v was successful.
# Compile of sign_extend_32.v was successful.
# 22 compiles, 1 failed with 1 error.
# Compile of mux_alu_src_A.v was successful.
# Compile of mux_alu_src_B.v was successful.
# Compile of mux_shift_n.v was successful.
# Compile of shift_left_2.v was successful.
# Compile of sign_extend_16.v was successful.
# Compile of Banco_reg.vhd was successful.
# Compile of Instr_Reg.vhd was successful.
# Compile of Memoria.vhd was successful.
# Compile of RegDesloc.vhd was successful.
# Compile of Registrador.vhd was successful.
# Compile of ula32.vhd was successful.
# Compile of CPU.v was successful.
# Compile of ctrl_unit.v was successful.
# Compile of mux_reg_dst.v was successful.
# Compile of SS.v was successful.
# Compile of LS.v was successful.
# Compile of mux_shift_in.v was successful.
# Compile of mux_data_src.v was successful.
# Compile of mux_Ior_D.v was successful.
# Compile of mux_pc_src.v was successful.
# Compile of mux_alu_flag.v was successful.
# Compile of sign_extend_32.v was successful.
# 22 compiles, 0 failed with no errors.
vsim work.CPU
# vsim work.CPU 
# Start time: 22:21:58 on Nov 24,2021
# Loading work.CPU
# Loading work.LS
# Loading work.SS
# Loading work.mux_pc_src
# Loading work.mux_data_src
# Loading work.mux_reg_dst
# Loading work.mux_Ior_D
# Loading work.mux_alu_src_A
# Loading work.mux_alu_src_B
# Loading work.mux_alu_flag
# Loading work.sign_extend_32
# Loading work.ctrl_unit
# Loading work.sign_extend_16
# Loading work.shift_left_2
# Loading work.shift_left_2_conc
# Loading work.mux_shift_in
# Loading work.mux_shift_n
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# Loading work.regdesloc(behavioral_arch)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'IorD_Sel'. The port definition is at: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_Ior_D.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/IorD File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 238
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'unidade_de_controle'.  Expected 34, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/unidade_de_controle File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 322
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i_or_d'. The port definition is at: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ctrl_unit.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/unidade_de_controle File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 322
# ** Warning: (vsim-3722) /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v(322): [TFMPC] - Missing connection for port 'rst_out'.
do latercpu.do
force -freeze sim:/CPU/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/CPU/reset 1 0 -cancel 100
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
