// Seed: 1491691165
module module_0 ();
  wire id_1, id_2, id_3, id_4, id_5, id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd88
) (
    input uwire id_0,
    input tri1 id_1,
    input supply0 _id_2,
    input wand id_3,
    input wor id_4,
    input supply0 id_5,
    output tri0 id_6,
    output wire id_7,
    output tri0 id_8,
    input wand id_9,
    input wire id_10,
    input supply0 id_11,
    output uwire id_12,
    input wand id_13,
    input supply0 id_14,
    output tri id_15,
    output supply1 id_16,
    output supply1 id_17,
    input wor id_18,
    output uwire id_19,
    input supply0 id_20,
    output wor id_21,
    input tri id_22,
    inout wor id_23,
    input tri id_24,
    input wand id_25,
    output wand id_26,
    input uwire id_27,
    input supply1 id_28,
    output uwire id_29,
    input wand id_30
);
  wire id_32;
  parameter id_33 = 1;
  wire id_34;
  wire id_35;
  assign id_29 = id_3;
  logic id_36 = id_18 + id_30;
  parameter id_37 = -1'b0;
  module_0 modCall_1 ();
  logic id_38;
  assign id_7 = -1;
  wire id_39 = 1'b0;
  wire  [  1  ==  1  :  id_2  ]  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ;
endmodule
