rm -rf sim/mixed/regression/axi4/multi/run
rm -rf sim/verilog/regression/axi4/multi/run
rm -rf sim/vhdl/regression/axi4/multi/run

rm -rf sim/mixed/regression/axi4/msim/work
rm -rf sim/verilog/regression/axi4/msim/work
rm -rf sim/vhdl/regression/axi4/msim/work

rm -rf sim/mixed/regression/axi4/msim/transcript
rm -rf sim/verilog/regression/axi4/msim/transcript
rm -rf sim/vhdl/regression/axi4/msim/transcript

rm -rf sim/verilog/regression/axi4/iverilog/system.vvp

rm -rf sim/verilog/regression/axi4/verilator/obj_dir


rm -rf sim/mixed/regression/ahb3/multi/run
rm -rf sim/verilog/regression/ahb3/multi/run
rm -rf sim/vhdl/regression/ahb3/multi/run

rm -rf sim/mixed/regression/ahb3/msim/work
rm -rf sim/verilog/regression/ahb3/msim/work
rm -rf sim/vhdl/regression/ahb3/msim/work

rm -rf sim/mixed/regression/ahb3/msim/transcript
rm -rf sim/verilog/regression/ahb3/msim/transcript
rm -rf sim/vhdl/regression/ahb3/msim/transcript

rm -rf sim/verilog/regression/ahb3/iverilog/system.vvp

rm -rf sim/verilog/regression/ahb3/verilator/obj_dir


rm -rf sim/mixed/regression/wb/multi/run
rm -rf sim/verilog/regression/wb/multi/run
rm -rf sim/vhdl/regression/wb/multi/run

rm -rf sim/mixed/regression/wb/msim/work
rm -rf sim/verilog/regression/wb/msim/work
rm -rf sim/vhdl/regression/wb/msim/work

rm -rf sim/mixed/regression/wb/msim/transcript
rm -rf sim/verilog/regression/wb/msim/transcript
rm -rf sim/vhdl/regression/wb/msim/transcript

rm -rf sim/verilog/regression/wb/iverilog/system.vvp

rm -rf sim/verilog/regression/wb/verilator/obj_dir
