\hypertarget{group___r_c_c___m_c_ox___clock___prescaler}{}\section{M\+C\+Ox Clock Prescaler}
\label{group___r_c_c___m_c_ox___clock___prescaler}\index{M\+C\+Ox Clock Prescaler@{M\+C\+Ox Clock Prescaler}}
Diagram współpracy dla M\+C\+Ox Clock Prescaler\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___r_c_c___m_c_ox___clock___prescaler}
\end{center}
\end{figure}
\subsection*{Definicje}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+1}~0x00000000U
\item 
\#define \hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga6198330847077f4da351915518140bfc}{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+2}~\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+2}
\item 
\#define \hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gab9dac03733c3c5bd8877ef43bff3d5f4}{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+0} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+2})
\item 
\#define \hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+4}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+2})
\item 
\#define \hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga67292dd05ceb8189ec439d4ac4d58b88}{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+5}~\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+RE}
\end{DoxyCompactItemize}


\subsection{Opis szczegółowy}


\subsection{Dokumentacja definicji}
\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}\label{group___r_c_c___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}} 
\index{M\+C\+Ox Clock Prescaler@{M\+C\+Ox Clock Prescaler}!R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+1@{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+1}}
\index{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+1@{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+1}!M\+C\+Ox Clock Prescaler@{M\+C\+Ox Clock Prescaler}}
\subsubsection{\texorpdfstring{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+1}{RCC\_MCODIV\_1}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+1~0x00000000U}



Definicja w linii 316 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga6198330847077f4da351915518140bfc}\label{group___r_c_c___m_c_ox___clock___prescaler_ga6198330847077f4da351915518140bfc}} 
\index{M\+C\+Ox Clock Prescaler@{M\+C\+Ox Clock Prescaler}!R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+2@{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+2}}
\index{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+2@{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+2}!M\+C\+Ox Clock Prescaler@{M\+C\+Ox Clock Prescaler}}
\subsubsection{\texorpdfstring{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+2}{RCC\_MCODIV\_2}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+2~\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+2}}



Definicja w linii 317 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_gab9dac03733c3c5bd8877ef43bff3d5f4}\label{group___r_c_c___m_c_ox___clock___prescaler_gab9dac03733c3c5bd8877ef43bff3d5f4}} 
\index{M\+C\+Ox Clock Prescaler@{M\+C\+Ox Clock Prescaler}!R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+3@{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+3}}
\index{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+3@{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+3}!M\+C\+Ox Clock Prescaler@{M\+C\+Ox Clock Prescaler}}
\subsubsection{\texorpdfstring{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+3}{RCC\_MCODIV\_3}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+3~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+0} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+2})}



Definicja w linii 318 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}\label{group___r_c_c___m_c_ox___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}} 
\index{M\+C\+Ox Clock Prescaler@{M\+C\+Ox Clock Prescaler}!R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+4@{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+4}}
\index{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+4@{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+4}!M\+C\+Ox Clock Prescaler@{M\+C\+Ox Clock Prescaler}}
\subsubsection{\texorpdfstring{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+4}{RCC\_MCODIV\_4}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+4~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+2})}



Definicja w linii 319 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga67292dd05ceb8189ec439d4ac4d58b88}\label{group___r_c_c___m_c_ox___clock___prescaler_ga67292dd05ceb8189ec439d4ac4d58b88}} 
\index{M\+C\+Ox Clock Prescaler@{M\+C\+Ox Clock Prescaler}!R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+5@{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+5}}
\index{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+5@{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+5}!M\+C\+Ox Clock Prescaler@{M\+C\+Ox Clock Prescaler}}
\subsubsection{\texorpdfstring{R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+5}{RCC\_MCODIV\_5}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+5~\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+RE}}



Definicja w linii 320 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

