
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003552                       # Number of seconds simulated
sim_ticks                                  3551989320                       # Number of ticks simulated
final_tick                               575083026996                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 317167                       # Simulator instruction rate (inst/s)
host_op_rate                                   408239                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 262305                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926904                       # Number of bytes of host memory used
host_seconds                                 13541.46                       # Real time elapsed on the host
sim_insts                                  4294897887                       # Number of instructions simulated
sim_ops                                    5528157333                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       267904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       374016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       152704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       228608                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1044736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       298752                       # Number of bytes written to this memory
system.physmem.bytes_written::total            298752                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2093                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2922                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1786                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8162                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2334                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2334                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1549554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     75423650                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1549554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    105297614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1513518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     42991120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1441446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     64360554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               294127010                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1549554                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1549554                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1513518                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1441446                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6054072                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          84108361                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               84108361                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          84108361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1549554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     75423650                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1549554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    105297614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1513518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     42991120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1441446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     64360554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              378235371                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8517961                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2855931                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2489789                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189301                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1436004                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384754                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199950                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5701                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3501172                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15864103                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2855931                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584704                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876611                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        405975                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1721284                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90755                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7952869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.298788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.285149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4593325     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601116      7.56%     65.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294021      3.70%     69.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221626      2.79%     71.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182841      2.30%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159584      2.01%     76.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54386      0.68%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195434      2.46%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650536     20.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7952869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.335283                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.862430                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3624777                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       382350                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3246119                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16307                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683315                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313045                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2859                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17731951                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4509                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683315                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3776159                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         194188                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44545                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109612                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       145043                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17173553                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71328                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        61193                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22745067                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78183750                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78183750                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7841619                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2157                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1153                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369373                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2626723                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594600                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7344                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       236484                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16147653                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2162                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13766925                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17482                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4663944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12685479                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7952869                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.731064                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.853080                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2882428     36.24%     36.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1672620     21.03%     57.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       873480     10.98%     68.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1002541     12.61%     80.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       733761      9.23%     90.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477440      6.00%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       203308      2.56%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60698      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46593      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7952869                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58227     73.05%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12615     15.83%     88.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8861     11.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10807100     78.50%     78.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109497      0.80%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359766     17.14%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       489566      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13766925                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.616223                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79703                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005789                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35583899                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20813874                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13285173                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13846628                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22185                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738644                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       154842                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683315                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         128030                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7563                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16149816                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63717                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2626723                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594600                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1146                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3972                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           45                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95702                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111596                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207298                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13465812                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258005                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301108                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2735181                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017664                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            477176                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.580873                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13310650                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13285173                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996520                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19694499                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.559666                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406028                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4779737                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187529                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7269554                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.564083                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.283543                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3432238     47.21%     47.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532932     21.09%     68.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837001     11.51%     79.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305111      4.20%     84.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       263487      3.62%     87.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117591      1.62%     89.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282825      3.89%     93.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77889      1.07%     94.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       420480      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7269554                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       420480                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22998890                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32984004                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 565092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851796                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851796                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.173990                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.173990                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62347731                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17442357                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18288608                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8517960                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2838701                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2303964                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       194136                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1203891                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1120456                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          302650                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8428                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2979068                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15659429                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2838701                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1423106                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3307875                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1019185                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        716386                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1464928                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87679                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7823849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.467548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4515974     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          206483      2.64%     60.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          237040      3.03%     63.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          430837      5.51%     68.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          195124      2.49%     71.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          298045      3.81%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161626      2.07%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          137588      1.76%     79.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1641132     20.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7823849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.333261                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.838401                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3144176                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       672834                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3155815                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32363                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        818656                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       482165                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2404                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18633706                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4502                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        818656                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3314721                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         142287                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       295460                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3013608                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       239112                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17908699                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3989                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        128919                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69281                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          384                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25077374                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     83439890                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     83439890                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15422215                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9654997                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3845                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2346                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           614024                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1669426                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       854122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12652                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       304822                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16822212                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3844                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13544978                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27089                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5678917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17011211                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          801                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7823849                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.731242                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.914596                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2855427     36.50%     36.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1615672     20.65%     57.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1120136     14.32%     71.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       768267      9.82%     81.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       633140      8.09%     89.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       346893      4.43%     93.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       339805      4.34%     98.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        77694      0.99%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        66815      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7823849                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          98454     77.09%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13632     10.67%     87.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15623     12.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11294285     83.38%     83.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191628      1.41%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1492      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1351092      9.97%     94.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       706481      5.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13544978                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.590167                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127713                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009429                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35068607                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22505124                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13153507                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13672691                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26446                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       652231                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          225                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       216805                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        818656                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56001                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8218                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16826056                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1669426                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       854122                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2326                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5998                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115501                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226182                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13289859                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1260014                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       255119                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1940311                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1881678                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            680297                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.560216                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13163799                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13153507                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8611716                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24169698                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.544209                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356302                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9039404                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11102249                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5723675                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3043                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       196689                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7005193                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.584860                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146140                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2881110     41.13%     41.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1855391     26.49%     67.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       761075     10.86%     78.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       379630      5.42%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       388763      5.55%     89.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       154033      2.20%     91.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       167567      2.39%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        85793      1.22%     95.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       331831      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7005193                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9039404                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11102249                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1654495                       # Number of memory references committed
system.switch_cpus1.commit.loads              1017181                       # Number of loads committed
system.switch_cpus1.commit.membars               1514                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1596322                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10002154                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       225909                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       331831                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23499143                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34471414                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 694111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9039404                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11102249                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9039404                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.942314                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.942314                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.061217                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.061217                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59751856                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18183806                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17245555                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3036                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8517961                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3098843                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2523689                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       206006                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1249422                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1200216                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          329860                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9017                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3186373                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16911399                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3098843                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1530076                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3541510                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1109577                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        562940                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1563998                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        89760                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8191425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.557511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.366926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4649915     56.77%     56.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          248104      3.03%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          255257      3.12%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          408478      4.99%     67.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          190661      2.33%     70.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          269728      3.29%     73.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          182107      2.22%     75.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          135716      1.66%     77.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1851459     22.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8191425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363801                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.985381                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3356759                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       519415                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3387336                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28513                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        899398                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       526532                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1178                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20199992                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4328                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        899398                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3526892                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         102487                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       197995                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3243720                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       220929                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19469161                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           49                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        127864                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        65277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27272111                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90744108                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90744108                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16594812                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10677299                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3349                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1711                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           583026                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1813005                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       934288                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9868                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       285051                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18242701                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3359                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14477511                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25995                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6310124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19451450                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8191425                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767398                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.930818                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2903636     35.45%     35.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1761394     21.50%     56.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1135620     13.86%     70.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       769123      9.39%     80.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       714025      8.72%     88.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       393839      4.81%     93.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       359111      4.38%     98.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        79869      0.98%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74808      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8191425                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108571     77.56%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15899     11.36%     88.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15521     11.09%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12082193     83.45%     83.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       192322      1.33%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1632      0.01%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1433607      9.90%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       767757      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14477511                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.699645                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             139991                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009670                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37312433                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24556294                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14061292                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14617502                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20659                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       727290                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       247152                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        899398                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          60349                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12341                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18246065                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        43194                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1813005                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       934288                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1702                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10114                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       122854                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       239880                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14212821                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1337479                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       264690                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2076520                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2020495                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            739041                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.668571                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14072079                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14061292                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9225940                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26234440                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.650781                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351673                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9669536                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11904748                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6341348                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3327                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       207758                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7292027                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.632570                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.169570                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2849743     39.08%     39.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2039309     27.97%     67.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       810745     11.12%     78.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       405893      5.57%     83.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       373372      5.12%     88.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       169212      2.32%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       184460      2.53%     93.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94382      1.29%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       364911      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7292027                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9669536                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11904748                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1772851                       # Number of memory references committed
system.switch_cpus2.commit.loads              1085715                       # Number of loads committed
system.switch_cpus2.commit.membars               1657                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1718798                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10724408                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245347                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       364911                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25173043                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37392617                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 326536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9669536                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11904748                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9669536                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.880907                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.880907                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.135194                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.135194                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63803830                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19500749                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18597664                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8517752                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2925874                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2381156                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       196785                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1212303                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1132490                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          309405                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8766                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2922083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16150911                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2925874                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1441895                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3556129                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1056885                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        767377                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1430751                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83514                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8101921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.467029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.292972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4545792     56.11%     56.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          312925      3.86%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          252255      3.11%     63.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          610019      7.53%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          162361      2.00%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          221559      2.73%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152104      1.88%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88930      1.10%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1755976     21.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8101921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.343503                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.896147                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3050174                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       754506                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3419131                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22043                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        856061                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       498794                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          274                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19349521                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1438                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        856061                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3273410                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         109672                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       322645                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3213294                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       326834                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18663506                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          301                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        131198                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       106177                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           45                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     26101351                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87133818                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87133818                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16008787                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10092485                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3991                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2422                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           915172                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1755459                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       910500                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18855                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       323399                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17625292                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3992                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13980113                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29177                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6072023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18697814                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          806                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8101921                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.725531                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.891541                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2940740     36.30%     36.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1696791     20.94%     57.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1112519     13.73%     70.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       819817     10.12%     81.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       711095      8.78%     89.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       371848      4.59%     94.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       317137      3.91%     98.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        63401      0.78%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68573      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8101921                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82987     69.57%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18259     15.31%     84.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18029     15.11%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11619901     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194955      1.39%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1560      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1398277     10.00%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       765420      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13980113                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.641291                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             119279                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008532                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36210603                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23701494                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13620029                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14099392                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53721                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       695409                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          354                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       230935                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          115                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        856061                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          61979                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7815                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17629285                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        39887                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1755459                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       910500                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2402                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6342                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118987                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       112201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       231188                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13757480                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1308854                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       222633                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2055204                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1938775                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            746350                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.615154                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13629533                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13620029                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8855883                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25158922                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.599017                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351998                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9380337                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11529166                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6100217                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3186                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200040                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7245860                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.591138                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.133379                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2917111     40.26%     40.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1960582     27.06%     67.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       790676     10.91%     78.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       454858      6.28%     84.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       363248      5.01%     89.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       152397      2.10%     91.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       179915      2.48%     94.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        88393      1.22%     95.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       338680      4.67%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7245860                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9380337                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11529166                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1739602                       # Number of memory references committed
system.switch_cpus3.commit.loads              1060045                       # Number of loads committed
system.switch_cpus3.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1653740                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10391379                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       235050                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       338680                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24536407                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36115500                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 415831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9380337                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11529166                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9380337                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.908043                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.908043                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.101269                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.101269                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61891943                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18814413                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17839660                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3180                       # number of misc regfile writes
system.l20.replacements                          2136                       # number of replacements
system.l20.tagsinuse                      2047.372934                       # Cycle average of tags in use
system.l20.total_refs                          107433                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4184                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.677103                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           30.265979                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    30.243605                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   954.257671                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1032.605679                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.014778                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.014767                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.465946                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.504202                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999694                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3319                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3322                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             756                       # number of Writeback hits
system.l20.Writeback_hits::total                  756                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3343                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3346                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3343                       # number of overall hits
system.l20.overall_hits::total                   3346                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2093                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2136                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2093                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2136                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2093                       # number of overall misses
system.l20.overall_misses::total                 2136                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19534972                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    332360786                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      351895758                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19534972                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    332360786                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       351895758                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19534972                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    332360786                       # number of overall miss cycles
system.l20.overall_miss_latency::total      351895758                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5412                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5458                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          756                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              756                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5436                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5482                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5436                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5482                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.386733                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.391352                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.385026                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.389639                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.385026                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.389639                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 454301.674419                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 158796.362160                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 164745.205056                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 454301.674419                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 158796.362160                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 164745.205056                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 454301.674419                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 158796.362160                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 164745.205056                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 316                       # number of writebacks
system.l20.writebacks::total                      316                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2093                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2136                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2093                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2136                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2093                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2136                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     19044946                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    308463325                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    327508271                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     19044946                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    308463325                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    327508271                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     19044946                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    308463325                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    327508271                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.386733                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.391352                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.385026                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.389639                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.385026                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.389639                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 442905.720930                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147378.559484                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 153327.842228                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 442905.720930                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147378.559484                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 153327.842228                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 442905.720930                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147378.559484                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 153327.842228                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2965                       # number of replacements
system.l21.tagsinuse                      2046.568272                       # Cycle average of tags in use
system.l21.total_refs                          144249                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5013                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.774985                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.280096                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.848362                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   848.979921                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1156.459893                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.005508                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.014574                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.414541                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.564678                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999301                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3785                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3789                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             860                       # number of Writeback hits
system.l21.Writeback_hits::total                  860                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   53                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3838                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3842                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3838                       # number of overall hits
system.l21.overall_hits::total                   3842                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2924                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2967                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2924                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2967                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2924                       # number of overall misses
system.l21.overall_misses::total                 2967                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     13276366                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    527829212                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      541105578                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     13276366                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    527829212                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       541105578                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     13276366                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    527829212                       # number of overall miss cycles
system.l21.overall_miss_latency::total      541105578                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6709                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6756                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          860                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              860                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6762                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6809                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6762                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6809                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.435832                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.439165                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.432416                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.435747                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.432416                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.435747                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 308752.697674                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 180516.146375                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 182374.647118                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 308752.697674                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 180516.146375                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 182374.647118                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 308752.697674                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 180516.146375                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 182374.647118                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 457                       # number of writebacks
system.l21.writebacks::total                      457                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2924                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2967                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2924                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2967                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2924                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2967                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     12783255                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    494134514                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    506917769                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     12783255                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    494134514                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    506917769                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     12783255                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    494134514                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    506917769                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.435832                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.439165                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.432416                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.435747                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.432416                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.435747                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       297285                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 168992.651847                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 170851.961240                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       297285                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 168992.651847                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 170851.961240                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       297285                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 168992.651847                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 170851.961240                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1235                       # number of replacements
system.l22.tagsinuse                      2046.343444                       # Cycle average of tags in use
system.l22.total_refs                          206059                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3282                       # Sample count of references to valid blocks.
system.l22.avg_refs                         62.784583                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           27.136901                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    36.573661                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   579.656736                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1402.976146                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013250                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.017858                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.283036                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.685047                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999191                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3092                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3094                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             972                       # number of Writeback hits
system.l22.Writeback_hits::total                  972                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3144                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3146                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3144                       # number of overall hits
system.l22.overall_hits::total                   3146                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1193                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1235                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1193                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1235                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1193                       # number of overall misses
system.l22.overall_misses::total                 1235                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     13699204                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    202002449                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      215701653                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     13699204                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    202002449                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       215701653                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     13699204                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    202002449                       # number of overall miss cycles
system.l22.overall_miss_latency::total      215701653                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4285                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4329                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          972                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              972                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4337                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4381                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4337                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4381                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.278413                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.285285                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.275075                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.281899                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.275075                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.281899                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 326171.523810                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169323.092205                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 174657.208907                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 326171.523810                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169323.092205                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 174657.208907                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 326171.523810                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169323.092205                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 174657.208907                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 539                       # number of writebacks
system.l22.writebacks::total                      539                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1193                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1235                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1193                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1235                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1193                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1235                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     13222307                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    188370886                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    201593193                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     13222307                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    188370886                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    201593193                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     13222307                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    188370886                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    201593193                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.278413                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.285285                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.275075                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.281899                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.275075                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.281899                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 314816.833333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 157896.803018                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 163233.354656                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 314816.833333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 157896.803018                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 163233.354656                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 314816.833333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 157896.803018                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 163233.354656                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1827                       # number of replacements
system.l23.tagsinuse                      2046.573481                       # Cycle average of tags in use
system.l23.total_refs                          200349                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3875                       # Sample count of references to valid blocks.
system.l23.avg_refs                         51.702968                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           34.868861                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    27.190554                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   812.997633                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1171.516433                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.017026                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.013277                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.396972                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.572030                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999303                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3468                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3469                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1955                       # number of Writeback hits
system.l23.Writeback_hits::total                 1955                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3516                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3517                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3516                       # number of overall hits
system.l23.overall_hits::total                   3517                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1783                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1823                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1786                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1826                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1786                       # number of overall misses
system.l23.overall_misses::total                 1826                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     12294081                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    278382271                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      290676352                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       450353                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       450353                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     12294081                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    278832624                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       291126705                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     12294081                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    278832624                       # number of overall miss cycles
system.l23.overall_miss_latency::total      291126705                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5251                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5292                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1955                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1955                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           51                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               51                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5302                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5343                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5302                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5343                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.339554                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.344482                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.058824                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.058824                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.336854                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.341756                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.336854                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.341756                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 307352.025000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 156131.391475                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 159449.452551                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 150117.666667                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 150117.666667                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 307352.025000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 156121.290034                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 159434.121030                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 307352.025000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 156121.290034                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 159434.121030                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1022                       # number of writebacks
system.l23.writebacks::total                     1022                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1783                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1823                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1786                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1826                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1786                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1826                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     11837848                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    258037559                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    269875407                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       415443                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       415443                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     11837848                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    258453002                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    270290850                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     11837848                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    258453002                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    270290850                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.339554                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.344482                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.058824                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.336854                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.341756                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.336854                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.341756                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 295946.200000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144721.008974                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 148039.170049                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       138481                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       138481                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 295946.200000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 144710.527436                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 148023.466594                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 295946.200000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 144710.527436                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 148023.466594                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               557.578497                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753747                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1776159.125887                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.778629                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.799868                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068555                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893555                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721226                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721226                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721226                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721226                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721226                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721226                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     23785749                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23785749                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     23785749                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23785749                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     23785749                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23785749                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721283                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721283                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721283                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721283                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721283                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721283                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 417293.842105                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 417293.842105                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 417293.842105                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 417293.842105                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 417293.842105                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 417293.842105                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        23620                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs        11810                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     19685075                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19685075                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     19685075                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19685075                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     19685075                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19685075                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 427936.413043                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 427936.413043                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 427936.413043                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 427936.413043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 427936.413043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 427936.413043                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5436                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250476                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5692                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39221.798313                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.709636                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.290364                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056028                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056028                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1116                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1116                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493612                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493612                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493612                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493612                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18104                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18104                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18176                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18176                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18176                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18176                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1935182730                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1935182730                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2298849                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2298849                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1937481579                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1937481579                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1937481579                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1937481579                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074132                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074132                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511788                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511788                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511788                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511788                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008728                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008728                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007236                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007236                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007236                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007236                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 106892.550265                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 106892.550265                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31928.458333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31928.458333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 106595.597436                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106595.597436                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 106595.597436                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106595.597436                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          756                       # number of writebacks
system.cpu0.dcache.writebacks::total              756                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12692                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12692                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12740                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12740                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12740                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12740                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5412                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5412                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5436                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5436                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5436                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5436                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    360714171                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    360714171                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       514000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       514000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    361228171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    361228171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    361228171                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    361228171                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002609                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002609                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 66650.807650                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66650.807650                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21416.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21416.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 66451.098418                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 66451.098418                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 66451.098418                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 66451.098418                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.511477                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088438217                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2097183.462428                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.511477                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066525                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822935                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1464866                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1464866                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1464866                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1464866                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1464866                       # number of overall hits
system.cpu1.icache.overall_hits::total        1464866                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     20219599                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20219599                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     20219599                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20219599                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     20219599                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20219599                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1464928                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1464928                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1464928                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1464928                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1464928                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1464928                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 326122.564516                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 326122.564516                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 326122.564516                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 326122.564516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 326122.564516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 326122.564516                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     13562440                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     13562440                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     13562440                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     13562440                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     13562440                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     13562440                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 288562.553191                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 288562.553191                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 288562.553191                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 288562.553191                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 288562.553191                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 288562.553191                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6760                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177629520                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7016                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25317.776511                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.926348                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.073652                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886431                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113569                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       981961                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         981961                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       634013                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        634013                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2263                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2263                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1518                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1518                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1615974                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1615974                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1615974                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1615974                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13678                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13678                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          203                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          203                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13881                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13881                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13881                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13881                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1283874538                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1283874538                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7950180                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7950180                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1291824718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1291824718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1291824718                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1291824718                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       995639                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       995639                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       634216                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       634216                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1518                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1518                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1629855                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1629855                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1629855                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1629855                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013738                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013738                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000320                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000320                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008517                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008517                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008517                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008517                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 93864.200760                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93864.200760                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39163.448276                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39163.448276                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93064.240184                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93064.240184                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93064.240184                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93064.240184                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          860                       # number of writebacks
system.cpu1.dcache.writebacks::total              860                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6969                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6969                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          150                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7119                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7119                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7119                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7119                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6709                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6709                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6762                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6762                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    561037724                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    561037724                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1411737                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1411737                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    562449461                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    562449461                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    562449461                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    562449461                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006738                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006738                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004149                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004149                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004149                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004149                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83624.642123                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83624.642123                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26636.547170                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26636.547170                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 83177.974120                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83177.974120                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 83177.974120                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83177.974120                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.850501                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086339959                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2146916.915020                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.850501                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065466                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805850                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1563933                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1563933                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1563933                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1563933                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1563933                       # number of overall hits
system.cpu2.icache.overall_hits::total        1563933                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           65                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           65                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           65                       # number of overall misses
system.cpu2.icache.overall_misses::total           65                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     21228300                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     21228300                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     21228300                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     21228300                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     21228300                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     21228300                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1563998                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1563998                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1563998                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1563998                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1563998                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1563998                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 326589.230769                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 326589.230769                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 326589.230769                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 326589.230769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 326589.230769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 326589.230769                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           21                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     13873106                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     13873106                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     13873106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     13873106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     13873106                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     13873106                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 315297.863636                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 315297.863636                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 315297.863636                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 315297.863636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 315297.863636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 315297.863636                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4337                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166188242                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4593                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36182.939691                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.169532                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.830468                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871756                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128244                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1046720                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1046720                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       683629                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        683629                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1658                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1658                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1657                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1730349                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1730349                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1730349                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1730349                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10713                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10713                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10878                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10878                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10878                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10878                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    847977641                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    847977641                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5266262                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5266262                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    853243903                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    853243903                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    853243903                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    853243903                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1057433                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1057433                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       683794                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       683794                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1741227                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1741227                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1741227                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1741227                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010131                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010131                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000241                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006247                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006247                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006247                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006247                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 79154.078316                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79154.078316                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31916.739394                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31916.739394                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 78437.571521                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 78437.571521                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 78437.571521                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 78437.571521                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          972                       # number of writebacks
system.cpu2.dcache.writebacks::total              972                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6428                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6428                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6541                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6541                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6541                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6541                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4285                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4285                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4337                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4337                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4337                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4337                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    228007070                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    228007070                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1142473                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1142473                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    229149543                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    229149543                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    229149543                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    229149543                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004052                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004052                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002491                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002491                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002491                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002491                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 53210.518086                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 53210.518086                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21970.634615                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21970.634615                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 52835.956421                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 52835.956421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 52835.956421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 52835.956421                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.030086                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086516613                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2109740.996117                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.030086                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060946                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.820561                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1430697                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1430697                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1430697                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1430697                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1430697                       # number of overall hits
system.cpu3.icache.overall_hits::total        1430697                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     18387548                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     18387548                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     18387548                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     18387548                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     18387548                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     18387548                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1430751                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1430751                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1430751                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1430751                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1430751                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1430751                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 340510.148148                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 340510.148148                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 340510.148148                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 340510.148148                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 340510.148148                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 340510.148148                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     12433336                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     12433336                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     12433336                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     12433336                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     12433336                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     12433336                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 303252.097561                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 303252.097561                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 303252.097561                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 303252.097561                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 303252.097561                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 303252.097561                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5301                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170700024                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5557                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30718.017635                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.306306                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.693694                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880103                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119897                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       993326                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         993326                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       675785                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        675785                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1833                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1833                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1590                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1590                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1669111                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1669111                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1669111                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1669111                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13418                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13418                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          432                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          432                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13850                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13850                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13850                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13850                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1139926503                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1139926503                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     46897033                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     46897033                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1186823536                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1186823536                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1186823536                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1186823536                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1006744                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1006744                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       676217                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       676217                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1590                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1590                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1682961                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1682961                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1682961                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1682961                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013328                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013328                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000639                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000639                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008230                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008230                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008230                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008230                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 84955.023327                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84955.023327                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 108557.946759                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 108557.946759                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 85691.230036                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85691.230036                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 85691.230036                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85691.230036                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       501690                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       167230                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1955                       # number of writebacks
system.cpu3.dcache.writebacks::total             1955                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8167                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8167                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          381                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          381                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8548                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8548                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8548                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8548                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5251                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5251                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           51                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5302                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5302                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5302                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5302                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    310119848                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    310119848                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1432623                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1432623                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    311552471                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    311552471                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    311552471                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    311552471                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005216                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005216                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003150                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003150                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003150                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003150                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 59059.197867                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 59059.197867                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 28090.647059                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 28090.647059                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58761.311015                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58761.311015                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58761.311015                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58761.311015                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
