The objective is to simulate the creation and functioning of Serial In Serial Out 4-bit Registers using sequential design in Verilog.
