---
structs:
  mipi_csi2rx:
    description: no description available
    instances:
      - name: MIPI_CSI2RX
        address: '0x40810000'
    fields:
      - name: CFG_NUM_LANES
        type: uint32_t
        expected_size: 4
        expected_offset: 256
        description: (read-write) Lane Configuration Register
        fields:
          - name: CFG_NUM_LANES
            description: This field is used to set the number of active lanes for
              receiving data.
            index: 0
            width: 2
            read: true
            write: true
            type: MIPI_CSI2RX_CFG_NUM_LANES_CFG_NUM_LANES
      - name: CFG_DISABLE_DATA_LANES
        type: uint32_t
        expected_size: 4
        expected_offset: 260
        description: (read-write) Disable Data Lane Register
        fields:
          - name: CFG_DISABLE_DATA_LANES
            description: This field is used to disable data lanes.
            index: 0
            width: 4
            read: true
            write: true
      - name: BIT_ERR
        type: uint32_t
        expected_size: 4
        expected_offset: 264
        description: (read-write) ECC and CRC Error Status Register
        fields:
          - name: BIT_ERR
            description: This field shows the error status of ECC and CRC
            index: 0
            width: 10
            read: true
            write: false
      - name: IRQ_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 268
        description: (read-write) IRQ Status Register
        fields:
          - name: IRQ_STATUS
            description: This field shows the IRQ status
            index: 0
            width: 9
            read: true
            write: false
      - name: IRQ_MASK
        type: uint32_t
        expected_size: 4
        expected_offset: 272
        description: (read-write) IRQ Mask Setting Register
        fields:
          - name: IRQ_MASK
            description: This field shows the IRQ Mask setting
            index: 0
            width: 9
            read: true
            write: true
      - name: ULPS_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 276
        description: (read-write) Ultra Low Power State (ULPS) Status Register
        fields:
          - name: STATUS
            description: This field shows the status of Rx D-PHY ULPS state
            index: 0
            width: 10
            read: true
            write: false
      - name: PPI_ERRSOT_HS
        type: uint32_t
        expected_size: 4
        expected_offset: 280
        description: (read-write) ERRSot HS Status Register
        fields:
          - name: STATUS
            description: This field indicates PPI ErrSotHS captured status from D-PHY
            index: 0
            width: 4
            read: true
            write: false
      - name: PPI_ERRSOTSYNC_HS
        type: uint32_t
        expected_size: 4
        expected_offset: 284
        description: (read-write) ErrSotSync HS Status Register
        fields:
          - name: STATUS
            description: This field indicates PPI ErrSotSync_HS captured status from
              D-PHY
            index: 0
            width: 4
            read: true
            write: false
      - name: PPI_ERRESC
        type: uint32_t
        expected_size: 4
        expected_offset: 288
        description: (read-write) ErrEsc Status Register
        fields:
          - name: STATUS
            description: This field indicates PPI ErrEsc captured status from D-PHY
            index: 0
            width: 4
            read: true
            write: false
      - name: PPI_ERRSYNCESC
        type: uint32_t
        expected_size: 4
        expected_offset: 292
        description: (read-write) ErrSyncEsc Status Register
        fields:
          - name: STATUS
            description: This field indicates PPI ErrSyncEsc captured status from
              D-PHY
            index: 0
            width: 4
            read: true
            write: false
      - name: PPI_ERRCONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 296
        description: (read-write) ErrControl Status Register
        fields:
          - name: STATUS
            description: This field indicates PPI ErrControl captured status from
              D-PHY
            index: 0
            width: 4
            read: true
            write: false
      - name: CFG_DISABLE_PAYLOAD_0
        type: uint32_t
        expected_size: 4
        expected_offset: 300
        description: (read-write) Disable Payload 0 Register
        fields:
          - name: DIS_PAYLOAD_RGB888
            description: RGB888
            index: 20
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_RGB666
            description: RGB666
            index: 19
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_RGB565
            description: RGB565
            index: 18
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_RGB555
            description: RGB555
            index: 17
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_RGB444
            description: RGB444
            index: 16
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_YUV422_8BIT
            description: YUV422 8 bit
            index: 14
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_YUV420
            description: Legacy YUV 420 8 bit
            index: 10
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_EMBEDDED
            description: Embedded
            index: 2
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_BLANK
            description: Blank
            index: 1
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_NULL
            description: 'Null'
            index: 0
            width: 1
            read: true
            write: true
      - name: CFG_DISABLE_PAYLOAD_1
        type: uint32_t
        expected_size: 4
        expected_offset: 304
        description: (read-write) Disable Payload 1 Register
        fields:
          - name: DIS_PAYLOAD_UNSUPPORTED
            description: Unsupported Data Types
            index: 16
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_UDEF_37
            description: User defined type 0x37
            index: 7
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_UDEF_36
            description: User defined type 0x36
            index: 6
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_UDEF_35
            description: User defined type 0x35
            index: 5
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_UDEF_34
            description: User defined type 0x35
            index: 4
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_UDEF_33
            description: User defined type 0x34
            index: 3
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_UDEF_32
            description: User defined type 0x33
            index: 2
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_UDEF_31
            description: User defined type 0x32
            index: 1
            width: 1
            read: true
            write: true
          - name: DIS_PAYLOAD_UDEF_30
            description: User defined type 0x31
            index: 0
            width: 1
            read: true
            write: true
      - name: CFG_IGNORE_VC
        type: uint32_t
        expected_size: 4
        expected_offset: 384
        description: (read-write) Ignore Virtual Channel Register
        fields:
          - name: IGNORE_VC
            description: When set, this input causes the interface to ignore the Virtual
              Channel (VC) field in received packets
            index: 0
            width: 1
            read: true
            write: true
      - name: CFG_VID_VC
        type: uint32_t
        expected_size: 4
        expected_offset: 388
        description: (read-write) Virtual Channel value Register
        fields:
          - name: VID_VC
            description: This bit field sets the Virtual Channel value the interface
              must match in an incoming packet for it to accept the packet
            index: 0
            width: 2
            read: true
            write: true
      - name: CFG_VID_P_FIFO_SEND_LEVEL
        type: uint32_t
        expected_size: 4
        expected_offset: 392
        description: (read-write) FIFO Send Level Configuration Register
        fields:
          - name: SEND_LEVEL
            description: FIFO Send Level field
            index: 0
            width: 16
            read: true
            write: true
      - name: CFG_VID_VSYNC
        type: uint32_t
        expected_size: 4
        expected_offset: 396
        description: (read-write) VSYNC Configuration Register
        fields:
          - name: WIDTH
            description: Width of VSYNC
            index: 0
            width: 8
            read: true
            write: true
      - name: CFG_VID_HSYNC_FP
        type: uint32_t
        expected_size: 4
        expected_offset: 400
        description: (read-write) Start of HSYNC Delay control Register
        fields:
          - name: DELAY_CTL
            description: Delay control for beginning of HSYNC pulse
            index: 0
            width: 8
            read: true
            write: true
      - name: CFG_VID_HSYNC
        type: uint32_t
        expected_size: 4
        expected_offset: 404
        description: (read-write) HSYNC Configuration Register
        fields:
          - name: WIDTH
            description: Width of HSYNC
            index: 0
            width: 8
            read: true
            write: true
      - name: CFG_VID_HSYNC_BP
        type: uint32_t
        expected_size: 4
        expected_offset: 408
        description: (read-write) End of HSYNC Delay Control Register
        fields:
          - name: DELAY_CTL
            description: Delay Control for end of HSYNC pulse
            index: 0
            width: 8
            read: true
            write: true
    stream: false
    codec: false
    methods: false
    unit_test: false
    identifier: false
enums:
  MIPI_CSI2RX_CFG_NUM_LANES_CFG_NUM_LANES:
    enum:
      _0:
        description: 1 Lane
        value: 0
      _1:
        description: 2 Lane
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
