library verilog;
use verilog.vl_types.all;
entity bit_counter is
    port(
        sys_clk         : in     vl_logic;
        reset           : in     vl_logic;
        counter_reset   : in     vl_logic;
        counter_en      : in     vl_logic;
        scan_code_ready : out    vl_logic
    );
end bit_counter;
