/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_0_budget_allocator_1st_wakeup_request        (0xa38)
#define image_0_buffer_cong_mgt_1st_wakeup_request        (0x1c5c)
#define image_0_common_reprocessing_wakeup_request        (0x2f94)
#define image_0_debug_routine        (0x9c)
#define image_0_debug_routine_handler        (0x4)
#define image_0_ds_tx_task_wakeup_request        (0x668)
#define image_0_flush_task_1st_wakeup_request        (0xff8)
#define image_0_ghost_reporting_1st_wakeup_request        (0x1120)
#define image_0_initialization_task        (0x48)
#define image_0_pi2_calc_1st_wakeup_request        (0x1ef4)
#define image_0_spdsvc_gen_wakeup_request        (0x2178)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0xa38)
#define image_0_start_task_buffer_cong_mgt_1st_wakeup_request        (0x1c5c)
#define image_0_start_task_common_reprocessing_wakeup_request        (0x2f94)
#define image_0_start_task_debug_routine        (0x9c)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x668)
#define image_0_start_task_flush_task_1st_wakeup_request        (0xff8)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0x1120)
#define image_0_start_task_initialization_task        (0x48)
#define image_0_start_task_pi2_calc_1st_wakeup_request        (0x1ef4)
#define image_0_start_task_spdsvc_gen_wakeup_request        (0x2178)
#define image_0_start_task_tcpspdtest_wakeup_request        (0x1590)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x1868)
#define image_0_tcpspdtest_wakeup_request        (0x1590)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x1868)

#else

#define image_0_budget_allocator_1st_wakeup_request        (0x28e)
#define image_0_buffer_cong_mgt_1st_wakeup_request        (0x717)
#define image_0_common_reprocessing_wakeup_request        (0xbe5)
#define image_0_debug_routine        (0x27)
#define image_0_debug_routine_handler        (0x1)
#define image_0_ds_tx_task_wakeup_request        (0x19a)
#define image_0_flush_task_1st_wakeup_request        (0x3fe)
#define image_0_ghost_reporting_1st_wakeup_request        (0x448)
#define image_0_initialization_task        (0x12)
#define image_0_pi2_calc_1st_wakeup_request        (0x7bd)
#define image_0_spdsvc_gen_wakeup_request        (0x85e)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x28e)
#define image_0_start_task_buffer_cong_mgt_1st_wakeup_request        (0x717)
#define image_0_start_task_common_reprocessing_wakeup_request        (0xbe5)
#define image_0_start_task_debug_routine        (0x27)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x19a)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x3fe)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0x448)
#define image_0_start_task_initialization_task        (0x12)
#define image_0_start_task_pi2_calc_1st_wakeup_request        (0x7bd)
#define image_0_start_task_spdsvc_gen_wakeup_request        (0x85e)
#define image_0_start_task_tcpspdtest_wakeup_request        (0x564)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x61a)
#define image_0_tcpspdtest_wakeup_request        (0x564)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x61a)

#endif


#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_1_cpu_recycle_wakeup_request        (0x5e84)
#define image_1_cpu_rx_copy_wakeup_request        (0x4fc8)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x5e04)
#define image_1_cpu_rx_wakeup_request        (0x5acc)
#define image_1_debug_routine        (0x4ebc)
#define image_1_debug_routine_handler        (0x4)
#define image_1_initialization_task        (0x8)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x5fe0)
#define image_1_processing_header_update_length_calc        (0x1b10)
#define image_1_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x1c54)
#define image_1_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x1c20)
#define image_1_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x1ca4)
#define image_1_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x1c80)
#define image_1_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x1c44)
#define image_1_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x1c18)
#define image_1_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x1cb0)
#define image_1_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x1c74)
#define image_1_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x1c34)
#define image_1_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x1c10)
#define image_1_processing_wakeup_request        (0x1160)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x5e84)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x4fc8)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x5e04)
#define image_1_start_task_cpu_rx_wakeup_request        (0x5acc)
#define image_1_start_task_debug_routine        (0x4ebc)
#define image_1_start_task_initialization_task        (0x8)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x5fe0)
#define image_1_start_task_processing_wakeup_request        (0x1160)
#define image_1_tcam_cmd_bc        (0x3f30)
#define image_1_tcam_cmd_dst_ip        (0x40dc)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x4130)
#define image_1_tcam_cmd_dst_mac        (0x41c0)
#define image_1_tcam_cmd_dst_port        (0x417c)
#define image_1_tcam_cmd_ethertype        (0x3eb8)
#define image_1_tcam_cmd_gem_flow        (0x4010)
#define image_1_tcam_cmd_generic_l2        (0x41ec)
#define image_1_tcam_cmd_generic_l3        (0x4220)
#define image_1_tcam_cmd_generic_l4        (0x4254)
#define image_1_tcam_cmd_ic_submit        (0x3e3c)
#define image_1_tcam_cmd_ingress_port        (0x3ff8)
#define image_1_tcam_cmd_inner_pbit        (0x3f18)
#define image_1_tcam_cmd_inner_tpid        (0x3ea0)
#define image_1_tcam_cmd_inner_vid        (0x3ee8)
#define image_1_tcam_cmd_ip_protocol        (0x3f90)
#define image_1_tcam_cmd_ipv6_label        (0x4028)
#define image_1_tcam_cmd_l3_protocol        (0x3fa8)
#define image_1_tcam_cmd_mc        (0x3f48)
#define image_1_tcam_cmd_mc_l3        (0x3f60)
#define image_1_tcam_cmd_network_layer        (0x3fd8)
#define image_1_tcam_cmd_outer_pbit        (0x3f00)
#define image_1_tcam_cmd_outer_tpid        (0x3e88)
#define image_1_tcam_cmd_outer_vid        (0x3ed0)
#define image_1_tcam_cmd_src_ip        (0x4054)
#define image_1_tcam_cmd_src_ipv6_masked        (0x40a8)
#define image_1_tcam_cmd_src_mac        (0x4194)
#define image_1_tcam_cmd_src_port        (0x4164)
#define image_1_tcam_cmd_tos        (0x3fc0)
#define image_1_tcam_cmd_vlan_num        (0x3f78)

#else

#define image_1_cpu_recycle_wakeup_request        (0x17a1)
#define image_1_cpu_rx_copy_wakeup_request        (0x13f2)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x1781)
#define image_1_cpu_rx_wakeup_request        (0x16b3)
#define image_1_debug_routine        (0x13af)
#define image_1_debug_routine_handler        (0x1)
#define image_1_initialization_task        (0x2)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x17f8)
#define image_1_processing_header_update_length_calc        (0x6c4)
#define image_1_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x715)
#define image_1_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x708)
#define image_1_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x729)
#define image_1_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x720)
#define image_1_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x711)
#define image_1_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x706)
#define image_1_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x72c)
#define image_1_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x71d)
#define image_1_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x70d)
#define image_1_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x704)
#define image_1_processing_wakeup_request        (0x458)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x17a1)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x13f2)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x1781)
#define image_1_start_task_cpu_rx_wakeup_request        (0x16b3)
#define image_1_start_task_debug_routine        (0x13af)
#define image_1_start_task_initialization_task        (0x2)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x17f8)
#define image_1_start_task_processing_wakeup_request        (0x458)
#define image_1_tcam_cmd_bc        (0xfcc)
#define image_1_tcam_cmd_dst_ip        (0x1037)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x104c)
#define image_1_tcam_cmd_dst_mac        (0x1070)
#define image_1_tcam_cmd_dst_port        (0x105f)
#define image_1_tcam_cmd_ethertype        (0xfae)
#define image_1_tcam_cmd_gem_flow        (0x1004)
#define image_1_tcam_cmd_generic_l2        (0x107b)
#define image_1_tcam_cmd_generic_l3        (0x1088)
#define image_1_tcam_cmd_generic_l4        (0x1095)
#define image_1_tcam_cmd_ic_submit        (0xf8f)
#define image_1_tcam_cmd_ingress_port        (0xffe)
#define image_1_tcam_cmd_inner_pbit        (0xfc6)
#define image_1_tcam_cmd_inner_tpid        (0xfa8)
#define image_1_tcam_cmd_inner_vid        (0xfba)
#define image_1_tcam_cmd_ip_protocol        (0xfe4)
#define image_1_tcam_cmd_ipv6_label        (0x100a)
#define image_1_tcam_cmd_l3_protocol        (0xfea)
#define image_1_tcam_cmd_mc        (0xfd2)
#define image_1_tcam_cmd_mc_l3        (0xfd8)
#define image_1_tcam_cmd_network_layer        (0xff6)
#define image_1_tcam_cmd_outer_pbit        (0xfc0)
#define image_1_tcam_cmd_outer_tpid        (0xfa2)
#define image_1_tcam_cmd_outer_vid        (0xfb4)
#define image_1_tcam_cmd_src_ip        (0x1015)
#define image_1_tcam_cmd_src_ipv6_masked        (0x102a)
#define image_1_tcam_cmd_src_mac        (0x1065)
#define image_1_tcam_cmd_src_port        (0x1059)
#define image_1_tcam_cmd_tos        (0xff0)
#define image_1_tcam_cmd_vlan_num        (0xfde)

#endif


#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_2_cpu_recycle_wakeup_request        (0x56c0)
#define image_2_cpu_tx_read_ring_indices        (0x4fc8)
#define image_2_cpu_tx_wakeup_request        (0x4fc8)
#define image_2_debug_routine        (0x48)
#define image_2_debug_routine_handler        (0x4)
#define image_2_initialization_task        (0x8)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x5980)
#define image_2_processing_header_update_length_calc        (0x1c1c)
#define image_2_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x1d60)
#define image_2_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x1d2c)
#define image_2_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x1db0)
#define image_2_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x1d8c)
#define image_2_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x1d50)
#define image_2_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x1d24)
#define image_2_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x1dbc)
#define image_2_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x1d80)
#define image_2_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x1d40)
#define image_2_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x1d1c)
#define image_2_processing_wakeup_request        (0x126c)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x56c0)
#define image_2_start_task_cpu_tx_wakeup_request        (0x4fc8)
#define image_2_start_task_debug_routine        (0x48)
#define image_2_start_task_initialization_task        (0x8)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x5980)
#define image_2_start_task_processing_wakeup_request        (0x126c)
#define image_2_start_task_timer_common_task_wakeup_request        (0x581c)
#define image_2_tcam_cmd_bc        (0x403c)
#define image_2_tcam_cmd_dst_ip        (0x41e8)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x423c)
#define image_2_tcam_cmd_dst_mac        (0x42cc)
#define image_2_tcam_cmd_dst_port        (0x4288)
#define image_2_tcam_cmd_ethertype        (0x3fc4)
#define image_2_tcam_cmd_gem_flow        (0x411c)
#define image_2_tcam_cmd_generic_l2        (0x42f8)
#define image_2_tcam_cmd_generic_l3        (0x432c)
#define image_2_tcam_cmd_generic_l4        (0x4360)
#define image_2_tcam_cmd_ic_submit        (0x3f48)
#define image_2_tcam_cmd_ingress_port        (0x4104)
#define image_2_tcam_cmd_inner_pbit        (0x4024)
#define image_2_tcam_cmd_inner_tpid        (0x3fac)
#define image_2_tcam_cmd_inner_vid        (0x3ff4)
#define image_2_tcam_cmd_ip_protocol        (0x409c)
#define image_2_tcam_cmd_ipv6_label        (0x4134)
#define image_2_tcam_cmd_l3_protocol        (0x40b4)
#define image_2_tcam_cmd_mc        (0x4054)
#define image_2_tcam_cmd_mc_l3        (0x406c)
#define image_2_tcam_cmd_network_layer        (0x40e4)
#define image_2_tcam_cmd_outer_pbit        (0x400c)
#define image_2_tcam_cmd_outer_tpid        (0x3f94)
#define image_2_tcam_cmd_outer_vid        (0x3fdc)
#define image_2_tcam_cmd_src_ip        (0x4160)
#define image_2_tcam_cmd_src_ipv6_masked        (0x41b4)
#define image_2_tcam_cmd_src_mac        (0x42a0)
#define image_2_tcam_cmd_src_port        (0x4270)
#define image_2_tcam_cmd_tos        (0x40cc)
#define image_2_tcam_cmd_vlan_num        (0x4084)
#define image_2_timer_common_task_wakeup_request        (0x581c)

#else

#define image_2_cpu_recycle_wakeup_request        (0x15b0)
#define image_2_cpu_tx_read_ring_indices        (0x13f2)
#define image_2_cpu_tx_wakeup_request        (0x13f2)
#define image_2_debug_routine        (0x12)
#define image_2_debug_routine_handler        (0x1)
#define image_2_initialization_task        (0x2)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x1660)
#define image_2_processing_header_update_length_calc        (0x707)
#define image_2_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x758)
#define image_2_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x74b)
#define image_2_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x76c)
#define image_2_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x763)
#define image_2_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x754)
#define image_2_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x749)
#define image_2_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x76f)
#define image_2_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x760)
#define image_2_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x750)
#define image_2_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x747)
#define image_2_processing_wakeup_request        (0x49b)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x15b0)
#define image_2_start_task_cpu_tx_wakeup_request        (0x13f2)
#define image_2_start_task_debug_routine        (0x12)
#define image_2_start_task_initialization_task        (0x2)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x1660)
#define image_2_start_task_processing_wakeup_request        (0x49b)
#define image_2_start_task_timer_common_task_wakeup_request        (0x1607)
#define image_2_tcam_cmd_bc        (0x100f)
#define image_2_tcam_cmd_dst_ip        (0x107a)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x108f)
#define image_2_tcam_cmd_dst_mac        (0x10b3)
#define image_2_tcam_cmd_dst_port        (0x10a2)
#define image_2_tcam_cmd_ethertype        (0xff1)
#define image_2_tcam_cmd_gem_flow        (0x1047)
#define image_2_tcam_cmd_generic_l2        (0x10be)
#define image_2_tcam_cmd_generic_l3        (0x10cb)
#define image_2_tcam_cmd_generic_l4        (0x10d8)
#define image_2_tcam_cmd_ic_submit        (0xfd2)
#define image_2_tcam_cmd_ingress_port        (0x1041)
#define image_2_tcam_cmd_inner_pbit        (0x1009)
#define image_2_tcam_cmd_inner_tpid        (0xfeb)
#define image_2_tcam_cmd_inner_vid        (0xffd)
#define image_2_tcam_cmd_ip_protocol        (0x1027)
#define image_2_tcam_cmd_ipv6_label        (0x104d)
#define image_2_tcam_cmd_l3_protocol        (0x102d)
#define image_2_tcam_cmd_mc        (0x1015)
#define image_2_tcam_cmd_mc_l3        (0x101b)
#define image_2_tcam_cmd_network_layer        (0x1039)
#define image_2_tcam_cmd_outer_pbit        (0x1003)
#define image_2_tcam_cmd_outer_tpid        (0xfe5)
#define image_2_tcam_cmd_outer_vid        (0xff7)
#define image_2_tcam_cmd_src_ip        (0x1058)
#define image_2_tcam_cmd_src_ipv6_masked        (0x106d)
#define image_2_tcam_cmd_src_mac        (0x10a8)
#define image_2_tcam_cmd_src_port        (0x109c)
#define image_2_tcam_cmd_tos        (0x1033)
#define image_2_tcam_cmd_vlan_num        (0x1021)
#define image_2_timer_common_task_wakeup_request        (0x1607)

#endif


#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_3_budget_allocator_1st_wakeup_request        (0x1788)
#define image_3_buffer_cong_mgt_1st_wakeup_request        (0x2370)
#define image_3_debug_routine        (0x48)
#define image_3_debug_routine_handler        (0x4)
#define image_3_epon_tx_task_wakeup_request        (0x15e8)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x2304)
#define image_3_flush_task_1st_wakeup_request        (0x1e28)
#define image_3_gpon_control_wakeup_request        (0x5ac)
#define image_3_initialization_task        (0x8)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x1c60)
#define image_3_pi2_calc_1st_wakeup_request        (0x2608)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x1788)
#define image_3_start_task_buffer_cong_mgt_1st_wakeup_request        (0x2370)
#define image_3_start_task_debug_routine        (0x48)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x15e8)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x2304)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x1e28)
#define image_3_start_task_gpon_control_wakeup_request        (0x5ac)
#define image_3_start_task_initialization_task        (0x8)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1c60)
#define image_3_start_task_pi2_calc_1st_wakeup_request        (0x2608)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1fd0)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0xc74)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1fd0)
#define image_3_us_tx_task_1st_wakeup_request        (0xc74)
#define image_3_us_tx_task_wakeup_request        (0xc74)

#else

#define image_3_budget_allocator_1st_wakeup_request        (0x5e2)
#define image_3_buffer_cong_mgt_1st_wakeup_request        (0x8dc)
#define image_3_debug_routine        (0x12)
#define image_3_debug_routine_handler        (0x1)
#define image_3_epon_tx_task_wakeup_request        (0x57a)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x8c1)
#define image_3_flush_task_1st_wakeup_request        (0x78a)
#define image_3_gpon_control_wakeup_request        (0x16b)
#define image_3_initialization_task        (0x2)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x718)
#define image_3_pi2_calc_1st_wakeup_request        (0x982)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x5e2)
#define image_3_start_task_buffer_cong_mgt_1st_wakeup_request        (0x8dc)
#define image_3_start_task_debug_routine        (0x12)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x57a)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x8c1)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x78a)
#define image_3_start_task_gpon_control_wakeup_request        (0x16b)
#define image_3_start_task_initialization_task        (0x2)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x718)
#define image_3_start_task_pi2_calc_1st_wakeup_request        (0x982)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x7f4)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x31d)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x7f4)
#define image_3_us_tx_task_1st_wakeup_request        (0x31d)
#define image_3_us_tx_task_wakeup_request        (0x31d)

#endif


#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_4_debug_routine        (0x48)
#define image_4_debug_routine_handler        (0x4)
#define image_4_dhd_rx_complete_wakeup_request        (0x5318)
#define image_4_dhd_tx_complete_wakeup_request        (0x4fc8)
#define image_4_initialization_task        (0x8)
#define image_4_processing_header_update_length_calc        (0x1c1c)
#define image_4_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x1d60)
#define image_4_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x1d2c)
#define image_4_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x1db0)
#define image_4_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x1d8c)
#define image_4_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x1d50)
#define image_4_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x1d24)
#define image_4_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x1dbc)
#define image_4_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x1d80)
#define image_4_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x1d40)
#define image_4_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x1d1c)
#define image_4_processing_wakeup_request        (0x126c)
#define image_4_start_task_debug_routine        (0x48)
#define image_4_start_task_dhd_rx_complete_wakeup_request        (0x5318)
#define image_4_start_task_dhd_tx_complete_wakeup_request        (0x4fc8)
#define image_4_start_task_initialization_task        (0x8)
#define image_4_start_task_processing_wakeup_request        (0x126c)
#define image_4_tcam_cmd_bc        (0x403c)
#define image_4_tcam_cmd_dst_ip        (0x41e8)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x423c)
#define image_4_tcam_cmd_dst_mac        (0x42cc)
#define image_4_tcam_cmd_dst_port        (0x4288)
#define image_4_tcam_cmd_ethertype        (0x3fc4)
#define image_4_tcam_cmd_gem_flow        (0x411c)
#define image_4_tcam_cmd_generic_l2        (0x42f8)
#define image_4_tcam_cmd_generic_l3        (0x432c)
#define image_4_tcam_cmd_generic_l4        (0x4360)
#define image_4_tcam_cmd_ic_submit        (0x3f48)
#define image_4_tcam_cmd_ingress_port        (0x4104)
#define image_4_tcam_cmd_inner_pbit        (0x4024)
#define image_4_tcam_cmd_inner_tpid        (0x3fac)
#define image_4_tcam_cmd_inner_vid        (0x3ff4)
#define image_4_tcam_cmd_ip_protocol        (0x409c)
#define image_4_tcam_cmd_ipv6_label        (0x4134)
#define image_4_tcam_cmd_l3_protocol        (0x40b4)
#define image_4_tcam_cmd_mc        (0x4054)
#define image_4_tcam_cmd_mc_l3        (0x406c)
#define image_4_tcam_cmd_network_layer        (0x40e4)
#define image_4_tcam_cmd_outer_pbit        (0x400c)
#define image_4_tcam_cmd_outer_tpid        (0x3f94)
#define image_4_tcam_cmd_outer_vid        (0x3fdc)
#define image_4_tcam_cmd_src_ip        (0x4160)
#define image_4_tcam_cmd_src_ipv6_masked        (0x41b4)
#define image_4_tcam_cmd_src_mac        (0x42a0)
#define image_4_tcam_cmd_src_port        (0x4270)
#define image_4_tcam_cmd_tos        (0x40cc)
#define image_4_tcam_cmd_vlan_num        (0x4084)

#else

#define image_4_debug_routine        (0x12)
#define image_4_debug_routine_handler        (0x1)
#define image_4_dhd_rx_complete_wakeup_request        (0x14c6)
#define image_4_dhd_tx_complete_wakeup_request        (0x13f2)
#define image_4_initialization_task        (0x2)
#define image_4_processing_header_update_length_calc        (0x707)
#define image_4_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x758)
#define image_4_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x74b)
#define image_4_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x76c)
#define image_4_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x763)
#define image_4_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x754)
#define image_4_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x749)
#define image_4_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x76f)
#define image_4_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x760)
#define image_4_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x750)
#define image_4_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x747)
#define image_4_processing_wakeup_request        (0x49b)
#define image_4_start_task_debug_routine        (0x12)
#define image_4_start_task_dhd_rx_complete_wakeup_request        (0x14c6)
#define image_4_start_task_dhd_tx_complete_wakeup_request        (0x13f2)
#define image_4_start_task_initialization_task        (0x2)
#define image_4_start_task_processing_wakeup_request        (0x49b)
#define image_4_tcam_cmd_bc        (0x100f)
#define image_4_tcam_cmd_dst_ip        (0x107a)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x108f)
#define image_4_tcam_cmd_dst_mac        (0x10b3)
#define image_4_tcam_cmd_dst_port        (0x10a2)
#define image_4_tcam_cmd_ethertype        (0xff1)
#define image_4_tcam_cmd_gem_flow        (0x1047)
#define image_4_tcam_cmd_generic_l2        (0x10be)
#define image_4_tcam_cmd_generic_l3        (0x10cb)
#define image_4_tcam_cmd_generic_l4        (0x10d8)
#define image_4_tcam_cmd_ic_submit        (0xfd2)
#define image_4_tcam_cmd_ingress_port        (0x1041)
#define image_4_tcam_cmd_inner_pbit        (0x1009)
#define image_4_tcam_cmd_inner_tpid        (0xfeb)
#define image_4_tcam_cmd_inner_vid        (0xffd)
#define image_4_tcam_cmd_ip_protocol        (0x1027)
#define image_4_tcam_cmd_ipv6_label        (0x104d)
#define image_4_tcam_cmd_l3_protocol        (0x102d)
#define image_4_tcam_cmd_mc        (0x1015)
#define image_4_tcam_cmd_mc_l3        (0x101b)
#define image_4_tcam_cmd_network_layer        (0x1039)
#define image_4_tcam_cmd_outer_pbit        (0x1003)
#define image_4_tcam_cmd_outer_tpid        (0xfe5)
#define image_4_tcam_cmd_outer_vid        (0xff7)
#define image_4_tcam_cmd_src_ip        (0x1058)
#define image_4_tcam_cmd_src_ipv6_masked        (0x106d)
#define image_4_tcam_cmd_src_mac        (0x10a8)
#define image_4_tcam_cmd_src_port        (0x109c)
#define image_4_tcam_cmd_tos        (0x1033)
#define image_4_tcam_cmd_vlan_num        (0x1021)

#endif


#endif

/* IMAGE 5 LABELS */
#ifndef IMAGE_5_CODE_ADDRESSES
#define IMAGE_5_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_5_budget_allocator_1st_wakeup_request        (0x5f34)
#define image_5_debug_routine        (0x5334)
#define image_5_debug_routine_handler        (0x4)
#define image_5_flush_task_1st_wakeup_request        (0x5dd4)
#define image_5_initialization_task        (0x8)
#define image_5_processing_header_update_length_calc        (0x1f88)
#define image_5_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x20cc)
#define image_5_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2098)
#define image_5_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x211c)
#define image_5_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x20f8)
#define image_5_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x20bc)
#define image_5_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2090)
#define image_5_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2128)
#define image_5_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x20ec)
#define image_5_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x20ac)
#define image_5_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2088)
#define image_5_processing_wakeup_request        (0x15d8)
#define image_5_scheduling_service_queues_call_scheduler_block        (0x575c)
#define image_5_service_queues_tx_task_wakeup_request        (0x575c)
#define image_5_service_queues_update_fifo_read_1st_wakeup_request        (0x5440)
#define image_5_start_task_budget_allocator_1st_wakeup_request        (0x5f34)
#define image_5_start_task_debug_routine        (0x5334)
#define image_5_start_task_flush_task_1st_wakeup_request        (0x5dd4)
#define image_5_start_task_initialization_task        (0x8)
#define image_5_start_task_processing_wakeup_request        (0x15d8)
#define image_5_start_task_service_queues_tx_task_wakeup_request        (0x575c)
#define image_5_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x5440)
#define image_5_tcam_cmd_bc        (0x43a8)
#define image_5_tcam_cmd_dst_ip        (0x4554)
#define image_5_tcam_cmd_dst_ipv6_masked        (0x45a8)
#define image_5_tcam_cmd_dst_mac        (0x4638)
#define image_5_tcam_cmd_dst_port        (0x45f4)
#define image_5_tcam_cmd_ethertype        (0x4330)
#define image_5_tcam_cmd_gem_flow        (0x4488)
#define image_5_tcam_cmd_generic_l2        (0x4664)
#define image_5_tcam_cmd_generic_l3        (0x4698)
#define image_5_tcam_cmd_generic_l4        (0x46cc)
#define image_5_tcam_cmd_ic_submit        (0x42b4)
#define image_5_tcam_cmd_ingress_port        (0x4470)
#define image_5_tcam_cmd_inner_pbit        (0x4390)
#define image_5_tcam_cmd_inner_tpid        (0x4318)
#define image_5_tcam_cmd_inner_vid        (0x4360)
#define image_5_tcam_cmd_ip_protocol        (0x4408)
#define image_5_tcam_cmd_ipv6_label        (0x44a0)
#define image_5_tcam_cmd_l3_protocol        (0x4420)
#define image_5_tcam_cmd_mc        (0x43c0)
#define image_5_tcam_cmd_mc_l3        (0x43d8)
#define image_5_tcam_cmd_network_layer        (0x4450)
#define image_5_tcam_cmd_outer_pbit        (0x4378)
#define image_5_tcam_cmd_outer_tpid        (0x4300)
#define image_5_tcam_cmd_outer_vid        (0x4348)
#define image_5_tcam_cmd_src_ip        (0x44cc)
#define image_5_tcam_cmd_src_ipv6_masked        (0x4520)
#define image_5_tcam_cmd_src_mac        (0x460c)
#define image_5_tcam_cmd_src_port        (0x45dc)
#define image_5_tcam_cmd_tos        (0x4438)
#define image_5_tcam_cmd_vlan_num        (0x43f0)

#else

#define image_5_budget_allocator_1st_wakeup_request        (0x17cd)
#define image_5_debug_routine        (0x14cd)
#define image_5_debug_routine_handler        (0x1)
#define image_5_flush_task_1st_wakeup_request        (0x1775)
#define image_5_initialization_task        (0x2)
#define image_5_processing_header_update_length_calc        (0x7e2)
#define image_5_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x833)
#define image_5_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x826)
#define image_5_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x847)
#define image_5_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x83e)
#define image_5_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x82f)
#define image_5_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x824)
#define image_5_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x84a)
#define image_5_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x83b)
#define image_5_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x82b)
#define image_5_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x822)
#define image_5_processing_wakeup_request        (0x576)
#define image_5_scheduling_service_queues_call_scheduler_block        (0x15d7)
#define image_5_service_queues_tx_task_wakeup_request        (0x15d7)
#define image_5_service_queues_update_fifo_read_1st_wakeup_request        (0x1510)
#define image_5_start_task_budget_allocator_1st_wakeup_request        (0x17cd)
#define image_5_start_task_debug_routine        (0x14cd)
#define image_5_start_task_flush_task_1st_wakeup_request        (0x1775)
#define image_5_start_task_initialization_task        (0x2)
#define image_5_start_task_processing_wakeup_request        (0x576)
#define image_5_start_task_service_queues_tx_task_wakeup_request        (0x15d7)
#define image_5_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x1510)
#define image_5_tcam_cmd_bc        (0x10ea)
#define image_5_tcam_cmd_dst_ip        (0x1155)
#define image_5_tcam_cmd_dst_ipv6_masked        (0x116a)
#define image_5_tcam_cmd_dst_mac        (0x118e)
#define image_5_tcam_cmd_dst_port        (0x117d)
#define image_5_tcam_cmd_ethertype        (0x10cc)
#define image_5_tcam_cmd_gem_flow        (0x1122)
#define image_5_tcam_cmd_generic_l2        (0x1199)
#define image_5_tcam_cmd_generic_l3        (0x11a6)
#define image_5_tcam_cmd_generic_l4        (0x11b3)
#define image_5_tcam_cmd_ic_submit        (0x10ad)
#define image_5_tcam_cmd_ingress_port        (0x111c)
#define image_5_tcam_cmd_inner_pbit        (0x10e4)
#define image_5_tcam_cmd_inner_tpid        (0x10c6)
#define image_5_tcam_cmd_inner_vid        (0x10d8)
#define image_5_tcam_cmd_ip_protocol        (0x1102)
#define image_5_tcam_cmd_ipv6_label        (0x1128)
#define image_5_tcam_cmd_l3_protocol        (0x1108)
#define image_5_tcam_cmd_mc        (0x10f0)
#define image_5_tcam_cmd_mc_l3        (0x10f6)
#define image_5_tcam_cmd_network_layer        (0x1114)
#define image_5_tcam_cmd_outer_pbit        (0x10de)
#define image_5_tcam_cmd_outer_tpid        (0x10c0)
#define image_5_tcam_cmd_outer_vid        (0x10d2)
#define image_5_tcam_cmd_src_ip        (0x1133)
#define image_5_tcam_cmd_src_ipv6_masked        (0x1148)
#define image_5_tcam_cmd_src_mac        (0x1183)
#define image_5_tcam_cmd_src_port        (0x1177)
#define image_5_tcam_cmd_tos        (0x110e)
#define image_5_tcam_cmd_vlan_num        (0x10fc)

#endif


#endif

/* IMAGE 6 LABELS */
#ifndef IMAGE_6_CODE_ADDRESSES
#define IMAGE_6_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_6_debug_routine        (0x4ebc)
#define image_6_debug_routine_handler        (0x4)
#define image_6_dhd_timer_1st_wakeup_request        (0x4fc8)
#define image_6_dhd_tx_post_update_fifo_wakeup_request        (0x5330)
#define image_6_dhd_tx_post_wakeup_request        (0x5384)
#define image_6_initialization_task        (0x8)
#define image_6_processing_header_update_length_calc        (0x1b10)
#define image_6_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x1c54)
#define image_6_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x1c20)
#define image_6_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x1ca4)
#define image_6_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x1c80)
#define image_6_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x1c44)
#define image_6_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x1c18)
#define image_6_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x1cb0)
#define image_6_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x1c74)
#define image_6_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x1c34)
#define image_6_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x1c10)
#define image_6_processing_wakeup_request        (0x1160)
#define image_6_start_task_debug_routine        (0x4ebc)
#define image_6_start_task_dhd_timer_1st_wakeup_request        (0x4fc8)
#define image_6_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x5330)
#define image_6_start_task_dhd_tx_post_wakeup_request        (0x5384)
#define image_6_start_task_initialization_task        (0x8)
#define image_6_start_task_processing_wakeup_request        (0x1160)
#define image_6_tcam_cmd_bc        (0x3f30)
#define image_6_tcam_cmd_dst_ip        (0x40dc)
#define image_6_tcam_cmd_dst_ipv6_masked        (0x4130)
#define image_6_tcam_cmd_dst_mac        (0x41c0)
#define image_6_tcam_cmd_dst_port        (0x417c)
#define image_6_tcam_cmd_ethertype        (0x3eb8)
#define image_6_tcam_cmd_gem_flow        (0x4010)
#define image_6_tcam_cmd_generic_l2        (0x41ec)
#define image_6_tcam_cmd_generic_l3        (0x4220)
#define image_6_tcam_cmd_generic_l4        (0x4254)
#define image_6_tcam_cmd_ic_submit        (0x3e3c)
#define image_6_tcam_cmd_ingress_port        (0x3ff8)
#define image_6_tcam_cmd_inner_pbit        (0x3f18)
#define image_6_tcam_cmd_inner_tpid        (0x3ea0)
#define image_6_tcam_cmd_inner_vid        (0x3ee8)
#define image_6_tcam_cmd_ip_protocol        (0x3f90)
#define image_6_tcam_cmd_ipv6_label        (0x4028)
#define image_6_tcam_cmd_l3_protocol        (0x3fa8)
#define image_6_tcam_cmd_mc        (0x3f48)
#define image_6_tcam_cmd_mc_l3        (0x3f60)
#define image_6_tcam_cmd_network_layer        (0x3fd8)
#define image_6_tcam_cmd_outer_pbit        (0x3f00)
#define image_6_tcam_cmd_outer_tpid        (0x3e88)
#define image_6_tcam_cmd_outer_vid        (0x3ed0)
#define image_6_tcam_cmd_src_ip        (0x4054)
#define image_6_tcam_cmd_src_ipv6_masked        (0x40a8)
#define image_6_tcam_cmd_src_mac        (0x4194)
#define image_6_tcam_cmd_src_port        (0x4164)
#define image_6_tcam_cmd_tos        (0x3fc0)
#define image_6_tcam_cmd_vlan_num        (0x3f78)

#else

#define image_6_debug_routine        (0x13af)
#define image_6_debug_routine_handler        (0x1)
#define image_6_dhd_timer_1st_wakeup_request        (0x13f2)
#define image_6_dhd_tx_post_update_fifo_wakeup_request        (0x14cc)
#define image_6_dhd_tx_post_wakeup_request        (0x14e1)
#define image_6_initialization_task        (0x2)
#define image_6_processing_header_update_length_calc        (0x6c4)
#define image_6_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x715)
#define image_6_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x708)
#define image_6_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x729)
#define image_6_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x720)
#define image_6_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x711)
#define image_6_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x706)
#define image_6_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x72c)
#define image_6_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x71d)
#define image_6_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x70d)
#define image_6_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x704)
#define image_6_processing_wakeup_request        (0x458)
#define image_6_start_task_debug_routine        (0x13af)
#define image_6_start_task_dhd_timer_1st_wakeup_request        (0x13f2)
#define image_6_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x14cc)
#define image_6_start_task_dhd_tx_post_wakeup_request        (0x14e1)
#define image_6_start_task_initialization_task        (0x2)
#define image_6_start_task_processing_wakeup_request        (0x458)
#define image_6_tcam_cmd_bc        (0xfcc)
#define image_6_tcam_cmd_dst_ip        (0x1037)
#define image_6_tcam_cmd_dst_ipv6_masked        (0x104c)
#define image_6_tcam_cmd_dst_mac        (0x1070)
#define image_6_tcam_cmd_dst_port        (0x105f)
#define image_6_tcam_cmd_ethertype        (0xfae)
#define image_6_tcam_cmd_gem_flow        (0x1004)
#define image_6_tcam_cmd_generic_l2        (0x107b)
#define image_6_tcam_cmd_generic_l3        (0x1088)
#define image_6_tcam_cmd_generic_l4        (0x1095)
#define image_6_tcam_cmd_ic_submit        (0xf8f)
#define image_6_tcam_cmd_ingress_port        (0xffe)
#define image_6_tcam_cmd_inner_pbit        (0xfc6)
#define image_6_tcam_cmd_inner_tpid        (0xfa8)
#define image_6_tcam_cmd_inner_vid        (0xfba)
#define image_6_tcam_cmd_ip_protocol        (0xfe4)
#define image_6_tcam_cmd_ipv6_label        (0x100a)
#define image_6_tcam_cmd_l3_protocol        (0xfea)
#define image_6_tcam_cmd_mc        (0xfd2)
#define image_6_tcam_cmd_mc_l3        (0xfd8)
#define image_6_tcam_cmd_network_layer        (0xff6)
#define image_6_tcam_cmd_outer_pbit        (0xfc0)
#define image_6_tcam_cmd_outer_tpid        (0xfa2)
#define image_6_tcam_cmd_outer_vid        (0xfb4)
#define image_6_tcam_cmd_src_ip        (0x1015)
#define image_6_tcam_cmd_src_ipv6_masked        (0x102a)
#define image_6_tcam_cmd_src_mac        (0x1065)
#define image_6_tcam_cmd_src_port        (0x1059)
#define image_6_tcam_cmd_tos        (0xff0)
#define image_6_tcam_cmd_vlan_num        (0xfde)

#endif


#endif

/* IMAGE 7 LABELS */
#ifndef IMAGE_7_CODE_ADDRESSES
#define IMAGE_7_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_7_debug_routine        (0x4ebc)
#define image_7_debug_routine_handler        (0x4)
#define image_7_initialization_task        (0x8)
#define image_7_processing_header_update_length_calc        (0x1b10)
#define image_7_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x1c54)
#define image_7_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x1c20)
#define image_7_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x1ca4)
#define image_7_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x1c80)
#define image_7_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x1c44)
#define image_7_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x1c18)
#define image_7_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x1cb0)
#define image_7_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x1c74)
#define image_7_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x1c34)
#define image_7_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x1c10)
#define image_7_processing_wakeup_request        (0x1160)
#define image_7_start_task_debug_routine        (0x4ebc)
#define image_7_start_task_initialization_task        (0x8)
#define image_7_start_task_processing_wakeup_request        (0x1160)
#define image_7_tcam_cmd_bc        (0x3f30)
#define image_7_tcam_cmd_dst_ip        (0x40dc)
#define image_7_tcam_cmd_dst_ipv6_masked        (0x4130)
#define image_7_tcam_cmd_dst_mac        (0x41c0)
#define image_7_tcam_cmd_dst_port        (0x417c)
#define image_7_tcam_cmd_ethertype        (0x3eb8)
#define image_7_tcam_cmd_gem_flow        (0x4010)
#define image_7_tcam_cmd_generic_l2        (0x41ec)
#define image_7_tcam_cmd_generic_l3        (0x4220)
#define image_7_tcam_cmd_generic_l4        (0x4254)
#define image_7_tcam_cmd_ic_submit        (0x3e3c)
#define image_7_tcam_cmd_ingress_port        (0x3ff8)
#define image_7_tcam_cmd_inner_pbit        (0x3f18)
#define image_7_tcam_cmd_inner_tpid        (0x3ea0)
#define image_7_tcam_cmd_inner_vid        (0x3ee8)
#define image_7_tcam_cmd_ip_protocol        (0x3f90)
#define image_7_tcam_cmd_ipv6_label        (0x4028)
#define image_7_tcam_cmd_l3_protocol        (0x3fa8)
#define image_7_tcam_cmd_mc        (0x3f48)
#define image_7_tcam_cmd_mc_l3        (0x3f60)
#define image_7_tcam_cmd_network_layer        (0x3fd8)
#define image_7_tcam_cmd_outer_pbit        (0x3f00)
#define image_7_tcam_cmd_outer_tpid        (0x3e88)
#define image_7_tcam_cmd_outer_vid        (0x3ed0)
#define image_7_tcam_cmd_src_ip        (0x4054)
#define image_7_tcam_cmd_src_ipv6_masked        (0x40a8)
#define image_7_tcam_cmd_src_mac        (0x4194)
#define image_7_tcam_cmd_src_port        (0x4164)
#define image_7_tcam_cmd_tos        (0x3fc0)
#define image_7_tcam_cmd_vlan_num        (0x3f78)

#else

#define image_7_debug_routine        (0x13af)
#define image_7_debug_routine_handler        (0x1)
#define image_7_initialization_task        (0x2)
#define image_7_processing_header_update_length_calc        (0x6c4)
#define image_7_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x715)
#define image_7_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x708)
#define image_7_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x729)
#define image_7_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x720)
#define image_7_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x711)
#define image_7_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x706)
#define image_7_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x72c)
#define image_7_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x71d)
#define image_7_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x70d)
#define image_7_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x704)
#define image_7_processing_wakeup_request        (0x458)
#define image_7_start_task_debug_routine        (0x13af)
#define image_7_start_task_initialization_task        (0x2)
#define image_7_start_task_processing_wakeup_request        (0x458)
#define image_7_tcam_cmd_bc        (0xfcc)
#define image_7_tcam_cmd_dst_ip        (0x1037)
#define image_7_tcam_cmd_dst_ipv6_masked        (0x104c)
#define image_7_tcam_cmd_dst_mac        (0x1070)
#define image_7_tcam_cmd_dst_port        (0x105f)
#define image_7_tcam_cmd_ethertype        (0xfae)
#define image_7_tcam_cmd_gem_flow        (0x1004)
#define image_7_tcam_cmd_generic_l2        (0x107b)
#define image_7_tcam_cmd_generic_l3        (0x1088)
#define image_7_tcam_cmd_generic_l4        (0x1095)
#define image_7_tcam_cmd_ic_submit        (0xf8f)
#define image_7_tcam_cmd_ingress_port        (0xffe)
#define image_7_tcam_cmd_inner_pbit        (0xfc6)
#define image_7_tcam_cmd_inner_tpid        (0xfa8)
#define image_7_tcam_cmd_inner_vid        (0xfba)
#define image_7_tcam_cmd_ip_protocol        (0xfe4)
#define image_7_tcam_cmd_ipv6_label        (0x100a)
#define image_7_tcam_cmd_l3_protocol        (0xfea)
#define image_7_tcam_cmd_mc        (0xfd2)
#define image_7_tcam_cmd_mc_l3        (0xfd8)
#define image_7_tcam_cmd_network_layer        (0xff6)
#define image_7_tcam_cmd_outer_pbit        (0xfc0)
#define image_7_tcam_cmd_outer_tpid        (0xfa2)
#define image_7_tcam_cmd_outer_vid        (0xfb4)
#define image_7_tcam_cmd_src_ip        (0x1015)
#define image_7_tcam_cmd_src_ipv6_masked        (0x102a)
#define image_7_tcam_cmd_src_mac        (0x1065)
#define image_7_tcam_cmd_src_port        (0x1059)
#define image_7_tcam_cmd_tos        (0xff0)
#define image_7_tcam_cmd_vlan_num        (0xfde)

#endif


#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#ifndef PC_ADDRESS_INST_IND

#define TCAM_CMD_BC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f30, 0x403c, INVALID_LABEL_ADDRESS, 0x403c, 0x43a8, 0x3f30, 0x3f30}
#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x40dc, 0x41e8, INVALID_LABEL_ADDRESS, 0x41e8, 0x4554, 0x40dc, 0x40dc}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4130, 0x423c, INVALID_LABEL_ADDRESS, 0x423c, 0x45a8, 0x4130, 0x4130}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x41c0, 0x42cc, INVALID_LABEL_ADDRESS, 0x42cc, 0x4638, 0x41c0, 0x41c0}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x417c, 0x4288, INVALID_LABEL_ADDRESS, 0x4288, 0x45f4, 0x417c, 0x417c}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3eb8, 0x3fc4, INVALID_LABEL_ADDRESS, 0x3fc4, 0x4330, 0x3eb8, 0x3eb8}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4010, 0x411c, INVALID_LABEL_ADDRESS, 0x411c, 0x4488, 0x4010, 0x4010}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x41ec, 0x42f8, INVALID_LABEL_ADDRESS, 0x42f8, 0x4664, 0x41ec, 0x41ec}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4220, 0x432c, INVALID_LABEL_ADDRESS, 0x432c, 0x4698, 0x4220, 0x4220}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4254, 0x4360, INVALID_LABEL_ADDRESS, 0x4360, 0x46cc, 0x4254, 0x4254}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e3c, 0x3f48, INVALID_LABEL_ADDRESS, 0x3f48, 0x42b4, 0x3e3c, 0x3e3c}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ff8, 0x4104, INVALID_LABEL_ADDRESS, 0x4104, 0x4470, 0x3ff8, 0x3ff8}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f18, 0x4024, INVALID_LABEL_ADDRESS, 0x4024, 0x4390, 0x3f18, 0x3f18}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ea0, 0x3fac, INVALID_LABEL_ADDRESS, 0x3fac, 0x4318, 0x3ea0, 0x3ea0}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ee8, 0x3ff4, INVALID_LABEL_ADDRESS, 0x3ff4, 0x4360, 0x3ee8, 0x3ee8}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f90, 0x409c, INVALID_LABEL_ADDRESS, 0x409c, 0x4408, 0x3f90, 0x3f90}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4028, 0x4134, INVALID_LABEL_ADDRESS, 0x4134, 0x44a0, 0x4028, 0x4028}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3fa8, 0x40b4, INVALID_LABEL_ADDRESS, 0x40b4, 0x4420, 0x3fa8, 0x3fa8}
#define TCAM_CMD_MC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f48, 0x4054, INVALID_LABEL_ADDRESS, 0x4054, 0x43c0, 0x3f48, 0x3f48}
#define TCAM_CMD_MC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f60, 0x406c, INVALID_LABEL_ADDRESS, 0x406c, 0x43d8, 0x3f60, 0x3f60}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3fd8, 0x40e4, INVALID_LABEL_ADDRESS, 0x40e4, 0x4450, 0x3fd8, 0x3fd8}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f00, 0x400c, INVALID_LABEL_ADDRESS, 0x400c, 0x4378, 0x3f00, 0x3f00}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e88, 0x3f94, INVALID_LABEL_ADDRESS, 0x3f94, 0x4300, 0x3e88, 0x3e88}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ed0, 0x3fdc, INVALID_LABEL_ADDRESS, 0x3fdc, 0x4348, 0x3ed0, 0x3ed0}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4054, 0x4160, INVALID_LABEL_ADDRESS, 0x4160, 0x44cc, 0x4054, 0x4054}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x40a8, 0x41b4, INVALID_LABEL_ADDRESS, 0x41b4, 0x4520, 0x40a8, 0x40a8}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4194, 0x42a0, INVALID_LABEL_ADDRESS, 0x42a0, 0x460c, 0x4194, 0x4194}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4164, 0x4270, INVALID_LABEL_ADDRESS, 0x4270, 0x45dc, 0x4164, 0x4164}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3fc0, 0x40cc, INVALID_LABEL_ADDRESS, 0x40cc, 0x4438, 0x3fc0, 0x3fc0}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f78, 0x4084, INVALID_LABEL_ADDRESS, 0x4084, 0x43f0, 0x3f78, 0x3f78}

#else

#define TCAM_CMD_BC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfcc, 0x100f, INVALID_LABEL_ADDRESS, 0x100f, 0x10ea, 0xfcc, 0xfcc}
#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x1037, 0x107a, INVALID_LABEL_ADDRESS, 0x107a, 0x1155, 0x1037, 0x1037}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x104c, 0x108f, INVALID_LABEL_ADDRESS, 0x108f, 0x116a, 0x104c, 0x104c}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x1070, 0x10b3, INVALID_LABEL_ADDRESS, 0x10b3, 0x118e, 0x1070, 0x1070}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x105f, 0x10a2, INVALID_LABEL_ADDRESS, 0x10a2, 0x117d, 0x105f, 0x105f}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfae, 0xff1, INVALID_LABEL_ADDRESS, 0xff1, 0x10cc, 0xfae, 0xfae}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x1004, 0x1047, INVALID_LABEL_ADDRESS, 0x1047, 0x1122, 0x1004, 0x1004}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x107b, 0x10be, INVALID_LABEL_ADDRESS, 0x10be, 0x1199, 0x107b, 0x107b}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x1088, 0x10cb, INVALID_LABEL_ADDRESS, 0x10cb, 0x11a6, 0x1088, 0x1088}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x1095, 0x10d8, INVALID_LABEL_ADDRESS, 0x10d8, 0x11b3, 0x1095, 0x1095}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf8f, 0xfd2, INVALID_LABEL_ADDRESS, 0xfd2, 0x10ad, 0xf8f, 0xf8f}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xffe, 0x1041, INVALID_LABEL_ADDRESS, 0x1041, 0x111c, 0xffe, 0xffe}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfc6, 0x1009, INVALID_LABEL_ADDRESS, 0x1009, 0x10e4, 0xfc6, 0xfc6}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfa8, 0xfeb, INVALID_LABEL_ADDRESS, 0xfeb, 0x10c6, 0xfa8, 0xfa8}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfba, 0xffd, INVALID_LABEL_ADDRESS, 0xffd, 0x10d8, 0xfba, 0xfba}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfe4, 0x1027, INVALID_LABEL_ADDRESS, 0x1027, 0x1102, 0xfe4, 0xfe4}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x100a, 0x104d, INVALID_LABEL_ADDRESS, 0x104d, 0x1128, 0x100a, 0x100a}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfea, 0x102d, INVALID_LABEL_ADDRESS, 0x102d, 0x1108, 0xfea, 0xfea}
#define TCAM_CMD_MC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfd2, 0x1015, INVALID_LABEL_ADDRESS, 0x1015, 0x10f0, 0xfd2, 0xfd2}
#define TCAM_CMD_MC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfd8, 0x101b, INVALID_LABEL_ADDRESS, 0x101b, 0x10f6, 0xfd8, 0xfd8}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xff6, 0x1039, INVALID_LABEL_ADDRESS, 0x1039, 0x1114, 0xff6, 0xff6}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfc0, 0x1003, INVALID_LABEL_ADDRESS, 0x1003, 0x10de, 0xfc0, 0xfc0}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfa2, 0xfe5, INVALID_LABEL_ADDRESS, 0xfe5, 0x10c0, 0xfa2, 0xfa2}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfb4, 0xff7, INVALID_LABEL_ADDRESS, 0xff7, 0x10d2, 0xfb4, 0xfb4}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x1015, 0x1058, INVALID_LABEL_ADDRESS, 0x1058, 0x1133, 0x1015, 0x1015}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x102a, 0x106d, INVALID_LABEL_ADDRESS, 0x106d, 0x1148, 0x102a, 0x102a}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x1065, 0x10a8, INVALID_LABEL_ADDRESS, 0x10a8, 0x1183, 0x1065, 0x1065}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x1059, 0x109c, INVALID_LABEL_ADDRESS, 0x109c, 0x1177, 0x1059, 0x1059}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xff0, 0x1033, INVALID_LABEL_ADDRESS, 0x1033, 0x110e, 0xff0, 0xff0}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfde, 0x1021, INVALID_LABEL_ADDRESS, 0x1021, 0x10fc, 0xfde, 0xfde}

#endif


#endif

