Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr 27 21:26:44 2019
| Host         : DESKTOP-D4VK0AO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Basys3_Top_timing_summary_routed.rpt -pb Basys3_Top_timing_summary_routed.pb -rpx Basys3_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.006        0.000                      0                 1172        0.058        0.000                      0                 1172        3.750        0.000                       0                   535  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.006        0.000                      0                 1172        0.058        0.000                      0                 1172        3.750        0.000                       0                   535  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 2.359ns (24.312%)  route 7.344ns (75.688%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.568     5.089    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  cpu/id_ex/ex_opr2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  cpu/id_ex/ex_opr2_reg[28]/Q
                         net (fo=20, routed)          1.299     6.906    cpu/id_ex/ex_opr2[28]
    SLICE_X54Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.030 r  cpu/id_ex/mem_alures[24]_i_22/O
                         net (fo=5, routed)           0.963     7.993    cpu/id_ex/mem_alures[24]_i_22_n_1
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  cpu/id_ex/mem_alures[24]_i_12/O
                         net (fo=1, routed)           0.832     8.949    cpu/id_ex/mem_alures[24]_i_12_n_1
    SLICE_X52Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.073 f  cpu/id_ex/mem_alures[24]_i_6/O
                         net (fo=1, routed)           0.541     9.614    cpu/id_ex/mem_alures[24]_i_6_n_1
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.738 r  cpu/id_ex/mem_alures[24]_i_2/O
                         net (fo=3, routed)           0.857    10.595    cpu/if_id/ex_aluop_reg[3]_4
    SLICE_X43Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.719 r  cpu/if_id/ex_opr2[24]_i_2/O
                         net (fo=2, routed)           1.104    11.823    cpu/if_id/ex_opr2_reg[24]
    SLICE_X47Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.947 r  cpu/if_id/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.947    cpu/id/mem_alures_reg[31][0]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    12.483 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766    13.249    cpu/if_id/CO[0]
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.313    13.562 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.162    13.724    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.124    13.848 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.077    cpu/ex_mem/id_inst_reg[30]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.124    14.201 r  cpu/ex_mem/pc[31]_i_1/O
                         net (fo=32, routed)          0.591    14.792    cpu/pc/E[0]
    SLICE_X44Y18         FDCE                                         r  cpu/pc/pc_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.438    14.779    cpu/pc/clk_IBUF_BUFG
    SLICE_X44Y18         FDCE                                         r  cpu/pc/pc_reg[11]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X44Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.799    cpu/pc/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 2.359ns (24.312%)  route 7.344ns (75.688%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.568     5.089    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  cpu/id_ex/ex_opr2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  cpu/id_ex/ex_opr2_reg[28]/Q
                         net (fo=20, routed)          1.299     6.906    cpu/id_ex/ex_opr2[28]
    SLICE_X54Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.030 r  cpu/id_ex/mem_alures[24]_i_22/O
                         net (fo=5, routed)           0.963     7.993    cpu/id_ex/mem_alures[24]_i_22_n_1
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  cpu/id_ex/mem_alures[24]_i_12/O
                         net (fo=1, routed)           0.832     8.949    cpu/id_ex/mem_alures[24]_i_12_n_1
    SLICE_X52Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.073 f  cpu/id_ex/mem_alures[24]_i_6/O
                         net (fo=1, routed)           0.541     9.614    cpu/id_ex/mem_alures[24]_i_6_n_1
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.738 r  cpu/id_ex/mem_alures[24]_i_2/O
                         net (fo=3, routed)           0.857    10.595    cpu/if_id/ex_aluop_reg[3]_4
    SLICE_X43Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.719 r  cpu/if_id/ex_opr2[24]_i_2/O
                         net (fo=2, routed)           1.104    11.823    cpu/if_id/ex_opr2_reg[24]
    SLICE_X47Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.947 r  cpu/if_id/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.947    cpu/id/mem_alures_reg[31][0]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    12.483 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766    13.249    cpu/if_id/CO[0]
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.313    13.562 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.162    13.724    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.124    13.848 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.077    cpu/ex_mem/id_inst_reg[30]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.124    14.201 r  cpu/ex_mem/pc[31]_i_1/O
                         net (fo=32, routed)          0.591    14.792    cpu/pc/E[0]
    SLICE_X45Y18         FDCE                                         r  cpu/pc/pc_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.438    14.779    cpu/pc/clk_IBUF_BUFG
    SLICE_X45Y18         FDCE                                         r  cpu/pc/pc_reg[14]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X45Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.799    cpu/pc/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 2.359ns (24.312%)  route 7.344ns (75.688%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.568     5.089    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  cpu/id_ex/ex_opr2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  cpu/id_ex/ex_opr2_reg[28]/Q
                         net (fo=20, routed)          1.299     6.906    cpu/id_ex/ex_opr2[28]
    SLICE_X54Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.030 r  cpu/id_ex/mem_alures[24]_i_22/O
                         net (fo=5, routed)           0.963     7.993    cpu/id_ex/mem_alures[24]_i_22_n_1
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  cpu/id_ex/mem_alures[24]_i_12/O
                         net (fo=1, routed)           0.832     8.949    cpu/id_ex/mem_alures[24]_i_12_n_1
    SLICE_X52Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.073 f  cpu/id_ex/mem_alures[24]_i_6/O
                         net (fo=1, routed)           0.541     9.614    cpu/id_ex/mem_alures[24]_i_6_n_1
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.738 r  cpu/id_ex/mem_alures[24]_i_2/O
                         net (fo=3, routed)           0.857    10.595    cpu/if_id/ex_aluop_reg[3]_4
    SLICE_X43Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.719 r  cpu/if_id/ex_opr2[24]_i_2/O
                         net (fo=2, routed)           1.104    11.823    cpu/if_id/ex_opr2_reg[24]
    SLICE_X47Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.947 r  cpu/if_id/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.947    cpu/id/mem_alures_reg[31][0]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    12.483 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766    13.249    cpu/if_id/CO[0]
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.313    13.562 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.162    13.724    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.124    13.848 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.077    cpu/ex_mem/id_inst_reg[30]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.124    14.201 r  cpu/ex_mem/pc[31]_i_1/O
                         net (fo=32, routed)          0.591    14.792    cpu/pc/E[0]
    SLICE_X44Y18         FDCE                                         r  cpu/pc/pc_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.438    14.779    cpu/pc/clk_IBUF_BUFG
    SLICE_X44Y18         FDCE                                         r  cpu/pc/pc_reg[17]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X44Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.799    cpu/pc/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 2.359ns (24.312%)  route 7.344ns (75.688%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.568     5.089    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  cpu/id_ex/ex_opr2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  cpu/id_ex/ex_opr2_reg[28]/Q
                         net (fo=20, routed)          1.299     6.906    cpu/id_ex/ex_opr2[28]
    SLICE_X54Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.030 r  cpu/id_ex/mem_alures[24]_i_22/O
                         net (fo=5, routed)           0.963     7.993    cpu/id_ex/mem_alures[24]_i_22_n_1
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  cpu/id_ex/mem_alures[24]_i_12/O
                         net (fo=1, routed)           0.832     8.949    cpu/id_ex/mem_alures[24]_i_12_n_1
    SLICE_X52Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.073 f  cpu/id_ex/mem_alures[24]_i_6/O
                         net (fo=1, routed)           0.541     9.614    cpu/id_ex/mem_alures[24]_i_6_n_1
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.738 r  cpu/id_ex/mem_alures[24]_i_2/O
                         net (fo=3, routed)           0.857    10.595    cpu/if_id/ex_aluop_reg[3]_4
    SLICE_X43Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.719 r  cpu/if_id/ex_opr2[24]_i_2/O
                         net (fo=2, routed)           1.104    11.823    cpu/if_id/ex_opr2_reg[24]
    SLICE_X47Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.947 r  cpu/if_id/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.947    cpu/id/mem_alures_reg[31][0]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    12.483 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766    13.249    cpu/if_id/CO[0]
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.313    13.562 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.162    13.724    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.124    13.848 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.077    cpu/ex_mem/id_inst_reg[30]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.124    14.201 r  cpu/ex_mem/pc[31]_i_1/O
                         net (fo=32, routed)          0.591    14.792    cpu/pc/E[0]
    SLICE_X44Y18         FDCE                                         r  cpu/pc/pc_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.438    14.779    cpu/pc/clk_IBUF_BUFG
    SLICE_X44Y18         FDCE                                         r  cpu/pc/pc_reg[18]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X44Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.799    cpu/pc/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 2.359ns (24.312%)  route 7.344ns (75.688%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.568     5.089    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  cpu/id_ex/ex_opr2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  cpu/id_ex/ex_opr2_reg[28]/Q
                         net (fo=20, routed)          1.299     6.906    cpu/id_ex/ex_opr2[28]
    SLICE_X54Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.030 r  cpu/id_ex/mem_alures[24]_i_22/O
                         net (fo=5, routed)           0.963     7.993    cpu/id_ex/mem_alures[24]_i_22_n_1
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  cpu/id_ex/mem_alures[24]_i_12/O
                         net (fo=1, routed)           0.832     8.949    cpu/id_ex/mem_alures[24]_i_12_n_1
    SLICE_X52Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.073 f  cpu/id_ex/mem_alures[24]_i_6/O
                         net (fo=1, routed)           0.541     9.614    cpu/id_ex/mem_alures[24]_i_6_n_1
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.738 r  cpu/id_ex/mem_alures[24]_i_2/O
                         net (fo=3, routed)           0.857    10.595    cpu/if_id/ex_aluop_reg[3]_4
    SLICE_X43Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.719 r  cpu/if_id/ex_opr2[24]_i_2/O
                         net (fo=2, routed)           1.104    11.823    cpu/if_id/ex_opr2_reg[24]
    SLICE_X47Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.947 r  cpu/if_id/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.947    cpu/id/mem_alures_reg[31][0]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    12.483 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766    13.249    cpu/if_id/CO[0]
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.313    13.562 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.162    13.724    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.124    13.848 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.077    cpu/ex_mem/id_inst_reg[30]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.124    14.201 r  cpu/ex_mem/pc[31]_i_1/O
                         net (fo=32, routed)          0.591    14.792    cpu/pc/E[0]
    SLICE_X45Y18         FDCE                                         r  cpu/pc/pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.438    14.779    cpu/pc/clk_IBUF_BUFG
    SLICE_X45Y18         FDCE                                         r  cpu/pc/pc_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X45Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.799    cpu/pc/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 2.359ns (24.312%)  route 7.344ns (75.688%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.568     5.089    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  cpu/id_ex/ex_opr2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  cpu/id_ex/ex_opr2_reg[28]/Q
                         net (fo=20, routed)          1.299     6.906    cpu/id_ex/ex_opr2[28]
    SLICE_X54Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.030 r  cpu/id_ex/mem_alures[24]_i_22/O
                         net (fo=5, routed)           0.963     7.993    cpu/id_ex/mem_alures[24]_i_22_n_1
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  cpu/id_ex/mem_alures[24]_i_12/O
                         net (fo=1, routed)           0.832     8.949    cpu/id_ex/mem_alures[24]_i_12_n_1
    SLICE_X52Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.073 f  cpu/id_ex/mem_alures[24]_i_6/O
                         net (fo=1, routed)           0.541     9.614    cpu/id_ex/mem_alures[24]_i_6_n_1
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.738 r  cpu/id_ex/mem_alures[24]_i_2/O
                         net (fo=3, routed)           0.857    10.595    cpu/if_id/ex_aluop_reg[3]_4
    SLICE_X43Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.719 r  cpu/if_id/ex_opr2[24]_i_2/O
                         net (fo=2, routed)           1.104    11.823    cpu/if_id/ex_opr2_reg[24]
    SLICE_X47Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.947 r  cpu/if_id/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.947    cpu/id/mem_alures_reg[31][0]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    12.483 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766    13.249    cpu/if_id/CO[0]
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.313    13.562 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.162    13.724    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.124    13.848 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.077    cpu/ex_mem/id_inst_reg[30]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.124    14.201 r  cpu/ex_mem/pc[31]_i_1/O
                         net (fo=32, routed)          0.591    14.792    cpu/pc/E[0]
    SLICE_X45Y18         FDCE                                         r  cpu/pc/pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.438    14.779    cpu/pc/clk_IBUF_BUFG
    SLICE_X45Y18         FDCE                                         r  cpu/pc/pc_reg[29]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X45Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.799    cpu/pc/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 2.359ns (24.312%)  route 7.344ns (75.688%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.568     5.089    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  cpu/id_ex/ex_opr2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  cpu/id_ex/ex_opr2_reg[28]/Q
                         net (fo=20, routed)          1.299     6.906    cpu/id_ex/ex_opr2[28]
    SLICE_X54Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.030 r  cpu/id_ex/mem_alures[24]_i_22/O
                         net (fo=5, routed)           0.963     7.993    cpu/id_ex/mem_alures[24]_i_22_n_1
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  cpu/id_ex/mem_alures[24]_i_12/O
                         net (fo=1, routed)           0.832     8.949    cpu/id_ex/mem_alures[24]_i_12_n_1
    SLICE_X52Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.073 f  cpu/id_ex/mem_alures[24]_i_6/O
                         net (fo=1, routed)           0.541     9.614    cpu/id_ex/mem_alures[24]_i_6_n_1
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.738 r  cpu/id_ex/mem_alures[24]_i_2/O
                         net (fo=3, routed)           0.857    10.595    cpu/if_id/ex_aluop_reg[3]_4
    SLICE_X43Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.719 r  cpu/if_id/ex_opr2[24]_i_2/O
                         net (fo=2, routed)           1.104    11.823    cpu/if_id/ex_opr2_reg[24]
    SLICE_X47Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.947 r  cpu/if_id/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.947    cpu/id/mem_alures_reg[31][0]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    12.483 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766    13.249    cpu/if_id/CO[0]
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.313    13.562 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.162    13.724    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.124    13.848 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.077    cpu/ex_mem/id_inst_reg[30]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.124    14.201 r  cpu/ex_mem/pc[31]_i_1/O
                         net (fo=32, routed)          0.591    14.792    cpu/pc/E[0]
    SLICE_X45Y18         FDCE                                         r  cpu/pc/pc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.438    14.779    cpu/pc/clk_IBUF_BUFG
    SLICE_X45Y18         FDCE                                         r  cpu/pc/pc_reg[6]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X45Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.799    cpu/pc/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 2.359ns (24.392%)  route 7.312ns (75.608%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.568     5.089    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  cpu/id_ex/ex_opr2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  cpu/id_ex/ex_opr2_reg[28]/Q
                         net (fo=20, routed)          1.299     6.906    cpu/id_ex/ex_opr2[28]
    SLICE_X54Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.030 r  cpu/id_ex/mem_alures[24]_i_22/O
                         net (fo=5, routed)           0.963     7.993    cpu/id_ex/mem_alures[24]_i_22_n_1
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  cpu/id_ex/mem_alures[24]_i_12/O
                         net (fo=1, routed)           0.832     8.949    cpu/id_ex/mem_alures[24]_i_12_n_1
    SLICE_X52Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.073 f  cpu/id_ex/mem_alures[24]_i_6/O
                         net (fo=1, routed)           0.541     9.614    cpu/id_ex/mem_alures[24]_i_6_n_1
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.738 r  cpu/id_ex/mem_alures[24]_i_2/O
                         net (fo=3, routed)           0.857    10.595    cpu/if_id/ex_aluop_reg[3]_4
    SLICE_X43Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.719 r  cpu/if_id/ex_opr2[24]_i_2/O
                         net (fo=2, routed)           1.104    11.823    cpu/if_id/ex_opr2_reg[24]
    SLICE_X47Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.947 r  cpu/if_id/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.947    cpu/id/mem_alures_reg[31][0]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    12.483 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766    13.249    cpu/if_id/CO[0]
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.313    13.562 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.162    13.724    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.124    13.848 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.077    cpu/ex_mem/id_inst_reg[30]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.124    14.201 r  cpu/ex_mem/pc[31]_i_1/O
                         net (fo=32, routed)          0.559    14.761    cpu/pc/E[0]
    SLICE_X45Y20         FDCE                                         r  cpu/pc/pc_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.437    14.778    cpu/pc/clk_IBUF_BUFG
    SLICE_X45Y20         FDCE                                         r  cpu/pc/pc_reg[19]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.798    cpu/pc/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 2.359ns (24.392%)  route 7.312ns (75.608%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.568     5.089    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  cpu/id_ex/ex_opr2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  cpu/id_ex/ex_opr2_reg[28]/Q
                         net (fo=20, routed)          1.299     6.906    cpu/id_ex/ex_opr2[28]
    SLICE_X54Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.030 r  cpu/id_ex/mem_alures[24]_i_22/O
                         net (fo=5, routed)           0.963     7.993    cpu/id_ex/mem_alures[24]_i_22_n_1
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  cpu/id_ex/mem_alures[24]_i_12/O
                         net (fo=1, routed)           0.832     8.949    cpu/id_ex/mem_alures[24]_i_12_n_1
    SLICE_X52Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.073 f  cpu/id_ex/mem_alures[24]_i_6/O
                         net (fo=1, routed)           0.541     9.614    cpu/id_ex/mem_alures[24]_i_6_n_1
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.738 r  cpu/id_ex/mem_alures[24]_i_2/O
                         net (fo=3, routed)           0.857    10.595    cpu/if_id/ex_aluop_reg[3]_4
    SLICE_X43Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.719 r  cpu/if_id/ex_opr2[24]_i_2/O
                         net (fo=2, routed)           1.104    11.823    cpu/if_id/ex_opr2_reg[24]
    SLICE_X47Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.947 r  cpu/if_id/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.947    cpu/id/mem_alures_reg[31][0]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    12.483 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766    13.249    cpu/if_id/CO[0]
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.313    13.562 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.162    13.724    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.124    13.848 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.077    cpu/ex_mem/id_inst_reg[30]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.124    14.201 r  cpu/ex_mem/pc[31]_i_1/O
                         net (fo=32, routed)          0.559    14.761    cpu/pc/E[0]
    SLICE_X45Y20         FDCE                                         r  cpu/pc/pc_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.437    14.778    cpu/pc/clk_IBUF_BUFG
    SLICE_X45Y20         FDCE                                         r  cpu/pc/pc_reg[24]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.798    cpu/pc/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 2.359ns (24.392%)  route 7.312ns (75.608%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.568     5.089    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  cpu/id_ex/ex_opr2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  cpu/id_ex/ex_opr2_reg[28]/Q
                         net (fo=20, routed)          1.299     6.906    cpu/id_ex/ex_opr2[28]
    SLICE_X54Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.030 r  cpu/id_ex/mem_alures[24]_i_22/O
                         net (fo=5, routed)           0.963     7.993    cpu/id_ex/mem_alures[24]_i_22_n_1
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  cpu/id_ex/mem_alures[24]_i_12/O
                         net (fo=1, routed)           0.832     8.949    cpu/id_ex/mem_alures[24]_i_12_n_1
    SLICE_X52Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.073 f  cpu/id_ex/mem_alures[24]_i_6/O
                         net (fo=1, routed)           0.541     9.614    cpu/id_ex/mem_alures[24]_i_6_n_1
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.738 r  cpu/id_ex/mem_alures[24]_i_2/O
                         net (fo=3, routed)           0.857    10.595    cpu/if_id/ex_aluop_reg[3]_4
    SLICE_X43Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.719 r  cpu/if_id/ex_opr2[24]_i_2/O
                         net (fo=2, routed)           1.104    11.823    cpu/if_id/ex_opr2_reg[24]
    SLICE_X47Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.947 r  cpu/if_id/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.947    cpu/id/mem_alures_reg[31][0]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    12.483 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766    13.249    cpu/if_id/CO[0]
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.313    13.562 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.162    13.724    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.124    13.848 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.077    cpu/ex_mem/id_inst_reg[30]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.124    14.201 r  cpu/ex_mem/pc[31]_i_1/O
                         net (fo=32, routed)          0.559    14.761    cpu/pc/E[0]
    SLICE_X45Y20         FDCE                                         r  cpu/pc/pc_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.437    14.778    cpu/pc/clk_IBUF_BUFG
    SLICE_X45Y20         FDCE                                         r  cpu/pc/pc_reg[25]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.798    cpu/pc/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                  0.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cpu/ex_mem/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/wb_aluop_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.895%)  route 0.227ns (58.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.446    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X38Y4          FDCE                                         r  cpu/ex_mem/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  cpu/ex_mem/mem_aluop_reg[0]/Q
                         net (fo=3, routed)           0.227     1.838    cpu/mem_wb/wb_aluop0[0]
    SLICE_X35Y6          FDCE                                         r  cpu/mem_wb/wb_aluop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.831     1.958    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X35Y6          FDCE                                         r  cpu/mem_wb/wb_aluop_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y6          FDCE (Hold_fdce_C_D)         0.070     1.779    cpu/mem_wb/wb_aluop_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cpu/id_ex/ex_wraddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_mem/mem_wraddr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.721%)  route 0.239ns (56.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.559     1.442    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X31Y13         FDCE                                         r  cpu/id_ex/ex_wraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  cpu/id_ex/ex_wraddr_reg[1]/Q
                         net (fo=3, routed)           0.239     1.823    cpu/id_ex/ex_wraddr[1]
    SLICE_X36Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  cpu/id_ex/mem_wraddr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    cpu/ex_mem/ex_aluop_reg[0]_3[1]
    SLICE_X36Y14         FDCE                                         r  cpu/ex_mem/mem_wraddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.827     1.954    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X36Y14         FDCE                                         r  cpu/ex_mem/mem_wraddr_reg[1]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y14         FDCE (Hold_fdce_C_D)         0.091     1.796    cpu/ex_mem/mem_wraddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cpu/ex_mem/mem_alures_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/wb_alures_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.544%)  route 0.267ns (65.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.446    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X40Y5          FDCE                                         r  cpu/ex_mem/mem_alures_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  cpu/ex_mem/mem_alures_reg[4]/Q
                         net (fo=3, routed)           0.267     1.854    cpu/mem_wb/D[4]
    SLICE_X33Y5          FDCE                                         r  cpu/mem_wb/wb_alures_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     1.959    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y5          FDCE                                         r  cpu/mem_wb/wb_alures_reg[4]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X33Y5          FDCE (Hold_fdce_C_D)         0.070     1.780    cpu/mem_wb/wb_alures_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_alures_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.137%)  route 0.315ns (62.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.559     1.442    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  cpu/mem_wb/wb_alures_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  cpu/mem_wb/wb_alures_reg[24]/Q
                         net (fo=3, routed)           0.191     1.775    cpu/mem_wb/wb_alures[24]
    SLICE_X33Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  cpu/mem_wb/GPR_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.123     1.943    cpu/rf/GPR_reg_r2_0_31_24_29/DIA0
    SLICE_X34Y14         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.826     1.953    cpu/rf/GPR_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y14         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y14         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.851    cpu/rf/GPR_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cpu/id_ex/ex_wraddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_mem/mem_wraddr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.361%)  route 0.264ns (58.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.559     1.442    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X31Y13         FDCE                                         r  cpu/id_ex/ex_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  cpu/id_ex/ex_wraddr_reg[0]/Q
                         net (fo=3, routed)           0.264     1.847    cpu/id_ex/ex_wraddr[0]
    SLICE_X37Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.892 r  cpu/id_ex/mem_wraddr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    cpu/ex_mem/ex_aluop_reg[0]_3[0]
    SLICE_X37Y13         FDCE                                         r  cpu/ex_mem/mem_wraddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.827     1.954    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X37Y13         FDCE                                         r  cpu/ex_mem/mem_wraddr_reg[0]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X37Y13         FDCE (Hold_fdce_C_D)         0.091     1.796    cpu/ex_mem/mem_wraddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cpu/ex_mem/mem_m_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.048%)  route 0.299ns (67.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.564     1.447    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X45Y3          FDCE                                         r  cpu/ex_mem/mem_m_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  cpu/ex_mem/mem_m_dout_reg[3]/Q
                         net (fo=4, routed)           0.299     1.887    ram/D[3]
    SLICE_X30Y5          FDCE                                         r  ram/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     1.959    ram/CLK
    SLICE_X30Y5          FDCE                                         r  ram/led_reg[3]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X30Y5          FDCE (Hold_fdce_C_D)         0.063     1.773    ram/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu/ex_mem/mem_aluop_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/wb_aluop_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.417%)  route 0.267ns (67.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.446    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X40Y5          FDCE                                         r  cpu/ex_mem/mem_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.128     1.574 r  cpu/ex_mem/mem_aluop_reg[1]/Q
                         net (fo=3, routed)           0.267     1.841    cpu/mem_wb/wb_aluop0[1]
    SLICE_X34Y5          FDCE                                         r  cpu/mem_wb/wb_aluop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.831     1.958    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X34Y5          FDCE                                         r  cpu/mem_wb/wb_aluop_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X34Y5          FDCE (Hold_fdce_C_D)         0.005     1.714    cpu/mem_wb/wb_aluop_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cpu/ex_mem/mem_alures_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/wb_alures_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.013%)  route 0.329ns (69.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.560     1.443    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  cpu/ex_mem/mem_alures_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  cpu/ex_mem/mem_alures_reg[22]/Q
                         net (fo=4, routed)           0.329     1.913    cpu/mem_wb/D[22]
    SLICE_X35Y11         FDCE                                         r  cpu/mem_wb/wb_alures_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.829     1.956    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X35Y11         FDCE                                         r  cpu/mem_wb/wb_alures_reg[22]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y11         FDCE (Hold_fdce_C_D)         0.066     1.773    cpu/mem_wb/wb_alures_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_alures_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.145%)  route 0.343ns (64.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.561     1.444    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X37Y10         FDCE                                         r  cpu/mem_wb/wb_alures_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  cpu/mem_wb/wb_alures_reg[19]/Q
                         net (fo=3, routed)           0.179     1.764    cpu/mem_wb/wb_alures[19]
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  cpu/mem_wb/GPR_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.164     1.973    cpu/rf/GPR_reg_r1_0_31_18_23/DIA1
    SLICE_X34Y10         RAMD32                                       r  cpu/rf/GPR_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.829     1.956    cpu/rf/GPR_reg_r1_0_31_18_23/WCLK
    SLICE_X34Y10         RAMD32                                       r  cpu/rf/GPR_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y10         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.827    cpu/rf/GPR_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_alures_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.450%)  route 0.370ns (66.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.559     1.442    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  cpu/mem_wb/wb_alures_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  cpu/mem_wb/wb_alures_reg[24]/Q
                         net (fo=3, routed)           0.191     1.775    cpu/mem_wb/wb_alures[24]
    SLICE_X33Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  cpu/mem_wb/GPR_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.179     1.998    cpu/rf/GPR_reg_r1_0_31_24_29/DIA0
    SLICE_X34Y15         RAMD32                                       r  cpu/rf/GPR_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.825     1.952    cpu/rf/GPR_reg_r1_0_31_24_29/WCLK
    SLICE_X34Y15         RAMD32                                       r  cpu/rf/GPR_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y15         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.850    cpu/rf/GPR_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y14   cpu/ex_mem/mem_wraddr_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X37Y13   cpu/ex_mem/mem_wraddr_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y13   cpu/ex_mem/mem_wraddr_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y13   cpu/ex_mem/mem_wraddr_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y13   cpu/ex_mem/mem_wreg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X35Y7    cpu/mem_wb/wb_alures_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X37Y9    cpu/mem_wb/wb_alures_reg[20]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y10   cpu/mem_wb/wb_alures_reg[21]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X35Y11   cpu/mem_wb/wb_alures_reg[22]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y6    cpu/rf/GPR_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y6    cpu/rf/GPR_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y6    cpu/rf/GPR_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y6    cpu/rf/GPR_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y6    cpu/rf/GPR_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y6    cpu/rf/GPR_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y6    cpu/rf/GPR_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y6    cpu/rf/GPR_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y7    cpu/rf/GPR_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y6    cpu/rf/GPR_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   cpu/rf/GPR_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   cpu/rf/GPR_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   cpu/rf/GPR_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   cpu/rf/GPR_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   cpu/rf/GPR_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   cpu/rf/GPR_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   cpu/rf/GPR_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   cpu/rf/GPR_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y15   cpu/rf/GPR_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y14   cpu/rf/GPR_reg_r2_0_31_24_29/RAMA/CLK



