<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /><span id="L163">163</span><br /><span id="L164">164</span><br /><span id="L165">165</span><br /><span id="L166">166</span><br /><span id="L167">167</span><br /><span id="L168">168</span><br /><span id="L169">169</span><br /><span id="L170">170</span><br /><span id="L171">171</span><br /><span id="L172">172</span><br /><span id="L173">173</span><br /><span id="L174">174</span><br /><span id="L175">175</span><br /><span id="L176">176</span><br /><span id="L177">177</span><br /><span id="L178">178</span><br /><span id="L179">179</span><br /><span id="L180">180</span><br /><span id="L181">181</span><br /><span id="L182">182</span><br /><span id="L183">183</span><br /><span id="L184">184</span><br /><span id="L185">185</span><br /><span id="L186">186</span><br /><span id="L187">187</span><br /><span id="L188">188</span><br /><span id="L189">189</span><br /><span id="L190">190</span><br /><span id="L191">191</span><br /><span id="L192">192</span><br /><span id="L193">193</span><br /><span id="L194">194</span><br /><span id="L195">195</span><br /><span id="L196">196</span><br /><span id="L197">197</span><br /><span id="L198">198</span><br /><span id="L199">199</span><br /><span id="L200">200</span><br /><span id="L201">201</span><br /><span id="L202">202</span><br /><span id="L203">203</span><br /><span id="L204">204</span><br /><span id="L205">205</span><br /><span id="L206">206</span><br /><span id="L207">207</span><br /><span id="L208">208</span><br /><span id="L209">209</span><br /><span id="L210">210</span><br /><span id="L211">211</span><br /><span id="L212">212</span><br /><span id="L213">213</span><br /><span id="L214">214</span><br /><span id="L215">215</span><br /><span id="L216">216</span><br /><span id="L217">217</span><br /><span id="L218">218</span><br /><span id="L219">219</span><br /><span id="L220">220</span><br /><span id="L221">221</span><br /><span id="L222">222</span><br /><span id="L223">223</span><br /><span id="L224">224</span><br /><span id="L225">225</span><br /><span id="L226">226</span><br /><span id="L227">227</span><br /><span id="L228">228</span><br /><span id="L229">229</span><br /><span id="L230">230</span><br /><span id="L231">231</span><br /><span id="L232">232</span><br /><span id="L233">233</span><br /><span id="L234">234</span><br /><span id="L235">235</span><br /><span id="L236">236</span><br /><span id="L237">237</span><br /><span id="L238">238</span><br /><span id="L239">239</span><br /><span id="L240">240</span><br /><span id="L241">241</span><br /><span id="L242">242</span><br /><span id="L243">243</span><br /><span id="L244">244</span><br /><span id="L245">245</span><br /><span id="L246">246</span><br /><span id="L247">247</span><br /><span id="L248">248</span><br /><span id="L249">249</span><br /><span id="L250">250</span><br /><span id="L251">251</span><br /><span id="L252">252</span><br /><span id="L253">253</span><br /><span id="L254">254</span><br /><span id="L255">255</span><br /><span id="L256">256</span><br /><span id="L257">257</span><br /><span id="L258">258</span><br /><span id="L259">259</span><br /><span id="L260">260</span><br /><span id="L261">261</span><br /><span id="L262">262</span><br /><span id="L263">263</span><br /><span id="L264">264</span><br /><span id="L265">265</span><br /><span id="L266">266</span><br /><span id="L267">267</span><br /><span id="L268">268</span><br /><span id="L269">269</span><br /><span id="L270">270</span><br /><span id="L271">271</span><br /><span id="L272">272</span><br /><span id="L273">273</span><br /><span id="L274">274</span><br /><span id="L275">275</span><br /><span id="L276">276</span><br /><span id="L277">277</span><br /><span id="L278">278</span><br /><span id="L279">279</span><br /><span id="L280">280</span><br /><span id="L281">281</span><br /><span id="L282">282</span><br /><span id="L283">283</span><br /><span id="L284">284</span><br /><span id="L285">285</span><br /><span id="L286">286</span><br /><span id="L287">287</span><br /><span id="L288">288</span><br /><span id="L289">289</span><br /><span id="L290">290</span><br /><span id="L291">291</span><br /><span id="L292">292</span><br /><span id="L293">293</span><br /><span id="L294">294</span><br /><span id="L295">295</span><br /><span id="L296">296</span><br /><span id="L297">297</span><br /><span id="L298">298</span><br /><span id="L299">299</span><br /><span id="L300">300</span><br /><span id="L301">301</span><br /><span id="L302">302</span><br /><span id="L303">303</span><br /><span id="L304">304</span><br /><span id="L305">305</span><br /><span id="L306">306</span><br /><span id="L307">307</span><br /><span id="L308">308</span><br /><span id="L309">309</span><br /><span id="L310">310</span><br /><span id="L311">311</span><br /><span id="L312">312</span><br /><span id="L313">313</span><br /><span id="L314">314</span><br /><span id="L315">315</span><br /><span id="L316">316</span><br /><span id="L317">317</span><br /><span id="L318">318</span><br /><span id="L319">319</span><br /><span id="L320">320</span><br /><span id="L321">321</span><br /><span id="L322">322</span><br /><span id="L323">323</span><br /><span id="L324">324</span><br /><span id="L325">325</span><br /><span id="L326">326</span><br /><span id="L327">327</span><br /><span id="L328">328</span><br /><span id="L329">329</span><br /><span id="L330">330</span><br /><span id="L331">331</span><br /><span id="L332">332</span><br /><span id="L333">333</span><br /><span id="L334">334</span><br /><span id="L335">335</span><br /><span id="L336">336</span><br /><span id="L337">337</span><br /><span id="L338">338</span><br /><span id="L339">339</span><br /><span id="L340">340</span><br /><span id="L341">341</span><br /><span id="L342">342</span><br /><span id="L343">343</span><br /><span id="L344">344</span><br /><span id="L345">345</span><br /><span id="L346">346</span><br /><span id="L347">347</span><br /><span id="L348">348</span><br /><span id="L349">349</span><br /><span id="L350">350</span><br /><span id="L351">351</span><br /><span id="L352">352</span><br /><span id="L353">353</span><br /><span id="L354">354</span><br /><span id="L355">355</span><br /><span id="L356">356</span><br /><span id="L357">357</span><br /><span id="L358">358</span><br /><span id="L359">359</span><br /><span id="L360">360</span><br /><span id="L361">361</span><br /><span id="L362">362</span><br /><span id="L363">363</span><br /><span id="L364">364</span><br /><span id="L365">365</span><br /><span id="L366">366</span><br /><span id="L367">367</span><br /><span id="L368">368</span><br /><span id="L369">369</span><br /><span id="L370">370</span><br /><span id="L371">371</span><br /><span id="L372">372</span><br /><span id="L373">373</span><br /><span id="L374">374</span><br /><span id="L375">375</span><br /><span id="L376">376</span><br /><span id="L377">377</span><br /><span id="L378">378</span><br /><span id="L379">379</span><br /><span id="L380">380</span><br /><span id="L381">381</span><br /><span id="L382">382</span><br /><span id="L383">383</span><br /><span id="L384">384</span><br /><span id="L385">385</span><br /><span id="L386">386</span><br /><span id="L387">387</span><br /><span id="L388">388</span><br /><span id="L389">389</span><br /><span id="L390">390</span><br /><span id="L391">391</span><br /><span id="L392">392</span><br /><span id="L393">393</span><br /><span id="L394">394</span><br /><span id="L395">395</span><br /><span id="L396">396</span><br /><span id="L397">397</span><br /><span id="L398">398</span><br /><span id="L399">399</span><br /><span id="L400">400</span><br /><span id="L401">401</span><br /><span id="L402">402</span><br /><span id="L403">403</span><br /><span id="L404">404</span><br /><span id="L405">405</span><br /><span id="L406">406</span><br /><span id="L407">407</span><br /><span id="L408">408</span><br /><span id="L409">409</span><br /><span id="L410">410</span><br /><span id="L411">411</span><br /><span id="L412">412</span><br /><span id="L413">413</span><br /><span id="L414">414</span><br /><span id="L415">415</span><br /><span id="L416">416</span><br /><span id="L417">417</span><br /><span id="L418">418</span><br /><span id="L419">419</span><br /><span id="L420">420</span><br /><span id="L421">421</span><br /><span id="L422">422</span><br /><span id="L423">423</span><br /><span id="L424">424</span><br /><span id="L425">425</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">/* Machine-mode and supervisor-mode functionality. */</span>

<span class="sail-keyword">function</span> <span class="sail-id">effectivePrivilege</span>(<span class="sail-id">t</span> : <span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>), <span class="sail-id">m</span> : <span class="sail-id">Mstatus</span>, <span class="sail-id">priv</span> : <span class="sail-id">Privilege</span>) -&gt; <span class="sail-id">Privilege</span> =
  <span class="sail-keyword">if</span>   <span class="sail-id">t</span> <span class="sail-operator">!=</span> <span class="sail-id">InstructionFetch</span>() <span class="sail-operator">&amp;</span> <span class="sail-id">m</span>[<span class="sail-id">MPRV</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span>
  <span class="sail-keyword">then</span> <a href=".././riscv_types.html#L68"><span class="sail-id">privLevel_of_bits</span></a>(<span class="sail-id">m</span>[<span class="sail-id">MPP</span>])
  <span class="sail-keyword">else</span> <span class="sail-id">priv</span>

<span class="sail-comment">/* CSR access control */</span>

<span class="sail-keyword">function</span> <span class="sail-id">csrAccess</span>(<span class="sail-id">csr</span> : <span class="sail-id">csreg</span>) -&gt; <span class="sail-id">csrRW</span> = <span class="sail-id">csr</span>[<span class="sail-literal">11</span>..<span class="sail-literal">10</span>]
<span class="sail-keyword">function</span> <span class="sail-id">csrPriv</span>(<span class="sail-id">csr</span> : <span class="sail-id">csreg</span>) -&gt; <span class="sail-id">priv_level</span> = <span class="sail-id">csr</span>[<span class="sail-literal">9</span>..<span class="sail-literal">8</span>]

<span class="sail-comment">// Check that the CSR access is made with sufficient privilege.
</span><span class="sail-keyword">function</span> <span class="sail-id">check_CSR_priv</span>(<span class="sail-id">csr</span> : <span class="sail-id">csreg</span>, <span class="sail-id">p</span> : <span class="sail-id">Privilege</span>) -&gt; <span class="sail-id">bool</span> =
  <a href=".././riscv_types.html#L67"><span class="sail-id">privLevel_to_bits</span></a>(<span class="sail-id">p</span>) <a href=".././prelude.html#L163"><span class="sail-operator">&gt;=_u</span></a> <a href=".././riscv_sys_control.html#L19"><span class="sail-id">csrPriv</span></a>(<span class="sail-id">csr</span>)

<span class="sail-comment">// Check that the CSR access isn't a write and read-only.
</span><span class="sail-keyword">function</span> <span class="sail-id">check_CSR_access</span>(<span class="sail-id">csr</span> : <span class="sail-id">csreg</span>, <span class="sail-id">isWrite</span> : <span class="sail-id">bool</span>) -&gt; <span class="sail-id">bool</span> =
  <a href=".././prelude.html#L29"><span class="sail-id">not</span></a>(<span class="sail-id">isWrite</span> <span class="sail-operator">&amp;</span> (<a href=".././riscv_sys_control.html#L18"><span class="sail-id">csrAccess</span></a>(<span class="sail-id">csr</span>) <span class="sail-operator">==</span> <span class="sail-literal">0b11</span>))

<span class="sail-keyword">function</span> <span class="sail-id">check_TVM_SATP</span>(<span class="sail-id">csr</span> : <span class="sail-id">csreg</span>, <span class="sail-id">p</span> : <span class="sail-id">Privilege</span>) -&gt; <span class="sail-id">bool</span> =
  <a href=".././prelude.html#L29"><span class="sail-id">not</span></a>(<span class="sail-id">csr</span> <span class="sail-operator">==</span> <span class="sail-literal">0x180</span> <span class="sail-operator">&amp;</span> <span class="sail-id">p</span> <span class="sail-operator">==</span> <span class="sail-id">Supervisor</span> <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">TVM</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span>)

<span class="sail-comment">// There are several features that are controlled by machine/supervisor enable
</span><span class="sail-comment">// bits (m/senvcfg, m/scounteren, etc.). This abstracts that logic.
</span><span class="sail-keyword">function</span> <span class="sail-id">feature_enabled_for_priv</span>(<span class="sail-id">p</span> : <span class="sail-id">Privilege</span>, <span class="sail-id">machine_enable_bit</span> : <span class="sail-id">bit</span>, <span class="sail-id">supervisor_enable_bit</span> : <span class="sail-id">bit</span>) -&gt; <span class="sail-id">bool</span> = <span class="sail-keyword">match</span> <span class="sail-id">p</span> {
  <span class="sail-id">Machine</span> =&gt; <span class="sail-literal">true</span>,
  <span class="sail-id">Supervisor</span> =&gt; <span class="sail-id">machine_enable_bit</span> <span class="sail-operator">==</span> <span class="sail-literal">bitone</span>,
  <span class="sail-id">User</span> =&gt; <span class="sail-id">machine_enable_bit</span> <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-operator">&amp;</span> (<a href=".././prelude.html#L29"><span class="sail-id">not</span></a>(<a href=".././riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_S</span>)) <span class="sail-operator">|</span> <span class="sail-id">supervisor_enable_bit</span> <span class="sail-operator">==</span> <span class="sail-literal">bitone</span>),
}

<span class="sail-comment">// Return true if the counter is enabled OR the CSR is not a counter.
</span><span class="sail-keyword">function</span> <span class="sail-id">check_Counteren</span>(<span class="sail-id">csr</span> : <span class="sail-id">csreg</span>, <span class="sail-id">p</span> : <span class="sail-id">Privilege</span>) -&gt; <span class="sail-id">bool</span> = {
  <span class="sail-comment">// Check if it is not a counter.
</span>  <span class="sail-keyword">if</span> <span class="sail-id">csr</span> <a href=".././prelude.html#L160"><span class="sail-operator">&lt;_u</span></a> <span class="sail-literal">0xC00</span> <span class="sail-operator">|</span> <span class="sail-literal">0xC1F</span> <a href=".././prelude.html#L160"><span class="sail-operator">&lt;_u</span></a> <span class="sail-id">csr</span> <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-literal">true</span>;

  <span class="sail-comment">// Check the relevant bit in m/scounteren.
</span>  <span class="sail-keyword">let</span> <span class="sail-id">index</span> = <span class="sail-id">unsigned</span>(<span class="sail-id">csr</span>[<span class="sail-literal">4</span> .. <span class="sail-literal">0</span>]);
  <a href=".././riscv_sys_control.html#L34"><span class="sail-id">feature_enabled_for_priv</span></a>(<span class="sail-id">p</span>, <a href=".././riscv_sys_regs.html#L642"><span class="sail-id">mcounteren</span></a>.<span class="sail-id">bits</span>[<span class="sail-id">index</span>], <a href=".././riscv_sys_regs.html#L630"><span class="sail-id">scounteren</span></a>.<span class="sail-id">bits</span>[<span class="sail-id">index</span>])
}

<span class="sail-comment">// Return true if the stimecmp[h] CSR is accessible OR the CSR is not stimecmp[h].
</span><span class="sail-keyword">function</span> <span class="sail-id">check_Stimecmp</span>(<span class="sail-id">csr</span> : <span class="sail-id">csreg</span>, <span class="sail-id">p</span> : <span class="sail-id">Privilege</span>) -&gt; <span class="sail-id">bool</span> = {
  <span class="sail-comment">// Check if it is not stimecmp.
</span>  <span class="sail-keyword">if</span> <span class="sail-id">csr</span> <span class="sail-operator">!=</span> <span class="sail-literal">0x14D</span> <span class="sail-operator">&amp;</span> <span class="sail-id">csr</span> <span class="sail-operator">!=</span> <span class="sail-literal">0x15D</span> <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-literal">true</span>;

  <span class="sail-id">p</span> <span class="sail-operator">==</span> <span class="sail-id">Machine</span> <span class="sail-operator">|</span> (<span class="sail-id">p</span> <span class="sail-operator">==</span> <span class="sail-id">Supervisor</span> <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_regs.html#L642"><span class="sail-id">mcounteren</span></a>[<span class="sail-id">TM</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span> <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_regs.html#L410"><span class="sail-id">menvcfg</span></a>[<span class="sail-id">STCE</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span>)
}

<span class="sail-comment">/* Seed may only be accessed if we are doing a write, and access has been
 * allowed in the current priv mode
 */</span>
<span class="sail-keyword">function</span> <span class="sail-id">check_seed_CSR</span> (<span class="sail-id">csr</span> : <span class="sail-id">csreg</span>, <span class="sail-id">p</span> : <span class="sail-id">Privilege</span>, <span class="sail-id">isWrite</span> : <span class="sail-id">bool</span>) -&gt; <span class="sail-id">bool</span> = {
  <span class="sail-keyword">if</span> <a href=".././prelude.html#L29"><span class="sail-id">not</span></a>(<span class="sail-id">csr</span> <span class="sail-operator">==</span> <span class="sail-literal">0x015</span>) <span class="sail-keyword">then</span> {
    <span class="sail-literal">true</span>
  } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <a href=".././prelude.html#L29"><span class="sail-id">not</span></a>(<span class="sail-id">isWrite</span>) <span class="sail-keyword">then</span> {
    <span class="sail-comment">/* Read-only access to the seed CSR is not allowed */</span>
    <span class="sail-literal">false</span>
  } <span class="sail-keyword">else</span> {
    <span class="sail-keyword">match</span> (<span class="sail-id">p</span>) {
      <span class="sail-id">Machine</span> =&gt; <span class="sail-literal">true</span>,
      <span class="sail-id">Supervisor</span> =&gt; <a href=".././riscv_sys_regs.html#L327"><span class="sail-id">mseccfg</span></a>[<span class="sail-id">SSEED</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span>,
      <span class="sail-id">User</span> =&gt; <a href=".././riscv_sys_regs.html#L327"><span class="sail-id">mseccfg</span></a>[<span class="sail-id">USEED</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span>,
    }
  }
}

<span class="sail-keyword">function</span> <span class="sail-id">check_CSR</span>(<span class="sail-id">csr</span> : <span class="sail-id">csreg</span>, <span class="sail-id">p</span> : <span class="sail-id">Privilege</span>, <span class="sail-id">isWrite</span> : <span class="sail-id">bool</span>) -&gt; <span class="sail-id">bool</span> =
    <a href=".././riscv_csr_begin.html#L22"><span class="sail-id">is_CSR_defined</span></a>(<span class="sail-id">csr</span>)
  <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_control.html#L22"><span class="sail-id">check_CSR_priv</span></a>(<span class="sail-id">csr</span>, <span class="sail-id">p</span>)
  <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_control.html#L26"><span class="sail-id">check_CSR_access</span></a>(<span class="sail-id">csr</span>, <span class="sail-id">isWrite</span>)
  <span class="sail-comment">// TODO: If we add `p` back to is_CSR_defined() we could move these three
</span>  <span class="sail-comment">// check_ functions back there. We should also rename is_CSR_defined()
</span>  <span class="sail-comment">// to is_CSR_accessible() or similar.
</span>  <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_control.html#L29"><span class="sail-id">check_TVM_SATP</span></a>(<span class="sail-id">csr</span>, <span class="sail-id">p</span>)
  <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_control.html#L41"><span class="sail-id">check_Counteren</span></a>(<span class="sail-id">csr</span>, <span class="sail-id">p</span>)
  <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_control.html#L51"><span class="sail-id">check_Stimecmp</span></a>(<span class="sail-id">csr</span>, <span class="sail-id">p</span>)
  <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_control.html#L61"><span class="sail-id">check_seed_CSR</span></a>(<span class="sail-id">csr</span>, <span class="sail-id">p</span>, <span class="sail-id">isWrite</span>)

<span class="sail-comment">/* Exception delegation: given an exception and the privilege at which
 * it occurred, returns the privilege at which it should be handled.
 */</span>
<span class="sail-keyword">function</span> <span class="sail-id">exception_delegatee</span>(<span class="sail-id">e</span> : <span class="sail-id">ExceptionType</span>, <span class="sail-id">p</span> : <span class="sail-id">Privilege</span>) -&gt; <span class="sail-id">Privilege</span> = {
  <span class="sail-keyword">let</span> <span class="sail-id">idx</span>   = <a href=".././riscv_types.html#L169"><span class="sail-id">num_of_ExceptionType</span></a>(<span class="sail-id">e</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">super</span> = <a href=".././prelude.html#L111"><span class="sail-id">bit_to_bool</span></a>(<a href=".././riscv_sys_regs.html#L511"><span class="sail-id">medeleg</span></a>.<span class="sail-id">bits</span>[<span class="sail-id">idx</span>]);
  <span class="sail-keyword">let</span> <span class="sail-id">deleg</span> = <span class="sail-keyword">if</span> <a href=".././riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_S</span>) <span class="sail-operator">&amp;</span> <span class="sail-id">super</span> <span class="sail-keyword">then</span> <span class="sail-id">Supervisor</span> <span class="sail-keyword">else</span> <span class="sail-id">Machine</span>;
  <span class="sail-comment">/* We cannot transition to a less-privileged mode. */</span>
  <span class="sail-keyword">if</span>   <a href=".././riscv_types.html#L67"><span class="sail-id">privLevel_to_bits</span></a>(<span class="sail-id">deleg</span>) <a href=".././prelude.html#L160"><span class="sail-operator">&lt;_u</span></a> <a href=".././riscv_types.html#L67"><span class="sail-id">privLevel_to_bits</span></a>(<span class="sail-id">p</span>)
  <span class="sail-keyword">then</span> <span class="sail-id">p</span> <span class="sail-keyword">else</span> <span class="sail-id">deleg</span>
}

<span class="sail-comment">/* Interrupts are prioritized in privilege order, and for each
 * privilege, in the order: external, software, timers.
 */</span>
<span class="sail-keyword">function</span> <span class="sail-id">findPendingInterrupt</span>(<span class="sail-id">ip</span> : <span class="sail-id">xlenbits</span>) -&gt; <span class="sail-id">option</span>(<span class="sail-id">InterruptType</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">ip</span> = <span class="sail-id">Mk_Minterrupts</span>(<span class="sail-id">ip</span>);
  <span class="sail-keyword">if</span>      <span class="sail-id">ip</span>[<span class="sail-id">MEI</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span> <span class="sail-keyword">then</span> <span class="sail-id">Some</span>(<span class="sail-id">I_M_External</span>)
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">ip</span>[<span class="sail-id">MSI</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span> <span class="sail-keyword">then</span> <span class="sail-id">Some</span>(<span class="sail-id">I_M_Software</span>)
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">ip</span>[<span class="sail-id">MTI</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span> <span class="sail-keyword">then</span> <span class="sail-id">Some</span>(<span class="sail-id">I_M_Timer</span>)
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">ip</span>[<span class="sail-id">SEI</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span> <span class="sail-keyword">then</span> <span class="sail-id">Some</span>(<span class="sail-id">I_S_External</span>)
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">ip</span>[<span class="sail-id">SSI</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span> <span class="sail-keyword">then</span> <span class="sail-id">Some</span>(<span class="sail-id">I_S_Software</span>)
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">ip</span>[<span class="sail-id">STI</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span> <span class="sail-keyword">then</span> <span class="sail-id">Some</span>(<span class="sail-id">I_S_Timer</span>)
  <span class="sail-keyword">else</span>                        <span class="sail-id">None</span>()
}

<span class="sail-comment">/* Given the current privilege level, return the pending set
 * of interrupts for the highest privilege that has any pending.
 *
 * We don't use the lowered views of {xie,xip} here, since the spec
 * allows for example the M_Timer to be delegated to the S-mode.
 *
 * This is used when the hart is in the Active state.
 */</span>
<span class="sail-keyword">function</span> <span class="sail-id">getPendingSet</span>(<span class="sail-id">priv</span> : <span class="sail-id">Privilege</span>) -&gt; <span class="sail-id">option</span>((<span class="sail-id">xlenbits</span>, <span class="sail-id">Privilege</span>)) = {
  <span class="sail-comment">// mideleg can only be non-zero if we support Supervisor mode.
</span>  <span class="sail-keyword">assert</span>(<a href=".././riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_S</span>) <span class="sail-operator">|</span> <a href=".././riscv_sys_regs.html#L512"><span class="sail-id">mideleg</span></a>.<span class="sail-id">bits</span> <span class="sail-operator">==</span> <a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>());

  <span class="sail-keyword">let</span> <span class="sail-id">pending_m</span> = <a href=".././riscv_sys_regs.html#L510"><span class="sail-id">mip</span></a>.<span class="sail-id">bits</span> <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_regs.html#L509"><span class="sail-id">mie</span></a>.<span class="sail-id">bits</span> <span class="sail-operator">&amp;</span> <span class="sail-id">~</span>(<a href=".././riscv_sys_regs.html#L512"><span class="sail-id">mideleg</span></a>.<span class="sail-id">bits</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">pending_s</span> = <a href=".././riscv_sys_regs.html#L510"><span class="sail-id">mip</span></a>.<span class="sail-id">bits</span> <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_regs.html#L509"><span class="sail-id">mie</span></a>.<span class="sail-id">bits</span> <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_regs.html#L512"><span class="sail-id">mideleg</span></a>.<span class="sail-id">bits</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">mIE</span> = (<span class="sail-id">priv</span> <span class="sail-operator">==</span> <span class="sail-id">Machine</span>    <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MIE</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span>) <span class="sail-operator">|</span> <span class="sail-id">priv</span> <span class="sail-operator">==</span> <span class="sail-id">Supervisor</span> <span class="sail-operator">|</span> <span class="sail-id">priv</span> <span class="sail-operator">==</span> <span class="sail-id">User</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">sIE</span> = (<span class="sail-id">priv</span> <span class="sail-operator">==</span> <span class="sail-id">Supervisor</span> <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">SIE</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span>) <span class="sail-operator">|</span> <span class="sail-id">priv</span> <span class="sail-operator">==</span> <span class="sail-id">User</span>;

  <span class="sail-keyword">if</span>      <span class="sail-id">mIE</span> <span class="sail-operator">&amp;</span> (<span class="sail-id">pending_m</span> <span class="sail-operator">!=</span> <a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>()) <span class="sail-keyword">then</span> <span class="sail-id">Some</span>((<span class="sail-id">pending_m</span>, <span class="sail-id">Machine</span>))
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">sIE</span> <span class="sail-operator">&amp;</span> (<span class="sail-id">pending_s</span> <span class="sail-operator">!=</span> <a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>()) <span class="sail-keyword">then</span> <span class="sail-id">Some</span>((<span class="sail-id">pending_s</span>, <span class="sail-id">Supervisor</span>))
  <span class="sail-keyword">else</span> <span class="sail-id">None</span>()
}

<span class="sail-comment">/* Check if a locally enabled interrupt is pending.
 *
 * This does not examine the global enable bits (MIE and SIE in
 * mstatus) and their delegation in mideleg. It does honor the
 * local interrupt enables in mie.
 *
 * This is used when the hart is in the Waiting state, caused by
 * instructions such as WFI and WRS.{NTO,STO}.
 *
 * The relevant detail in the privileged spec is:
 * https://riscv.github.io/riscv-isa-manual/snapshot/privileged/#wfi
 *
 * "The operation of WFI must be unaffected by the global interrupt
 * bits in mstatus (MIE and SIE) and the delegation register mideleg
 * (i.e., the hart must resume if a locally enabled interrupt becomes
 * pending, even if it has been delegated to a less-privileged mode),
 * but should honor the individual interrupt enables (e.g, MTIE)
 * (i.e., implementations should avoid resuming the hart if the
 * interrupt is pending but not individually enabled)."
 */</span>
<span class="sail-keyword">function</span> <span class="sail-id">shouldWakeForInterrupt</span>() -&gt; <span class="sail-id">bool</span> = {
  (<a href=".././riscv_sys_regs.html#L510"><span class="sail-id">mip</span></a>.<span class="sail-id">bits</span> <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_regs.html#L509"><span class="sail-id">mie</span></a>.<span class="sail-id">bits</span>) <span class="sail-operator">!=</span> <a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>()
}

<span class="sail-comment">/* Examine the current interrupt state and return an interrupt to be *
 * handled (if any), and the privilege it should be handled at.
 */</span>
<span class="sail-keyword">function</span> <span class="sail-id">dispatchInterrupt</span>(<span class="sail-id">priv</span> : <span class="sail-id">Privilege</span>) -&gt; <span class="sail-id">option</span>((<span class="sail-id">InterruptType</span>, <span class="sail-id">Privilege</span>)) = {
  <span class="sail-keyword">match</span> <a href=".././riscv_sys_control.html#L122"><span class="sail-id">getPendingSet</span></a>(<span class="sail-id">priv</span>) {
    <span class="sail-id">None</span>()       =&gt; <span class="sail-id">None</span>(),
    <span class="sail-id">Some</span>(<span class="sail-id">ip</span>, <span class="sail-id">p</span>)  =&gt; <span class="sail-keyword">match</span> <a href=".././riscv_sys_control.html#L103"><span class="sail-id">findPendingInterrupt</span></a>(<span class="sail-id">ip</span>) {
                      <span class="sail-id">None</span>()  =&gt; <span class="sail-id">None</span>(),
                      <span class="sail-id">Some</span>(<span class="sail-id">i</span>) =&gt; <span class="sail-id">Some</span>((<span class="sail-id">i</span>, <span class="sail-id">p</span>)),
                    }
  }
}

<span class="sail-comment">/* types of privilege transitions */</span>

<span class="sail-keyword">union</span> <span class="sail-id">ctl_result</span> = {
  <span class="sail-id">CTL_TRAP</span> : <span class="sail-id">sync_exception</span>,
  <span class="sail-id">CTL_SRET</span> : <span class="sail-id">unit</span>,
  <span class="sail-id">CTL_MRET</span> : <span class="sail-id">unit</span>,
}

<span class="sail-comment">/* trap value */</span>

<span class="sail-keyword">function</span> <span class="sail-id">tval</span>(<span class="sail-id">excinfo</span> : <span class="sail-id">option</span>(<span class="sail-id">xlenbits</span>)) -&gt; <span class="sail-id">xlenbits</span> = {
  <span class="sail-keyword">match</span> (<span class="sail-id">excinfo</span>) {
    <span class="sail-id">Some</span>(<span class="sail-id">e</span>) =&gt; <span class="sail-id">e</span>,
    <span class="sail-id">None</span>()  =&gt; <a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>()
  }
}

<span class="sail-keyword">function</span> <span class="sail-id">track_trap</span>(<span class="sail-id">p</span> : <span class="sail-id">Privilege</span>) -&gt; <span class="sail-id">unit</span> = {
  <a href=".././riscv_callbacks.html#L55"><span class="sail-id">long_csr_write_callback</span></a>(<span class="sail-string">"mstatus"</span>, <span class="sail-string">"mstatush"</span>, <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>.<span class="sail-id">bits</span>);
  <span class="sail-keyword">match</span> (<span class="sail-id">p</span>) {
    <span class="sail-id">Machine</span> =&gt; {
      <span class="sail-id">csr_write_callback</span>(<span class="sail-string">"mcause"</span>, <a href=".././riscv_sys_regs.html#L560"><span class="sail-id">mcause</span></a>.<span class="sail-id">bits</span>);
      <span class="sail-id">csr_write_callback</span>(<span class="sail-string">"mtval"</span>, <a href=".././riscv_sys_regs.html#L600"><span class="sail-id">mtval</span></a>);
      <span class="sail-id">csr_write_callback</span>(<span class="sail-string">"mepc"</span>, <a href=".././riscv_sys_regs.html#L580"><span class="sail-id">mepc</span></a>);
    },
    <span class="sail-id">Supervisor</span> =&gt; {
      <span class="sail-id">csr_write_callback</span>(<span class="sail-string">"scause"</span>, <a href=".././riscv_sys_regs.html#L856"><span class="sail-id">scause</span></a>.<span class="sail-id">bits</span>);
      <span class="sail-id">csr_write_callback</span>(<span class="sail-string">"stval"</span>, <a href=".././riscv_sys_regs.html#L857"><span class="sail-id">stval</span></a>);
      <span class="sail-id">csr_write_callback</span>(<span class="sail-string">"sepc"</span>, <a href=".././riscv_sys_regs.html#L855"><span class="sail-id">sepc</span></a>);
    },
    <span class="sail-id">User</span> =&gt; <a href=".././riscv_errors.html#L20"><span class="sail-id">internal_error</span></a>(<span class="sail-id">__FILE__</span>, <span class="sail-id">__LINE__</span>, <span class="sail-string">"Invalid privilege level"</span>),
  };
}

<span class="sail-comment">/* handle exceptional ctl flow by updating nextPC and operating privilege */</span>
<span class="sail-keyword">function</span> <span class="sail-id">trap_handler</span>(<span class="sail-id">del_priv</span> : <span class="sail-id">Privilege</span>, <span class="sail-id">intr</span> : <span class="sail-id">bool</span>, <span class="sail-id">c</span> : <span class="sail-id">exc_code</span>, <span class="sail-id">pc</span> : <span class="sail-id">xlenbits</span>, <span class="sail-id">info</span> : <span class="sail-id">option</span>(<span class="sail-id">xlenbits</span>), <span class="sail-id">ext</span> : <span class="sail-id">option</span>(<span class="sail-id">ext_exception</span>))
                     -&gt; <span class="sail-id">xlenbits</span> = {
  <a href=".././riscv_callbacks.html#L32"><span class="sail-id">trap_callback</span></a>();
  <span class="sail-keyword">if</span>   <a href=".././prelude.html#L78"><span class="sail-id">get_config_print_platform</span></a>()
  <span class="sail-keyword">then</span> <a href=".././prelude.html#L67"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"handling "</span> <span class="sail-operator">^</span> (<span class="sail-keyword">if</span> <span class="sail-id">intr</span> <span class="sail-keyword">then</span> <span class="sail-string">"int#"</span> <span class="sail-keyword">else</span> <span class="sail-string">"exc#"</span>)
                      <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">c</span>) <span class="sail-operator">^</span> <span class="sail-string">" at priv "</span> <span class="sail-operator">^</span> <span class="sail-id">to_str</span>(<span class="sail-id">del_priv</span>)
                      <span class="sail-operator">^</span> <span class="sail-string">" with tval "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href=".././riscv_sys_control.html#L184"><span class="sail-id">tval</span></a>(<span class="sail-id">info</span>)));

  <span class="sail-keyword">match</span> (<span class="sail-id">del_priv</span>) {
    <span class="sail-id">Machine</span> =&gt; {
       <a href=".././riscv_sys_regs.html#L560"><span class="sail-id">mcause</span></a>[<span class="sail-id">IsInterrupt</span>] = <a href=".././prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(<span class="sail-id">intr</span>);
       <a href=".././riscv_sys_regs.html#L560"><span class="sail-id">mcause</span></a>[<span class="sail-id">Cause</span>]       = <a href=".././prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">c</span>);

       <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MPIE</span>] = <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MIE</span>];
       <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MIE</span>]  = <span class="sail-literal">0b0</span>;
       <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MPP</span>]  = <a href=".././riscv_types.html#L67"><span class="sail-id">privLevel_to_bits</span></a>(<a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>);
       <a href=".././riscv_sys_regs.html#L600"><span class="sail-id">mtval</span></a>         = <a href=".././riscv_sys_control.html#L184"><span class="sail-id">tval</span></a>(<span class="sail-id">info</span>);
       <a href=".././riscv_sys_regs.html#L580"><span class="sail-id">mepc</span></a>          = <span class="sail-id">pc</span>;

       <a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a> = <span class="sail-id">del_priv</span>;

       <a href=".././riscv_sys_exceptions.html#L18"><span class="sail-id">handle_trap_extension</span></a>(<span class="sail-id">del_priv</span>, <span class="sail-id">pc</span>, <span class="sail-id">ext</span>);

       <a href=".././riscv_sys_control.html#L191"><span class="sail-id">track_trap</span></a>(<span class="sail-id">del_priv</span>);

       <a href=".././riscv_sys_exceptions.html#L21"><span class="sail-id">prepare_trap_vector</span></a>(<span class="sail-id">del_priv</span>, <a href=".././riscv_sys_regs.html#L560"><span class="sail-id">mcause</span></a>)
    },
    <span class="sail-id">Supervisor</span> =&gt; {
       <span class="sail-keyword">assert</span> (<a href=".././riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_S</span>), <span class="sail-string">"no supervisor mode present for delegation"</span>);

       <a href=".././riscv_sys_regs.html#L856"><span class="sail-id">scause</span></a>[<span class="sail-id">IsInterrupt</span>] = <a href=".././prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(<span class="sail-id">intr</span>);
       <a href=".././riscv_sys_regs.html#L856"><span class="sail-id">scause</span></a>[<span class="sail-id">Cause</span>]       = <a href=".././prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">c</span>);

       <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">SPIE</span>] = <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">SIE</span>];
       <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">SIE</span>]  = <span class="sail-literal">0b0</span>;
       <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">SPP</span>]  = <span class="sail-keyword">match</span> <a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a> {
                           <span class="sail-id">User</span> =&gt; <span class="sail-literal">0b0</span>,
                           <span class="sail-id">Supervisor</span> =&gt; <span class="sail-literal">0b1</span>,
                           <span class="sail-id">Machine</span> =&gt; <a href=".././riscv_errors.html#L20"><span class="sail-id">internal_error</span></a>(<span class="sail-id">__FILE__</span>, <span class="sail-id">__LINE__</span>, <span class="sail-string">"invalid privilege for s-mode trap"</span>)
                         };
       <a href=".././riscv_sys_regs.html#L857"><span class="sail-id">stval</span></a>           = <a href=".././riscv_sys_control.html#L184"><span class="sail-id">tval</span></a>(<span class="sail-id">info</span>);
       <a href=".././riscv_sys_regs.html#L855"><span class="sail-id">sepc</span></a>            = <span class="sail-id">pc</span>;

       <a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>   = <span class="sail-id">del_priv</span>;

       <a href=".././riscv_sys_exceptions.html#L18"><span class="sail-id">handle_trap_extension</span></a>(<span class="sail-id">del_priv</span>, <span class="sail-id">pc</span>, <span class="sail-id">ext</span>);

       <a href=".././riscv_sys_control.html#L191"><span class="sail-id">track_trap</span></a>(<span class="sail-id">del_priv</span>);

       <a href=".././riscv_sys_exceptions.html#L21"><span class="sail-id">prepare_trap_vector</span></a>(<span class="sail-id">del_priv</span>, <a href=".././riscv_sys_regs.html#L856"><span class="sail-id">scause</span></a>)
    },
    <span class="sail-id">User</span> =&gt; <a href=".././riscv_errors.html#L20"><span class="sail-id">internal_error</span></a>(<span class="sail-id">__FILE__</span>, <span class="sail-id">__LINE__</span>, <span class="sail-string">"Invalid privilege level"</span>),
  };
}

<span class="sail-keyword">function</span> <span class="sail-id">exception_handler</span>(<span class="sail-id">cur_priv</span> : <span class="sail-id">Privilege</span>, <span class="sail-id">ctl</span> : <span class="sail-id">ctl_result</span>,
                           <span class="sail-id">pc</span>: <span class="sail-id">xlenbits</span>) -&gt; <span class="sail-id">xlenbits</span> = {
  <span class="sail-keyword">match</span> (<span class="sail-id">cur_priv</span>, <span class="sail-id">ctl</span>) {
    (_, <span class="sail-id">CTL_TRAP</span>(<span class="sail-id">e</span>)) =&gt; {
      <span class="sail-keyword">let</span> <span class="sail-id">del_priv</span> = <a href=".././riscv_sys_control.html#L91"><span class="sail-id">exception_delegatee</span></a>(<span class="sail-id">e</span>.<span class="sail-id">trap</span>, <span class="sail-id">cur_priv</span>);
      <span class="sail-keyword">if</span>   <a href=".././prelude.html#L78"><span class="sail-id">get_config_print_platform</span></a>()
      <span class="sail-keyword">then</span> <a href=".././prelude.html#L67"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"trapping from "</span> <span class="sail-operator">^</span> <span class="sail-id">to_str</span>(<span class="sail-id">cur_priv</span>) <span class="sail-operator">^</span> <span class="sail-string">" to "</span> <span class="sail-operator">^</span> <span class="sail-id">to_str</span>(<span class="sail-id">del_priv</span>)
                          <span class="sail-operator">^</span> <span class="sail-string">" to handle "</span> <span class="sail-operator">^</span> <span class="sail-id">to_str</span>(<span class="sail-id">e</span>.<span class="sail-id">trap</span>));
      <a href=".././riscv_sys_control.html#L209"><span class="sail-id">trap_handler</span></a>(<span class="sail-id">del_priv</span>, <span class="sail-literal">false</span>, <a href=".././riscv_types.html#L145"><span class="sail-id">exceptionType_to_bits</span></a>(<span class="sail-id">e</span>.<span class="sail-id">trap</span>), <span class="sail-id">pc</span>, <span class="sail-id">e</span>.<span class="sail-id">excinfo</span>, <span class="sail-id">e</span>.<span class="sail-id">ext</span>)
    },
    (_, <span class="sail-id">CTL_MRET</span>())  =&gt; {
      <span class="sail-keyword">let</span> <span class="sail-id">prev_priv</span>   = <a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>;
      <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MIE</span>]  = <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MPIE</span>];
      <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MPIE</span>] = <span class="sail-literal">0b1</span>;
      <a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>   = <a href=".././riscv_types.html#L68"><span class="sail-id">privLevel_of_bits</span></a>(<a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MPP</span>]);
      <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MPP</span>]  = <a href=".././riscv_types.html#L67"><span class="sail-id">privLevel_to_bits</span></a>(<span class="sail-keyword">if</span> <a href=".././riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_U</span>) <span class="sail-keyword">then</span> <span class="sail-id">User</span> <span class="sail-keyword">else</span> <span class="sail-id">Machine</span>);
      <span class="sail-keyword">if</span>   <a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a> <span class="sail-operator">!=</span> <span class="sail-id">Machine</span>
      <span class="sail-keyword">then</span> <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MPRV</span>] = <span class="sail-literal">0b0</span>;

      <a href=".././riscv_callbacks.html#L55"><span class="sail-id">long_csr_write_callback</span></a>(<span class="sail-string">"mstatus"</span>, <span class="sail-string">"mstatush"</span>, <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>.<span class="sail-id">bits</span>);

      <span class="sail-keyword">if</span>   <a href=".././prelude.html#L78"><span class="sail-id">get_config_print_platform</span></a>()
      <span class="sail-keyword">then</span> <a href=".././prelude.html#L67"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"ret-ing from "</span> <span class="sail-operator">^</span> <span class="sail-id">to_str</span>(<span class="sail-id">prev_priv</span>) <span class="sail-operator">^</span> <span class="sail-string">" to "</span> <span class="sail-operator">^</span> <span class="sail-id">to_str</span>(<a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>));

      <a href=".././riscv_sys_exceptions.html#L60"><span class="sail-id">prepare_xret_target</span></a>(<span class="sail-id">Machine</span>)
    },
    (_, <span class="sail-id">CTL_SRET</span>())  =&gt; {
      <span class="sail-keyword">let</span> <span class="sail-id">prev_priv</span>   = <a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>;
      <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">SIE</span>]  = <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">SPIE</span>];
      <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">SPIE</span>] = <span class="sail-literal">0b1</span>;
      <a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>   = <span class="sail-keyword">if</span> <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">SPP</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b1</span> <span class="sail-keyword">then</span> <span class="sail-id">Supervisor</span> <span class="sail-keyword">else</span> <span class="sail-id">User</span>;
      <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">SPP</span>]  = <span class="sail-literal">0b0</span>;
      <span class="sail-keyword">if</span>   <a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a> <span class="sail-operator">!=</span> <span class="sail-id">Machine</span>
      <span class="sail-keyword">then</span> <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MPRV</span>] = <span class="sail-literal">0b0</span>;

      <a href=".././riscv_callbacks.html#L55"><span class="sail-id">long_csr_write_callback</span></a>(<span class="sail-string">"mstatus"</span>, <span class="sail-string">"mstatush"</span>, <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>.<span class="sail-id">bits</span>);

      <span class="sail-keyword">if</span>   <a href=".././prelude.html#L78"><span class="sail-id">get_config_print_platform</span></a>()
      <span class="sail-keyword">then</span> <a href=".././prelude.html#L67"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"ret-ing from "</span> <span class="sail-operator">^</span> <span class="sail-id">to_str</span>(<span class="sail-id">prev_priv</span>)
                          <span class="sail-operator">^</span> <span class="sail-string">" to "</span> <span class="sail-operator">^</span> <span class="sail-id">to_str</span>(<a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>));

      <a href=".././riscv_sys_exceptions.html#L60"><span class="sail-id">prepare_xret_target</span></a>(<span class="sail-id">Supervisor</span>)
    },
  }
}

<span class="sail-keyword">function</span> <span class="sail-id">handle_mem_exception</span>(<span class="sail-id">Virtaddr</span>(<span class="sail-id">addr</span>) : <span class="sail-id">virtaddr</span>, <span class="sail-id">e</span> : <span class="sail-id">ExceptionType</span>) -&gt; <span class="sail-id">unit</span> = {
  <span class="sail-keyword">let</span> <span class="sail-id">t</span> : <span class="sail-id">sync_exception</span> = <span class="sail-keyword">struct</span> { <span class="sail-id">trap</span>    = <span class="sail-id">e</span>,
                                    <span class="sail-id">excinfo</span> = <span class="sail-id">Some</span>(<span class="sail-id">addr</span>),
                                    <span class="sail-id">ext</span>     = <span class="sail-id">None</span>() } <span class="sail-keyword">in</span>
  <a href=".././riscv_pc_access.html#L24"><span class="sail-id">set_next_pc</span></a>(<a href=".././riscv_sys_control.html#L264"><span class="sail-id">exception_handler</span></a>(<a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>, <span class="sail-id">CTL_TRAP</span>(<span class="sail-id">t</span>), <a href=".././riscv_regs.html#L11"><span class="sail-id">PC</span></a>))
}

<span class="sail-keyword">function</span> <span class="sail-id">handle_exception</span>(<span class="sail-id">e</span>: <span class="sail-id">ExceptionType</span>) -&gt; <span class="sail-id">unit</span> = {
  <span class="sail-keyword">let</span> <span class="sail-id">t</span> : <span class="sail-id">sync_exception</span> = <span class="sail-keyword">struct</span> { <span class="sail-id">trap</span>    = <span class="sail-id">e</span>,
                                    <span class="sail-id">excinfo</span> = <span class="sail-id">None</span>(),
                                    <span class="sail-id">ext</span>     = <span class="sail-id">None</span>() } <span class="sail-keyword">in</span>
  <a href=".././riscv_pc_access.html#L24"><span class="sail-id">set_next_pc</span></a>(<a href=".././riscv_sys_control.html#L264"><span class="sail-id">exception_handler</span></a>(<a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>, <span class="sail-id">CTL_TRAP</span>(<span class="sail-id">t</span>), <a href=".././riscv_regs.html#L11"><span class="sail-id">PC</span></a>))
}

<span class="sail-keyword">function</span> <span class="sail-id">handle_interrupt</span>(<span class="sail-id">i</span> : <span class="sail-id">InterruptType</span>, <span class="sail-id">del_priv</span> : <span class="sail-id">Privilege</span>) -&gt; <span class="sail-id">unit</span> =
  <a href=".././riscv_pc_access.html#L24"><span class="sail-id">set_next_pc</span></a>(<a href=".././riscv_sys_control.html#L209"><span class="sail-id">trap_handler</span></a>(<span class="sail-id">del_priv</span>, <span class="sail-literal">true</span>, <a href=".././riscv_types.html#L107"><span class="sail-id">interruptType_to_bits</span></a>(<span class="sail-id">i</span>), <a href=".././riscv_regs.html#L11"><span class="sail-id">PC</span></a>, <span class="sail-id">None</span>(), <span class="sail-id">None</span>()))

<span class="sail-comment">// Reset misa to enable the maximal set of supported extensions.
</span><span class="sail-keyword">function</span> <span class="sail-id">reset_misa</span>() -&gt; <span class="sail-id">unit</span> = {
  <a href=".././riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a>[<span class="sail-id">A</span>]   = <a href=".././prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(<a href=".././riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_A</span>));   <span class="sail-comment">/* atomics */</span>
  <a href=".././riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a>[<span class="sail-id">C</span>]   = <a href=".././prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(<a href=".././riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_C</span>));   <span class="sail-comment">/* RVC */</span>
  <a href=".././riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a>[<span class="sail-id">B</span>]   = <a href=".././prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(<a href=".././riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_B</span>));   <span class="sail-comment">/* Bit-manipulation */</span>
  <a href=".././riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a>[<span class="sail-id">I</span>]   = <span class="sail-literal">0b1</span>;                                 <span class="sail-comment">/* base integer ISA */</span>
  <a href=".././riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a>[<span class="sail-id">M</span>]   = <a href=".././prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(<a href=".././riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_M</span>));   <span class="sail-comment">/* integer multiply/divide */</span>
  <a href=".././riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a>[<span class="sail-id">U</span>]   = <a href=".././prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(<a href=".././riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_U</span>));   <span class="sail-comment">/* user-mode */</span>
  <a href=".././riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a>[<span class="sail-id">S</span>]   = <a href=".././prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(<a href=".././riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_S</span>));   <span class="sail-comment">/* supervisor-mode */</span>
  <a href=".././riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a>[<span class="sail-id">V</span>]   = <a href=".././prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(<a href=".././riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_V</span>));   <span class="sail-comment">/* vector extension */</span>

  <span class="sail-keyword">if</span>   <a href=".././riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_F</span>) <span class="sail-operator">&amp;</span> <a href=".././riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_Zfinx</span>)
  <span class="sail-keyword">then</span> <a href=".././riscv_errors.html#L20"><span class="sail-id">internal_error</span></a>(<span class="sail-id">__FILE__</span>, <span class="sail-id">__LINE__</span>, <span class="sail-string">"F and Zfinx cannot both be enabled!"</span>);

  <span class="sail-comment">/* We currently support both F and D */</span>
  <a href=".././riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a>[<span class="sail-id">F</span>]   = <a href=".././prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(<a href=".././riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_F</span>));      <span class="sail-comment">/* single-precision */</span>
  <a href=".././riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a>[<span class="sail-id">D</span>]   = <span class="sail-keyword">if</span>   <span class="sail-id">flen</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">64</span>
              <span class="sail-keyword">then</span> <a href=".././prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(<a href=".././riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_D</span>))  <span class="sail-comment">/* double-precision */</span>
              <span class="sail-keyword">else</span> <span class="sail-literal">0b0</span>;
  <span class="sail-id">csr_write_callback</span>(<span class="sail-string">"misa"</span>, <a href=".././riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a>.<span class="sail-id">bits</span>);
}

<span class="sail-comment">// This function is called on reset, so it should only perform the reset actions
</span><span class="sail-comment">// described in the "Reset" section of the privileged architecture specification.
</span><span class="sail-keyword">function</span> <span class="sail-id">reset_sys</span>() -&gt; <span class="sail-id">unit</span> = {

  <span class="sail-comment">// "Upon reset, a hart's privilege mode is set to M."
</span>  <a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a> = <span class="sail-id">Machine</span>;

  <span class="sail-comment">// "The mstatus fields MIE and MPRV are reset to 0."
</span>  <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MIE</span>] = <span class="sail-literal">0b0</span>;
  <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">MPRV</span>] = <span class="sail-literal">0b0</span>;

  <span class="sail-comment">// "If little-endian memory accesses are supported, the mstatus/mstatush field
</span>  <span class="sail-comment">// MBE is reset to 0."
</span>  <span class="sail-comment">// TODO: The handling of mstatush is a bit awkward currently, but the model
</span>  <span class="sail-comment">// currently only supports little endian so MBE is always 0.
</span>  <span class="sail-comment">// See https://github.com/riscv/sail-riscv/issues/639
</span>  <span class="sail-comment">// mstatus[MBE] = 0b0;
</span>
  <a href=".././riscv_callbacks.html#L55"><span class="sail-id">long_csr_write_callback</span></a>(<span class="sail-string">"mstatus"</span>, <span class="sail-string">"mstatush"</span>, <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>.<span class="sail-id">bits</span>);

  <span class="sail-comment">// "The misa register is reset to enable the maximal set of supported extensions"
</span>  <a href=".././riscv_sys_control.html#L328"><span class="sail-id">reset_misa</span></a>();

  <span class="sail-comment">// "For implementations with the "A" standard extension, there is no valid load reservation."
</span>  <a href=".././riscv_sys_reservation.html#L23"><span class="sail-id">cancel_reservation</span></a>();

  <span class="sail-comment">// "The pc is set to an implementation-defined reset vector."
</span>  <span class="sail-comment">// This is outside the scope of this function.
</span>
  <span class="sail-comment">// "The mcause register is set to a value indicating the cause of the reset."
</span>  <span class="sail-comment">// "The mcause values after reset have implementation-specific interpretation,
</span>  <span class="sail-comment">// but the value 0 should be returned on implementations that do not
</span>  <span class="sail-comment">// distinguish different reset conditions."
</span>  <a href=".././riscv_sys_regs.html#L560"><span class="sail-id">mcause</span></a>.<span class="sail-id">bits</span> = <a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>();
  <span class="sail-id">csr_write_callback</span>(<span class="sail-string">"mcause"</span>, <a href=".././riscv_sys_regs.html#L560"><span class="sail-id">mcause</span></a>.<span class="sail-id">bits</span>);

  <span class="sail-comment">// "Writable PMP registers’ A and L fields are set to 0, unless the platform
</span>  <span class="sail-comment">// mandates a different reset value for some PMP registers’ A and L fields."
</span>  <a href=".././riscv_pmp_control.html#L118"><span class="sail-id">reset_pmp</span></a>();

  <span class="sail-comment">// "The [s,u]seed bits must have a defined reset value. The system must
</span>  <span class="sail-comment">// not allow them to be in an undefined state after a reset."
</span>  <a href=".././riscv_sys_regs.html#L327"><span class="sail-id">mseccfg</span></a>[<span class="sail-id">SSEED</span>] = <a href=".././prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(<span class="sail-keyword">config</span> <span class="sail-id">extensions</span>.<span class="sail-id">Zkr</span>.<span class="sail-id">sseed_reset_value</span> : <span class="sail-id">bool</span>);
  <a href=".././riscv_sys_regs.html#L327"><span class="sail-id">mseccfg</span></a>[<span class="sail-id">USEED</span>] = <a href=".././prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(<span class="sail-keyword">config</span> <span class="sail-id">extensions</span>.<span class="sail-id">Zkr</span>.<span class="sail-id">useed_reset_value</span> : <span class="sail-id">bool</span>);

  <span class="sail-comment">// TODO: Probably need to remove these vector resets too but it needs
</span>  <span class="sail-comment">// refactoring anyway. See https://github.com/riscv/sail-riscv/issues/566 etc.
</span>  <span class="sail-comment">// If they are kept then callbacks need to be added.
</span>
  <span class="sail-comment">/* initialize vector csrs */</span>
  <a href=".././riscv_sys_regs.html#L952"><span class="sail-id">vstart</span></a>           = <a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>();
  <a href=".././riscv_sys_regs.html#L953"><span class="sail-id">vl</span></a>               = <a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>();
  <a href=".././riscv_vext_regs.html#L230"><span class="sail-id">vcsr</span></a>[<span class="sail-id">vxrm</span>]       = <span class="sail-literal">0b00</span>;
  <a href=".././riscv_vext_regs.html#L230"><span class="sail-id">vcsr</span></a>[<span class="sail-id">vxsat</span>]      = <span class="sail-literal">0b0</span>;
  <a href=".././riscv_sys_regs.html#L966"><span class="sail-id">vtype</span></a>[<span class="sail-id">vill</span>]      = <span class="sail-literal">0b1</span>;
  <a href=".././riscv_sys_regs.html#L966"><span class="sail-id">vtype</span></a>[<span class="sail-id">reserved</span>]  = <a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>();
  <a href=".././riscv_sys_regs.html#L966"><span class="sail-id">vtype</span></a>[<span class="sail-id">vma</span>]       = <span class="sail-literal">0b0</span>;
  <a href=".././riscv_sys_regs.html#L966"><span class="sail-id">vtype</span></a>[<span class="sail-id">vta</span>]       = <span class="sail-literal">0b0</span>;
  <a href=".././riscv_sys_regs.html#L966"><span class="sail-id">vtype</span></a>[<span class="sail-id">vsew</span>]      = <span class="sail-literal">0b000</span>;
  <a href=".././riscv_sys_regs.html#L966"><span class="sail-id">vtype</span></a>[<span class="sail-id">vlmul</span>]     = <span class="sail-literal">0b000</span>;
}

<span class="sail-comment">/* memory access exceptions, defined here for use by the platform model. */</span>

<span class="sail-keyword">type</span> <span class="sail-id">MemoryOpResult</span>(<span class="sail-ty-var">'a</span> : <span class="sail-kind">Type</span>) = <span class="sail-id">result</span>(<span class="sail-ty-var">'a</span>, <span class="sail-id">ExceptionType</span>)

<span class="sail-keyword">val</span> <span class="sail-id">MemoryOpResult_add_meta</span> : <span class="sail-keyword">forall</span> (<span class="sail-ty-var">'t</span> : <span class="sail-kind">Type</span>). (<span class="sail-id">MemoryOpResult</span>(<span class="sail-ty-var">'t</span>), <span class="sail-id">mem_meta</span>) -&gt; <span class="sail-id">MemoryOpResult</span>((<span class="sail-ty-var">'t</span>, <span class="sail-id">mem_meta</span>))
<span class="sail-keyword">function</span> <span class="sail-id">MemoryOpResult_add_meta</span>(<span class="sail-id">r</span>, <span class="sail-id">m</span>) = <span class="sail-keyword">match</span> <span class="sail-id">r</span> {
  <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)  =&gt; <span class="sail-id">Ok</span>(<span class="sail-id">v</span>, <span class="sail-id">m</span>),
  <span class="sail-id">Err</span>(<span class="sail-id">e</span>) =&gt; <span class="sail-id">Err</span>(<span class="sail-id">e</span>)
}

<span class="sail-keyword">val</span> <span class="sail-id">MemoryOpResult_drop_meta</span> : <span class="sail-keyword">forall</span> (<span class="sail-ty-var">'t</span> : <span class="sail-kind">Type</span>). <span class="sail-id">MemoryOpResult</span>((<span class="sail-ty-var">'t</span>, <span class="sail-id">mem_meta</span>)) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-ty-var">'t</span>)
<span class="sail-keyword">function</span> <span class="sail-id">MemoryOpResult_drop_meta</span>(<span class="sail-id">r</span>) = <span class="sail-keyword">match</span> <span class="sail-id">r</span> {
  <span class="sail-id">Ok</span>(<span class="sail-id">v</span>, <span class="sail-id">m</span>)  =&gt; <span class="sail-id">Ok</span>(<span class="sail-id">v</span>),
  <span class="sail-id">Err</span>(<span class="sail-id">e</span>) =&gt; <span class="sail-id">Err</span>(<span class="sail-id">e</span>)
}
</pre>
</div>
</div>
</body>
</html>