Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Nov 17 18:52:15 2025
| Host         : dan-alencar running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         17          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               2           
TIMING-18  Warning           Missing input or output delay                       18          
TIMING-20  Warning           Non-clocked latch                                   21          
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/clk_wiz_0/inst/mmcm_adv_inst/PSDONE (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/modern_sensible_0/inst/FF2/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.958      -17.803                      2                  190        0.154        0.000                      0                  190        3.000        0.000                       0                   164  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
CLK100MHZ                          {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_en_design_1_clk_wiz_0_0      {2.778 7.778}      10.000          100.000         
  clk_sys_design_1_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  sensor0_design_1_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                3.587        0.000                      0                  181        0.154        0.000                      0                  181        3.889        0.000                       0                   119  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_en_design_1_clk_wiz_0_0            6.872        0.000                      0                    1        0.852        0.000                      0                    1        4.500        0.000                       0                    12  
  clk_sys_design_1_clk_wiz_0_0          -8.845       -8.845                      1                    4        0.246        0.000                      0                    4        4.500        0.000                       0                    17  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
  sensor0_design_1_clk_wiz_0_0           6.951        0.000                      0                    1        0.831        0.000                      0                    1        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_sys_design_1_clk_wiz_0_0  CLK100MHZ                           5.121        0.000                      0                   32        0.518        0.000                      0                   32  
clk_sys_design_1_clk_wiz_0_0  clk_en_design_1_clk_wiz_0_0         1.064        0.000                      0                    1        7.057        0.000                      0                    1  
sensor0_design_1_clk_wiz_0_0  clk_en_design_1_clk_wiz_0_0         1.158        0.000                      0                    1        7.018        0.000                      0                    1  
clk_sys_design_1_clk_wiz_0_0  sensor0_design_1_clk_wiz_0_0       -8.958       -8.958                      1                    1        5.935        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                                                      clk_en_design_1_clk_wiz_0_0   
(none)                        clk_en_design_1_clk_wiz_0_0   clk_en_design_1_clk_wiz_0_0   
(none)                                                      clk_sys_design_1_clk_wiz_0_0  
(none)                        clk_sys_design_1_clk_wiz_0_0  clk_sys_design_1_clk_wiz_0_0  
(none)                                                      sensor0_design_1_clk_wiz_0_0  
(none)                        sensor0_design_1_clk_wiz_0_0  sensor0_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                                                                                    
(none)                        CLK100MHZ                                                   
(none)                        clk_en_design_1_clk_wiz_0_0                                 
(none)                        clk_sys_design_1_clk_wiz_0_0                                
(none)                                                      CLK100MHZ                     
(none)                                                      clk_en_design_1_clk_wiz_0_0   
(none)                                                      clk_sys_design_1_clk_wiz_0_0  
(none)                                                      sensor0_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        3.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/temp_catcher_0/p_0_out__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 1.214ns (44.650%)  route 1.505ns (55.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.606     5.208    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.422 r  design_1_i/xadc_wiz_0/inst/DO[8]
                         net (fo=2, routed)           1.505     7.927    design_1_i/temp_catcher_0/do_data[8]
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.590    15.012    design_1_i/temp_catcher_0/clk
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/CLK
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    11.514    design_1_i/temp_catcher_0/p_0_out__0
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/temp_catcher_0/p_0_out__0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.214ns (46.775%)  route 1.381ns (53.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.606     5.208    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.422 r  design_1_i/xadc_wiz_0/inst/DO[6]
                         net (fo=2, routed)           1.381     7.804    design_1_i/temp_catcher_0/do_data[6]
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.590    15.012    design_1_i/temp_catcher_0/clk
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/CLK
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    11.514    design_1_i/temp_catcher_0/p_0_out__0
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/temp_catcher_0/p_0_out__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 1.214ns (46.938%)  route 1.372ns (53.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.606     5.208    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.422 r  design_1_i/xadc_wiz_0/inst/DO[5]
                         net (fo=2, routed)           1.372     7.795    design_1_i/temp_catcher_0/do_data[5]
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.590    15.012    design_1_i/temp_catcher_0/clk
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/CLK
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    11.514    design_1_i/temp_catcher_0/p_0_out__0
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/temp_catcher_0/p_0_out__0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 1.214ns (47.063%)  route 1.366ns (52.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.606     5.208    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.422 r  design_1_i/xadc_wiz_0/inst/DO[4]
                         net (fo=2, routed)           1.366     7.788    design_1_i/temp_catcher_0/do_data[4]
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.590    15.012    design_1_i/temp_catcher_0/clk
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/CLK
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    11.514    design_1_i/temp_catcher_0/p_0_out__0
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/temp_catcher_0/p_0_out__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 1.214ns (47.532%)  route 1.340ns (52.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.606     5.208    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.422 r  design_1_i/xadc_wiz_0/inst/DO[13]
                         net (fo=2, routed)           1.340     7.762    design_1_i/temp_catcher_0/do_data[13]
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.590    15.012    design_1_i/temp_catcher_0/clk
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/CLK
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722    11.514    design_1_i/temp_catcher_0/p_0_out__0
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/temp_catcher_0/p_0_out__0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.214ns (47.646%)  route 1.334ns (52.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.606     5.208    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.422 r  design_1_i/xadc_wiz_0/inst/DO[7]
                         net (fo=2, routed)           1.334     7.756    design_1_i/temp_catcher_0/do_data[7]
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.590    15.012    design_1_i/temp_catcher_0/clk
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/CLK
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722    11.514    design_1_i/temp_catcher_0/p_0_out__0
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/temp_catcher_0/p_0_out__0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 1.214ns (47.923%)  route 1.319ns (52.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.606     5.208    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  design_1_i/xadc_wiz_0/inst/DO[14]
                         net (fo=2, routed)           1.319     7.742    design_1_i/temp_catcher_0/do_data[14]
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.590    15.012    design_1_i/temp_catcher_0/clk
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/CLK
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.722    11.514    design_1_i/temp_catcher_0/p_0_out__0
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/temp_catcher_0/p_0_out__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 1.214ns (50.422%)  route 1.194ns (49.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.606     5.208    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.422 r  design_1_i/xadc_wiz_0/inst/DO[10]
                         net (fo=2, routed)           1.194     7.616    design_1_i/temp_catcher_0/do_data[10]
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.590    15.012    design_1_i/temp_catcher_0/clk
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/CLK
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722    11.514    design_1_i/temp_catcher_0/p_0_out__0
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/temp_catcher_0/p_0_out/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 1.214ns (46.992%)  route 1.369ns (53.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.606     5.208    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     6.422 r  design_1_i/xadc_wiz_0/inst/DO[9]
                         net (fo=2, routed)           1.369     7.792    design_1_i/temp_catcher_0/do_data[9]
    DSP48_X0Y46          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.593    15.015    design_1_i/temp_catcher_0/clk
    DSP48_X0Y46          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out/CLK
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.536    11.703    design_1_i/temp_catcher_0/p_0_out
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/temp_catcher_0/p_0_out__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.214ns (50.712%)  route 1.180ns (49.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.606     5.208    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     6.422 r  design_1_i/xadc_wiz_0/inst/DO[9]
                         net (fo=2, routed)           1.180     7.602    design_1_i/temp_catcher_0/do_data[9]
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.590    15.012    design_1_i/temp_catcher_0/clk
    DSP48_X0Y47          DSP48E1                                      r  design_1_i/temp_catcher_0/p_0_out__0/CLK
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722    11.514    design_1_i/temp_catcher_0/p_0_out__0
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  3.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/sensor_stream_0/inst/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_tx_0/inst/frame_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.558     1.477    design_1_i/sensor_stream_0/inst/clk
    SLICE_X33Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  design_1_i/sensor_stream_0/inst/data_reg[7]/Q
                         net (fo=1, routed)           0.122     1.741    design_1_i/uart_tx_0/inst/data[7]
    SLICE_X36Y118        FDCE                                         r  design_1_i/uart_tx_0/inst/frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.826     1.991    design_1_i/uart_tx_0/inst/clk
    SLICE_X36Y118        FDCE                                         r  design_1_i/uart_tx_0/inst/frame_reg[8]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X36Y118        FDCE (Hold_fdce_C_D)         0.075     1.586    design_1_i/uart_tx_0/inst/frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/sensor_stream_0/inst/data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_tx_0/inst/frame_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.211%)  route 0.119ns (45.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.558     1.477    design_1_i/sensor_stream_0/inst/clk
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  design_1_i/sensor_stream_0/inst/data_reg[5]/Q
                         net (fo=1, routed)           0.119     1.738    design_1_i/uart_tx_0/inst/data[5]
    SLICE_X36Y118        FDCE                                         r  design_1_i/uart_tx_0/inst/frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.826     1.991    design_1_i/uart_tx_0/inst/clk
    SLICE_X36Y118        FDCE                                         r  design_1_i/uart_tx_0/inst/frame_reg[6]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X36Y118        FDCE (Hold_fdce_C_D)         0.070     1.581    design_1_i/uart_tx_0/inst/frame_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/sensor_stream_0/inst/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_tx_0/inst/frame_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.920%)  route 0.116ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.557     1.476    design_1_i/sensor_stream_0/inst/clk
    SLICE_X32Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  design_1_i/sensor_stream_0/inst/data_reg[1]/Q
                         net (fo=1, routed)           0.116     1.733    design_1_i/uart_tx_0/inst/data[1]
    SLICE_X34Y119        FDCE                                         r  design_1_i/uart_tx_0/inst/frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.825     1.990    design_1_i/uart_tx_0/inst/clk
    SLICE_X34Y119        FDCE                                         r  design_1_i/uart_tx_0/inst/frame_reg[2]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X34Y119        FDCE (Hold_fdce_C_D)         0.059     1.569    design_1_i/uart_tx_0/inst/frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/sensor_stream_0/inst/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_tx_0/inst/frame_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.964%)  route 0.120ns (46.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.558     1.477    design_1_i/sensor_stream_0/inst/clk
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  design_1_i/sensor_stream_0/inst/data_reg[2]/Q
                         net (fo=1, routed)           0.120     1.739    design_1_i/uart_tx_0/inst/data[2]
    SLICE_X34Y118        FDCE                                         r  design_1_i/uart_tx_0/inst/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.826     1.991    design_1_i/uart_tx_0/inst/clk
    SLICE_X34Y118        FDCE                                         r  design_1_i/uart_tx_0/inst/frame_reg[3]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X34Y118        FDCE (Hold_fdce_C_D)         0.052     1.563    design_1_i/uart_tx_0/inst/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/sensor_stream_0/inst/send_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_tx_0/inst/sendant_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.170%)  route 0.115ns (44.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.475    design_1_i/sensor_stream_0/inst/clk
    SLICE_X37Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  design_1_i/sensor_stream_0/inst/send_reg/Q
                         net (fo=23, routed)          0.115     1.731    design_1_i/uart_tx_0/inst/send
    SLICE_X37Y119        FDCE                                         r  design_1_i/uart_tx_0/inst/sendant_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.825     1.990    design_1_i/uart_tx_0/inst/clk
    SLICE_X37Y119        FDCE                                         r  design_1_i/uart_tx_0/inst/sendant_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X37Y119        FDCE (Hold_fdce_C_D)         0.071     1.546    design_1_i/uart_tx_0/inst/sendant_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/temp_catcher_0/inst/timeout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/temp_catcher_0/inst/timeout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.551     1.470    design_1_i/temp_catcher_0/inst/clk
    SLICE_X35Y124        FDCE                                         r  design_1_i/temp_catcher_0/inst/timeout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDCE (Prop_fdce_C_Q)         0.141     1.611 r  design_1_i/temp_catcher_0/inst/timeout_reg[1]/Q
                         net (fo=6, routed)           0.135     1.747    design_1_i/temp_catcher_0/inst/sel0[1]
    SLICE_X34Y124        LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  design_1_i/temp_catcher_0/inst/timeout[4]_i_1/O
                         net (fo=1, routed)           0.000     1.792    design_1_i/temp_catcher_0/inst/timeout[4]
    SLICE_X34Y124        FDCE                                         r  design_1_i/temp_catcher_0/inst/timeout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.819     1.984    design_1_i/temp_catcher_0/inst/clk
    SLICE_X34Y124        FDCE                                         r  design_1_i/temp_catcher_0/inst/timeout_reg[4]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X34Y124        FDCE (Hold_fdce_C_D)         0.121     1.604    design_1_i/temp_catcher_0/inst/timeout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/sensor_stream_0/inst/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_tx_0/inst/frame_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.445%)  route 0.163ns (53.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.557     1.476    design_1_i/sensor_stream_0/inst/clk
    SLICE_X32Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  design_1_i/sensor_stream_0/inst/data_reg[6]/Q
                         net (fo=1, routed)           0.163     1.780    design_1_i/uart_tx_0/inst/data[6]
    SLICE_X36Y118        FDCE                                         r  design_1_i/uart_tx_0/inst/frame_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.826     1.991    design_1_i/uart_tx_0/inst/clk
    SLICE_X36Y118        FDCE                                         r  design_1_i/uart_tx_0/inst/frame_reg[7]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X36Y118        FDCE (Hold_fdce_C_D)         0.072     1.583    design_1_i/uart_tx_0/inst/frame_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/sensor_stream_0/inst/sendant_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/enable_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.475    design_1_i/sensor_stream_0/inst/clk
    SLICE_X37Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/sendant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.128     1.603 f  design_1_i/sensor_stream_0/inst/sendant_reg/Q
                         net (fo=4, routed)           0.083     1.687    design_1_i/sensor_stream_0/inst/sendant
    SLICE_X37Y119        LUT6 (Prop_lut6_I4_O)        0.099     1.786 r  design_1_i/sensor_stream_0/inst/enable_i_1/O
                         net (fo=1, routed)           0.000     1.786    design_1_i/sensor_stream_0/inst/enable_i_1_n_0
    SLICE_X37Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.825     1.990    design_1_i/sensor_stream_0/inst/clk
    SLICE_X37Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/enable_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X37Y119        FDCE (Hold_fdce_C_D)         0.091     1.566    design_1_i/sensor_stream_0/inst/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/sensor_stream_0/inst/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_tx_0/inst/frame_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.846%)  route 0.173ns (55.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.558     1.477    design_1_i/sensor_stream_0/inst/clk
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  design_1_i/sensor_stream_0/inst/data_reg[0]/Q
                         net (fo=1, routed)           0.173     1.792    design_1_i/uart_tx_0/inst/data[0]
    SLICE_X34Y118        FDCE                                         r  design_1_i/uart_tx_0/inst/frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.826     1.991    design_1_i/uart_tx_0/inst/clk
    SLICE_X34Y118        FDCE                                         r  design_1_i/uart_tx_0/inst/frame_reg[1]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X34Y118        FDCE (Hold_fdce_C_D)         0.059     1.570    design_1_i/uart_tx_0/inst/frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/temp_catcher_0/inst/timeout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/temp_catcher_0/inst/timeout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.742%)  route 0.197ns (51.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.551     1.470    design_1_i/temp_catcher_0/inst/clk
    SLICE_X35Y124        FDCE                                         r  design_1_i/temp_catcher_0/inst/timeout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDCE (Prop_fdce_C_Q)         0.141     1.611 r  design_1_i/temp_catcher_0/inst/timeout_reg[0]/Q
                         net (fo=7, routed)           0.197     1.808    design_1_i/temp_catcher_0/inst/sel0[0]
    SLICE_X34Y124        LUT5 (Prop_lut5_I1_O)        0.046     1.854 r  design_1_i/temp_catcher_0/inst/timeout[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    design_1_i/temp_catcher_0/inst/timeout[3]
    SLICE_X34Y124        FDCE                                         r  design_1_i/temp_catcher_0/inst/timeout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.819     1.984    design_1_i/temp_catcher_0/inst/clk
    SLICE_X34Y124        FDCE                                         r  design_1_i/temp_catcher_0/inst/timeout_reg[3]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X34Y124        FDCE (Hold_fdce_C_D)         0.131     1.614    design_1_i/temp_catcher_0/inst/timeout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK         n/a            4.000         10.000      6.000      XADC_X0Y0        design_1_i/xadc_wiz_0/inst/DCLK
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            2.221         10.000      7.779      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK       n/a            2.154         10.000      7.846      DSP48_X0Y46      design_1_i/temp_catcher_0/p_0_out/CLK
Min Period        n/a     DSP48E1/CLK       n/a            2.154         10.000      7.846      DSP48_X0Y47      design_1_i/temp_catcher_0/p_0_out__0/CLK
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X36Y112    design_1_i/BinToBCD_0/inst/bil_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X31Y113    design_1_i/BinToBCD_0/inst/cent_reg[0]/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.111         5.000       3.889      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.111         5.000       3.889      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X36Y112    design_1_i/BinToBCD_0/inst/bil_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X36Y112    design_1_i/BinToBCD_0/inst/bil_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[2]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[3]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.111         5.000       3.889      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.111         5.000       3.889      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X36Y112    design_1_i/BinToBCD_0/inst/bil_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X36Y112    design_1_i/BinToBCD_0/inst/bil_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[2]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[3]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y111    design_1_i/BinToBCD_0/inst/bil_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_en_design_1_clk_wiz_0_0
  To Clock:  clk_en_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.852ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_en_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_en_design_1_clk_wiz_0_0 rise@12.778ns - clk_en_design_1_clk_wiz_0_0 rise@2.778ns)
  Data Path Delay:        2.578ns  (logic 0.518ns (20.090%)  route 2.060ns (79.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.088ns = ( 12.690 - 12.778 ) 
    Source Clock Delay      (SCD):    0.124ns = ( 2.901 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     4.587    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     0.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.278     1.943    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     2.070 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.831     2.901    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.518     3.419 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           2.060     5.480    design_1_i/clk_wiz_0/inst/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                     12.778    12.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    14.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.923    12.690    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I0
                         clock pessimism             -0.101    12.588    
                         clock uncertainty           -0.077    12.511    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    12.352    design_1_i/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  6.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_en_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_en_design_1_clk_wiz_0_0 rise@2.778ns - clk_en_design_1_clk_wiz_0_0 rise@2.778ns)
  Data Path Delay:        1.042ns  (logic 0.164ns (15.733%)  route 0.878ns (84.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.027ns = ( 2.751 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.003ns = ( 2.775 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     3.402    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.106 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.375     2.481    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.501 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274     2.775    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.164     2.939 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.878     3.817    design_1_i/clk_wiz_0/inst/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700     2.751    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I0
                         clock pessimism              0.056     2.806    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     2.965    design_1_i/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                  0.852    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_en_design_1_clk_wiz_0_0
Waveform(ns):       { 2.778 7.778 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      design_1_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49     design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -8.845ns,  Total Violation       -8.845ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.845ns  (required time - arrival time)
  Source:                 design_1_i/not_series_0/inst/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/modern_sensible_0/inst/FF2/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.702ns  (logic 6.718ns (35.921%)  route 11.984ns (64.079%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 11.600 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.718     1.720    design_1_i/not_series_0/inst/clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/not_series_0/inst/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     2.238 r  design_1_i/not_series_0/inst/start_reg/Q
                         net (fo=2, routed)           0.166     2.405    design_1_i/not_series_0/inst/start
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.124     2.529 f  design_1_i/not_series_0/inst/genblk1[0].INV/O
                         net (fo=1, routed)           0.302     2.831    design_1_i/not_series_0/inst/connection_1
    SLICE_X2Y62          LUT1 (Prop_lut1_I0_O)        0.124     2.955 r  design_1_i/not_series_0/inst/genblk1[1].INV/O
                         net (fo=1, routed)           0.165     3.120    design_1_i/not_series_0/inst/connection_2
    SLICE_X2Y62          LUT1 (Prop_lut1_I0_O)        0.124     3.244 f  design_1_i/not_series_0/inst/genblk1[2].INV/O
                         net (fo=1, routed)           0.288     3.532    design_1_i/not_series_0/inst/connection_3
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.124     3.656 r  design_1_i/not_series_0/inst/genblk1[3].INV/O
                         net (fo=1, routed)           0.284     3.940    design_1_i/not_series_0/inst/connection_4
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     4.064 f  design_1_i/not_series_0/inst/genblk1[4].INV/O
                         net (fo=1, routed)           0.149     4.213    design_1_i/not_series_0/inst/connection_5
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     4.337 r  design_1_i/not_series_0/inst/genblk1[5].INV/O
                         net (fo=1, routed)           0.289     4.627    design_1_i/not_series_0/inst/connection_6
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.124     4.751 f  design_1_i/not_series_0/inst/genblk1[6].INV/O
                         net (fo=1, routed)           0.151     4.902    design_1_i/not_series_0/inst/connection_7
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.124     5.026 r  design_1_i/not_series_0/inst/genblk1[7].INV/O
                         net (fo=1, routed)           0.298     5.324    design_1_i/not_series_0/inst/connection_8
    SLICE_X5Y63          LUT1 (Prop_lut1_I0_O)        0.124     5.448 f  design_1_i/not_series_0/inst/genblk1[8].INV/O
                         net (fo=1, routed)           0.149     5.597    design_1_i/not_series_0/inst/connection_9
    SLICE_X5Y63          LUT1 (Prop_lut1_I0_O)        0.124     5.721 r  design_1_i/not_series_0/inst/genblk1[9].INV/O
                         net (fo=1, routed)           0.292     6.013    design_1_i/not_series_0/inst/connection_10
    SLICE_X5Y62          LUT1 (Prop_lut1_I0_O)        0.124     6.137 f  design_1_i/not_series_0/inst/genblk1[10].INV/O
                         net (fo=1, routed)           0.299     6.436    design_1_i/not_series_0/inst/connection_11
    SLICE_X4Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.560 r  design_1_i/not_series_0/inst/genblk1[11].INV/O
                         net (fo=1, routed)           0.292     6.853    design_1_i/not_series_0/inst/connection_12
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.124     6.977 f  design_1_i/not_series_0/inst/genblk1[12].INV/O
                         net (fo=1, routed)           0.149     7.125    design_1_i/not_series_0/inst/connection_13
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.124     7.249 r  design_1_i/not_series_0/inst/genblk1[13].INV/O
                         net (fo=1, routed)           0.311     7.560    design_1_i/not_series_0/inst/connection_14
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     7.684 f  design_1_i/not_series_0/inst/genblk1[14].INV/O
                         net (fo=1, routed)           0.161     7.845    design_1_i/not_series_0/inst/connection_15
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     7.969 r  design_1_i/not_series_0/inst/genblk1[15].INV/O
                         net (fo=1, routed)           0.312     8.281    design_1_i/not_series_0/inst/connection_16
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124     8.405 f  design_1_i/not_series_0/inst/genblk1[16].INV/O
                         net (fo=1, routed)           0.284     8.689    design_1_i/not_series_0/inst/connection_17
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.124     8.813 r  design_1_i/not_series_0/inst/genblk1[17].INV/O
                         net (fo=1, routed)           0.154     8.967    design_1_i/not_series_0/inst/connection_18
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.124     9.091 f  design_1_i/not_series_0/inst/genblk1[18].INV/O
                         net (fo=1, routed)           0.299     9.390    design_1_i/not_series_0/inst/connection_19
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124     9.514 r  design_1_i/not_series_0/inst/genblk1[19].INV/O
                         net (fo=1, routed)           0.264     9.778    design_1_i/not_series_0/inst/connection_20
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124     9.902 f  design_1_i/not_series_0/inst/genblk1[20].INV/O
                         net (fo=1, routed)           0.149    10.051    design_1_i/not_series_0/inst/connection_21
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124    10.175 r  design_1_i/not_series_0/inst/genblk1[21].INV/O
                         net (fo=1, routed)           0.298    10.473    design_1_i/not_series_0/inst/connection_22
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.124    10.597 f  design_1_i/not_series_0/inst/genblk1[22].INV/O
                         net (fo=1, routed)           0.154    10.751    design_1_i/not_series_0/inst/connection_23
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.124    10.875 r  design_1_i/not_series_0/inst/genblk1[23].INV/O
                         net (fo=1, routed)           0.306    11.181    design_1_i/not_series_0/inst/connection_24
    SLICE_X4Y61          LUT1 (Prop_lut1_I0_O)        0.124    11.305 f  design_1_i/not_series_0/inst/genblk1[24].INV/O
                         net (fo=1, routed)           0.312    11.617    design_1_i/not_series_0/inst/connection_25
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124    11.741 r  design_1_i/not_series_0/inst/genblk1[25].INV/O
                         net (fo=1, routed)           0.158    11.899    design_1_i/not_series_0/inst/connection_26
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124    12.023 f  design_1_i/not_series_0/inst/genblk1[26].INV/O
                         net (fo=1, routed)           0.162    12.185    design_1_i/not_series_0/inst/connection_27
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124    12.309 r  design_1_i/not_series_0/inst/genblk1[27].INV/O
                         net (fo=1, routed)           0.338    12.647    design_1_i/not_series_0/inst/connection_28
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.124    12.771 f  design_1_i/not_series_0/inst/genblk1[28].INV/O
                         net (fo=1, routed)           0.151    12.922    design_1_i/not_series_0/inst/connection_29
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.124    13.046 r  design_1_i/not_series_0/inst/genblk1[29].INV/O
                         net (fo=1, routed)           0.290    13.336    design_1_i/not_series_0/inst/connection_30
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.124    13.460 f  design_1_i/not_series_0/inst/genblk1[30].INV/O
                         net (fo=1, routed)           0.154    13.614    design_1_i/not_series_0/inst/connection_31
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.124    13.738 r  design_1_i/not_series_0/inst/genblk1[31].INV/O
                         net (fo=1, routed)           0.287    14.025    design_1_i/not_series_0/inst/connection_32
    SLICE_X3Y60          LUT1 (Prop_lut1_I0_O)        0.124    14.149 f  design_1_i/not_series_0/inst/genblk1[32].INV/O
                         net (fo=1, routed)           0.285    14.434    design_1_i/not_series_0/inst/connection_33
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.124    14.558 r  design_1_i/not_series_0/inst/genblk1[33].INV/O
                         net (fo=1, routed)           0.154    14.712    design_1_i/not_series_0/inst/connection_34
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.124    14.836 f  design_1_i/not_series_0/inst/genblk1[34].INV/O
                         net (fo=1, routed)           0.348    15.184    design_1_i/not_series_0/inst/connection_35
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.124    15.308 r  design_1_i/not_series_0/inst/genblk1[35].INV/O
                         net (fo=1, routed)           0.158    15.466    design_1_i/not_series_0/inst/connection_36
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.124    15.590 f  design_1_i/not_series_0/inst/genblk1[36].INV/O
                         net (fo=1, routed)           0.298    15.888    design_1_i/not_series_0/inst/connection_37
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.124    16.012 r  design_1_i/not_series_0/inst/genblk1[37].INV/O
                         net (fo=1, routed)           0.264    16.276    design_1_i/not_series_0/inst/connection_38
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.124    16.400 f  design_1_i/not_series_0/inst/genblk1[38].INV/O
                         net (fo=1, routed)           0.149    16.549    design_1_i/not_series_0/inst/connection_39
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.124    16.673 r  design_1_i/not_series_0/inst/genblk1[39].INV/O
                         net (fo=1, routed)           0.348    17.021    design_1_i/not_series_0/inst/connection_40
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124    17.145 f  design_1_i/not_series_0/inst/genblk1[40].INV/O
                         net (fo=1, routed)           0.159    17.303    design_1_i/not_series_0/inst/connection_41
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124    17.427 r  design_1_i/not_series_0/inst/genblk1[41].INV/O
                         net (fo=1, routed)           0.161    17.589    design_1_i/not_series_0/inst/connection_42
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124    17.713 f  design_1_i/not_series_0/inst/genblk1[42].INV/O
                         net (fo=1, routed)           0.299    18.012    design_1_i/not_series_0/inst/connection_43
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.124    18.136 r  design_1_i/not_series_0/inst/genblk1[43].INV/O
                         net (fo=1, routed)           0.159    18.295    design_1_i/not_series_0/inst/connection_44
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.124    18.419 f  design_1_i/not_series_0/inst/genblk1[44].INV/O
                         net (fo=1, routed)           0.161    18.580    design_1_i/not_series_0/inst/connection_45
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.124    18.704 r  design_1_i/not_series_0/inst/genblk1[45].INV/O
                         net (fo=1, routed)           0.294    18.998    design_1_i/not_series_0/inst/connection_46
    SLICE_X2Y63          LUT1 (Prop_lut1_I0_O)        0.124    19.122 f  design_1_i/not_series_0/inst/genblk1[46].INV/O
                         net (fo=1, routed)           0.282    19.404    design_1_i/not_series_0/inst/connection_47
    SLICE_X1Y63          LUT1 (Prop_lut1_I0_O)        0.124    19.528 r  design_1_i/not_series_0/inst/genblk1[47].INV/O
                         net (fo=1, routed)           0.151    19.679    design_1_i/not_series_0/inst/connection_48
    SLICE_X1Y63          LUT1 (Prop_lut1_I0_O)        0.124    19.803 f  design_1_i/not_series_0/inst/genblk1[48].INV/O
                         net (fo=2, routed)           0.165    19.968    design_1_i/not_series_0/inst/connection_49
    SLICE_X1Y63          LUT1 (Prop_lut1_I0_O)        0.124    20.092 r  design_1_i/not_series_0/inst/genblk1[49].INV_replica/O
                         net (fo=1, routed)           0.331    20.423    design_1_i/modern_sensible_0/inst/critpath_repN_alias
    SLICE_X1Y64          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.597    11.600    design_1_i/modern_sensible_0/inst/sclk
    SLICE_X1Y64          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF2/C
                         clock pessimism              0.095    11.695    
                         clock uncertainty           -0.077    11.618    
    SLICE_X1Y64          FDCE (Setup_fdce_C_D)       -0.040    11.578    design_1_i/modern_sensible_0/inst/FF2
  -------------------------------------------------------------------
                         required time                         11.578    
                         arrival time                         -20.423    
  -------------------------------------------------------------------
                         slack                                 -8.845    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.456ns (17.302%)  route 2.180ns (82.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.088ns = ( 9.912 - 10.000 ) 
    Source Clock Delay      (SCD):    0.124ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831     0.124    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.456     0.580 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           2.180     2.759    design_1_i/clk_wiz_0/inst/seq_reg3[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout3_buf/I0
                         clock pessimism             -0.101     9.811    
                         clock uncertainty           -0.077     9.733    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     9.574    design_1_i/clk_wiz_0/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          9.574    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 design_1_i/controller_controller_0/inst/change_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/change_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 11.600 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.718     1.720    design_1_i/controller_controller_0/inst/clk
    SLICE_X3Y64          FDRE                                         r  design_1_i/controller_controller_0/inst/change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456     2.176 r  design_1_i/controller_controller_0/inst/change_reg/Q
                         net (fo=2, routed)           0.505     2.682    design_1_i/controller_controller_0/inst/change
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.124     2.806 r  design_1_i/controller_controller_0/inst/change_i_1/O
                         net (fo=1, routed)           0.000     2.806    design_1_i/controller_controller_0/inst/change_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  design_1_i/controller_controller_0/inst/change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.597    11.600    design_1_i/controller_controller_0/inst/clk
    SLICE_X3Y64          FDRE                                         r  design_1_i/controller_controller_0/inst/change_reg/C
                         clock pessimism              0.120    11.720    
                         clock uncertainty           -0.077    11.643    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)        0.029    11.672    design_1_i/controller_controller_0/inst/change_reg
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 design_1_i/controller_controller_0/inst/change_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/not_series_0/inst/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.456ns (46.136%)  route 0.532ns (53.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 11.600 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.718     1.720    design_1_i/controller_controller_0/inst/clk
    SLICE_X3Y64          FDRE                                         r  design_1_i/controller_controller_0/inst/change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456     2.176 r  design_1_i/controller_controller_0/inst/change_reg/Q
                         net (fo=2, routed)           0.532     2.709    design_1_i/not_series_0/inst/test_bit
    SLICE_X2Y63          FDRE                                         r  design_1_i/not_series_0/inst/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.597    11.600    design_1_i/not_series_0/inst/clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/not_series_0/inst/start_reg/C
                         clock pessimism              0.095    11.695    
                         clock uncertainty           -0.077    11.618    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)       -0.028    11.590    design_1_i/not_series_0/inst/start_reg
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  8.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/controller_controller_0/inst/change_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/not_series_0/inst/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.468%)  route 0.183ns (56.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.598     0.600    design_1_i/controller_controller_0/inst/clk
    SLICE_X3Y64          FDRE                                         r  design_1_i/controller_controller_0/inst/change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  design_1_i/controller_controller_0/inst/change_reg/Q
                         net (fo=2, routed)           0.183     0.924    design_1_i/not_series_0/inst/test_bit
    SLICE_X2Y63          FDRE                                         r  design_1_i/not_series_0/inst/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.870     0.872    design_1_i/not_series_0/inst/clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/not_series_0/inst/start_reg/C
                         clock pessimism             -0.257     0.615    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.063     0.678    design_1_i/not_series_0/inst/start_reg
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/controller_controller_0/inst/change_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/change_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.598     0.600    design_1_i/controller_controller_0/inst/clk
    SLICE_X3Y64          FDRE                                         r  design_1_i/controller_controller_0/inst/change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  design_1_i/controller_controller_0/inst/change_reg/Q
                         net (fo=2, routed)           0.168     0.909    design_1_i/controller_controller_0/inst/change
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.045     0.954 r  design_1_i/controller_controller_0/inst/change_i_1/O
                         net (fo=1, routed)           0.000     0.954    design_1_i/controller_controller_0/inst/change_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  design_1_i/controller_controller_0/inst/change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.870     0.872    design_1_i/controller_controller_0/inst/clk
    SLICE_X3Y64          FDRE                                         r  design_1_i/controller_controller_0/inst/change_reg/C
                         clock pessimism             -0.272     0.600    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.091     0.691    design_1_i/controller_controller_0/inst/change_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.141ns (13.233%)  route 0.925ns (86.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.027ns
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.003    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141     0.138 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.925     1.063    design_1_i/clk_wiz_0/inst/seq_reg3[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout3_buf/I0
                         clock pessimism              0.056     0.029    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     0.188    design_1_i/clk_wiz_0/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             6.503ns  (arrival time - required time)
  Source:                 design_1_i/not_series_0/inst/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/modern_sensible_0/inst/FF2/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 2.414ns (36.596%)  route 4.182ns (63.404%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.598     0.600    design_1_i/not_series_0/inst/clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/not_series_0/inst/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     0.764 r  design_1_i/not_series_0/inst/start_reg/Q
                         net (fo=2, routed)           0.063     0.827    design_1_i/not_series_0/inst/start
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.872 f  design_1_i/not_series_0/inst/genblk1[0].INV/O
                         net (fo=1, routed)           0.109     0.981    design_1_i/not_series_0/inst/connection_1
    SLICE_X2Y62          LUT1 (Prop_lut1_I0_O)        0.045     1.026 r  design_1_i/not_series_0/inst/genblk1[1].INV/O
                         net (fo=1, routed)           0.056     1.082    design_1_i/not_series_0/inst/connection_2
    SLICE_X2Y62          LUT1 (Prop_lut1_I0_O)        0.045     1.127 f  design_1_i/not_series_0/inst/genblk1[2].INV/O
                         net (fo=1, routed)           0.097     1.225    design_1_i/not_series_0/inst/connection_3
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.045     1.270 r  design_1_i/not_series_0/inst/genblk1[3].INV/O
                         net (fo=1, routed)           0.095     1.365    design_1_i/not_series_0/inst/connection_4
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  design_1_i/not_series_0/inst/genblk1[4].INV/O
                         net (fo=1, routed)           0.049     1.458    design_1_i/not_series_0/inst/connection_5
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.045     1.503 r  design_1_i/not_series_0/inst/genblk1[5].INV/O
                         net (fo=1, routed)           0.103     1.607    design_1_i/not_series_0/inst/connection_6
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.652 f  design_1_i/not_series_0/inst/genblk1[6].INV/O
                         net (fo=1, routed)           0.050     1.702    design_1_i/not_series_0/inst/connection_7
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  design_1_i/not_series_0/inst/genblk1[7].INV/O
                         net (fo=1, routed)           0.111     1.858    design_1_i/not_series_0/inst/connection_8
    SLICE_X5Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  design_1_i/not_series_0/inst/genblk1[8].INV/O
                         net (fo=1, routed)           0.049     1.952    design_1_i/not_series_0/inst/connection_9
    SLICE_X5Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.997 r  design_1_i/not_series_0/inst/genblk1[9].INV/O
                         net (fo=1, routed)           0.104     2.101    design_1_i/not_series_0/inst/connection_10
    SLICE_X5Y62          LUT1 (Prop_lut1_I0_O)        0.045     2.146 f  design_1_i/not_series_0/inst/genblk1[10].INV/O
                         net (fo=1, routed)           0.112     2.258    design_1_i/not_series_0/inst/connection_11
    SLICE_X4Y61          LUT1 (Prop_lut1_I0_O)        0.045     2.303 r  design_1_i/not_series_0/inst/genblk1[11].INV/O
                         net (fo=1, routed)           0.104     2.408    design_1_i/not_series_0/inst/connection_12
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.045     2.453 f  design_1_i/not_series_0/inst/genblk1[12].INV/O
                         net (fo=1, routed)           0.049     2.502    design_1_i/not_series_0/inst/connection_13
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.045     2.547 r  design_1_i/not_series_0/inst/genblk1[13].INV/O
                         net (fo=1, routed)           0.114     2.661    design_1_i/not_series_0/inst/connection_14
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.045     2.706 f  design_1_i/not_series_0/inst/genblk1[14].INV/O
                         net (fo=1, routed)           0.054     2.759    design_1_i/not_series_0/inst/connection_15
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.045     2.804 r  design_1_i/not_series_0/inst/genblk1[15].INV/O
                         net (fo=1, routed)           0.105     2.909    design_1_i/not_series_0/inst/connection_16
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     2.954 f  design_1_i/not_series_0/inst/genblk1[16].INV/O
                         net (fo=1, routed)           0.095     3.049    design_1_i/not_series_0/inst/connection_17
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.094 r  design_1_i/not_series_0/inst/genblk1[17].INV/O
                         net (fo=1, routed)           0.052     3.146    design_1_i/not_series_0/inst/connection_18
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.191 f  design_1_i/not_series_0/inst/genblk1[18].INV/O
                         net (fo=1, routed)           0.108     3.299    design_1_i/not_series_0/inst/connection_19
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.344 r  design_1_i/not_series_0/inst/genblk1[19].INV/O
                         net (fo=1, routed)           0.082     3.426    design_1_i/not_series_0/inst/connection_20
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  design_1_i/not_series_0/inst/genblk1[20].INV/O
                         net (fo=1, routed)           0.049     3.520    design_1_i/not_series_0/inst/connection_21
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.565 r  design_1_i/not_series_0/inst/genblk1[21].INV/O
                         net (fo=1, routed)           0.109     3.674    design_1_i/not_series_0/inst/connection_22
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.719 f  design_1_i/not_series_0/inst/genblk1[22].INV/O
                         net (fo=1, routed)           0.051     3.770    design_1_i/not_series_0/inst/connection_23
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.815 r  design_1_i/not_series_0/inst/genblk1[23].INV/O
                         net (fo=1, routed)           0.117     3.933    design_1_i/not_series_0/inst/connection_24
    SLICE_X4Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.978 f  design_1_i/not_series_0/inst/genblk1[24].INV/O
                         net (fo=1, routed)           0.120     4.097    design_1_i/not_series_0/inst/connection_25
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     4.142 r  design_1_i/not_series_0/inst/genblk1[25].INV/O
                         net (fo=1, routed)           0.058     4.200    design_1_i/not_series_0/inst/connection_26
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     4.245 f  design_1_i/not_series_0/inst/genblk1[26].INV/O
                         net (fo=1, routed)           0.059     4.304    design_1_i/not_series_0/inst/connection_27
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     4.349 r  design_1_i/not_series_0/inst/genblk1[27].INV/O
                         net (fo=1, routed)           0.109     4.458    design_1_i/not_series_0/inst/connection_28
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.045     4.503 f  design_1_i/not_series_0/inst/genblk1[28].INV/O
                         net (fo=1, routed)           0.050     4.553    design_1_i/not_series_0/inst/connection_29
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.045     4.598 r  design_1_i/not_series_0/inst/genblk1[29].INV/O
                         net (fo=1, routed)           0.103     4.701    design_1_i/not_series_0/inst/connection_30
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.045     4.746 f  design_1_i/not_series_0/inst/genblk1[30].INV/O
                         net (fo=1, routed)           0.051     4.797    design_1_i/not_series_0/inst/connection_31
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.045     4.842 r  design_1_i/not_series_0/inst/genblk1[31].INV/O
                         net (fo=1, routed)           0.097     4.940    design_1_i/not_series_0/inst/connection_32
    SLICE_X3Y60          LUT1 (Prop_lut1_I0_O)        0.045     4.985 f  design_1_i/not_series_0/inst/genblk1[32].INV/O
                         net (fo=1, routed)           0.094     5.079    design_1_i/not_series_0/inst/connection_33
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.045     5.124 r  design_1_i/not_series_0/inst/genblk1[33].INV/O
                         net (fo=1, routed)           0.052     5.176    design_1_i/not_series_0/inst/connection_34
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.045     5.221 f  design_1_i/not_series_0/inst/genblk1[34].INV/O
                         net (fo=1, routed)           0.118     5.338    design_1_i/not_series_0/inst/connection_35
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.045     5.383 r  design_1_i/not_series_0/inst/genblk1[35].INV/O
                         net (fo=1, routed)           0.058     5.441    design_1_i/not_series_0/inst/connection_36
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.045     5.486 f  design_1_i/not_series_0/inst/genblk1[36].INV/O
                         net (fo=1, routed)           0.112     5.598    design_1_i/not_series_0/inst/connection_37
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.045     5.643 r  design_1_i/not_series_0/inst/genblk1[37].INV/O
                         net (fo=1, routed)           0.082     5.725    design_1_i/not_series_0/inst/connection_38
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.045     5.770 f  design_1_i/not_series_0/inst/genblk1[38].INV/O
                         net (fo=1, routed)           0.049     5.819    design_1_i/not_series_0/inst/connection_39
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.045     5.864 r  design_1_i/not_series_0/inst/genblk1[39].INV/O
                         net (fo=1, routed)           0.119     5.983    design_1_i/not_series_0/inst/connection_40
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     6.028 f  design_1_i/not_series_0/inst/genblk1[40].INV/O
                         net (fo=1, routed)           0.058     6.086    design_1_i/not_series_0/inst/connection_41
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     6.131 r  design_1_i/not_series_0/inst/genblk1[41].INV/O
                         net (fo=1, routed)           0.059     6.190    design_1_i/not_series_0/inst/connection_42
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     6.235 f  design_1_i/not_series_0/inst/genblk1[42].INV/O
                         net (fo=1, routed)           0.112     6.347    design_1_i/not_series_0/inst/connection_43
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     6.392 r  design_1_i/not_series_0/inst/genblk1[43].INV/O
                         net (fo=1, routed)           0.058     6.450    design_1_i/not_series_0/inst/connection_44
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     6.495 f  design_1_i/not_series_0/inst/genblk1[44].INV/O
                         net (fo=1, routed)           0.059     6.554    design_1_i/not_series_0/inst/connection_45
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     6.599 r  design_1_i/not_series_0/inst/genblk1[45].INV/O
                         net (fo=1, routed)           0.099     6.698    design_1_i/not_series_0/inst/connection_46
    SLICE_X2Y63          LUT1 (Prop_lut1_I0_O)        0.045     6.743 f  design_1_i/not_series_0/inst/genblk1[46].INV/O
                         net (fo=1, routed)           0.093     6.836    design_1_i/not_series_0/inst/connection_47
    SLICE_X1Y63          LUT1 (Prop_lut1_I0_O)        0.045     6.881 r  design_1_i/not_series_0/inst/genblk1[47].INV/O
                         net (fo=1, routed)           0.050     6.931    design_1_i/not_series_0/inst/connection_48
    SLICE_X1Y63          LUT1 (Prop_lut1_I0_O)        0.045     6.976 f  design_1_i/not_series_0/inst/genblk1[48].INV/O
                         net (fo=2, routed)           0.063     7.039    design_1_i/not_series_0/inst/connection_49
    SLICE_X1Y63          LUT1 (Prop_lut1_I0_O)        0.045     7.084 r  design_1_i/not_series_0/inst/genblk1[49].INV_replica/O
                         net (fo=1, routed)           0.112     7.196    design_1_i/modern_sensible_0/inst/critpath_repN_alias
    SLICE_X1Y64          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.870     0.872    design_1_i/modern_sensible_0/inst/sclk
    SLICE_X1Y64          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF2/C
                         clock pessimism             -0.257     0.615    
    SLICE_X1Y64          FDCE (Hold_fdce_C_D)         0.078     0.693    design_1_i/modern_sensible_0/inst/FF2
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           7.196    
  -------------------------------------------------------------------
                         slack                                  6.503    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y2      design_1_i/clk_wiz_0/inst/clkout3_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y49     design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sensor0_design_1_clk_wiz_0_0
  To Clock:  sensor0_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.831ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sensor0_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sensor0_design_1_clk_wiz_0_0 rise@10.000ns - sensor0_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.456ns (18.259%)  route 2.041ns (81.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.088ns = ( 9.912 - 10.000 ) 
    Source Clock Delay      (SCD):    0.126ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.833     0.126    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.456     0.582 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           2.041     2.623    design_1_i/clk_wiz_0/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout2_buf/I0
                         clock pessimism             -0.101     9.811    
                         clock uncertainty           -0.077     9.733    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     9.574    design_1_i/clk_wiz_0/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          9.574    
                         arrival time                          -2.623    
  -------------------------------------------------------------------
                         slack                                  6.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sensor0_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor0_design_1_clk_wiz_0_0 rise@0.000ns - sensor0_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.141ns (13.819%)  route 0.879ns (86.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.027ns
    Source Clock Delay      (SCD):    -0.002ns
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -0.002    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     0.139 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.879     1.019    design_1_i/clk_wiz_0/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout2_buf/I0
                         clock pessimism              0.056     0.029    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     0.188    design_1_i/clk_wiz_0/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.831    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sensor0_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y1      design_1_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        5.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 0.704ns (9.037%)  route 7.086ns (90.963%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.615     1.617    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     2.073 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           2.439     4.512    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124     4.636 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           3.448     8.084    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     8.208 r  design_1_i/sensor_stream_0/inst/data[7]_i_1/O
                         net (fo=12, routed)          1.199     9.407    design_1_i/sensor_stream_0/inst/sel
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.916    design_1_i/sensor_stream_0/inst/clk
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[0]/C
                         clock pessimism              0.000    14.916    
                         clock uncertainty           -0.183    14.733    
    SLICE_X32Y118        FDCE (Setup_fdce_C_CE)      -0.205    14.528    design_1_i/sensor_stream_0/inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 0.704ns (9.037%)  route 7.086ns (90.963%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.615     1.617    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     2.073 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           2.439     4.512    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124     4.636 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           3.448     8.084    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     8.208 r  design_1_i/sensor_stream_0/inst/data[7]_i_1/O
                         net (fo=12, routed)          1.199     9.407    design_1_i/sensor_stream_0/inst/sel
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.916    design_1_i/sensor_stream_0/inst/clk
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[2]/C
                         clock pessimism              0.000    14.916    
                         clock uncertainty           -0.183    14.733    
    SLICE_X32Y118        FDCE (Setup_fdce_C_CE)      -0.205    14.528    design_1_i/sensor_stream_0/inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 0.704ns (9.037%)  route 7.086ns (90.963%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.615     1.617    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     2.073 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           2.439     4.512    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124     4.636 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           3.448     8.084    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     8.208 r  design_1_i/sensor_stream_0/inst/data[7]_i_1/O
                         net (fo=12, routed)          1.199     9.407    design_1_i/sensor_stream_0/inst/sel
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.916    design_1_i/sensor_stream_0/inst/clk
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[3]/C
                         clock pessimism              0.000    14.916    
                         clock uncertainty           -0.183    14.733    
    SLICE_X32Y118        FDCE (Setup_fdce_C_CE)      -0.205    14.528    design_1_i/sensor_stream_0/inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 0.704ns (9.037%)  route 7.086ns (90.963%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.615     1.617    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     2.073 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           2.439     4.512    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124     4.636 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           3.448     8.084    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     8.208 r  design_1_i/sensor_stream_0/inst/data[7]_i_1/O
                         net (fo=12, routed)          1.199     9.407    design_1_i/sensor_stream_0/inst/sel
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.916    design_1_i/sensor_stream_0/inst/clk
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[5]/C
                         clock pessimism              0.000    14.916    
                         clock uncertainty           -0.183    14.733    
    SLICE_X32Y118        FDCE (Setup_fdce_C_CE)      -0.205    14.528    design_1_i/sensor_stream_0/inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 0.704ns (9.262%)  route 6.897ns (90.738%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.615     1.617    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     2.073 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           2.439     4.512    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124     4.636 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           3.448     8.084    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     8.208 r  design_1_i/sensor_stream_0/inst/data[7]_i_1/O
                         net (fo=12, routed)          1.010     9.218    design_1_i/sensor_stream_0/inst/sel
    SLICE_X33Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.916    design_1_i/sensor_stream_0/inst/clk
    SLICE_X33Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[7]/C
                         clock pessimism              0.000    14.916    
                         clock uncertainty           -0.183    14.733    
    SLICE_X33Y118        FDCE (Setup_fdce_C_CE)      -0.205    14.528    design_1_i/sensor_stream_0/inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/sel_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 0.704ns (9.262%)  route 6.897ns (90.738%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.615     1.617    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     2.073 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           2.439     4.512    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124     4.636 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           3.448     8.084    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     8.208 r  design_1_i/sensor_stream_0/inst/data[7]_i_1/O
                         net (fo=12, routed)          1.010     9.218    design_1_i/sensor_stream_0/inst/sel
    SLICE_X33Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/sel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.916    design_1_i/sensor_stream_0/inst/clk
    SLICE_X33Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/sel_reg[0]/C
                         clock pessimism              0.000    14.916    
                         clock uncertainty           -0.183    14.733    
    SLICE_X33Y118        FDCE (Setup_fdce_C_CE)      -0.205    14.528    design_1_i/sensor_stream_0/inst/sel_reg[0]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/sel_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 0.704ns (9.262%)  route 6.897ns (90.738%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.615     1.617    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     2.073 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           2.439     4.512    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124     4.636 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           3.448     8.084    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     8.208 r  design_1_i/sensor_stream_0/inst/data[7]_i_1/O
                         net (fo=12, routed)          1.010     9.218    design_1_i/sensor_stream_0/inst/sel
    SLICE_X33Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/sel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.916    design_1_i/sensor_stream_0/inst/clk
    SLICE_X33Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/sel_reg[1]/C
                         clock pessimism              0.000    14.916    
                         clock uncertainty           -0.183    14.733    
    SLICE_X33Y118        FDCE (Setup_fdce_C_CE)      -0.205    14.528    design_1_i/sensor_stream_0/inst/sel_reg[1]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/sel_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 0.704ns (9.262%)  route 6.897ns (90.738%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.615     1.617    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     2.073 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           2.439     4.512    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124     4.636 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           3.448     8.084    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     8.208 r  design_1_i/sensor_stream_0/inst/data[7]_i_1/O
                         net (fo=12, routed)          1.010     9.218    design_1_i/sensor_stream_0/inst/sel
    SLICE_X33Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/sel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.916    design_1_i/sensor_stream_0/inst/clk
    SLICE_X33Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/sel_reg[2]/C
                         clock pessimism              0.000    14.916    
                         clock uncertainty           -0.183    14.733    
    SLICE_X33Y118        FDCE (Setup_fdce_C_CE)      -0.205    14.528    design_1_i/sensor_stream_0/inst/sel_reg[2]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 0.704ns (9.447%)  route 6.748ns (90.553%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.615     1.617    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     2.073 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           2.439     4.512    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124     4.636 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           3.448     8.084    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     8.208 r  design_1_i/sensor_stream_0/inst/data[7]_i_1/O
                         net (fo=12, routed)          0.861     9.069    design_1_i/sensor_stream_0/inst/sel
    SLICE_X32Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.493    14.915    design_1_i/sensor_stream_0/inst/clk
    SLICE_X32Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[1]/C
                         clock pessimism              0.000    14.915    
                         clock uncertainty           -0.183    14.732    
    SLICE_X32Y119        FDCE (Setup_fdce_C_CE)      -0.205    14.527    design_1_i/sensor_stream_0/inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 0.704ns (9.447%)  route 6.748ns (90.553%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.615     1.617    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     2.073 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           2.439     4.512    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124     4.636 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           3.448     8.084    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     8.208 r  design_1_i/sensor_stream_0/inst/data[7]_i_1/O
                         net (fo=12, routed)          0.861     9.069    design_1_i/sensor_stream_0/inst/sel
    SLICE_X32Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.493    14.915    design_1_i/sensor_stream_0/inst/clk
    SLICE_X32Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[4]/C
                         clock pessimism              0.000    14.915    
                         clock uncertainty           -0.183    14.732    
    SLICE_X32Y119        FDCE (Setup_fdce_C_CE)      -0.205    14.527    design_1_i/sensor_stream_0/inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  5.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/enable_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.231ns (10.403%)  route 1.989ns (89.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.559     0.561    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.702 f  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           0.936     1.638    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.683 r  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           1.053     2.736    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.781 r  design_1_i/sensor_stream_0/inst/enable_i_1/O
                         net (fo=1, routed)           0.000     2.781    design_1_i/sensor_stream_0/inst/enable_i_1_n_0
    SLICE_X37Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.825     1.990    design_1_i/sensor_stream_0/inst/clk
    SLICE_X37Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/enable_reg/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.183     2.173    
    SLICE_X37Y119        FDCE (Hold_fdce_C_D)         0.091     2.264    design_1_i/sensor_stream_0/inst/enable_reg
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/sendant_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.186ns (8.376%)  route 2.035ns (91.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.559     0.561    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.702 f  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           0.936     1.638    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.683 r  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           1.098     2.781    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/sendant_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.825     1.990    design_1_i/sensor_stream_0/inst/clk
    SLICE_X37Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/sendant_reg/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.183     2.173    
    SLICE_X37Y119        FDCE (Hold_fdce_C_D)         0.075     2.248    design_1_i/sensor_stream_0/inst/sendant_reg
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/send_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.338ns (13.621%)  route 2.143ns (86.379%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.559     0.561    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.702 f  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           0.936     1.638    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.683 r  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           1.121     2.804    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT3 (Prop_lut3_I1_O)        0.042     2.846 r  design_1_i/sensor_stream_0/inst/send_i_3/O
                         net (fo=1, routed)           0.086     2.932    design_1_i/sensor_stream_0/inst/send_i_3_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.110     3.042 r  design_1_i/sensor_stream_0/inst/send_i_1/O
                         net (fo=1, routed)           0.000     3.042    design_1_i/sensor_stream_0/inst/send_i_1_n_0
    SLICE_X37Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.825     1.990    design_1_i/sensor_stream_0/inst/clk
    SLICE_X37Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/send_reg/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.183     2.173    
    SLICE_X37Y119        FDCE (Hold_fdce_C_D)         0.092     2.265    design_1_i/sensor_stream_0/inst/send_reg
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/counter_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.231ns (9.359%)  route 2.237ns (90.641%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.559     0.561    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           0.936     1.638    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.683 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           1.121     2.804    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT3 (Prop_lut3_I1_O)        0.045     2.849 r  design_1_i/sensor_stream_0/inst/counter[0]_i_1/O
                         net (fo=17, routed)          0.180     3.029    design_1_i/sensor_stream_0/inst/counter
    SLICE_X35Y120        FDCE                                         r  design_1_i/sensor_stream_0/inst/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.824     1.989    design_1_i/sensor_stream_0/inst/clk
    SLICE_X35Y120        FDCE                                         r  design_1_i/sensor_stream_0/inst/counter_reg[16]/C
                         clock pessimism              0.000     1.989    
                         clock uncertainty            0.183     2.172    
    SLICE_X35Y120        FDCE (Hold_fdce_C_CE)       -0.039     2.133    design_1_i/sensor_stream_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.231ns (9.332%)  route 2.244ns (90.668%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.559     0.561    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           0.936     1.638    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.683 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           1.121     2.804    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT3 (Prop_lut3_I1_O)        0.045     2.849 r  design_1_i/sensor_stream_0/inst/counter[0]_i_1/O
                         net (fo=17, routed)          0.187     3.036    design_1_i/sensor_stream_0/inst/counter
    SLICE_X35Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.825     1.990    design_1_i/sensor_stream_0/inst/clk
    SLICE_X35Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/counter_reg[12]/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.183     2.173    
    SLICE_X35Y119        FDCE (Hold_fdce_C_CE)       -0.039     2.134    design_1_i/sensor_stream_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/counter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.231ns (9.332%)  route 2.244ns (90.668%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.559     0.561    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           0.936     1.638    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.683 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           1.121     2.804    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT3 (Prop_lut3_I1_O)        0.045     2.849 r  design_1_i/sensor_stream_0/inst/counter[0]_i_1/O
                         net (fo=17, routed)          0.187     3.036    design_1_i/sensor_stream_0/inst/counter
    SLICE_X35Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.825     1.990    design_1_i/sensor_stream_0/inst/clk
    SLICE_X35Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/counter_reg[13]/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.183     2.173    
    SLICE_X35Y119        FDCE (Hold_fdce_C_CE)       -0.039     2.134    design_1_i/sensor_stream_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/counter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.231ns (9.332%)  route 2.244ns (90.668%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.559     0.561    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           0.936     1.638    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.683 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           1.121     2.804    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT3 (Prop_lut3_I1_O)        0.045     2.849 r  design_1_i/sensor_stream_0/inst/counter[0]_i_1/O
                         net (fo=17, routed)          0.187     3.036    design_1_i/sensor_stream_0/inst/counter
    SLICE_X35Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.825     1.990    design_1_i/sensor_stream_0/inst/clk
    SLICE_X35Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/counter_reg[14]/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.183     2.173    
    SLICE_X35Y119        FDCE (Hold_fdce_C_CE)       -0.039     2.134    design_1_i/sensor_stream_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/counter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.231ns (9.332%)  route 2.244ns (90.668%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.559     0.561    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           0.936     1.638    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.683 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           1.121     2.804    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT3 (Prop_lut3_I1_O)        0.045     2.849 r  design_1_i/sensor_stream_0/inst/counter[0]_i_1/O
                         net (fo=17, routed)          0.187     3.036    design_1_i/sensor_stream_0/inst/counter
    SLICE_X35Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.825     1.990    design_1_i/sensor_stream_0/inst/clk
    SLICE_X35Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/counter_reg[15]/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.183     2.173    
    SLICE_X35Y119        FDCE (Hold_fdce_C_CE)       -0.039     2.134    design_1_i/sensor_stream_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.231ns (9.305%)  route 2.251ns (90.695%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.559     0.561    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           0.936     1.638    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.683 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           1.121     2.804    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT3 (Prop_lut3_I1_O)        0.045     2.849 r  design_1_i/sensor_stream_0/inst/counter[0]_i_1/O
                         net (fo=17, routed)          0.194     3.043    design_1_i/sensor_stream_0/inst/counter
    SLICE_X35Y117        FDCE                                         r  design_1_i/sensor_stream_0/inst/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.827     1.992    design_1_i/sensor_stream_0/inst/clk
    SLICE_X35Y117        FDCE                                         r  design_1_i/sensor_stream_0/inst/counter_reg[4]/C
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.183     2.175    
    SLICE_X35Y117        FDCE (Hold_fdce_C_CE)       -0.039     2.136    design_1_i/sensor_stream_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 design_1_i/controller_controller_0/inst/sig_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sensor_stream_0/inst/counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.231ns (9.305%)  route 2.251ns (90.695%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.559     0.561    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/controller_controller_0/inst/sig_ant_reg/Q
                         net (fo=1, routed)           0.936     1.638    design_1_i/controller_controller_0/inst/sig_ant
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.683 f  design_1_i/controller_controller_0/inst/send_INST_0/O
                         net (fo=5, routed)           1.121     2.804    design_1_i/sensor_stream_0/inst/sendin
    SLICE_X37Y119        LUT3 (Prop_lut3_I1_O)        0.045     2.849 r  design_1_i/sensor_stream_0/inst/counter[0]_i_1/O
                         net (fo=17, routed)          0.194     3.043    design_1_i/sensor_stream_0/inst/counter
    SLICE_X35Y117        FDCE                                         r  design_1_i/sensor_stream_0/inst/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.827     1.992    design_1_i/sensor_stream_0/inst/clk
    SLICE_X35Y117        FDCE                                         r  design_1_i/sensor_stream_0/inst/counter_reg[5]/C
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.183     2.175    
    SLICE_X35Y117        FDCE (Hold_fdce_C_CE)       -0.039     2.136    design_1_i/sensor_stream_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.908    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  clk_en_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 design_1_i/modern_sensible_0/inst/FF2/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/modern_sensible_0/inst/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_en_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_en_design_1_clk_wiz_0_0 rise@2.778ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.718ns (54.172%)  route 0.607ns (45.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 4.379 - 2.778 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.718     1.720    design_1_i/modern_sensible_0/inst/sclk
    SLICE_X1Y64          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.419     2.139 r  design_1_i/modern_sensible_0/inst/FF2/Q
                         net (fo=2, routed)           0.607     2.747    design_1_i/modern_sensible_0/inst/ff1_out
    SLICE_X0Y62          LUT2 (Prop_lut2_I1_O)        0.299     3.046 r  design_1_i/modern_sensible_0/inst/XOR1/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/modern_sensible_0/inst/xor_out
    SLICE_X0Y62          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.923     2.690    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.781 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.598     4.379    design_1_i/modern_sensible_0/inst/clk_en
    SLICE_X0Y62          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF3/C
                         clock pessimism             -0.101     4.278    
                         clock uncertainty           -0.197     4.080    
    SLICE_X0Y62          FDCE (Setup_fdce_C_D)        0.029     4.109    design_1_i/modern_sensible_0/inst/FF3
  -------------------------------------------------------------------
                         required time                          4.109    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  1.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.057ns  (arrival time - required time)
  Source:                 design_1_i/modern_sensible_0/inst/FF2/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/modern_sensible_0/inst/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_en_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.222ns  (clk_en_design_1_clk_wiz_0_0 rise@2.778ns - clk_sys_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.451ns  (logic 0.226ns (50.065%)  route 0.225ns (49.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 3.650 - 2.778 ) 
    Source Clock Delay      (SCD):    0.600ns = ( 10.600 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624    10.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     9.328 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648     9.976    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.598    10.600    design_1_i/modern_sensible_0/inst/sclk
    SLICE_X1Y64          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.128    10.728 r  design_1_i/modern_sensible_0/inst/FF2/Q
                         net (fo=2, routed)           0.225    10.953    design_1_i/modern_sensible_0/inst/ff1_out
    SLICE_X0Y62          LUT2 (Prop_lut2_I1_O)        0.098    11.051 r  design_1_i/modern_sensible_0/inst/XOR1/O
                         net (fo=1, routed)           0.000    11.051    design_1_i/modern_sensible_0/inst/xor_out
    SLICE_X0Y62          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700     2.751    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.780 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.871     3.650    design_1_i/modern_sensible_0/inst/clk_en
    SLICE_X0Y62          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF3/C
                         clock pessimism              0.056     3.706    
                         clock uncertainty            0.197     3.903    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)         0.091     3.994    design_1_i/modern_sensible_0/inst/FF3
  -------------------------------------------------------------------
                         required time                         -3.994    
                         arrival time                          11.051    
  -------------------------------------------------------------------
                         slack                                  7.057    





---------------------------------------------------------------------------------------------------
From Clock:  sensor0_design_1_clk_wiz_0_0
  To Clock:  clk_en_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 design_1_i/modern_sensible_0/inst/FF1/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/modern_sensible_0/inst/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_en_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_en_design_1_clk_wiz_0_0 rise@2.778ns - sensor0_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.580ns (47.129%)  route 0.651ns (52.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 4.379 - 2.778 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.718     1.720    design_1_i/modern_sensible_0/inst/psclk
    SLICE_X0Y63          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456     2.176 r  design_1_i/modern_sensible_0/inst/FF1/Q
                         net (fo=1, routed)           0.651     2.827    design_1_i/modern_sensible_0/inst/ff1
    SLICE_X0Y62          LUT2 (Prop_lut2_I0_O)        0.124     2.951 r  design_1_i/modern_sensible_0/inst/XOR1/O
                         net (fo=1, routed)           0.000     2.951    design_1_i/modern_sensible_0/inst/xor_out
    SLICE_X0Y62          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.923     2.690    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.781 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.598     4.379    design_1_i/modern_sensible_0/inst/clk_en
    SLICE_X0Y62          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF3/C
                         clock pessimism             -0.101     4.278    
                         clock uncertainty           -0.197     4.080    
    SLICE_X0Y62          FDCE (Setup_fdce_C_D)        0.029     4.109    design_1_i/modern_sensible_0/inst/FF3
  -------------------------------------------------------------------
                         required time                          4.109    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                  1.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.018ns  (arrival time - required time)
  Source:                 design_1_i/modern_sensible_0/inst/FF1/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/modern_sensible_0/inst/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_en_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.222ns  (clk_en_design_1_clk_wiz_0_0 rise@2.778ns - sensor0_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.073%)  route 0.227ns (54.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 3.650 - 2.778 ) 
    Source Clock Delay      (SCD):    0.600ns = ( 10.600 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624    10.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     9.328 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.648     9.976    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.598    10.600    design_1_i/modern_sensible_0/inst/psclk
    SLICE_X0Y63          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141    10.741 r  design_1_i/modern_sensible_0/inst/FF1/Q
                         net (fo=1, routed)           0.227    10.967    design_1_i/modern_sensible_0/inst/ff1
    SLICE_X0Y62          LUT2 (Prop_lut2_I0_O)        0.045    11.012 r  design_1_i/modern_sensible_0/inst/XOR1/O
                         net (fo=1, routed)           0.000    11.012    design_1_i/modern_sensible_0/inst/xor_out
    SLICE_X0Y62          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700     2.751    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.780 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.871     3.650    design_1_i/modern_sensible_0/inst/clk_en
    SLICE_X0Y62          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF3/C
                         clock pessimism              0.056     3.706    
                         clock uncertainty            0.197     3.903    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)         0.091     3.994    design_1_i/modern_sensible_0/inst/FF3
  -------------------------------------------------------------------
                         required time                         -3.994    
                         arrival time                          11.012    
  -------------------------------------------------------------------
                         slack                                  7.018    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  sensor0_design_1_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -8.958ns,  Total Violation       -8.958ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.935ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.958ns  (required time - arrival time)
  Source:                 design_1_i/not_series_0/inst/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/modern_sensible_0/inst/FF1/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sensor0_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sensor0_design_1_clk_wiz_0_0 rise@10.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.568ns  (logic 6.718ns (36.180%)  route 11.850ns (63.820%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 11.600 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.718     1.720    design_1_i/not_series_0/inst/clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/not_series_0/inst/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     2.238 r  design_1_i/not_series_0/inst/start_reg/Q
                         net (fo=2, routed)           0.166     2.405    design_1_i/not_series_0/inst/start
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.124     2.529 f  design_1_i/not_series_0/inst/genblk1[0].INV/O
                         net (fo=1, routed)           0.302     2.831    design_1_i/not_series_0/inst/connection_1
    SLICE_X2Y62          LUT1 (Prop_lut1_I0_O)        0.124     2.955 r  design_1_i/not_series_0/inst/genblk1[1].INV/O
                         net (fo=1, routed)           0.165     3.120    design_1_i/not_series_0/inst/connection_2
    SLICE_X2Y62          LUT1 (Prop_lut1_I0_O)        0.124     3.244 f  design_1_i/not_series_0/inst/genblk1[2].INV/O
                         net (fo=1, routed)           0.288     3.532    design_1_i/not_series_0/inst/connection_3
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.124     3.656 r  design_1_i/not_series_0/inst/genblk1[3].INV/O
                         net (fo=1, routed)           0.284     3.940    design_1_i/not_series_0/inst/connection_4
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     4.064 f  design_1_i/not_series_0/inst/genblk1[4].INV/O
                         net (fo=1, routed)           0.149     4.213    design_1_i/not_series_0/inst/connection_5
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     4.337 r  design_1_i/not_series_0/inst/genblk1[5].INV/O
                         net (fo=1, routed)           0.289     4.627    design_1_i/not_series_0/inst/connection_6
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.124     4.751 f  design_1_i/not_series_0/inst/genblk1[6].INV/O
                         net (fo=1, routed)           0.151     4.902    design_1_i/not_series_0/inst/connection_7
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.124     5.026 r  design_1_i/not_series_0/inst/genblk1[7].INV/O
                         net (fo=1, routed)           0.298     5.324    design_1_i/not_series_0/inst/connection_8
    SLICE_X5Y63          LUT1 (Prop_lut1_I0_O)        0.124     5.448 f  design_1_i/not_series_0/inst/genblk1[8].INV/O
                         net (fo=1, routed)           0.149     5.597    design_1_i/not_series_0/inst/connection_9
    SLICE_X5Y63          LUT1 (Prop_lut1_I0_O)        0.124     5.721 r  design_1_i/not_series_0/inst/genblk1[9].INV/O
                         net (fo=1, routed)           0.292     6.013    design_1_i/not_series_0/inst/connection_10
    SLICE_X5Y62          LUT1 (Prop_lut1_I0_O)        0.124     6.137 f  design_1_i/not_series_0/inst/genblk1[10].INV/O
                         net (fo=1, routed)           0.299     6.436    design_1_i/not_series_0/inst/connection_11
    SLICE_X4Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.560 r  design_1_i/not_series_0/inst/genblk1[11].INV/O
                         net (fo=1, routed)           0.292     6.853    design_1_i/not_series_0/inst/connection_12
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.124     6.977 f  design_1_i/not_series_0/inst/genblk1[12].INV/O
                         net (fo=1, routed)           0.149     7.125    design_1_i/not_series_0/inst/connection_13
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.124     7.249 r  design_1_i/not_series_0/inst/genblk1[13].INV/O
                         net (fo=1, routed)           0.311     7.560    design_1_i/not_series_0/inst/connection_14
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     7.684 f  design_1_i/not_series_0/inst/genblk1[14].INV/O
                         net (fo=1, routed)           0.161     7.845    design_1_i/not_series_0/inst/connection_15
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     7.969 r  design_1_i/not_series_0/inst/genblk1[15].INV/O
                         net (fo=1, routed)           0.312     8.281    design_1_i/not_series_0/inst/connection_16
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124     8.405 f  design_1_i/not_series_0/inst/genblk1[16].INV/O
                         net (fo=1, routed)           0.284     8.689    design_1_i/not_series_0/inst/connection_17
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.124     8.813 r  design_1_i/not_series_0/inst/genblk1[17].INV/O
                         net (fo=1, routed)           0.154     8.967    design_1_i/not_series_0/inst/connection_18
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.124     9.091 f  design_1_i/not_series_0/inst/genblk1[18].INV/O
                         net (fo=1, routed)           0.299     9.390    design_1_i/not_series_0/inst/connection_19
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124     9.514 r  design_1_i/not_series_0/inst/genblk1[19].INV/O
                         net (fo=1, routed)           0.264     9.778    design_1_i/not_series_0/inst/connection_20
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124     9.902 f  design_1_i/not_series_0/inst/genblk1[20].INV/O
                         net (fo=1, routed)           0.149    10.051    design_1_i/not_series_0/inst/connection_21
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124    10.175 r  design_1_i/not_series_0/inst/genblk1[21].INV/O
                         net (fo=1, routed)           0.298    10.473    design_1_i/not_series_0/inst/connection_22
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.124    10.597 f  design_1_i/not_series_0/inst/genblk1[22].INV/O
                         net (fo=1, routed)           0.154    10.751    design_1_i/not_series_0/inst/connection_23
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.124    10.875 r  design_1_i/not_series_0/inst/genblk1[23].INV/O
                         net (fo=1, routed)           0.306    11.181    design_1_i/not_series_0/inst/connection_24
    SLICE_X4Y61          LUT1 (Prop_lut1_I0_O)        0.124    11.305 f  design_1_i/not_series_0/inst/genblk1[24].INV/O
                         net (fo=1, routed)           0.312    11.617    design_1_i/not_series_0/inst/connection_25
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124    11.741 r  design_1_i/not_series_0/inst/genblk1[25].INV/O
                         net (fo=1, routed)           0.158    11.899    design_1_i/not_series_0/inst/connection_26
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124    12.023 f  design_1_i/not_series_0/inst/genblk1[26].INV/O
                         net (fo=1, routed)           0.162    12.185    design_1_i/not_series_0/inst/connection_27
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124    12.309 r  design_1_i/not_series_0/inst/genblk1[27].INV/O
                         net (fo=1, routed)           0.338    12.647    design_1_i/not_series_0/inst/connection_28
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.124    12.771 f  design_1_i/not_series_0/inst/genblk1[28].INV/O
                         net (fo=1, routed)           0.151    12.922    design_1_i/not_series_0/inst/connection_29
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.124    13.046 r  design_1_i/not_series_0/inst/genblk1[29].INV/O
                         net (fo=1, routed)           0.290    13.336    design_1_i/not_series_0/inst/connection_30
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.124    13.460 f  design_1_i/not_series_0/inst/genblk1[30].INV/O
                         net (fo=1, routed)           0.154    13.614    design_1_i/not_series_0/inst/connection_31
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.124    13.738 r  design_1_i/not_series_0/inst/genblk1[31].INV/O
                         net (fo=1, routed)           0.287    14.025    design_1_i/not_series_0/inst/connection_32
    SLICE_X3Y60          LUT1 (Prop_lut1_I0_O)        0.124    14.149 f  design_1_i/not_series_0/inst/genblk1[32].INV/O
                         net (fo=1, routed)           0.285    14.434    design_1_i/not_series_0/inst/connection_33
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.124    14.558 r  design_1_i/not_series_0/inst/genblk1[33].INV/O
                         net (fo=1, routed)           0.154    14.712    design_1_i/not_series_0/inst/connection_34
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.124    14.836 f  design_1_i/not_series_0/inst/genblk1[34].INV/O
                         net (fo=1, routed)           0.348    15.184    design_1_i/not_series_0/inst/connection_35
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.124    15.308 r  design_1_i/not_series_0/inst/genblk1[35].INV/O
                         net (fo=1, routed)           0.158    15.466    design_1_i/not_series_0/inst/connection_36
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.124    15.590 f  design_1_i/not_series_0/inst/genblk1[36].INV/O
                         net (fo=1, routed)           0.298    15.888    design_1_i/not_series_0/inst/connection_37
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.124    16.012 r  design_1_i/not_series_0/inst/genblk1[37].INV/O
                         net (fo=1, routed)           0.264    16.276    design_1_i/not_series_0/inst/connection_38
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.124    16.400 f  design_1_i/not_series_0/inst/genblk1[38].INV/O
                         net (fo=1, routed)           0.149    16.549    design_1_i/not_series_0/inst/connection_39
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.124    16.673 r  design_1_i/not_series_0/inst/genblk1[39].INV/O
                         net (fo=1, routed)           0.348    17.021    design_1_i/not_series_0/inst/connection_40
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124    17.145 f  design_1_i/not_series_0/inst/genblk1[40].INV/O
                         net (fo=1, routed)           0.159    17.303    design_1_i/not_series_0/inst/connection_41
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124    17.427 r  design_1_i/not_series_0/inst/genblk1[41].INV/O
                         net (fo=1, routed)           0.161    17.589    design_1_i/not_series_0/inst/connection_42
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124    17.713 f  design_1_i/not_series_0/inst/genblk1[42].INV/O
                         net (fo=1, routed)           0.299    18.012    design_1_i/not_series_0/inst/connection_43
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.124    18.136 r  design_1_i/not_series_0/inst/genblk1[43].INV/O
                         net (fo=1, routed)           0.159    18.295    design_1_i/not_series_0/inst/connection_44
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.124    18.419 f  design_1_i/not_series_0/inst/genblk1[44].INV/O
                         net (fo=1, routed)           0.161    18.580    design_1_i/not_series_0/inst/connection_45
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.124    18.704 r  design_1_i/not_series_0/inst/genblk1[45].INV/O
                         net (fo=1, routed)           0.294    18.998    design_1_i/not_series_0/inst/connection_46
    SLICE_X2Y63          LUT1 (Prop_lut1_I0_O)        0.124    19.122 f  design_1_i/not_series_0/inst/genblk1[46].INV/O
                         net (fo=1, routed)           0.282    19.404    design_1_i/not_series_0/inst/connection_47
    SLICE_X1Y63          LUT1 (Prop_lut1_I0_O)        0.124    19.528 r  design_1_i/not_series_0/inst/genblk1[47].INV/O
                         net (fo=1, routed)           0.151    19.679    design_1_i/not_series_0/inst/connection_48
    SLICE_X1Y63          LUT1 (Prop_lut1_I0_O)        0.124    19.803 f  design_1_i/not_series_0/inst/genblk1[48].INV/O
                         net (fo=2, routed)           0.362    20.165    design_1_i/not_series_0/inst/connection_49
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.124    20.289 r  design_1_i/not_series_0/inst/genblk1[49].INV/O
                         net (fo=1, routed)           0.000    20.289    design_1_i/modern_sensible_0/inst/in_sensor
    SLICE_X0Y63          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.597    11.600    design_1_i/modern_sensible_0/inst/psclk
    SLICE_X0Y63          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF1/C
                         clock pessimism             -0.101    11.499    
                         clock uncertainty           -0.197    11.302    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)        0.029    11.331    design_1_i/modern_sensible_0/inst/FF1
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                         -20.289    
  -------------------------------------------------------------------
                         slack                                 -8.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.935ns  (arrival time - required time)
  Source:                 design_1_i/not_series_0/inst/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/modern_sensible_0/inst/FF1/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sensor0_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor0_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 2.414ns (36.848%)  route 4.137ns (63.152%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.598     0.600    design_1_i/not_series_0/inst/clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/not_series_0/inst/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     0.764 r  design_1_i/not_series_0/inst/start_reg/Q
                         net (fo=2, routed)           0.063     0.827    design_1_i/not_series_0/inst/start
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.872 f  design_1_i/not_series_0/inst/genblk1[0].INV/O
                         net (fo=1, routed)           0.109     0.981    design_1_i/not_series_0/inst/connection_1
    SLICE_X2Y62          LUT1 (Prop_lut1_I0_O)        0.045     1.026 r  design_1_i/not_series_0/inst/genblk1[1].INV/O
                         net (fo=1, routed)           0.056     1.082    design_1_i/not_series_0/inst/connection_2
    SLICE_X2Y62          LUT1 (Prop_lut1_I0_O)        0.045     1.127 f  design_1_i/not_series_0/inst/genblk1[2].INV/O
                         net (fo=1, routed)           0.097     1.225    design_1_i/not_series_0/inst/connection_3
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.045     1.270 r  design_1_i/not_series_0/inst/genblk1[3].INV/O
                         net (fo=1, routed)           0.095     1.365    design_1_i/not_series_0/inst/connection_4
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  design_1_i/not_series_0/inst/genblk1[4].INV/O
                         net (fo=1, routed)           0.049     1.458    design_1_i/not_series_0/inst/connection_5
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.045     1.503 r  design_1_i/not_series_0/inst/genblk1[5].INV/O
                         net (fo=1, routed)           0.103     1.607    design_1_i/not_series_0/inst/connection_6
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.652 f  design_1_i/not_series_0/inst/genblk1[6].INV/O
                         net (fo=1, routed)           0.050     1.702    design_1_i/not_series_0/inst/connection_7
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  design_1_i/not_series_0/inst/genblk1[7].INV/O
                         net (fo=1, routed)           0.111     1.858    design_1_i/not_series_0/inst/connection_8
    SLICE_X5Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  design_1_i/not_series_0/inst/genblk1[8].INV/O
                         net (fo=1, routed)           0.049     1.952    design_1_i/not_series_0/inst/connection_9
    SLICE_X5Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.997 r  design_1_i/not_series_0/inst/genblk1[9].INV/O
                         net (fo=1, routed)           0.104     2.101    design_1_i/not_series_0/inst/connection_10
    SLICE_X5Y62          LUT1 (Prop_lut1_I0_O)        0.045     2.146 f  design_1_i/not_series_0/inst/genblk1[10].INV/O
                         net (fo=1, routed)           0.112     2.258    design_1_i/not_series_0/inst/connection_11
    SLICE_X4Y61          LUT1 (Prop_lut1_I0_O)        0.045     2.303 r  design_1_i/not_series_0/inst/genblk1[11].INV/O
                         net (fo=1, routed)           0.104     2.408    design_1_i/not_series_0/inst/connection_12
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.045     2.453 f  design_1_i/not_series_0/inst/genblk1[12].INV/O
                         net (fo=1, routed)           0.049     2.502    design_1_i/not_series_0/inst/connection_13
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.045     2.547 r  design_1_i/not_series_0/inst/genblk1[13].INV/O
                         net (fo=1, routed)           0.114     2.661    design_1_i/not_series_0/inst/connection_14
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.045     2.706 f  design_1_i/not_series_0/inst/genblk1[14].INV/O
                         net (fo=1, routed)           0.054     2.759    design_1_i/not_series_0/inst/connection_15
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.045     2.804 r  design_1_i/not_series_0/inst/genblk1[15].INV/O
                         net (fo=1, routed)           0.105     2.909    design_1_i/not_series_0/inst/connection_16
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     2.954 f  design_1_i/not_series_0/inst/genblk1[16].INV/O
                         net (fo=1, routed)           0.095     3.049    design_1_i/not_series_0/inst/connection_17
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.094 r  design_1_i/not_series_0/inst/genblk1[17].INV/O
                         net (fo=1, routed)           0.052     3.146    design_1_i/not_series_0/inst/connection_18
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.191 f  design_1_i/not_series_0/inst/genblk1[18].INV/O
                         net (fo=1, routed)           0.108     3.299    design_1_i/not_series_0/inst/connection_19
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.344 r  design_1_i/not_series_0/inst/genblk1[19].INV/O
                         net (fo=1, routed)           0.082     3.426    design_1_i/not_series_0/inst/connection_20
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  design_1_i/not_series_0/inst/genblk1[20].INV/O
                         net (fo=1, routed)           0.049     3.520    design_1_i/not_series_0/inst/connection_21
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.565 r  design_1_i/not_series_0/inst/genblk1[21].INV/O
                         net (fo=1, routed)           0.109     3.674    design_1_i/not_series_0/inst/connection_22
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.719 f  design_1_i/not_series_0/inst/genblk1[22].INV/O
                         net (fo=1, routed)           0.051     3.770    design_1_i/not_series_0/inst/connection_23
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.815 r  design_1_i/not_series_0/inst/genblk1[23].INV/O
                         net (fo=1, routed)           0.117     3.933    design_1_i/not_series_0/inst/connection_24
    SLICE_X4Y61          LUT1 (Prop_lut1_I0_O)        0.045     3.978 f  design_1_i/not_series_0/inst/genblk1[24].INV/O
                         net (fo=1, routed)           0.120     4.097    design_1_i/not_series_0/inst/connection_25
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     4.142 r  design_1_i/not_series_0/inst/genblk1[25].INV/O
                         net (fo=1, routed)           0.058     4.200    design_1_i/not_series_0/inst/connection_26
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     4.245 f  design_1_i/not_series_0/inst/genblk1[26].INV/O
                         net (fo=1, routed)           0.059     4.304    design_1_i/not_series_0/inst/connection_27
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     4.349 r  design_1_i/not_series_0/inst/genblk1[27].INV/O
                         net (fo=1, routed)           0.109     4.458    design_1_i/not_series_0/inst/connection_28
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.045     4.503 f  design_1_i/not_series_0/inst/genblk1[28].INV/O
                         net (fo=1, routed)           0.050     4.553    design_1_i/not_series_0/inst/connection_29
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.045     4.598 r  design_1_i/not_series_0/inst/genblk1[29].INV/O
                         net (fo=1, routed)           0.103     4.701    design_1_i/not_series_0/inst/connection_30
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.045     4.746 f  design_1_i/not_series_0/inst/genblk1[30].INV/O
                         net (fo=1, routed)           0.051     4.797    design_1_i/not_series_0/inst/connection_31
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.045     4.842 r  design_1_i/not_series_0/inst/genblk1[31].INV/O
                         net (fo=1, routed)           0.097     4.940    design_1_i/not_series_0/inst/connection_32
    SLICE_X3Y60          LUT1 (Prop_lut1_I0_O)        0.045     4.985 f  design_1_i/not_series_0/inst/genblk1[32].INV/O
                         net (fo=1, routed)           0.094     5.079    design_1_i/not_series_0/inst/connection_33
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.045     5.124 r  design_1_i/not_series_0/inst/genblk1[33].INV/O
                         net (fo=1, routed)           0.052     5.176    design_1_i/not_series_0/inst/connection_34
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.045     5.221 f  design_1_i/not_series_0/inst/genblk1[34].INV/O
                         net (fo=1, routed)           0.118     5.338    design_1_i/not_series_0/inst/connection_35
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.045     5.383 r  design_1_i/not_series_0/inst/genblk1[35].INV/O
                         net (fo=1, routed)           0.058     5.441    design_1_i/not_series_0/inst/connection_36
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.045     5.486 f  design_1_i/not_series_0/inst/genblk1[36].INV/O
                         net (fo=1, routed)           0.112     5.598    design_1_i/not_series_0/inst/connection_37
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.045     5.643 r  design_1_i/not_series_0/inst/genblk1[37].INV/O
                         net (fo=1, routed)           0.082     5.725    design_1_i/not_series_0/inst/connection_38
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.045     5.770 f  design_1_i/not_series_0/inst/genblk1[38].INV/O
                         net (fo=1, routed)           0.049     5.819    design_1_i/not_series_0/inst/connection_39
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.045     5.864 r  design_1_i/not_series_0/inst/genblk1[39].INV/O
                         net (fo=1, routed)           0.119     5.983    design_1_i/not_series_0/inst/connection_40
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     6.028 f  design_1_i/not_series_0/inst/genblk1[40].INV/O
                         net (fo=1, routed)           0.058     6.086    design_1_i/not_series_0/inst/connection_41
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     6.131 r  design_1_i/not_series_0/inst/genblk1[41].INV/O
                         net (fo=1, routed)           0.059     6.190    design_1_i/not_series_0/inst/connection_42
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     6.235 f  design_1_i/not_series_0/inst/genblk1[42].INV/O
                         net (fo=1, routed)           0.112     6.347    design_1_i/not_series_0/inst/connection_43
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     6.392 r  design_1_i/not_series_0/inst/genblk1[43].INV/O
                         net (fo=1, routed)           0.058     6.450    design_1_i/not_series_0/inst/connection_44
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     6.495 f  design_1_i/not_series_0/inst/genblk1[44].INV/O
                         net (fo=1, routed)           0.059     6.554    design_1_i/not_series_0/inst/connection_45
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     6.599 r  design_1_i/not_series_0/inst/genblk1[45].INV/O
                         net (fo=1, routed)           0.099     6.698    design_1_i/not_series_0/inst/connection_46
    SLICE_X2Y63          LUT1 (Prop_lut1_I0_O)        0.045     6.743 f  design_1_i/not_series_0/inst/genblk1[46].INV/O
                         net (fo=1, routed)           0.093     6.836    design_1_i/not_series_0/inst/connection_47
    SLICE_X1Y63          LUT1 (Prop_lut1_I0_O)        0.045     6.881 r  design_1_i/not_series_0/inst/genblk1[47].INV/O
                         net (fo=1, routed)           0.050     6.931    design_1_i/not_series_0/inst/connection_48
    SLICE_X1Y63          LUT1 (Prop_lut1_I0_O)        0.045     6.976 f  design_1_i/not_series_0/inst/genblk1[48].INV/O
                         net (fo=2, routed)           0.130     7.106    design_1_i/not_series_0/inst/connection_49
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     7.151 r  design_1_i/not_series_0/inst/genblk1[49].INV/O
                         net (fo=1, routed)           0.000     7.151    design_1_i/modern_sensible_0/inst/in_sensor
    SLICE_X0Y63          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.870     0.872    design_1_i/modern_sensible_0/inst/psclk
    SLICE_X0Y63          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF1/C
                         clock pessimism              0.056     0.927    
                         clock uncertainty            0.197     1.124    
    SLICE_X0Y63          FDCE (Hold_fdce_C_D)         0.091     1.215    design_1_i/modern_sensible_0/inst/FF1
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           7.151    
  -------------------------------------------------------------------
                         slack                                  5.935    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_en_design_1_clk_wiz_0_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.508ns  (logic 0.000ns (0.000%)  route 3.508ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           3.508     3.508    design_1_i/clk_wiz_0/inst/locked_int
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.000ns (0.000%)  route 1.540ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.540     1.540    design_1_i/clk_wiz_0/inst/locked_int
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/CLR
                            (removal check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
                            (removal check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
                            (removal check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
                            (removal check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
                            (removal check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
                            (removal check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
                            (removal check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
                            (removal check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X50Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_en_design_1_clk_wiz_0_0
  To Clock:  clk_en_design_1_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.303ns  (logic 0.518ns (39.756%)  route 0.785ns (60.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.124ns = ( 2.901 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     4.587    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     0.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.278     1.943    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     2.070 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.831     2.901    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.518     3.419 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.785     4.204    design_1_i/clk_wiz_0/inst/seq_reg1[5]
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.135ns  (logic 0.518ns (45.655%)  route 0.617ns (54.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.124ns = ( 2.901 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     4.587    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     0.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.278     1.943    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     2.070 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.831     2.901    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.518     3.419 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.617     4.036    design_1_i/clk_wiz_0/inst/seq_reg1[3]
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.101ns  (logic 0.478ns (43.426%)  route 0.623ns (56.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.124ns = ( 2.901 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     4.587    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     0.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.278     1.943    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     2.070 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.831     2.901    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.478     3.379 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.623     4.002    design_1_i/clk_wiz_0/inst/seq_reg1[4]
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.790%)  route 0.589ns (55.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.124ns = ( 2.901 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     4.587    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     0.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.278     1.943    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     2.070 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.831     2.901    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.478     3.379 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.589     3.969    design_1_i/clk_wiz_0/inst/seq_reg1[2]
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.124ns = ( 2.901 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     4.587    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     0.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.278     1.943    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     2.070 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.831     2.901    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.478     3.379 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382     3.762    design_1_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.124ns = ( 2.901 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     4.587    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     0.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.278     1.943    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     2.070 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.831     2.901    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.518     3.419 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.190     3.609    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.652ns  (logic 0.478ns (73.261%)  route 0.174ns (26.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns = ( 2.838 - 2.778 ) 
    Source Clock Delay      (SCD):    0.124ns = ( 2.901 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     4.587    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     0.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.278     1.943    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     2.070 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.831     2.901    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.478     3.379 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.174     3.554    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.201     1.968    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     2.049 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.789     2.838    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.003ns = ( 2.775 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     3.402    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.106 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.375     2.481    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.501 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274     2.775    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.148     2.923 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     2.978    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.003ns = ( 2.775 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     3.402    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.106 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.375     2.481    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.501 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274     2.775    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.164     2.939 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     2.995    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.003ns = ( 2.775 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     3.402    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.106 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.375     2.481    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.501 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274     2.775    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.148     2.923 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     3.042    design_1_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.445%)  route 0.227ns (60.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.003ns = ( 2.775 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     3.402    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.106 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.375     2.481    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.501 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274     2.775    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.148     2.923 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.227     3.150    design_1_i/clk_wiz_0/inst/seq_reg1[2]
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.978%)  route 0.218ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.003ns = ( 2.775 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     3.402    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.106 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.375     2.481    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.501 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274     2.775    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.164     2.939 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.218     3.157    design_1_i/clk_wiz_0/inst/seq_reg1[3]
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.370%)  route 0.238ns (61.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.003ns = ( 2.775 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     3.402    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.106 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.375     2.481    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.501 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274     2.775    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.148     2.923 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.238     3.161    design_1_i/clk_wiz_0/inst/seq_reg1[4]
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.363%)  route 0.275ns (62.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.010 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.003ns = ( 2.775 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     3.402    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.106 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.375     2.481    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.501 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274     2.775    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.164     2.939 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.275     3.214    design_1_i/clk_wiz_0/inst/seq_reg1[5]
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417     2.467    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     2.510 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     3.010    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0_en_clk
    SLICE_X50Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.614ns (20.652%)  route 6.200ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.307     7.814    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.497ns  (logic 0.000ns (0.000%)  route 3.497ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           3.497     3.497    design_1_i/clk_wiz_0/inst/locked_int
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.000ns (0.000%)  route 1.535ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.535     1.535    design_1_i/clk_wiz_0/inst/locked_int
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.302ns (10.010%)  route 2.719ns (89.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.504     3.021    design_1_i/clk_wiz_0/inst/reset
    SLICE_X51Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.414%)  route 0.645ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831     0.124    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.456     0.580 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.645     1.225    design_1_i/clk_wiz_0/inst/seq_reg3[5]
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831     0.124    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.456     0.580 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.613     1.193    design_1_i/clk_wiz_0/inst/seq_reg3[3]
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.898%)  route 0.581ns (58.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831     0.124    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.419     0.543 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.581     1.124    design_1_i/clk_wiz_0/inst/seq_reg3[2]
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831     0.124    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.419     0.543 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.483     1.025    design_1_i/clk_wiz_0/inst/seq_reg3[4]
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831     0.124    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.419     0.543 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382     0.925    design_1_i/clk_wiz_0/inst/seq_reg3[1]
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831     0.124    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.456     0.580 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.190     0.769    design_1_i/clk_wiz_0/inst/seq_reg3[0]
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    0.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831     0.124    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.419     0.543 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157     0.700    design_1_i/clk_wiz_0/inst/seq_reg3[6]
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789     0.060    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.003    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.128     0.125 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055     0.180    design_1_i/clk_wiz_0/inst/seq_reg3[6]
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.003    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141     0.138 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056     0.194    design_1_i/clk_wiz_0/inst/seq_reg3[0]
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.003    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.128     0.125 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119     0.245    design_1_i/clk_wiz_0/inst/seq_reg3[1]
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.003    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.128     0.125 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.167     0.292    design_1_i/clk_wiz_0/inst/seq_reg3[4]
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.003    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141     0.138 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.200     0.338    design_1_i/clk_wiz_0/inst/seq_reg3[3]
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.095%)  route 0.217ns (62.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.003    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.128     0.125 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.217     0.342    design_1_i/clk_wiz_0/inst/seq_reg3[2]
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.003    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141     0.138 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.236     0.374    design_1_i/clk_wiz_0/inst/seq_reg3[5]
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500     0.233    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sensor0_design_1_clk_wiz_0_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/CLR
                            (recovery check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.504ns  (logic 1.614ns (21.505%)  route 5.890ns (78.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.997     7.504    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
                            (recovery check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.504ns  (logic 1.614ns (21.505%)  route 5.890ns (78.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.997     7.504    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
                            (recovery check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.504ns  (logic 1.614ns (21.505%)  route 5.890ns (78.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.997     7.504    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
                            (recovery check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.504ns  (logic 1.614ns (21.505%)  route 5.890ns (78.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.997     7.504    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
                            (recovery check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.504ns  (logic 1.614ns (21.505%)  route 5.890ns (78.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.997     7.504    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
                            (recovery check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.504ns  (logic 1.614ns (21.505%)  route 5.890ns (78.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.997     7.504    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
                            (recovery check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.504ns  (logic 1.614ns (21.505%)  route 5.890ns (78.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.997     7.504    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
                            (recovery check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.504ns  (logic 1.614ns (21.505%)  route 5.890ns (78.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.997     7.504    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 0.000ns (0.000%)  route 3.341ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           3.341     3.341    design_1_i/clk_wiz_0/inst/locked_int
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.000ns (0.000%)  route 1.467ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.467     1.467    design_1_i/clk_wiz_0/inst/locked_int
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/CLR
                            (removal check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.901ns  (logic 0.302ns (10.428%)  route 2.598ns (89.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.383     2.901    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
                            (removal check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.901ns  (logic 0.302ns (10.428%)  route 2.598ns (89.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.383     2.901    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
                            (removal check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.901ns  (logic 0.302ns (10.428%)  route 2.598ns (89.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.383     2.901    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
                            (removal check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.901ns  (logic 0.302ns (10.428%)  route 2.598ns (89.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.383     2.901    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
                            (removal check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.901ns  (logic 0.302ns (10.428%)  route 2.598ns (89.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.383     2.901    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
                            (removal check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.901ns  (logic 0.302ns (10.428%)  route 2.598ns (89.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.383     2.901    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
                            (removal check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.901ns  (logic 0.302ns (10.428%)  route 2.598ns (89.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.383     2.901    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
                            (removal check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.901ns  (logic 0.302ns (10.428%)  route 2.598ns (89.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.383     2.901    design_1_i/clk_wiz_0/inst/reset
    SLICE_X49Y49         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sensor0_design_1_clk_wiz_0_0
  To Clock:  sensor0_design_1_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.776%)  route 0.610ns (57.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.833     0.126    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.456     0.582 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.610     1.192    design_1_i/clk_wiz_0/inst/seq_reg2[5]
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.978%)  route 0.605ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.833     0.126    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.456     0.582 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.605     1.187    design_1_i/clk_wiz_0/inst/seq_reg2[3]
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.128%)  route 0.576ns (57.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.833     0.126    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.419     0.545 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.576     1.120    design_1_i/clk_wiz_0/inst/seq_reg2[4]
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.833     0.126    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.419     0.545 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.486     1.031    design_1_i/clk_wiz_0/inst/seq_reg2[2]
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.833     0.126    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.419     0.545 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382     0.927    design_1_i/clk_wiz_0/inst/seq_reg2[1]
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.833     0.126    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.456     0.582 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.190     0.771    design_1_i/clk_wiz_0/inst/seq_reg2[0]
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    0.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.278    -0.834    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -0.707 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.833     0.126    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.419     0.545 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.157     0.702    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.201    -0.810    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    -0.729 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.791     0.062    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    -0.002ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -0.002    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.128     0.126 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     0.181    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    -0.002ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -0.002    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     0.139 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     0.195    design_1_i/clk_wiz_0/inst/seq_reg2[0]
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    -0.002ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -0.002    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.128     0.126 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119     0.246    design_1_i/clk_wiz_0/inst/seq_reg2[1]
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    -0.002ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -0.002    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.128     0.126 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.170     0.296    design_1_i/clk_wiz_0/inst/seq_reg2[2]
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.313%)  route 0.198ns (60.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    -0.002ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -0.002    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.128     0.126 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.198     0.324    design_1_i/clk_wiz_0/inst/seq_reg2[4]
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    -0.002ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -0.002    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     0.139 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.201     0.340    design_1_i/clk_wiz_0/inst/seq_reg2[3]
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    -0.002ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.375    -0.297    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.277 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -0.002    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     0.139 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.201     0.340    design_1_i/clk_wiz_0/inst/seq_reg2[5]
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -0.310    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.267 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502     0.235    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y49         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/failure_holder_0/inst/held_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.747ns  (logic 1.614ns (18.449%)  route 7.133ns (81.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           6.520     8.010    design_1_i/failure_holder_0/inst/reset
    SLICE_X2Y64          LUT1 (Prop_lut1_I0_O)        0.124     8.134 f  design_1_i/failure_holder_0/inst/held_i_2/O
                         net (fo=1, routed)           0.613     8.747    design_1_i/failure_holder_0/inst/held_i_2_n_0
    SLICE_X2Y64          FDCE                                         f  design_1_i/failure_holder_0/inst/held_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/controller_controller_0/inst/inc_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.018ns  (logic 1.614ns (26.817%)  route 4.404ns (73.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           3.741     5.231    design_1_i/controller_controller_0/inst/reset
    SLICE_X28Y116        LUT1 (Prop_lut1_I0_O)        0.124     5.355 f  design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=18, routed)          0.663     6.018    design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y114        FDCE                                         f  design_1_i/controller_controller_0/inst/inc_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/controller_controller_0/inst/inc_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.018ns  (logic 1.614ns (26.817%)  route 4.404ns (73.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           3.741     5.231    design_1_i/controller_controller_0/inst/reset
    SLICE_X28Y116        LUT1 (Prop_lut1_I0_O)        0.124     5.355 f  design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=18, routed)          0.663     6.018    design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y114        FDCE                                         f  design_1_i/controller_controller_0/inst/inc_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/controller_controller_0/inst/inc_count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.018ns  (logic 1.614ns (26.817%)  route 4.404ns (73.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           3.741     5.231    design_1_i/controller_controller_0/inst/reset
    SLICE_X28Y116        LUT1 (Prop_lut1_I0_O)        0.124     5.355 f  design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=18, routed)          0.663     6.018    design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y114        FDCE                                         f  design_1_i/controller_controller_0/inst/inc_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/controller_controller_0/inst/inc_count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.018ns  (logic 1.614ns (26.817%)  route 4.404ns (73.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           3.741     5.231    design_1_i/controller_controller_0/inst/reset
    SLICE_X28Y116        LUT1 (Prop_lut1_I0_O)        0.124     5.355 f  design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=18, routed)          0.663     6.018    design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y114        FDCE                                         f  design_1_i/controller_controller_0/inst/inc_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/controller_controller_0/inst/inc_count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 1.614ns (27.460%)  route 4.263ns (72.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           3.741     5.231    design_1_i/controller_controller_0/inst/reset
    SLICE_X28Y116        LUT1 (Prop_lut1_I0_O)        0.124     5.355 f  design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=18, routed)          0.522     5.877    design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y115        FDCE                                         f  design_1_i/controller_controller_0/inst/inc_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/controller_controller_0/inst/inc_count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 1.614ns (27.460%)  route 4.263ns (72.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           3.741     5.231    design_1_i/controller_controller_0/inst/reset
    SLICE_X28Y116        LUT1 (Prop_lut1_I0_O)        0.124     5.355 f  design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=18, routed)          0.522     5.877    design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y115        FDCE                                         f  design_1_i/controller_controller_0/inst/inc_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/controller_controller_0/inst/inc_count_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 1.614ns (27.460%)  route 4.263ns (72.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           3.741     5.231    design_1_i/controller_controller_0/inst/reset
    SLICE_X28Y116        LUT1 (Prop_lut1_I0_O)        0.124     5.355 f  design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=18, routed)          0.522     5.877    design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y115        FDCE                                         f  design_1_i/controller_controller_0/inst/inc_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/controller_controller_0/inst/inc_count_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 1.614ns (27.460%)  route 4.263ns (72.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           3.741     5.231    design_1_i/controller_controller_0/inst/reset
    SLICE_X28Y116        LUT1 (Prop_lut1_I0_O)        0.124     5.355 f  design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=18, routed)          0.522     5.877    design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y115        FDCE                                         f  design_1_i/controller_controller_0/inst/inc_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/controller_controller_0/inst/inc_count_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.875ns  (logic 1.614ns (27.467%)  route 4.261ns (72.533%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           3.741     5.231    design_1_i/controller_controller_0/inst/reset
    SLICE_X28Y116        LUT1 (Prop_lut1_I0_O)        0.124     5.355 f  design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=18, routed)          0.520     5.875    design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y117        FDCE                                         f  design_1_i/controller_controller_0/inst/inc_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/inc_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/controller_controller_0/inst/display_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/inc_count_reg[1]/C
    SLICE_X30Y114        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/controller_controller_0/inst/inc_count_reg[1]/Q
                         net (fo=2, routed)           0.119     0.283    design_1_i/controller_controller_0/inst/inc_count_reg[1]
    SLICE_X31Y115        LDCE                                         r  design_1_i/controller_controller_0/inst/display_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/inc_count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/controller_controller_0/inst/display_value_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y116        FDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/inc_count_reg[9]/C
    SLICE_X30Y116        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/controller_controller_0/inst/inc_count_reg[9]/Q
                         net (fo=2, routed)           0.119     0.283    design_1_i/controller_controller_0/inst/inc_count_reg[9]
    SLICE_X31Y116        LDCE                                         r  design_1_i/controller_controller_0/inst/display_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/inc_count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/controller_controller_0/inst/display_value_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y116        FDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/inc_count_reg[10]/C
    SLICE_X30Y116        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/controller_controller_0/inst/inc_count_reg[10]/Q
                         net (fo=2, routed)           0.125     0.289    design_1_i/controller_controller_0/inst/inc_count_reg[10]
    SLICE_X31Y116        LDCE                                         r  design_1_i/controller_controller_0/inst/display_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/inc_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/controller_controller_0/inst/display_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/inc_count_reg[2]/C
    SLICE_X30Y114        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/controller_controller_0/inst/inc_count_reg[2]/Q
                         net (fo=2, routed)           0.128     0.292    design_1_i/controller_controller_0/inst/inc_count_reg[2]
    SLICE_X31Y114        LDCE                                         r  design_1_i/controller_controller_0/inst/display_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/inc_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/controller_controller_0/inst/display_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/inc_count_reg[3]/C
    SLICE_X30Y114        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/controller_controller_0/inst/inc_count_reg[3]/Q
                         net (fo=2, routed)           0.128     0.292    design_1_i/controller_controller_0/inst/inc_count_reg[3]
    SLICE_X31Y114        LDCE                                         r  design_1_i/controller_controller_0/inst/display_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/inc_count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/controller_controller_0/inst/display_value_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.858%)  route 0.172ns (51.142%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/inc_count_reg[15]/C
    SLICE_X30Y117        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/controller_controller_0/inst/inc_count_reg[15]/Q
                         net (fo=2, routed)           0.172     0.336    design_1_i/controller_controller_0/inst/inc_count_reg[15]
    SLICE_X32Y117        LDCE                                         r  design_1_i/controller_controller_0/inst/display_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/inc_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/controller_controller_0/inst/display_value_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.858%)  route 0.172ns (51.142%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/inc_count_reg[7]/C
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/controller_controller_0/inst/inc_count_reg[7]/Q
                         net (fo=2, routed)           0.172     0.336    design_1_i/controller_controller_0/inst/inc_count_reg[7]
    SLICE_X32Y115        LDCE                                         r  design_1_i/controller_controller_0/inst/display_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/inc_count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/controller_controller_0/inst/display_value_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.793%)  route 0.179ns (52.207%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/inc_count_reg[13]/C
    SLICE_X30Y117        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/controller_controller_0/inst/inc_count_reg[13]/Q
                         net (fo=2, routed)           0.179     0.343    design_1_i/controller_controller_0/inst/inc_count_reg[13]
    SLICE_X31Y117        LDCE                                         r  design_1_i/controller_controller_0/inst/display_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/inc_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/controller_controller_0/inst/display_value_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.432%)  route 0.182ns (52.568%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y116        FDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/inc_count_reg[8]/C
    SLICE_X30Y116        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/controller_controller_0/inst/inc_count_reg[8]/Q
                         net (fo=2, routed)           0.182     0.346    design_1_i/controller_controller_0/inst/inc_count_reg[8]
    SLICE_X31Y116        LDCE                                         r  design_1_i/controller_controller_0/inst/display_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/inc_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/controller_controller_0/inst/display_value_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.164ns (43.962%)  route 0.209ns (56.038%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/inc_count_reg[5]/C
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/controller_controller_0/inst/inc_count_reg[5]/Q
                         net (fo=2, routed)           0.209     0.373    design_1_i/controller_controller_0/inst/inc_count_reg[5]
    SLICE_X31Y115        LDCE                                         r  design_1_i/controller_controller_0/inst/display_value_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK100MHZ
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/DisplayController_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.290ns  (logic 4.646ns (41.157%)  route 6.643ns (58.843%))
  Logic Levels:           4  (LUT4=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.623     5.225    design_1_i/DisplayController_0/inst/clk
    SLICE_X28Y111        FDCE                                         r  design_1_i/DisplayController_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDCE (Prop_fdce_C_Q)         0.456     5.681 f  design_1_i/DisplayController_0/inst/count_reg[16]/Q
                         net (fo=17, routed)          1.240     6.922    design_1_i/DisplayController_0/inst/p_0_in[1]
    SLICE_X30Y112        LUT4 (Prop_lut4_I0_O)        0.124     7.046 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_10/O
                         net (fo=1, routed)           0.000     7.046    design_1_i/DisplayController_0/inst/seg0_INST_0_i_10_n_0
    SLICE_X30Y112        MUXF7 (Prop_muxf7_I1_O)      0.214     7.260 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_3/O
                         net (fo=7, routed)           1.393     8.653    design_1_i/DisplayController_0/inst/sel0[0]
    SLICE_X8Y110         LUT4 (Prop_lut4_I2_O)        0.297     8.950 r  design_1_i/DisplayController_0/inst/seg1_INST_0/O
                         net (fo=1, routed)           4.010    12.959    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.515 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    16.515    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BinToBCD_0/inst/bil_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.989ns  (logic 5.000ns (45.498%)  route 5.989ns (54.502%))
  Logic Levels:           4  (LUT3=1 LUT4=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.222    design_1_i/BinToBCD_0/inst/clk
    SLICE_X38Y111        FDRE                                         r  design_1_i/BinToBCD_0/inst/bil_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  design_1_i/BinToBCD_0/inst/bil_reg[2]/Q
                         net (fo=1, routed)           0.978     6.718    design_1_i/DisplayController_0/inst/in4[2]
    SLICE_X30Y111        LUT3 (Prop_lut3_I2_O)        0.124     6.842 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.842    design_1_i/DisplayController_0/inst/seg0_INST_0_i_8_n_0
    SLICE_X30Y111        MUXF7 (Prop_muxf7_I1_O)      0.247     7.089 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_2/O
                         net (fo=7, routed)           1.377     8.466    design_1_i/DisplayController_0/inst/sel0[2]
    SLICE_X8Y110         LUT4 (Prop_lut4_I1_O)        0.326     8.792 r  design_1_i/DisplayController_0/inst/seg5_INST_0/O
                         net (fo=1, routed)           3.634    12.426    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.785    16.211 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    16.211    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DisplayController_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.730ns  (logic 4.904ns (45.706%)  route 5.826ns (54.294%))
  Logic Levels:           4  (LUT4=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.623     5.225    design_1_i/DisplayController_0/inst/clk
    SLICE_X28Y111        FDCE                                         r  design_1_i/DisplayController_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDCE (Prop_fdce_C_Q)         0.456     5.681 f  design_1_i/DisplayController_0/inst/count_reg[16]/Q
                         net (fo=17, routed)          1.240     6.922    design_1_i/DisplayController_0/inst/p_0_in[1]
    SLICE_X30Y112        LUT4 (Prop_lut4_I0_O)        0.124     7.046 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_10/O
                         net (fo=1, routed)           0.000     7.046    design_1_i/DisplayController_0/inst/seg0_INST_0_i_10_n_0
    SLICE_X30Y112        MUXF7 (Prop_muxf7_I1_O)      0.214     7.260 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_3/O
                         net (fo=7, routed)           1.384     8.644    design_1_i/DisplayController_0/inst/sel0[0]
    SLICE_X8Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.970 r  design_1_i/DisplayController_0/inst/seg0_INST_0/O
                         net (fo=1, routed)           3.201    12.171    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.784    15.955 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    15.955    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BinToBCD_0/inst/bil_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.370ns  (logic 4.947ns (47.702%)  route 5.423ns (52.298%))
  Logic Levels:           4  (LUT3=1 LUT4=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.222    design_1_i/BinToBCD_0/inst/clk
    SLICE_X38Y111        FDRE                                         r  design_1_i/BinToBCD_0/inst/bil_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  design_1_i/BinToBCD_0/inst/bil_reg[2]/Q
                         net (fo=1, routed)           0.978     6.718    design_1_i/DisplayController_0/inst/in4[2]
    SLICE_X30Y111        LUT3 (Prop_lut3_I2_O)        0.124     6.842 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.842    design_1_i/DisplayController_0/inst/seg0_INST_0_i_8_n_0
    SLICE_X30Y111        MUXF7 (Prop_muxf7_I1_O)      0.247     7.089 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_2/O
                         net (fo=7, routed)           1.385     8.474    design_1_i/DisplayController_0/inst/sel0[2]
    SLICE_X8Y110         LUT4 (Prop_lut4_I2_O)        0.320     8.794 r  design_1_i/DisplayController_0/inst/seg4_INST_0/O
                         net (fo=1, routed)           3.060    11.854    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.738    15.592 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    15.592    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DisplayController_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.858ns  (logic 4.154ns (42.141%)  route 5.704ns (57.859%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.624     5.226    design_1_i/DisplayController_0/inst/clk
    SLICE_X28Y110        FDCE                                         r  design_1_i/DisplayController_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  design_1_i/DisplayController_0/inst/count_reg[15]/Q
                         net (fo=17, routed)          1.963     7.646    design_1_i/DisplayController_0/inst/p_0_in[0]
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.124     7.770 r  design_1_i/DisplayController_0/inst/an[2]_INST_0/O
                         net (fo=1, routed)           3.740    11.510    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    15.084 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.084    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DisplayController_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.659ns  (logic 4.628ns (47.915%)  route 5.031ns (52.085%))
  Logic Levels:           4  (LUT4=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.623     5.225    design_1_i/DisplayController_0/inst/clk
    SLICE_X28Y111        FDCE                                         r  design_1_i/DisplayController_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDCE (Prop_fdce_C_Q)         0.456     5.681 f  design_1_i/DisplayController_0/inst/count_reg[16]/Q
                         net (fo=17, routed)          1.240     6.922    design_1_i/DisplayController_0/inst/p_0_in[1]
    SLICE_X30Y112        LUT4 (Prop_lut4_I0_O)        0.124     7.046 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_10/O
                         net (fo=1, routed)           0.000     7.046    design_1_i/DisplayController_0/inst/seg0_INST_0_i_10_n_0
    SLICE_X30Y112        MUXF7 (Prop_muxf7_I1_O)      0.214     7.260 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_3/O
                         net (fo=7, routed)           1.384     8.644    design_1_i/DisplayController_0/inst/sel0[0]
    SLICE_X8Y110         LUT4 (Prop_lut4_I1_O)        0.297     8.941 r  design_1_i/DisplayController_0/inst/seg6_INST_0/O
                         net (fo=1, routed)           2.407    11.347    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.885 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    14.885    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DisplayController_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.396ns  (logic 4.363ns (46.441%)  route 5.032ns (53.559%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.624     5.226    design_1_i/DisplayController_0/inst/clk
    SLICE_X28Y110        FDCE                                         r  design_1_i/DisplayController_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDCE (Prop_fdce_C_Q)         0.456     5.682 f  design_1_i/DisplayController_0/inst/count_reg[15]/Q
                         net (fo=17, routed)          1.081     6.763    design_1_i/DisplayController_0/inst/p_0_in[0]
    SLICE_X28Y103        LUT3 (Prop_lut3_I1_O)        0.152     6.915 r  design_1_i/DisplayController_0/inst/an[7]_INST_0/O
                         net (fo=1, routed)           3.951    10.867    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    14.622 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.622    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BinToBCD_0/inst/bil_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.386ns  (logic 4.680ns (49.861%)  route 4.706ns (50.139%))
  Logic Levels:           4  (LUT3=1 LUT4=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.222    design_1_i/BinToBCD_0/inst/clk
    SLICE_X38Y111        FDRE                                         r  design_1_i/BinToBCD_0/inst/bil_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  design_1_i/BinToBCD_0/inst/bil_reg[2]/Q
                         net (fo=1, routed)           0.978     6.718    design_1_i/DisplayController_0/inst/in4[2]
    SLICE_X30Y111        LUT3 (Prop_lut3_I2_O)        0.124     6.842 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.842    design_1_i/DisplayController_0/inst/seg0_INST_0_i_8_n_0
    SLICE_X30Y111        MUXF7 (Prop_muxf7_I1_O)      0.247     7.089 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_2/O
                         net (fo=7, routed)           1.385     8.474    design_1_i/DisplayController_0/inst/sel0[2]
    SLICE_X8Y110         LUT4 (Prop_lut4_I3_O)        0.298     8.772 r  design_1_i/DisplayController_0/inst/seg2_INST_0/O
                         net (fo=1, routed)           2.343    11.116    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.609 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    14.609    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BinToBCD_0/inst/bil_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.222ns  (logic 4.737ns (51.368%)  route 4.485ns (48.632%))
  Logic Levels:           4  (LUT3=1 LUT4=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.222    design_1_i/BinToBCD_0/inst/clk
    SLICE_X38Y111        FDRE                                         r  design_1_i/BinToBCD_0/inst/bil_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  design_1_i/BinToBCD_0/inst/bil_reg[2]/Q
                         net (fo=1, routed)           0.978     6.718    design_1_i/DisplayController_0/inst/in4[2]
    SLICE_X30Y111        LUT3 (Prop_lut3_I2_O)        0.124     6.842 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.842    design_1_i/DisplayController_0/inst/seg0_INST_0_i_8_n_0
    SLICE_X30Y111        MUXF7 (Prop_muxf7_I1_O)      0.247     7.089 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_2/O
                         net (fo=7, routed)           1.377     8.466    design_1_i/DisplayController_0/inst/sel0[2]
    SLICE_X8Y110         LUT4 (Prop_lut4_I1_O)        0.298     8.764 r  design_1_i/DisplayController_0/inst/seg3_INST_0/O
                         net (fo=1, routed)           2.130    10.894    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.445 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    14.445    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DisplayController_0/inst/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.064ns  (logic 4.368ns (48.189%)  route 4.696ns (51.811%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.623     5.225    design_1_i/DisplayController_0/inst/clk
    SLICE_X28Y111        FDCE                                         r  design_1_i/DisplayController_0/inst/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDCE (Prop_fdce_C_Q)         0.456     5.681 f  design_1_i/DisplayController_0/inst/count_reg[17]/Q
                         net (fo=13, routed)          1.825     7.507    design_1_i/DisplayController_0/inst/p_0_in[2]
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.152     7.659 r  design_1_i/DisplayController_0/inst/an[5]_INST_0/O
                         net (fo=1, routed)           2.871    10.529    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760    14.289 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.289    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/uart_tx_0/inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.397ns (58.763%)  route 0.980ns (41.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.555     1.474    design_1_i/uart_tx_0/inst/clk
    SLICE_X36Y120        FDPE                                         r  design_1_i/uart_tx_0/inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  design_1_i/uart_tx_0/inst/tx_reg/Q
                         net (fo=2, routed)           0.980     2.596    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.852 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.852    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DisplayController_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.422ns (58.599%)  route 1.005ns (41.401%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.483    design_1_i/DisplayController_0/inst/clk
    SLICE_X28Y110        FDCE                                         r  design_1_i/DisplayController_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDCE (Prop_fdce_C_Q)         0.141     1.624 f  design_1_i/DisplayController_0/inst/count_reg[15]/Q
                         net (fo=17, routed)          0.723     2.348    design_1_i/DisplayController_0/inst/p_0_in[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I2_O)        0.045     2.393 r  design_1_i/DisplayController_0/inst/an[1]_INST_0/O
                         net (fo=1, routed)           0.282     2.674    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.911 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.911    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DisplayController_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.487ns (58.132%)  route 1.071ns (41.868%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.483    design_1_i/DisplayController_0/inst/clk
    SLICE_X28Y110        FDCE                                         r  design_1_i/DisplayController_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  design_1_i/DisplayController_0/inst/count_reg[15]/Q
                         net (fo=17, routed)          0.723     2.348    design_1_i/DisplayController_0/inst/p_0_in[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I2_O)        0.048     2.396 r  design_1_i/DisplayController_0/inst/an[0]_INST_0/O
                         net (fo=1, routed)           0.348     2.744    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     4.042 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.042    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DisplayController_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.498ns (55.682%)  route 1.192ns (44.318%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.483    design_1_i/DisplayController_0/inst/clk
    SLICE_X28Y111        FDCE                                         r  design_1_i/DisplayController_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDCE (Prop_fdce_C_Q)         0.141     1.624 f  design_1_i/DisplayController_0/inst/count_reg[16]/Q
                         net (fo=17, routed)          0.798     2.422    design_1_i/DisplayController_0/inst/p_0_in[1]
    SLICE_X0Y110         LUT3 (Prop_lut3_I0_O)        0.042     2.464 r  design_1_i/DisplayController_0/inst/an[3]_INST_0/O
                         net (fo=1, routed)           0.394     2.858    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     4.173 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.173    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BinToBCD_0/inst/mil_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.607ns (58.898%)  route 1.121ns (41.102%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.480    design_1_i/BinToBCD_0/inst/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/mil_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  design_1_i/BinToBCD_0/inst/mil_reg[1]/Q
                         net (fo=1, routed)           0.161     1.783    design_1_i/DisplayController_0/inst/in3[1]
    SLICE_X30Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_11/O
                         net (fo=1, routed)           0.000     1.828    design_1_i/DisplayController_0/inst/seg0_INST_0_i_11_n_0
    SLICE_X30Y111        MUXF7 (Prop_muxf7_I0_O)      0.062     1.890 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_4/O
                         net (fo=7, routed)           0.381     2.271    design_1_i/DisplayController_0/inst/sel0[1]
    SLICE_X8Y110         LUT4 (Prop_lut4_I3_O)        0.108     2.379 r  design_1_i/DisplayController_0/inst/seg3_INST_0/O
                         net (fo=1, routed)           0.579     2.958    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.209 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     4.209    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DisplayController_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.437ns (52.634%)  route 1.293ns (47.366%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.483    design_1_i/DisplayController_0/inst/clk
    SLICE_X28Y111        FDCE                                         r  design_1_i/DisplayController_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  design_1_i/DisplayController_0/inst/count_reg[16]/Q
                         net (fo=17, routed)          0.696     2.320    design_1_i/DisplayController_0/inst/p_0_in[1]
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.045     2.365 r  design_1_i/DisplayController_0/inst/an[4]_INST_0/O
                         net (fo=1, routed)           0.597     2.962    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     4.213 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.213    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BinToBCD_0/inst/mil_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.760ns  (logic 1.550ns (56.171%)  route 1.210ns (43.829%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.480    design_1_i/BinToBCD_0/inst/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/mil_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  design_1_i/BinToBCD_0/inst/mil_reg[1]/Q
                         net (fo=1, routed)           0.161     1.783    design_1_i/DisplayController_0/inst/in3[1]
    SLICE_X30Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_11/O
                         net (fo=1, routed)           0.000     1.828    design_1_i/DisplayController_0/inst/seg0_INST_0_i_11_n_0
    SLICE_X30Y111        MUXF7 (Prop_muxf7_I0_O)      0.062     1.890 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_4/O
                         net (fo=7, routed)           0.382     2.272    design_1_i/DisplayController_0/inst/sel0[1]
    SLICE_X8Y110         LUT4 (Prop_lut4_I2_O)        0.108     2.380 r  design_1_i/DisplayController_0/inst/seg2_INST_0/O
                         net (fo=1, routed)           0.666     3.046    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.240 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     4.240    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME2_ADV clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 0.363ns (13.677%)  route 2.291ns (86.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.674     1.594    design_1_i/clk_wiz_0/inst/psclk
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_PSCLK_PSDONE)
                                                      0.318     1.912 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/PSDONE
                         net (fo=18, routed)          2.165     4.077    design_1_i/controller_controller_0/inst/psdone
    SLICE_X14Y108        LUT4 (Prop_lut4_I0_O)        0.045     4.122 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.126     4.248    design_1_i/controller_controller_0/inst/next_state__0[0]
    SLICE_X29Y108        LDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BinToBCD_0/inst/dec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.605ns (57.960%)  route 1.164ns (42.040%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.480    design_1_i/BinToBCD_0/inst/clk
    SLICE_X31Y113        FDRE                                         r  design_1_i/BinToBCD_0/inst/dec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  design_1_i/BinToBCD_0/inst/dec_reg[3]/Q
                         net (fo=1, routed)           0.134     1.756    design_1_i/DisplayController_0/inst/in1[3]
    SLICE_X30Y112        LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.801    design_1_i/DisplayController_0/inst/seg0_INST_0_i_5_n_0
    SLICE_X30Y112        MUXF7 (Prop_muxf7_I0_O)      0.073     1.874 r  design_1_i/DisplayController_0/inst/seg0_INST_0_i_1/O
                         net (fo=7, routed)           0.331     2.205    design_1_i/DisplayController_0/inst/sel0[3]
    SLICE_X8Y110         LUT4 (Prop_lut4_I0_O)        0.108     2.313 r  design_1_i/DisplayController_0/inst/seg6_INST_0/O
                         net (fo=1, routed)           0.699     3.012    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.250 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     4.250    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME2_ADV clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.717ns  (logic 0.362ns (13.326%)  route 2.355ns (86.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.674     1.594    design_1_i/clk_wiz_0/inst/psclk
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_PSCLK_PSDONE)
                                                      0.318     1.912 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/PSDONE
                         net (fo=18, routed)          2.165     4.077    design_1_i/controller_controller_0/inst/psdone
    SLICE_X14Y108        LUT4 (Prop_lut4_I0_O)        0.044     4.121 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.189     4.311    design_1_i/controller_controller_0/inst/next_state__0[1]
    SLICE_X29Y108        LDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_en_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/modern_sensible_0/inst/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.000ns  (logic 0.606ns (15.149%)  route 3.394ns (84.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     4.587    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     0.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.018     2.684    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.780 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.719     4.499    design_1_i/modern_sensible_0/inst/clk_en
    SLICE_X0Y62          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     4.955 f  design_1_i/modern_sensible_0/inst/FF3/Q
                         net (fo=2, routed)           2.858     7.813    design_1_i/controller_controller_0/inst/alarm
    SLICE_X14Y108        LUT4 (Prop_lut4_I2_O)        0.150     7.963 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.536     8.499    design_1_i/controller_controller_0/inst/next_state__0[1]
    SLICE_X29Y108        LDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/modern_sensible_0/inst/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.787ns  (logic 0.580ns (15.316%)  route 3.207ns (84.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     4.587    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     0.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.018     2.684    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.780 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.719     4.499    design_1_i/modern_sensible_0/inst/clk_en
    SLICE_X0Y62          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     4.955 r  design_1_i/modern_sensible_0/inst/FF3/Q
                         net (fo=2, routed)           2.858     7.813    design_1_i/controller_controller_0/inst/alarm
    SLICE_X14Y108        LUT4 (Prop_lut4_I2_O)        0.124     7.937 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.349     8.286    design_1_i/controller_controller_0/inst/next_state__0[0]
    SLICE_X29Y108        LDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/modern_sensible_0/inst/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.525ns  (logic 0.186ns (12.198%)  route 1.339ns (87.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     3.402    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.106 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648     2.754    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.780 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.599     3.378    design_1_i/modern_sensible_0/inst/clk_en
    SLICE_X0Y62          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141     3.519 r  design_1_i/modern_sensible_0/inst/FF3/Q
                         net (fo=2, routed)           1.213     4.732    design_1_i/controller_controller_0/inst/alarm
    SLICE_X14Y108        LUT4 (Prop_lut4_I2_O)        0.045     4.777 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.126     4.903    design_1_i/controller_controller_0/inst/next_state__0[0]
    SLICE_X29Y108        LDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/modern_sensible_0/inst/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 0.185ns (11.655%)  route 1.402ns (88.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     3.402    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.106 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648     2.754    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.780 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.599     3.378    design_1_i/modern_sensible_0/inst/clk_en
    SLICE_X0Y62          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141     3.519 f  design_1_i/modern_sensible_0/inst/FF3/Q
                         net (fo=2, routed)           1.213     4.732    design_1_i/controller_controller_0/inst/alarm
    SLICE_X14Y108        LUT4 (Prop_lut4_I2_O)        0.044     4.776 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.189     4.966    design_1_i/controller_controller_0/inst/next_state__0[1]
    SLICE_X29Y108        LDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/psen_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.399ns  (logic 0.580ns (24.172%)  route 1.819ns (75.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.627     1.629    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.456     2.085 f  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           1.342     3.427    design_1_i/controller_controller_0/inst/signal__0
    SLICE_X14Y104        LUT2 (Prop_lut2_I1_O)        0.124     3.551 r  design_1_i/controller_controller_0/inst/psen_reg_i_1/O
                         net (fo=1, routed)           0.477     4.028    design_1_i/controller_controller_0/inst/psen_reg_i_1_n_0
    SLICE_X13Y104        LDCE                                         r  design_1_i/controller_controller_0/inst/psen_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.342ns  (logic 0.572ns (24.422%)  route 1.770ns (75.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.627     1.629    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.456     2.085 r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           1.234     3.319    design_1_i/controller_controller_0/inst/state[1]
    SLICE_X14Y108        LUT4 (Prop_lut4_I3_O)        0.116     3.435 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.536     3.971    design_1_i/controller_controller_0/inst/next_state__0[1]
    SLICE_X29Y108        LDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.163ns  (logic 0.580ns (26.818%)  route 1.583ns (73.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.627     1.629    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.456     2.085 r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           1.234     3.319    design_1_i/controller_controller_0/inst/state[1]
    SLICE_X14Y108        LUT4 (Prop_lut4_I3_O)        0.124     3.443 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.349     3.792    design_1_i/controller_controller_0/inst/next_state__0[0]
    SLICE_X29Y108        LDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/change_enable_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.948ns  (logic 0.606ns (31.109%)  route 1.342ns (68.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.627     1.629    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.456     2.085 f  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           1.342     3.427    design_1_i/controller_controller_0/inst/signal__0
    SLICE_X14Y104        LUT1 (Prop_lut1_I0_O)        0.150     3.577 r  design_1_i/controller_controller_0/inst/change_enable_reg_i_1/O
                         net (fo=1, routed)           0.000     3.577    design_1_i/controller_controller_0/inst/change_enable__0
    SLICE_X14Y104        LDCE                                         r  design_1_i/controller_controller_0/inst/change_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/not_series_0/inst/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/failure_holder_0/inst/held_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.454ns  (logic 0.642ns (44.146%)  route 0.812ns (55.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.718     1.720    design_1_i/not_series_0/inst/clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/not_series_0/inst/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     2.238 f  design_1_i/not_series_0/inst/start_reg/Q
                         net (fo=2, routed)           0.812     3.051    design_1_i/failure_holder_0/inst/ff1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.124     3.175 r  design_1_i/failure_holder_0/inst/held_i_1/O
                         net (fo=1, routed)           0.000     3.175    design_1_i/failure_holder_0/inst/held_i_1_n_0
    SLICE_X2Y64          FDCE                                         r  design_1_i/failure_holder_0/inst/held_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/signal_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.952ns  (logic 0.456ns (47.876%)  route 0.496ns (52.124%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.627     1.629    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.456     2.085 r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.496     2.581    design_1_i/controller_controller_0/inst/signal__0
    SLICE_X29Y109        LDCE                                         r  design_1_i/controller_controller_0/inst/signal_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/signal_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.539%)  route 0.190ns (57.461%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.567     0.569    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.141     0.710 r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.190     0.900    design_1_i/controller_controller_0/inst/signal__0
    SLICE_X29Y109        LDCE                                         r  design_1_i/controller_controller_0/inst/signal_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/not_series_0/inst/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/failure_holder_0/inst/held_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.209ns (42.029%)  route 0.288ns (57.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.598     0.600    design_1_i/not_series_0/inst/clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/not_series_0/inst/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     0.764 f  design_1_i/not_series_0/inst/start_reg/Q
                         net (fo=2, routed)           0.288     1.052    design_1_i/failure_holder_0/inst/ff1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.045     1.097 r  design_1_i/failure_holder_0/inst/held_i_1/O
                         net (fo=1, routed)           0.000     1.097    design_1_i/failure_holder_0/inst/held_i_1_n_0
    SLICE_X2Y64          FDCE                                         r  design_1_i/failure_holder_0/inst/held_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/change_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.185ns (26.094%)  route 0.524ns (73.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.567     0.569    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.141     0.710 f  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.524     1.234    design_1_i/controller_controller_0/inst/signal__0
    SLICE_X14Y104        LUT1 (Prop_lut1_I0_O)        0.044     1.278 r  design_1_i/controller_controller_0/inst/change_enable_reg_i_1/O
                         net (fo=1, routed)           0.000     1.278    design_1_i/controller_controller_0/inst/change_enable__0
    SLICE_X14Y104        LDCE                                         r  design_1_i/controller_controller_0/inst/change_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.186ns (26.235%)  route 0.523ns (73.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.567     0.569    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.141     0.710 f  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.397     1.107    design_1_i/controller_controller_0/inst/signal__0
    SLICE_X14Y108        LUT4 (Prop_lut4_I1_O)        0.045     1.152 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.126     1.278    design_1_i/controller_controller_0/inst/next_state__0[0]
    SLICE_X29Y108        LDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/psen_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.710ns  (logic 0.186ns (26.188%)  route 0.524ns (73.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.567     0.569    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.141     0.710 r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.371     1.081    design_1_i/controller_controller_0/inst/state[1]
    SLICE_X14Y104        LUT2 (Prop_lut2_I0_O)        0.045     1.126 r  design_1_i/controller_controller_0/inst/psen_reg_i_1/O
                         net (fo=1, routed)           0.153     1.279    design_1_i/controller_controller_0/inst/psen_reg_i_1_n_0
    SLICE_X13Y104        LDCE                                         r  design_1_i/controller_controller_0/inst/psen_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.184ns (23.883%)  route 0.586ns (76.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.567     0.569    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.141     0.710 f  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.397     1.107    design_1_i/controller_controller_0/inst/signal__0
    SLICE_X14Y108        LUT4 (Prop_lut4_I1_O)        0.043     1.150 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.189     1.339    design_1_i/controller_controller_0/inst/next_state__0[1]
    SLICE_X29Y108        LDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK100MHZ

Max Delay           155 Endpoints
Min Delay           155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/mil_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.300ns  (logic 2.679ns (26.010%)  route 7.621ns (73.990%))
  Logic Levels:           9  (LDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/G
    SLICE_X31Y116        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/Q
                         net (fo=11, routed)          1.205     1.966    design_1_i/BinToBCD_0/inst/bin[11]
    SLICE_X32Y117        LUT5 (Prop_lut5_I0_O)        0.152     2.118 r  design_1_i/BinToBCD_0/inst/dec[3]_i_23/O
                         net (fo=10, routed)          1.631     3.749    design_1_i/BinToBCD_0/inst/dec[3]_i_23_n_0
    SLICE_X40Y115        LUT3 (Prop_lut3_I0_O)        0.354     4.103 r  design_1_i/BinToBCD_0/inst/mil[3]_i_27/O
                         net (fo=2, routed)           0.451     4.554    design_1_i/BinToBCD_0/inst/mil[3]_i_27_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I1_O)        0.326     4.880 r  design_1_i/BinToBCD_0/inst/mil[3]_i_13/O
                         net (fo=8, routed)           0.841     5.721    design_1_i/BinToBCD_0/inst/mil[3]_i_13_n_0
    SLICE_X38Y114        LUT4 (Prop_lut4_I0_O)        0.150     5.871 r  design_1_i/BinToBCD_0/inst/mil[3]_i_14/O
                         net (fo=4, routed)           0.833     6.703    design_1_i/BinToBCD_0/inst/mil[3]_i_14_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I3_O)        0.328     7.031 r  design_1_i/BinToBCD_0/inst/mil[3]_i_3/O
                         net (fo=9, routed)           1.074     8.105    design_1_i/BinToBCD_0/inst/mil[3]_i_3_n_0
    SLICE_X39Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.257 r  design_1_i/BinToBCD_0/inst/mil[3]_i_2/O
                         net (fo=5, routed)           0.678     8.935    design_1_i/BinToBCD_0/inst/mil[3]_i_2_n_0
    SLICE_X37Y112        LUT4 (Prop_lut4_I3_O)        0.332     9.267 r  design_1_i/BinToBCD_0/inst/mil[3]_i_5/O
                         net (fo=4, routed)           0.909    10.176    design_1_i/BinToBCD_0/inst/mil[3]_i_5_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I3_O)        0.124    10.300 r  design_1_i/BinToBCD_0/inst/mil[1]_i_1/O
                         net (fo=1, routed)           0.000    10.300    design_1_i/BinToBCD_0/inst/p_3_out[1]
    SLICE_X36Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/mil_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.499     4.921    design_1_i/BinToBCD_0/inst/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/mil_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/bil_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.297ns  (logic 2.679ns (26.017%)  route 7.618ns (73.983%))
  Logic Levels:           9  (LDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/G
    SLICE_X31Y116        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/Q
                         net (fo=11, routed)          1.205     1.966    design_1_i/BinToBCD_0/inst/bin[11]
    SLICE_X32Y117        LUT5 (Prop_lut5_I0_O)        0.152     2.118 r  design_1_i/BinToBCD_0/inst/dec[3]_i_23/O
                         net (fo=10, routed)          1.631     3.749    design_1_i/BinToBCD_0/inst/dec[3]_i_23_n_0
    SLICE_X40Y115        LUT3 (Prop_lut3_I0_O)        0.354     4.103 r  design_1_i/BinToBCD_0/inst/mil[3]_i_27/O
                         net (fo=2, routed)           0.451     4.554    design_1_i/BinToBCD_0/inst/mil[3]_i_27_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I1_O)        0.326     4.880 r  design_1_i/BinToBCD_0/inst/mil[3]_i_13/O
                         net (fo=8, routed)           0.841     5.721    design_1_i/BinToBCD_0/inst/mil[3]_i_13_n_0
    SLICE_X38Y114        LUT4 (Prop_lut4_I0_O)        0.150     5.871 r  design_1_i/BinToBCD_0/inst/mil[3]_i_14/O
                         net (fo=4, routed)           0.833     6.703    design_1_i/BinToBCD_0/inst/mil[3]_i_14_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I3_O)        0.328     7.031 r  design_1_i/BinToBCD_0/inst/mil[3]_i_3/O
                         net (fo=9, routed)           1.074     8.105    design_1_i/BinToBCD_0/inst/mil[3]_i_3_n_0
    SLICE_X39Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.257 r  design_1_i/BinToBCD_0/inst/mil[3]_i_2/O
                         net (fo=5, routed)           0.678     8.935    design_1_i/BinToBCD_0/inst/mil[3]_i_2_n_0
    SLICE_X37Y112        LUT4 (Prop_lut4_I3_O)        0.332     9.267 r  design_1_i/BinToBCD_0/inst/mil[3]_i_5/O
                         net (fo=4, routed)           0.906    10.173    design_1_i/BinToBCD_0/inst/mil[3]_i_5_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I3_O)        0.124    10.297 r  design_1_i/BinToBCD_0/inst/bil[0]_i_1/O
                         net (fo=1, routed)           0.000    10.297    design_1_i/BinToBCD_0/inst/p_4_out[0]
    SLICE_X36Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/bil_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.499     4.921    design_1_i/BinToBCD_0/inst/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/bil_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/mil_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.990ns  (logic 2.441ns (24.435%)  route 7.549ns (75.565%))
  Logic Levels:           9  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/G
    SLICE_X31Y116        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/Q
                         net (fo=11, routed)          1.205     1.966    design_1_i/BinToBCD_0/inst/bin[11]
    SLICE_X32Y117        LUT5 (Prop_lut5_I0_O)        0.152     2.118 r  design_1_i/BinToBCD_0/inst/dec[3]_i_23/O
                         net (fo=10, routed)          1.631     3.749    design_1_i/BinToBCD_0/inst/dec[3]_i_23_n_0
    SLICE_X40Y115        LUT3 (Prop_lut3_I0_O)        0.354     4.103 r  design_1_i/BinToBCD_0/inst/mil[3]_i_27/O
                         net (fo=2, routed)           0.455     4.558    design_1_i/BinToBCD_0/inst/mil[3]_i_27_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I1_O)        0.326     4.884 r  design_1_i/BinToBCD_0/inst/dec[3]_i_17/O
                         net (fo=6, routed)           0.988     5.873    design_1_i/BinToBCD_0/inst/dec[3]_i_17_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.997 r  design_1_i/BinToBCD_0/inst/cent[3]_i_14/O
                         net (fo=3, routed)           0.783     6.779    design_1_i/BinToBCD_0/inst/cent[3]_i_14_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I3_O)        0.124     6.903 r  design_1_i/BinToBCD_0/inst/dec[3]_i_11/O
                         net (fo=4, routed)           0.607     7.511    design_1_i/BinToBCD_0/inst/dec[3]_i_11_n_0
    SLICE_X32Y114        LUT2 (Prop_lut2_I0_O)        0.150     7.661 r  design_1_i/BinToBCD_0/inst/dec[3]_i_5/O
                         net (fo=5, routed)           0.838     8.499    design_1_i/BinToBCD_0/inst/dec[3]_i_5_n_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I3_O)        0.326     8.825 r  design_1_i/BinToBCD_0/inst/cent[3]_i_7/O
                         net (fo=4, routed)           1.041     9.866    design_1_i/BinToBCD_0/inst/cent[3]_i_7_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.990 r  design_1_i/BinToBCD_0/inst/mil[0]_i_1/O
                         net (fo=1, routed)           0.000     9.990    design_1_i/BinToBCD_0/inst/p_3_out[0]
    SLICE_X32Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/mil_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.500     4.922    design_1_i/BinToBCD_0/inst/clk
    SLICE_X32Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/mil_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/mil_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.904ns  (logic 2.679ns (27.051%)  route 7.225ns (72.949%))
  Logic Levels:           9  (LDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/G
    SLICE_X31Y116        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/Q
                         net (fo=11, routed)          1.205     1.966    design_1_i/BinToBCD_0/inst/bin[11]
    SLICE_X32Y117        LUT5 (Prop_lut5_I0_O)        0.152     2.118 r  design_1_i/BinToBCD_0/inst/dec[3]_i_23/O
                         net (fo=10, routed)          1.631     3.749    design_1_i/BinToBCD_0/inst/dec[3]_i_23_n_0
    SLICE_X40Y115        LUT3 (Prop_lut3_I0_O)        0.354     4.103 r  design_1_i/BinToBCD_0/inst/mil[3]_i_27/O
                         net (fo=2, routed)           0.451     4.554    design_1_i/BinToBCD_0/inst/mil[3]_i_27_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I1_O)        0.326     4.880 r  design_1_i/BinToBCD_0/inst/mil[3]_i_13/O
                         net (fo=8, routed)           0.841     5.721    design_1_i/BinToBCD_0/inst/mil[3]_i_13_n_0
    SLICE_X38Y114        LUT4 (Prop_lut4_I0_O)        0.150     5.871 r  design_1_i/BinToBCD_0/inst/mil[3]_i_14/O
                         net (fo=4, routed)           0.833     6.703    design_1_i/BinToBCD_0/inst/mil[3]_i_14_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I3_O)        0.328     7.031 r  design_1_i/BinToBCD_0/inst/mil[3]_i_3/O
                         net (fo=9, routed)           1.074     8.105    design_1_i/BinToBCD_0/inst/mil[3]_i_3_n_0
    SLICE_X39Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.257 r  design_1_i/BinToBCD_0/inst/mil[3]_i_2/O
                         net (fo=5, routed)           0.678     8.935    design_1_i/BinToBCD_0/inst/mil[3]_i_2_n_0
    SLICE_X37Y112        LUT4 (Prop_lut4_I3_O)        0.332     9.267 r  design_1_i/BinToBCD_0/inst/mil[3]_i_5/O
                         net (fo=4, routed)           0.513     9.780    design_1_i/BinToBCD_0/inst/mil[3]_i_5_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.904 r  design_1_i/BinToBCD_0/inst/mil[2]_i_1/O
                         net (fo=1, routed)           0.000     9.904    design_1_i/BinToBCD_0/inst/p_3_out[2]
    SLICE_X36Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/mil_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.499     4.921    design_1_i/BinToBCD_0/inst/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/mil_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/mil_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.897ns  (logic 2.679ns (27.069%)  route 7.218ns (72.931%))
  Logic Levels:           9  (LDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/G
    SLICE_X31Y116        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/Q
                         net (fo=11, routed)          1.205     1.966    design_1_i/BinToBCD_0/inst/bin[11]
    SLICE_X32Y117        LUT5 (Prop_lut5_I0_O)        0.152     2.118 r  design_1_i/BinToBCD_0/inst/dec[3]_i_23/O
                         net (fo=10, routed)          1.631     3.749    design_1_i/BinToBCD_0/inst/dec[3]_i_23_n_0
    SLICE_X40Y115        LUT3 (Prop_lut3_I0_O)        0.354     4.103 r  design_1_i/BinToBCD_0/inst/mil[3]_i_27/O
                         net (fo=2, routed)           0.451     4.554    design_1_i/BinToBCD_0/inst/mil[3]_i_27_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I1_O)        0.326     4.880 r  design_1_i/BinToBCD_0/inst/mil[3]_i_13/O
                         net (fo=8, routed)           0.841     5.721    design_1_i/BinToBCD_0/inst/mil[3]_i_13_n_0
    SLICE_X38Y114        LUT4 (Prop_lut4_I0_O)        0.150     5.871 r  design_1_i/BinToBCD_0/inst/mil[3]_i_14/O
                         net (fo=4, routed)           0.833     6.703    design_1_i/BinToBCD_0/inst/mil[3]_i_14_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I3_O)        0.328     7.031 r  design_1_i/BinToBCD_0/inst/mil[3]_i_3/O
                         net (fo=9, routed)           1.074     8.105    design_1_i/BinToBCD_0/inst/mil[3]_i_3_n_0
    SLICE_X39Y112        LUT4 (Prop_lut4_I0_O)        0.152     8.257 r  design_1_i/BinToBCD_0/inst/mil[3]_i_2/O
                         net (fo=5, routed)           0.678     8.935    design_1_i/BinToBCD_0/inst/mil[3]_i_2_n_0
    SLICE_X37Y112        LUT4 (Prop_lut4_I3_O)        0.332     9.267 r  design_1_i/BinToBCD_0/inst/mil[3]_i_5/O
                         net (fo=4, routed)           0.506     9.773    design_1_i/BinToBCD_0/inst/mil[3]_i_5_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.897 r  design_1_i/BinToBCD_0/inst/mil[3]_i_1/O
                         net (fo=1, routed)           0.000     9.897    design_1_i/BinToBCD_0/inst/p_3_out[3]
    SLICE_X36Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/mil_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.499     4.921    design_1_i/BinToBCD_0/inst/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/mil_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/cent_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.746ns  (logic 2.441ns (25.046%)  route 7.305ns (74.954%))
  Logic Levels:           9  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/G
    SLICE_X31Y116        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/Q
                         net (fo=11, routed)          1.205     1.966    design_1_i/BinToBCD_0/inst/bin[11]
    SLICE_X32Y117        LUT5 (Prop_lut5_I0_O)        0.152     2.118 r  design_1_i/BinToBCD_0/inst/dec[3]_i_23/O
                         net (fo=10, routed)          1.631     3.749    design_1_i/BinToBCD_0/inst/dec[3]_i_23_n_0
    SLICE_X40Y115        LUT3 (Prop_lut3_I0_O)        0.354     4.103 r  design_1_i/BinToBCD_0/inst/mil[3]_i_27/O
                         net (fo=2, routed)           0.455     4.558    design_1_i/BinToBCD_0/inst/mil[3]_i_27_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I1_O)        0.326     4.884 r  design_1_i/BinToBCD_0/inst/dec[3]_i_17/O
                         net (fo=6, routed)           0.988     5.873    design_1_i/BinToBCD_0/inst/dec[3]_i_17_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.997 r  design_1_i/BinToBCD_0/inst/cent[3]_i_14/O
                         net (fo=3, routed)           0.783     6.779    design_1_i/BinToBCD_0/inst/cent[3]_i_14_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I3_O)        0.124     6.903 r  design_1_i/BinToBCD_0/inst/dec[3]_i_11/O
                         net (fo=4, routed)           0.607     7.511    design_1_i/BinToBCD_0/inst/dec[3]_i_11_n_0
    SLICE_X32Y114        LUT2 (Prop_lut2_I0_O)        0.150     7.661 r  design_1_i/BinToBCD_0/inst/dec[3]_i_5/O
                         net (fo=5, routed)           0.838     8.499    design_1_i/BinToBCD_0/inst/dec[3]_i_5_n_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I3_O)        0.326     8.825 r  design_1_i/BinToBCD_0/inst/cent[3]_i_7/O
                         net (fo=4, routed)           0.797     9.622    design_1_i/BinToBCD_0/inst/cent[3]_i_7_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I5_O)        0.124     9.746 r  design_1_i/BinToBCD_0/inst/cent[2]_i_1/O
                         net (fo=1, routed)           0.000     9.746    design_1_i/BinToBCD_0/inst/p_2_out[2]
    SLICE_X32Y111        FDRE                                         r  design_1_i/BinToBCD_0/inst/cent_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.501     4.923    design_1_i/BinToBCD_0/inst/clk
    SLICE_X32Y111        FDRE                                         r  design_1_i/BinToBCD_0/inst/cent_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/bil_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.661ns  (logic 2.673ns (27.668%)  route 6.988ns (72.332%))
  Logic Levels:           9  (LDCE=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/G
    SLICE_X31Y116        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/Q
                         net (fo=11, routed)          1.205     1.966    design_1_i/BinToBCD_0/inst/bin[11]
    SLICE_X32Y117        LUT5 (Prop_lut5_I0_O)        0.152     2.118 r  design_1_i/BinToBCD_0/inst/dec[3]_i_23/O
                         net (fo=10, routed)          1.631     3.749    design_1_i/BinToBCD_0/inst/dec[3]_i_23_n_0
    SLICE_X40Y115        LUT3 (Prop_lut3_I0_O)        0.354     4.103 r  design_1_i/BinToBCD_0/inst/mil[3]_i_27/O
                         net (fo=2, routed)           0.451     4.554    design_1_i/BinToBCD_0/inst/mil[3]_i_27_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I1_O)        0.326     4.880 r  design_1_i/BinToBCD_0/inst/mil[3]_i_13/O
                         net (fo=8, routed)           0.841     5.721    design_1_i/BinToBCD_0/inst/mil[3]_i_13_n_0
    SLICE_X38Y114        LUT4 (Prop_lut4_I0_O)        0.150     5.871 r  design_1_i/BinToBCD_0/inst/mil[3]_i_14/O
                         net (fo=4, routed)           0.993     6.863    design_1_i/BinToBCD_0/inst/mil[3]_i_14_n_0
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.354     7.217 r  design_1_i/BinToBCD_0/inst/cent[3]_i_17/O
                         net (fo=2, routed)           0.427     7.645    design_1_i/BinToBCD_0/inst/cent[3]_i_17_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I4_O)        0.328     7.973 r  design_1_i/BinToBCD_0/inst/mil[3]_i_7/O
                         net (fo=6, routed)           0.581     8.554    design_1_i/BinToBCD_0/inst/mil[3]_i_7_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  design_1_i/BinToBCD_0/inst/bil[3]_i_2/O
                         net (fo=4, routed)           0.859     9.537    design_1_i/BinToBCD_0/inst/bil[3]_i_2_n_0
    SLICE_X38Y111        LUT3 (Prop_lut3_I0_O)        0.124     9.661 r  design_1_i/BinToBCD_0/inst/bil[2]_i_1/O
                         net (fo=1, routed)           0.000     9.661    design_1_i/BinToBCD_0/inst/p_4_out[2]
    SLICE_X38Y111        FDRE                                         r  design_1_i/BinToBCD_0/inst/bil_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.499     4.921    design_1_i/BinToBCD_0/inst/clk
    SLICE_X38Y111        FDRE                                         r  design_1_i/BinToBCD_0/inst/bil_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/bil_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.651ns  (logic 2.673ns (27.697%)  route 6.978ns (72.303%))
  Logic Levels:           9  (LDCE=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/G
    SLICE_X31Y116        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/Q
                         net (fo=11, routed)          1.205     1.966    design_1_i/BinToBCD_0/inst/bin[11]
    SLICE_X32Y117        LUT5 (Prop_lut5_I0_O)        0.152     2.118 r  design_1_i/BinToBCD_0/inst/dec[3]_i_23/O
                         net (fo=10, routed)          1.631     3.749    design_1_i/BinToBCD_0/inst/dec[3]_i_23_n_0
    SLICE_X40Y115        LUT3 (Prop_lut3_I0_O)        0.354     4.103 r  design_1_i/BinToBCD_0/inst/mil[3]_i_27/O
                         net (fo=2, routed)           0.451     4.554    design_1_i/BinToBCD_0/inst/mil[3]_i_27_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I1_O)        0.326     4.880 r  design_1_i/BinToBCD_0/inst/mil[3]_i_13/O
                         net (fo=8, routed)           0.841     5.721    design_1_i/BinToBCD_0/inst/mil[3]_i_13_n_0
    SLICE_X38Y114        LUT4 (Prop_lut4_I0_O)        0.150     5.871 r  design_1_i/BinToBCD_0/inst/mil[3]_i_14/O
                         net (fo=4, routed)           0.993     6.863    design_1_i/BinToBCD_0/inst/mil[3]_i_14_n_0
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.354     7.217 r  design_1_i/BinToBCD_0/inst/cent[3]_i_17/O
                         net (fo=2, routed)           0.427     7.645    design_1_i/BinToBCD_0/inst/cent[3]_i_17_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I4_O)        0.328     7.973 r  design_1_i/BinToBCD_0/inst/mil[3]_i_7/O
                         net (fo=6, routed)           0.581     8.554    design_1_i/BinToBCD_0/inst/mil[3]_i_7_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.678 f  design_1_i/BinToBCD_0/inst/bil[3]_i_2/O
                         net (fo=4, routed)           0.849     9.527    design_1_i/BinToBCD_0/inst/bil[3]_i_2_n_0
    SLICE_X38Y111        LUT3 (Prop_lut3_I0_O)        0.124     9.651 r  design_1_i/BinToBCD_0/inst/bil[3]_i_1/O
                         net (fo=1, routed)           0.000     9.651    design_1_i/BinToBCD_0/inst/p_4_out[3]
    SLICE_X38Y111        FDRE                                         r  design_1_i/BinToBCD_0/inst/bil_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.499     4.921    design_1_i/BinToBCD_0/inst/clk
    SLICE_X38Y111        FDRE                                         r  design_1_i/BinToBCD_0/inst/bil_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/cent_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.605ns  (logic 2.441ns (25.414%)  route 7.164ns (74.586%))
  Logic Levels:           9  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/G
    SLICE_X31Y116        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/Q
                         net (fo=11, routed)          1.205     1.966    design_1_i/BinToBCD_0/inst/bin[11]
    SLICE_X32Y117        LUT5 (Prop_lut5_I0_O)        0.152     2.118 r  design_1_i/BinToBCD_0/inst/dec[3]_i_23/O
                         net (fo=10, routed)          1.631     3.749    design_1_i/BinToBCD_0/inst/dec[3]_i_23_n_0
    SLICE_X40Y115        LUT3 (Prop_lut3_I0_O)        0.354     4.103 r  design_1_i/BinToBCD_0/inst/mil[3]_i_27/O
                         net (fo=2, routed)           0.455     4.558    design_1_i/BinToBCD_0/inst/mil[3]_i_27_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I1_O)        0.326     4.884 r  design_1_i/BinToBCD_0/inst/dec[3]_i_17/O
                         net (fo=6, routed)           0.988     5.873    design_1_i/BinToBCD_0/inst/dec[3]_i_17_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.997 r  design_1_i/BinToBCD_0/inst/cent[3]_i_14/O
                         net (fo=3, routed)           0.783     6.779    design_1_i/BinToBCD_0/inst/cent[3]_i_14_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I3_O)        0.124     6.903 r  design_1_i/BinToBCD_0/inst/dec[3]_i_11/O
                         net (fo=4, routed)           0.607     7.511    design_1_i/BinToBCD_0/inst/dec[3]_i_11_n_0
    SLICE_X32Y114        LUT2 (Prop_lut2_I0_O)        0.150     7.661 r  design_1_i/BinToBCD_0/inst/dec[3]_i_5/O
                         net (fo=5, routed)           0.838     8.499    design_1_i/BinToBCD_0/inst/dec[3]_i_5_n_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I3_O)        0.326     8.825 r  design_1_i/BinToBCD_0/inst/cent[3]_i_7/O
                         net (fo=4, routed)           0.656     9.481    design_1_i/BinToBCD_0/inst/cent[3]_i_7_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  design_1_i/BinToBCD_0/inst/cent[3]_i_1/O
                         net (fo=1, routed)           0.000     9.605    design_1_i/BinToBCD_0/inst/p_2_out[3]
    SLICE_X32Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/cent_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.500     4.922    design_1_i/BinToBCD_0/inst/clk
    SLICE_X32Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/cent_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/cent_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.524ns  (logic 2.441ns (25.631%)  route 7.083ns (74.369%))
  Logic Levels:           9  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/G
    SLICE_X31Y116        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/controller_controller_0/inst/display_value_reg[11]/Q
                         net (fo=11, routed)          1.205     1.966    design_1_i/BinToBCD_0/inst/bin[11]
    SLICE_X32Y117        LUT5 (Prop_lut5_I0_O)        0.152     2.118 r  design_1_i/BinToBCD_0/inst/dec[3]_i_23/O
                         net (fo=10, routed)          1.631     3.749    design_1_i/BinToBCD_0/inst/dec[3]_i_23_n_0
    SLICE_X40Y115        LUT3 (Prop_lut3_I0_O)        0.354     4.103 r  design_1_i/BinToBCD_0/inst/mil[3]_i_27/O
                         net (fo=2, routed)           0.455     4.558    design_1_i/BinToBCD_0/inst/mil[3]_i_27_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I1_O)        0.326     4.884 r  design_1_i/BinToBCD_0/inst/dec[3]_i_17/O
                         net (fo=6, routed)           0.988     5.873    design_1_i/BinToBCD_0/inst/dec[3]_i_17_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.997 r  design_1_i/BinToBCD_0/inst/cent[3]_i_14/O
                         net (fo=3, routed)           0.783     6.779    design_1_i/BinToBCD_0/inst/cent[3]_i_14_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I3_O)        0.124     6.903 r  design_1_i/BinToBCD_0/inst/dec[3]_i_11/O
                         net (fo=4, routed)           0.607     7.511    design_1_i/BinToBCD_0/inst/dec[3]_i_11_n_0
    SLICE_X32Y114        LUT2 (Prop_lut2_I0_O)        0.150     7.661 r  design_1_i/BinToBCD_0/inst/dec[3]_i_5/O
                         net (fo=5, routed)           0.838     8.499    design_1_i/BinToBCD_0/inst/dec[3]_i_5_n_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I3_O)        0.326     8.825 r  design_1_i/BinToBCD_0/inst/cent[3]_i_7/O
                         net (fo=4, routed)           0.575     9.400    design_1_i/BinToBCD_0/inst/cent[3]_i_7_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I5_O)        0.124     9.524 r  design_1_i/BinToBCD_0/inst/cent[1]_i_1/O
                         net (fo=1, routed)           0.000     9.524    design_1_i/BinToBCD_0/inst/p_2_out[1]
    SLICE_X32Y111        FDRE                                         r  design_1_i/BinToBCD_0/inst/cent_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.501     4.923    design_1_i/BinToBCD_0/inst/clk
    SLICE_X32Y111        FDRE                                         r  design_1_i/BinToBCD_0/inst/cent_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/un_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.265ns (63.588%)  route 0.152ns (36.412%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[1]/G
    SLICE_X31Y115        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/controller_controller_0/inst/display_value_reg[1]/Q
                         net (fo=5, routed)           0.152     0.372    design_1_i/BinToBCD_0/inst/bin[1]
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.045     0.417 r  design_1_i/BinToBCD_0/inst/un[2]_i_1/O
                         net (fo=1, routed)           0.000     0.417    design_1_i/BinToBCD_0/inst/p_0_out[2]
    SLICE_X29Y115        FDRE                                         r  design_1_i/BinToBCD_0/inst/un_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.995    design_1_i/BinToBCD_0/inst/clk
    SLICE_X29Y115        FDRE                                         r  design_1_i/BinToBCD_0/inst/un_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/un_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.265ns (63.133%)  route 0.155ns (36.867%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[1]/G
    SLICE_X31Y115        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/controller_controller_0/inst/display_value_reg[1]/Q
                         net (fo=5, routed)           0.155     0.375    design_1_i/BinToBCD_0/inst/bin[1]
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.045     0.420 r  design_1_i/BinToBCD_0/inst/un[3]_i_1/O
                         net (fo=1, routed)           0.000     0.420    design_1_i/BinToBCD_0/inst/p_0_out[3]
    SLICE_X29Y115        FDRE                                         r  design_1_i/BinToBCD_0/inst/un_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.995    design_1_i/BinToBCD_0/inst/clk
    SLICE_X29Y115        FDRE                                         r  design_1_i/BinToBCD_0/inst/un_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/un_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.265ns (56.110%)  route 0.207ns (43.890%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[2]/G
    SLICE_X31Y114        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/controller_controller_0/inst/display_value_reg[2]/Q
                         net (fo=7, routed)           0.207     0.427    design_1_i/BinToBCD_0/inst/bin[2]
    SLICE_X29Y115        LUT6 (Prop_lut6_I5_O)        0.045     0.472 r  design_1_i/BinToBCD_0/inst/un[1]_i_1/O
                         net (fo=1, routed)           0.000     0.472    design_1_i/BinToBCD_0/inst/p_0_out[1]
    SLICE_X29Y115        FDRE                                         r  design_1_i/BinToBCD_0/inst/un_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.995    design_1_i/BinToBCD_0/inst/clk
    SLICE_X29Y115        FDRE                                         r  design_1_i/BinToBCD_0/inst/un_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/un_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.220ns (42.489%)  route 0.298ns (57.511%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[0]/G
    SLICE_X31Y114        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/controller_controller_0/inst/display_value_reg[0]/Q
                         net (fo=2, routed)           0.298     0.518    design_1_i/BinToBCD_0/inst/bin[0]
    SLICE_X30Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/un_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.997    design_1_i/BinToBCD_0/inst/clk
    SLICE_X30Y112        FDRE                                         r  design_1_i/BinToBCD_0/inst/un_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.265ns (50.545%)  route 0.259ns (49.455%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[2]/G
    SLICE_X31Y114        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/controller_controller_0/inst/display_value_reg[2]/Q
                         net (fo=7, routed)           0.259     0.479    design_1_i/BinToBCD_0/inst/bin[2]
    SLICE_X29Y115        LUT6 (Prop_lut6_I5_O)        0.045     0.524 r  design_1_i/BinToBCD_0/inst/dec[0]_i_1/O
                         net (fo=1, routed)           0.000     0.524    design_1_i/BinToBCD_0/inst/p_1_out[0]
    SLICE_X29Y115        FDRE                                         r  design_1_i/BinToBCD_0/inst/dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.995    design_1_i/BinToBCD_0/inst/clk
    SLICE_X29Y115        FDRE                                         r  design_1_i/BinToBCD_0/inst/dec_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/sensor_stream_0/inst/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.310ns (49.142%)  route 0.321ns (50.858%))
  Logic Levels:           3  (LDCE=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[13]/G
    SLICE_X31Y117        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/controller_controller_0/inst/display_value_reg[13]/Q
                         net (fo=11, routed)          0.132     0.352    design_1_i/sensor_stream_0/inst/sensor[13]
    SLICE_X31Y118        LUT4 (Prop_lut4_I1_O)        0.045     0.397 r  design_1_i/sensor_stream_0/inst/data[5]_i_2/O
                         net (fo=1, routed)           0.188     0.586    design_1_i/sensor_stream_0/inst/data[5]_i_2_n_0
    SLICE_X32Y118        LUT4 (Prop_lut4_I0_O)        0.045     0.631 r  design_1_i/sensor_stream_0/inst/data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.631    design_1_i/sensor_stream_0/inst/data_0[5]
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.827     1.992    design_1_i/sensor_stream_0/inst/clk
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/sensor_stream_0/inst/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.310ns (44.135%)  route 0.392ns (55.865%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[1]/G
    SLICE_X31Y115        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/controller_controller_0/inst/display_value_reg[1]/Q
                         net (fo=5, routed)           0.229     0.449    design_1_i/sensor_stream_0/inst/sensor[1]
    SLICE_X28Y118        LUT6 (Prop_lut6_I1_O)        0.045     0.494 r  design_1_i/sensor_stream_0/inst/data[1]_i_3/O
                         net (fo=1, routed)           0.163     0.657    design_1_i/sensor_stream_0/inst/data[1]_i_3_n_0
    SLICE_X32Y119        LUT4 (Prop_lut4_I1_O)        0.045     0.702 r  design_1_i/sensor_stream_0/inst/data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.702    design_1_i/sensor_stream_0/inst/data_0[1]
    SLICE_X32Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.826     1.991    design_1_i/sensor_stream_0/inst/clk
    SLICE_X32Y119        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.310ns (43.754%)  route 0.399ns (56.246%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[3]/G
    SLICE_X31Y114        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/controller_controller_0/inst/display_value_reg[3]/Q
                         net (fo=10, routed)          0.199     0.419    design_1_i/BinToBCD_0/inst/bin[3]
    SLICE_X31Y115        LUT6 (Prop_lut6_I0_O)        0.045     0.464 r  design_1_i/BinToBCD_0/inst/dec[3]_i_2/O
                         net (fo=5, routed)           0.199     0.664    design_1_i/BinToBCD_0/inst/dec[3]_i_2_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.045     0.709 r  design_1_i/BinToBCD_0/inst/dec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.709    design_1_i/BinToBCD_0/inst/p_1_out[2]
    SLICE_X31Y113        FDRE                                         r  design_1_i/BinToBCD_0/inst/dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.996    design_1_i/BinToBCD_0/inst/clk
    SLICE_X31Y113        FDRE                                         r  design_1_i/BinToBCD_0/inst/dec_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/BinToBCD_0/inst/dec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.310ns (42.974%)  route 0.411ns (57.026%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[6]/G
    SLICE_X31Y115        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/controller_controller_0/inst/display_value_reg[6]/Q
                         net (fo=9, routed)           0.248     0.468    design_1_i/BinToBCD_0/inst/bin[6]
    SLICE_X31Y115        LUT6 (Prop_lut6_I4_O)        0.045     0.513 r  design_1_i/BinToBCD_0/inst/dec[3]_i_4/O
                         net (fo=7, routed)           0.164     0.676    design_1_i/BinToBCD_0/inst/dec[3]_i_4_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.045     0.721 r  design_1_i/BinToBCD_0/inst/dec[3]_i_1/O
                         net (fo=1, routed)           0.000     0.721    design_1_i/BinToBCD_0/inst/p_1_out[3]
    SLICE_X31Y113        FDRE                                         r  design_1_i/BinToBCD_0/inst/dec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.996    design_1_i/BinToBCD_0/inst/clk
    SLICE_X31Y113        FDRE                                         r  design_1_i/BinToBCD_0/inst/dec_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/display_value_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/sensor_stream_0/inst/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.310ns (41.723%)  route 0.433ns (58.277%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/display_value_reg[10]/G
    SLICE_X31Y116        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/controller_controller_0/inst/display_value_reg[10]/Q
                         net (fo=8, routed)           0.291     0.511    design_1_i/sensor_stream_0/inst/sensor[10]
    SLICE_X31Y118        LUT5 (Prop_lut5_I1_O)        0.045     0.556 r  design_1_i/sensor_stream_0/inst/data[2]_i_2/O
                         net (fo=1, routed)           0.142     0.698    design_1_i/sensor_stream_0/inst/data[2]_i_2_n_0
    SLICE_X32Y118        LUT4 (Prop_lut4_I0_O)        0.045     0.743 r  design_1_i/sensor_stream_0/inst/data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.743    design_1_i/sensor_stream_0/inst/data_0[2]
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.827     1.992    design_1_i/sensor_stream_0/inst/clk
    SLICE_X32Y118        FDCE                                         r  design_1_i/sensor_stream_0/inst/data_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_en_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/modern_sensible_0/inst/FF3/CLR
                            (recovery check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.055ns  (logic 1.614ns (20.034%)  route 6.441ns (79.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 4.379 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.548     8.055    design_1_i/modern_sensible_0/inst/reset
    SLICE_X0Y62          FDCE                                         f  design_1_i/modern_sensible_0/inst/FF3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     4.461    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     0.767 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.923     2.690    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.781 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.598     4.379    design_1_i/modern_sensible_0/inst/clk_en
    SLICE_X0Y62          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/modern_sensible_0/inst/FF3/CLR
                            (removal check against rising-edge clock clk_en_design_1_clk_wiz_0_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.252ns  (logic 0.302ns (9.301%)  route 2.949ns (90.699%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 3.650 - 2.778 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.734     3.252    design_1_i/modern_sensible_0/inst/reset
    SLICE_X0Y62          FDCE                                         f  design_1_i/modern_sensible_0/inst/FF3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_design_1_clk_wiz_0_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     3.675    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     2.050 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700     2.751    design_1_i/clk_wiz_0/inst/clk_en_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.780 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.871     3.650    design_1_i/modern_sensible_0/inst/clk_en
    SLICE_X0Y62          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF3/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/modern_sensible_0/inst/FF2/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.512ns  (logic 1.614ns (18.958%)  route 6.898ns (81.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          2.005     8.512    design_1_i/modern_sensible_0/inst/reset
    SLICE_X1Y64          FDCE                                         f  design_1_i/modern_sensible_0/inst/FF2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.923    -0.088    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.597     1.600    design_1_i/modern_sensible_0/inst/sclk
    SLICE_X1Y64          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF2/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.076ns  (logic 1.614ns (26.559%)  route 4.462ns (73.441%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           3.741     5.231    design_1_i/controller_controller_0/inst/reset
    SLICE_X28Y116        LUT1 (Prop_lut1_I0_O)        0.124     5.355 f  design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=18, routed)          0.721     6.076    design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X29Y107        FDCE                                         f  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.923    -0.088    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.507     1.510    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.076ns  (logic 1.614ns (26.559%)  route 4.462ns (73.441%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           3.741     5.231    design_1_i/controller_controller_0/inst/reset
    SLICE_X28Y116        LUT1 (Prop_lut1_I0_O)        0.124     5.355 f  design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=18, routed)          0.721     6.076    design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X29Y107        FDCE                                         f  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.923    -0.088    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.507     1.510    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/change_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/controller_controller_0/inst/change_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.406ns  (logic 0.755ns (31.386%)  route 1.651ns (68.614%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/change_enable_reg/G
    SLICE_X14Y104        LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  design_1_i/controller_controller_0/inst/change_enable_reg/Q
                         net (fo=1, routed)           1.651     2.282    design_1_i/controller_controller_0/inst/change_enable
    SLICE_X3Y64          LUT2 (Prop_lut2_I0_O)        0.124     2.406 r  design_1_i/controller_controller_0/inst/change_i_1/O
                         net (fo=1, routed)           0.000     2.406    design_1_i/controller_controller_0/inst/change_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  design_1_i/controller_controller_0/inst/change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.923    -0.088    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.597     1.600    design_1_i/controller_controller_0/inst/clk
    SLICE_X3Y64          FDRE                                         r  design_1_i/controller_controller_0/inst/change_reg/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/signal_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/controller_controller_0/inst/sig_ant_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.287ns  (logic 0.562ns (43.678%)  route 0.725ns (56.322%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y109        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/signal_reg/G
    SLICE_X29Y109        LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  design_1_i/controller_controller_0/inst/signal_reg/Q
                         net (fo=2, routed)           0.725     1.287    design_1_i/controller_controller_0/inst/signal
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.923    -0.088    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.496     1.499    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.890ns  (logic 0.559ns (62.809%)  route 0.331ns (37.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/G
    SLICE_X29Y108        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.331     0.890    design_1_i/controller_controller_0/inst/next_state[0]
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.923    -0.088    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.507     1.510    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.890ns  (logic 0.559ns (62.809%)  route 0.331ns (37.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/G
    SLICE_X29Y108        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.331     0.890    design_1_i/controller_controller_0/inst/next_state[1]
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.923    -0.088    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.507     1.510    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/G
    SLICE_X29Y108        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.110     0.268    design_1_i/controller_controller_0/inst/next_state[0]
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.836     0.838    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/G
    SLICE_X29Y108        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.110     0.268    design_1_i/controller_controller_0/inst/next_state[1]
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.836     0.838    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/signal_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/controller_controller_0/inst/sig_ant_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.163ns (37.072%)  route 0.277ns (62.928%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y109        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/signal_reg/G
    SLICE_X29Y109        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/controller_controller_0/inst/signal_reg/Q
                         net (fo=2, routed)           0.277     0.440    design_1_i/controller_controller_0/inst/signal
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.827     0.829    design_1_i/controller_controller_0/inst/clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/controller_controller_0/inst/sig_ant_reg/C

Slack:                    inf
  Source:                 design_1_i/controller_controller_0/inst/change_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/controller_controller_0/inst/change_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.226ns (24.930%)  route 0.681ns (75.070%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        LDCE                         0.000     0.000 r  design_1_i/controller_controller_0/inst/change_enable_reg/G
    SLICE_X14Y104        LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  design_1_i/controller_controller_0/inst/change_enable_reg/Q
                         net (fo=1, routed)           0.681     0.862    design_1_i/controller_controller_0/inst/change_enable
    SLICE_X3Y64          LUT2 (Prop_lut2_I0_O)        0.045     0.907 r  design_1_i/controller_controller_0/inst/change_i_1/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/controller_controller_0/inst/change_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  design_1_i/controller_controller_0/inst/change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.870     0.872    design_1_i/controller_controller_0/inst/clk
    SLICE_X3Y64          FDRE                                         r  design_1_i/controller_controller_0/inst/change_reg/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.302ns (13.349%)  route 1.963ns (86.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           1.677     1.935    design_1_i/controller_controller_0/inst/reset
    SLICE_X28Y116        LUT1 (Prop_lut1_I0_O)        0.045     1.980 f  design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=18, routed)          0.286     2.266    design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X29Y107        FDCE                                         f  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.836     0.838    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.302ns (13.349%)  route 1.963ns (86.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           1.677     1.935    design_1_i/controller_controller_0/inst/reset
    SLICE_X28Y116        LUT1 (Prop_lut1_I0_O)        0.045     1.980 f  design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=18, routed)          0.286     2.266    design_1_i/controller_controller_0/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X29Y107        FDCE                                         f  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.836     0.838    design_1_i/controller_controller_0/inst/clk
    SLICE_X29Y107        FDCE                                         r  design_1_i/controller_controller_0/inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/modern_sensible_0/inst/FF2/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.426ns  (logic 0.302ns (8.829%)  route 3.123ns (91.171%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.908     3.426    design_1_i/modern_sensible_0/inst/reset
    SLICE_X1Y64          FDCE                                         f  design_1_i/modern_sensible_0/inst/FF2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.870     0.872    design_1_i/modern_sensible_0/inst/sclk
    SLICE_X1Y64          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF2/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sensor0_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/modern_sensible_0/inst/FF1/CLR
                            (recovery check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.346ns  (logic 1.614ns (19.336%)  route 6.732ns (80.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=4, routed)           4.893     6.383    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.507 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          1.839     8.346    design_1_i/modern_sensible_0/inst/reset
    SLICE_X0Y63          FDCE                                         f  design_1_i/modern_sensible_0/inst/FF1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683     1.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.923    -0.088    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.597     1.600    design_1_i/modern_sensible_0/inst/psclk
    SLICE_X0Y63          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/modern_sensible_0/inst/FF1/CLR
                            (removal check against rising-edge clock sensor0_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.366ns  (logic 0.302ns (8.985%)  route 3.064ns (91.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=4, routed)           2.215     2.472    design_1_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  design_1_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=27, routed)          0.849     3.366    design_1_i/modern_sensible_0/inst/reset
    SLICE_X0Y63          FDCE                                         f  design_1_i/modern_sensible_0/inst/FF1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sensor0_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/sensor0_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.870     0.872    design_1_i/modern_sensible_0/inst/psclk
    SLICE_X0Y63          FDCE                                         r  design_1_i/modern_sensible_0/inst/FF1/C





