# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4777 \
    name C_0_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_0_0_V \
    op interface \
    ports { C_0_0_V_dout { I 24 vector } C_0_0_V_empty_n { I 1 bit } C_0_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4778 \
    name C_0_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_0_1_V \
    op interface \
    ports { C_0_1_V_dout { I 24 vector } C_0_1_V_empty_n { I 1 bit } C_0_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4779 \
    name C_0_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_0_2_V \
    op interface \
    ports { C_0_2_V_dout { I 24 vector } C_0_2_V_empty_n { I 1 bit } C_0_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4780 \
    name C_0_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_0_3_V \
    op interface \
    ports { C_0_3_V_dout { I 24 vector } C_0_3_V_empty_n { I 1 bit } C_0_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4781 \
    name C_0_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_0_4_V \
    op interface \
    ports { C_0_4_V_dout { I 24 vector } C_0_4_V_empty_n { I 1 bit } C_0_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4782 \
    name C_0_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_0_5_V \
    op interface \
    ports { C_0_5_V_dout { I 24 vector } C_0_5_V_empty_n { I 1 bit } C_0_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4783 \
    name C_0_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_0_6_V \
    op interface \
    ports { C_0_6_V_dout { I 24 vector } C_0_6_V_empty_n { I 1 bit } C_0_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4784 \
    name C_0_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_0_7_V \
    op interface \
    ports { C_0_7_V_dout { I 24 vector } C_0_7_V_empty_n { I 1 bit } C_0_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4785 \
    name C_0_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_0_8_V \
    op interface \
    ports { C_0_8_V_dout { I 24 vector } C_0_8_V_empty_n { I 1 bit } C_0_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4786 \
    name C_0_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_0_9_V \
    op interface \
    ports { C_0_9_V_dout { I 24 vector } C_0_9_V_empty_n { I 1 bit } C_0_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4787 \
    name C_0_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_0_10_V \
    op interface \
    ports { C_0_10_V_dout { I 24 vector } C_0_10_V_empty_n { I 1 bit } C_0_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4788 \
    name C_0_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_0_11_V \
    op interface \
    ports { C_0_11_V_dout { I 24 vector } C_0_11_V_empty_n { I 1 bit } C_0_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4789 \
    name C_drainer_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_drainer_V_V \
    op interface \
    ports { C_drainer_V_V_din { O 24 vector } C_drainer_V_V_full_n { I 1 bit } C_drainer_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4790 \
    name C_1_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_1_0_V \
    op interface \
    ports { C_1_0_V_dout { I 24 vector } C_1_0_V_empty_n { I 1 bit } C_1_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4791 \
    name C_1_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_1_1_V \
    op interface \
    ports { C_1_1_V_dout { I 24 vector } C_1_1_V_empty_n { I 1 bit } C_1_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4792 \
    name C_1_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_1_2_V \
    op interface \
    ports { C_1_2_V_dout { I 24 vector } C_1_2_V_empty_n { I 1 bit } C_1_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4793 \
    name C_1_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_1_3_V \
    op interface \
    ports { C_1_3_V_dout { I 24 vector } C_1_3_V_empty_n { I 1 bit } C_1_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4794 \
    name C_1_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_1_4_V \
    op interface \
    ports { C_1_4_V_dout { I 24 vector } C_1_4_V_empty_n { I 1 bit } C_1_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4795 \
    name C_1_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_1_5_V \
    op interface \
    ports { C_1_5_V_dout { I 24 vector } C_1_5_V_empty_n { I 1 bit } C_1_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4796 \
    name C_1_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_1_6_V \
    op interface \
    ports { C_1_6_V_dout { I 24 vector } C_1_6_V_empty_n { I 1 bit } C_1_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4797 \
    name C_1_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_1_7_V \
    op interface \
    ports { C_1_7_V_dout { I 24 vector } C_1_7_V_empty_n { I 1 bit } C_1_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4798 \
    name C_1_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_1_8_V \
    op interface \
    ports { C_1_8_V_dout { I 24 vector } C_1_8_V_empty_n { I 1 bit } C_1_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4799 \
    name C_1_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_1_9_V \
    op interface \
    ports { C_1_9_V_dout { I 24 vector } C_1_9_V_empty_n { I 1 bit } C_1_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4800 \
    name C_1_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_1_10_V \
    op interface \
    ports { C_1_10_V_dout { I 24 vector } C_1_10_V_empty_n { I 1 bit } C_1_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4801 \
    name C_1_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_1_11_V \
    op interface \
    ports { C_1_11_V_dout { I 24 vector } C_1_11_V_empty_n { I 1 bit } C_1_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4802 \
    name C_drainer_1_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_drainer_1_V_V \
    op interface \
    ports { C_drainer_1_V_V_din { O 24 vector } C_drainer_1_V_V_full_n { I 1 bit } C_drainer_1_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4803 \
    name C_2_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_2_0_V \
    op interface \
    ports { C_2_0_V_dout { I 24 vector } C_2_0_V_empty_n { I 1 bit } C_2_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4804 \
    name C_2_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_2_1_V \
    op interface \
    ports { C_2_1_V_dout { I 24 vector } C_2_1_V_empty_n { I 1 bit } C_2_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4805 \
    name C_2_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_2_2_V \
    op interface \
    ports { C_2_2_V_dout { I 24 vector } C_2_2_V_empty_n { I 1 bit } C_2_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4806 \
    name C_2_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_2_3_V \
    op interface \
    ports { C_2_3_V_dout { I 24 vector } C_2_3_V_empty_n { I 1 bit } C_2_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4807 \
    name C_2_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_2_4_V \
    op interface \
    ports { C_2_4_V_dout { I 24 vector } C_2_4_V_empty_n { I 1 bit } C_2_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4808 \
    name C_2_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_2_5_V \
    op interface \
    ports { C_2_5_V_dout { I 24 vector } C_2_5_V_empty_n { I 1 bit } C_2_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4809 \
    name C_2_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_2_6_V \
    op interface \
    ports { C_2_6_V_dout { I 24 vector } C_2_6_V_empty_n { I 1 bit } C_2_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4810 \
    name C_2_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_2_7_V \
    op interface \
    ports { C_2_7_V_dout { I 24 vector } C_2_7_V_empty_n { I 1 bit } C_2_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4811 \
    name C_2_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_2_8_V \
    op interface \
    ports { C_2_8_V_dout { I 24 vector } C_2_8_V_empty_n { I 1 bit } C_2_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4812 \
    name C_2_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_2_9_V \
    op interface \
    ports { C_2_9_V_dout { I 24 vector } C_2_9_V_empty_n { I 1 bit } C_2_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4813 \
    name C_2_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_2_10_V \
    op interface \
    ports { C_2_10_V_dout { I 24 vector } C_2_10_V_empty_n { I 1 bit } C_2_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4814 \
    name C_2_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_2_11_V \
    op interface \
    ports { C_2_11_V_dout { I 24 vector } C_2_11_V_empty_n { I 1 bit } C_2_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4815 \
    name C_drainer_2_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_drainer_2_V_V \
    op interface \
    ports { C_drainer_2_V_V_din { O 24 vector } C_drainer_2_V_V_full_n { I 1 bit } C_drainer_2_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4816 \
    name C_3_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_3_0_V \
    op interface \
    ports { C_3_0_V_dout { I 24 vector } C_3_0_V_empty_n { I 1 bit } C_3_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4817 \
    name C_3_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_3_1_V \
    op interface \
    ports { C_3_1_V_dout { I 24 vector } C_3_1_V_empty_n { I 1 bit } C_3_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4818 \
    name C_3_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_3_2_V \
    op interface \
    ports { C_3_2_V_dout { I 24 vector } C_3_2_V_empty_n { I 1 bit } C_3_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4819 \
    name C_3_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_3_3_V \
    op interface \
    ports { C_3_3_V_dout { I 24 vector } C_3_3_V_empty_n { I 1 bit } C_3_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4820 \
    name C_3_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_3_4_V \
    op interface \
    ports { C_3_4_V_dout { I 24 vector } C_3_4_V_empty_n { I 1 bit } C_3_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4821 \
    name C_3_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_3_5_V \
    op interface \
    ports { C_3_5_V_dout { I 24 vector } C_3_5_V_empty_n { I 1 bit } C_3_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4822 \
    name C_3_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_3_6_V \
    op interface \
    ports { C_3_6_V_dout { I 24 vector } C_3_6_V_empty_n { I 1 bit } C_3_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4823 \
    name C_3_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_3_7_V \
    op interface \
    ports { C_3_7_V_dout { I 24 vector } C_3_7_V_empty_n { I 1 bit } C_3_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4824 \
    name C_3_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_3_8_V \
    op interface \
    ports { C_3_8_V_dout { I 24 vector } C_3_8_V_empty_n { I 1 bit } C_3_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4825 \
    name C_3_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_3_9_V \
    op interface \
    ports { C_3_9_V_dout { I 24 vector } C_3_9_V_empty_n { I 1 bit } C_3_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4826 \
    name C_3_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_3_10_V \
    op interface \
    ports { C_3_10_V_dout { I 24 vector } C_3_10_V_empty_n { I 1 bit } C_3_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4827 \
    name C_3_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_3_11_V \
    op interface \
    ports { C_3_11_V_dout { I 24 vector } C_3_11_V_empty_n { I 1 bit } C_3_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4828 \
    name C_drainer_3_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_drainer_3_V_V \
    op interface \
    ports { C_drainer_3_V_V_din { O 24 vector } C_drainer_3_V_V_full_n { I 1 bit } C_drainer_3_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4829 \
    name C_4_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_4_0_V \
    op interface \
    ports { C_4_0_V_dout { I 24 vector } C_4_0_V_empty_n { I 1 bit } C_4_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4830 \
    name C_4_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_4_1_V \
    op interface \
    ports { C_4_1_V_dout { I 24 vector } C_4_1_V_empty_n { I 1 bit } C_4_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4831 \
    name C_4_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_4_2_V \
    op interface \
    ports { C_4_2_V_dout { I 24 vector } C_4_2_V_empty_n { I 1 bit } C_4_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4832 \
    name C_4_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_4_3_V \
    op interface \
    ports { C_4_3_V_dout { I 24 vector } C_4_3_V_empty_n { I 1 bit } C_4_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4833 \
    name C_4_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_4_4_V \
    op interface \
    ports { C_4_4_V_dout { I 24 vector } C_4_4_V_empty_n { I 1 bit } C_4_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4834 \
    name C_4_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_4_5_V \
    op interface \
    ports { C_4_5_V_dout { I 24 vector } C_4_5_V_empty_n { I 1 bit } C_4_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4835 \
    name C_4_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_4_6_V \
    op interface \
    ports { C_4_6_V_dout { I 24 vector } C_4_6_V_empty_n { I 1 bit } C_4_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4836 \
    name C_4_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_4_7_V \
    op interface \
    ports { C_4_7_V_dout { I 24 vector } C_4_7_V_empty_n { I 1 bit } C_4_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4837 \
    name C_4_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_4_8_V \
    op interface \
    ports { C_4_8_V_dout { I 24 vector } C_4_8_V_empty_n { I 1 bit } C_4_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4838 \
    name C_4_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_4_9_V \
    op interface \
    ports { C_4_9_V_dout { I 24 vector } C_4_9_V_empty_n { I 1 bit } C_4_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4839 \
    name C_4_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_4_10_V \
    op interface \
    ports { C_4_10_V_dout { I 24 vector } C_4_10_V_empty_n { I 1 bit } C_4_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4840 \
    name C_4_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_4_11_V \
    op interface \
    ports { C_4_11_V_dout { I 24 vector } C_4_11_V_empty_n { I 1 bit } C_4_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4841 \
    name C_drainer_4_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_drainer_4_V_V \
    op interface \
    ports { C_drainer_4_V_V_din { O 24 vector } C_drainer_4_V_V_full_n { I 1 bit } C_drainer_4_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4842 \
    name C_5_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_5_0_V \
    op interface \
    ports { C_5_0_V_dout { I 24 vector } C_5_0_V_empty_n { I 1 bit } C_5_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4843 \
    name C_5_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_5_1_V \
    op interface \
    ports { C_5_1_V_dout { I 24 vector } C_5_1_V_empty_n { I 1 bit } C_5_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4844 \
    name C_5_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_5_2_V \
    op interface \
    ports { C_5_2_V_dout { I 24 vector } C_5_2_V_empty_n { I 1 bit } C_5_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4845 \
    name C_5_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_5_3_V \
    op interface \
    ports { C_5_3_V_dout { I 24 vector } C_5_3_V_empty_n { I 1 bit } C_5_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4846 \
    name C_5_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_5_4_V \
    op interface \
    ports { C_5_4_V_dout { I 24 vector } C_5_4_V_empty_n { I 1 bit } C_5_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4847 \
    name C_5_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_5_5_V \
    op interface \
    ports { C_5_5_V_dout { I 24 vector } C_5_5_V_empty_n { I 1 bit } C_5_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4848 \
    name C_5_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_5_6_V \
    op interface \
    ports { C_5_6_V_dout { I 24 vector } C_5_6_V_empty_n { I 1 bit } C_5_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4849 \
    name C_5_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_5_7_V \
    op interface \
    ports { C_5_7_V_dout { I 24 vector } C_5_7_V_empty_n { I 1 bit } C_5_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4850 \
    name C_5_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_5_8_V \
    op interface \
    ports { C_5_8_V_dout { I 24 vector } C_5_8_V_empty_n { I 1 bit } C_5_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4851 \
    name C_5_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_5_9_V \
    op interface \
    ports { C_5_9_V_dout { I 24 vector } C_5_9_V_empty_n { I 1 bit } C_5_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4852 \
    name C_5_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_5_10_V \
    op interface \
    ports { C_5_10_V_dout { I 24 vector } C_5_10_V_empty_n { I 1 bit } C_5_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4853 \
    name C_5_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_5_11_V \
    op interface \
    ports { C_5_11_V_dout { I 24 vector } C_5_11_V_empty_n { I 1 bit } C_5_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4854 \
    name C_drainer_5_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_drainer_5_V_V \
    op interface \
    ports { C_drainer_5_V_V_din { O 24 vector } C_drainer_5_V_V_full_n { I 1 bit } C_drainer_5_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4855 \
    name C_6_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_6_0_V \
    op interface \
    ports { C_6_0_V_dout { I 24 vector } C_6_0_V_empty_n { I 1 bit } C_6_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4856 \
    name C_6_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_6_1_V \
    op interface \
    ports { C_6_1_V_dout { I 24 vector } C_6_1_V_empty_n { I 1 bit } C_6_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4857 \
    name C_6_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_6_2_V \
    op interface \
    ports { C_6_2_V_dout { I 24 vector } C_6_2_V_empty_n { I 1 bit } C_6_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4858 \
    name C_6_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_6_3_V \
    op interface \
    ports { C_6_3_V_dout { I 24 vector } C_6_3_V_empty_n { I 1 bit } C_6_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4859 \
    name C_6_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_6_4_V \
    op interface \
    ports { C_6_4_V_dout { I 24 vector } C_6_4_V_empty_n { I 1 bit } C_6_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4860 \
    name C_6_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_6_5_V \
    op interface \
    ports { C_6_5_V_dout { I 24 vector } C_6_5_V_empty_n { I 1 bit } C_6_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4861 \
    name C_6_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_6_6_V \
    op interface \
    ports { C_6_6_V_dout { I 24 vector } C_6_6_V_empty_n { I 1 bit } C_6_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4862 \
    name C_6_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_6_7_V \
    op interface \
    ports { C_6_7_V_dout { I 24 vector } C_6_7_V_empty_n { I 1 bit } C_6_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4863 \
    name C_6_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_6_8_V \
    op interface \
    ports { C_6_8_V_dout { I 24 vector } C_6_8_V_empty_n { I 1 bit } C_6_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4864 \
    name C_6_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_6_9_V \
    op interface \
    ports { C_6_9_V_dout { I 24 vector } C_6_9_V_empty_n { I 1 bit } C_6_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4865 \
    name C_6_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_6_10_V \
    op interface \
    ports { C_6_10_V_dout { I 24 vector } C_6_10_V_empty_n { I 1 bit } C_6_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4866 \
    name C_6_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_6_11_V \
    op interface \
    ports { C_6_11_V_dout { I 24 vector } C_6_11_V_empty_n { I 1 bit } C_6_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4867 \
    name C_drainer_6_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_drainer_6_V_V \
    op interface \
    ports { C_drainer_6_V_V_din { O 24 vector } C_drainer_6_V_V_full_n { I 1 bit } C_drainer_6_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4868 \
    name C_7_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_7_0_V \
    op interface \
    ports { C_7_0_V_dout { I 24 vector } C_7_0_V_empty_n { I 1 bit } C_7_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4869 \
    name C_7_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_7_1_V \
    op interface \
    ports { C_7_1_V_dout { I 24 vector } C_7_1_V_empty_n { I 1 bit } C_7_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4870 \
    name C_7_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_7_2_V \
    op interface \
    ports { C_7_2_V_dout { I 24 vector } C_7_2_V_empty_n { I 1 bit } C_7_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4871 \
    name C_7_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_7_3_V \
    op interface \
    ports { C_7_3_V_dout { I 24 vector } C_7_3_V_empty_n { I 1 bit } C_7_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4872 \
    name C_7_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_7_4_V \
    op interface \
    ports { C_7_4_V_dout { I 24 vector } C_7_4_V_empty_n { I 1 bit } C_7_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4873 \
    name C_7_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_7_5_V \
    op interface \
    ports { C_7_5_V_dout { I 24 vector } C_7_5_V_empty_n { I 1 bit } C_7_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4874 \
    name C_7_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_7_6_V \
    op interface \
    ports { C_7_6_V_dout { I 24 vector } C_7_6_V_empty_n { I 1 bit } C_7_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4875 \
    name C_7_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_7_7_V \
    op interface \
    ports { C_7_7_V_dout { I 24 vector } C_7_7_V_empty_n { I 1 bit } C_7_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4876 \
    name C_7_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_7_8_V \
    op interface \
    ports { C_7_8_V_dout { I 24 vector } C_7_8_V_empty_n { I 1 bit } C_7_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4877 \
    name C_7_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_7_9_V \
    op interface \
    ports { C_7_9_V_dout { I 24 vector } C_7_9_V_empty_n { I 1 bit } C_7_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4878 \
    name C_7_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_7_10_V \
    op interface \
    ports { C_7_10_V_dout { I 24 vector } C_7_10_V_empty_n { I 1 bit } C_7_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4879 \
    name C_7_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_7_11_V \
    op interface \
    ports { C_7_11_V_dout { I 24 vector } C_7_11_V_empty_n { I 1 bit } C_7_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4880 \
    name C_drainer_7_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_drainer_7_V_V \
    op interface \
    ports { C_drainer_7_V_V_din { O 24 vector } C_drainer_7_V_V_full_n { I 1 bit } C_drainer_7_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4881 \
    name C_8_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_8_0_V \
    op interface \
    ports { C_8_0_V_dout { I 24 vector } C_8_0_V_empty_n { I 1 bit } C_8_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4882 \
    name C_8_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_8_1_V \
    op interface \
    ports { C_8_1_V_dout { I 24 vector } C_8_1_V_empty_n { I 1 bit } C_8_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4883 \
    name C_8_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_8_2_V \
    op interface \
    ports { C_8_2_V_dout { I 24 vector } C_8_2_V_empty_n { I 1 bit } C_8_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4884 \
    name C_8_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_8_3_V \
    op interface \
    ports { C_8_3_V_dout { I 24 vector } C_8_3_V_empty_n { I 1 bit } C_8_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4885 \
    name C_8_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_8_4_V \
    op interface \
    ports { C_8_4_V_dout { I 24 vector } C_8_4_V_empty_n { I 1 bit } C_8_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4886 \
    name C_8_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_8_5_V \
    op interface \
    ports { C_8_5_V_dout { I 24 vector } C_8_5_V_empty_n { I 1 bit } C_8_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4887 \
    name C_8_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_8_6_V \
    op interface \
    ports { C_8_6_V_dout { I 24 vector } C_8_6_V_empty_n { I 1 bit } C_8_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4888 \
    name C_8_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_8_7_V \
    op interface \
    ports { C_8_7_V_dout { I 24 vector } C_8_7_V_empty_n { I 1 bit } C_8_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4889 \
    name C_8_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_8_8_V \
    op interface \
    ports { C_8_8_V_dout { I 24 vector } C_8_8_V_empty_n { I 1 bit } C_8_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4890 \
    name C_8_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_8_9_V \
    op interface \
    ports { C_8_9_V_dout { I 24 vector } C_8_9_V_empty_n { I 1 bit } C_8_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4891 \
    name C_8_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_8_10_V \
    op interface \
    ports { C_8_10_V_dout { I 24 vector } C_8_10_V_empty_n { I 1 bit } C_8_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4892 \
    name C_8_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_8_11_V \
    op interface \
    ports { C_8_11_V_dout { I 24 vector } C_8_11_V_empty_n { I 1 bit } C_8_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4893 \
    name C_drainer_8_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_drainer_8_V_V \
    op interface \
    ports { C_drainer_8_V_V_din { O 24 vector } C_drainer_8_V_V_full_n { I 1 bit } C_drainer_8_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4894 \
    name C_9_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_9_0_V \
    op interface \
    ports { C_9_0_V_dout { I 24 vector } C_9_0_V_empty_n { I 1 bit } C_9_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4895 \
    name C_9_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_9_1_V \
    op interface \
    ports { C_9_1_V_dout { I 24 vector } C_9_1_V_empty_n { I 1 bit } C_9_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4896 \
    name C_9_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_9_2_V \
    op interface \
    ports { C_9_2_V_dout { I 24 vector } C_9_2_V_empty_n { I 1 bit } C_9_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4897 \
    name C_9_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_9_3_V \
    op interface \
    ports { C_9_3_V_dout { I 24 vector } C_9_3_V_empty_n { I 1 bit } C_9_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4898 \
    name C_9_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_9_4_V \
    op interface \
    ports { C_9_4_V_dout { I 24 vector } C_9_4_V_empty_n { I 1 bit } C_9_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4899 \
    name C_9_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_9_5_V \
    op interface \
    ports { C_9_5_V_dout { I 24 vector } C_9_5_V_empty_n { I 1 bit } C_9_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4900 \
    name C_9_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_9_6_V \
    op interface \
    ports { C_9_6_V_dout { I 24 vector } C_9_6_V_empty_n { I 1 bit } C_9_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4901 \
    name C_9_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_9_7_V \
    op interface \
    ports { C_9_7_V_dout { I 24 vector } C_9_7_V_empty_n { I 1 bit } C_9_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4902 \
    name C_9_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_9_8_V \
    op interface \
    ports { C_9_8_V_dout { I 24 vector } C_9_8_V_empty_n { I 1 bit } C_9_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4903 \
    name C_9_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_9_9_V \
    op interface \
    ports { C_9_9_V_dout { I 24 vector } C_9_9_V_empty_n { I 1 bit } C_9_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4904 \
    name C_9_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_9_10_V \
    op interface \
    ports { C_9_10_V_dout { I 24 vector } C_9_10_V_empty_n { I 1 bit } C_9_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4905 \
    name C_9_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_9_11_V \
    op interface \
    ports { C_9_11_V_dout { I 24 vector } C_9_11_V_empty_n { I 1 bit } C_9_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4906 \
    name C_drainer_9_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_drainer_9_V_V \
    op interface \
    ports { C_drainer_9_V_V_din { O 24 vector } C_drainer_9_V_V_full_n { I 1 bit } C_drainer_9_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4907 \
    name C_10_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_10_0_V \
    op interface \
    ports { C_10_0_V_dout { I 24 vector } C_10_0_V_empty_n { I 1 bit } C_10_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4908 \
    name C_10_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_10_1_V \
    op interface \
    ports { C_10_1_V_dout { I 24 vector } C_10_1_V_empty_n { I 1 bit } C_10_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4909 \
    name C_10_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_10_2_V \
    op interface \
    ports { C_10_2_V_dout { I 24 vector } C_10_2_V_empty_n { I 1 bit } C_10_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4910 \
    name C_10_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_10_3_V \
    op interface \
    ports { C_10_3_V_dout { I 24 vector } C_10_3_V_empty_n { I 1 bit } C_10_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4911 \
    name C_10_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_10_4_V \
    op interface \
    ports { C_10_4_V_dout { I 24 vector } C_10_4_V_empty_n { I 1 bit } C_10_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4912 \
    name C_10_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_10_5_V \
    op interface \
    ports { C_10_5_V_dout { I 24 vector } C_10_5_V_empty_n { I 1 bit } C_10_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4913 \
    name C_10_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_10_6_V \
    op interface \
    ports { C_10_6_V_dout { I 24 vector } C_10_6_V_empty_n { I 1 bit } C_10_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4914 \
    name C_10_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_10_7_V \
    op interface \
    ports { C_10_7_V_dout { I 24 vector } C_10_7_V_empty_n { I 1 bit } C_10_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4915 \
    name C_10_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_10_8_V \
    op interface \
    ports { C_10_8_V_dout { I 24 vector } C_10_8_V_empty_n { I 1 bit } C_10_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4916 \
    name C_10_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_10_9_V \
    op interface \
    ports { C_10_9_V_dout { I 24 vector } C_10_9_V_empty_n { I 1 bit } C_10_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4917 \
    name C_10_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_10_10_V \
    op interface \
    ports { C_10_10_V_dout { I 24 vector } C_10_10_V_empty_n { I 1 bit } C_10_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4918 \
    name C_10_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_10_11_V \
    op interface \
    ports { C_10_11_V_dout { I 24 vector } C_10_11_V_empty_n { I 1 bit } C_10_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4919 \
    name C_drainer_10_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_drainer_10_V_V \
    op interface \
    ports { C_drainer_10_V_V_din { O 24 vector } C_drainer_10_V_V_full_n { I 1 bit } C_drainer_10_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4920 \
    name C_11_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_11_0_V \
    op interface \
    ports { C_11_0_V_dout { I 24 vector } C_11_0_V_empty_n { I 1 bit } C_11_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4921 \
    name C_11_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_11_1_V \
    op interface \
    ports { C_11_1_V_dout { I 24 vector } C_11_1_V_empty_n { I 1 bit } C_11_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4922 \
    name C_11_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_11_2_V \
    op interface \
    ports { C_11_2_V_dout { I 24 vector } C_11_2_V_empty_n { I 1 bit } C_11_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4923 \
    name C_11_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_11_3_V \
    op interface \
    ports { C_11_3_V_dout { I 24 vector } C_11_3_V_empty_n { I 1 bit } C_11_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4924 \
    name C_11_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_11_4_V \
    op interface \
    ports { C_11_4_V_dout { I 24 vector } C_11_4_V_empty_n { I 1 bit } C_11_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4925 \
    name C_11_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_11_5_V \
    op interface \
    ports { C_11_5_V_dout { I 24 vector } C_11_5_V_empty_n { I 1 bit } C_11_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4926 \
    name C_11_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_11_6_V \
    op interface \
    ports { C_11_6_V_dout { I 24 vector } C_11_6_V_empty_n { I 1 bit } C_11_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4927 \
    name C_11_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_11_7_V \
    op interface \
    ports { C_11_7_V_dout { I 24 vector } C_11_7_V_empty_n { I 1 bit } C_11_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4928 \
    name C_11_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_11_8_V \
    op interface \
    ports { C_11_8_V_dout { I 24 vector } C_11_8_V_empty_n { I 1 bit } C_11_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4929 \
    name C_11_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_11_9_V \
    op interface \
    ports { C_11_9_V_dout { I 24 vector } C_11_9_V_empty_n { I 1 bit } C_11_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4930 \
    name C_11_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_11_10_V \
    op interface \
    ports { C_11_10_V_dout { I 24 vector } C_11_10_V_empty_n { I 1 bit } C_11_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4931 \
    name C_11_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_11_11_V \
    op interface \
    ports { C_11_11_V_dout { I 24 vector } C_11_11_V_empty_n { I 1 bit } C_11_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4932 \
    name C_drainer_11_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_C_drainer_11_V_V \
    op interface \
    ports { C_drainer_11_V_V_din { O 24 vector } C_drainer_11_V_V_full_n { I 1 bit } C_drainer_11_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


