name:    verilog
version: 0.0.7

category: Language, Hardware, Embedded

synopsis: Verilog parser and DSL.

description:
  A parser and DSL supporting a small subset of Verilog-95.
  Intended for machine generated, synthesizable code.

author:     Tom Hawkins <tomahawkins@gmail.com>
maintainer: Tom Hawkins <tomahawkins@gmail.com>

license:      BSD3
license-file: LICENSE

homepage: http://github.com/tomahawkins/verilog

build-type:    Simple
cabal-version: >= 1.8

library
  build-tools:
    alex  >= 3 && < 4,
    happy >= 1 && < 2
  build-depends:
    base       >= 4.0   && < 5.0,
    array      >= 0.4   && < 5.0,
    monadLib   >= 3.7   && < 4.0

  exposed-modules:
    Data.BitVec
    Language.Verilog
    Language.Verilog.AST
    Language.Verilog.DSL
    Language.Verilog.Parser
    Language.Verilog.Parser.Lex
    Language.Verilog.Parser.Parse
    Language.Verilog.Parser.Preprocess
    Language.Verilog.Parser.Tokens

  extensions:

  ghc-options: -W -fprof-auto

source-repository head
  type:     git
  location: git://github.com/tomahawkins/verilog.git



package-hashes:
    MD5:d96bed42dab73d5d9342f0de3ef2b1a8
    SHA1:e4731067fb0fcf8b6dc71266898c6c1962795685
    SHA256:6820286580230efc4a9b8b0466e7013da59b3f115dcde412679969d1c903d6e6
    SHA512:656df7da1556e02885d6665be708996e10b8c01c98f5122b5380a2973f796b708ce620a982bea62100cca475b5d12446785cee56c7c6af8c725a52aad8f274dd
    Skein512_512:ab43cef4d55a7225887624538c1f335d09ecad54c403519ac602c0b6922da040d3d28f0d0b673e91128b3ebefa6bfe81d99522b0fbcdac7a707d2452b4229e63

package-locations:
    https://hackage.haskell.org/package/verilog-0.0.7/verilog-0.0.7.tar.gz
    https://s3.amazonaws.com/hackage.fpcomplete.com/package/verilog-0.0.7.tar.gz

package-size: 35641
