{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 04 15:50:45 2012 " "Info: Processing started: Tue Sep 04 15:50:45 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ps2_lcd1602_1 -c ps2_lcd1602_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ps2_lcd1602_1 -c ps2_lcd1602_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_lcd1602_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ps2_lcd1602_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_lcd1602_1-Behavioral " "Info: Found design unit 1: ps2_lcd1602_1-Behavioral" {  } { { "ps2_lcd1602_1.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2_lcd1602_1.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ps2_lcd1602_1 " "Info: Found entity 1: ps2_lcd1602_1" {  } { { "ps2_lcd1602_1.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2_lcd1602_1.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-behavioral " "Info: Found design unit 1: ps2-behavioral" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Info: Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcd1602.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD1602-Behavioral " "Info: Found design unit 1: LCD1602-Behavioral" {  } { { "LCD1602.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/LCD1602.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD1602 " "Info: Found entity 1: LCD1602" {  } { { "LCD1602.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/LCD1602.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2_lcd1602_1 " "Info: Elaborating entity \"ps2_lcd1602_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:a0 " "Info: Elaborating entity \"ps2\" for hierarchy \"ps2:a0\"" {  } { { "ps2_lcd1602_1.vhd" "a0" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2_lcd1602_1.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parbit ps2.vhd(137) " "Warning (10492): VHDL Process Statement warning at ps2.vhd(137): signal \"parbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hit ps2.vhd(209) " "Warning (10492): VHDL Process Statement warning at ps2.vhd(209): signal \"hit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hit_cnt ps2.vhd(210) " "Warning (10492): VHDL Process Statement warning at ps2.vhd(210): signal \"hit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hit_cnt ps2.vhd(214) " "Warning (10492): VHDL Process Statement warning at ps2.vhd(214): signal \"hit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hit ps2.vhd(217) " "Warning (10492): VHDL Process Statement warning at ps2.vhd(217): signal \"hit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hit_1 ps2.vhd(165) " "Warning (10631): VHDL Process Statement warning at ps2.vhd(165): inferring latch(es) for signal or variable \"hit_1\", which holds its previous value in one or more paths through the process" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 165 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hit_cnt ps2.vhd(165) " "Warning (10631): VHDL Process Statement warning at ps2.vhd(165): inferring latch(es) for signal or variable \"hit_cnt\", which holds its previous value in one or more paths through the process" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 165 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_cnt\[0\] ps2.vhd(165) " "Info (10041): Inferred latch for \"hit_cnt\[0\]\" at ps2.vhd(165)" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_cnt\[1\] ps2.vhd(165) " "Info (10041): Inferred latch for \"hit_cnt\[1\]\" at ps2.vhd(165)" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_cnt\[2\] ps2.vhd(165) " "Info (10041): Inferred latch for \"hit_cnt\[2\]\" at ps2.vhd(165)" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_cnt\[3\] ps2.vhd(165) " "Info (10041): Inferred latch for \"hit_cnt\[3\]\" at ps2.vhd(165)" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_cnt\[4\] ps2.vhd(165) " "Info (10041): Inferred latch for \"hit_cnt\[4\]\" at ps2.vhd(165)" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_cnt\[5\] ps2.vhd(165) " "Info (10041): Inferred latch for \"hit_cnt\[5\]\" at ps2.vhd(165)" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_cnt\[6\] ps2.vhd(165) " "Info (10041): Inferred latch for \"hit_cnt\[6\]\" at ps2.vhd(165)" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_cnt\[7\] ps2.vhd(165) " "Info (10041): Inferred latch for \"hit_cnt\[7\]\" at ps2.vhd(165)" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_cnt\[8\] ps2.vhd(165) " "Info (10041): Inferred latch for \"hit_cnt\[8\]\" at ps2.vhd(165)" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_1 ps2.vhd(165) " "Info (10041): Inferred latch for \"hit_1\" at ps2.vhd(165)" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602 LCD1602:a1 " "Info: Elaborating entity \"LCD1602\" for hierarchy \"LCD1602:a1\"" {  } { { "ps2_lcd1602_1.vhd" "a1" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2_lcd1602_1.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "LCD1602:a1\|cgram " "Info: RAM logic \"LCD1602:a1\|cgram\" is uninferred due to asynchronous read logic" {  } { { "LCD1602.vhd" "cgram" { Text "E:/Program/EP4CE6/vhdl/PS2/LCD1602.vhd" 21 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 32 0 1 1 " "Warning: 1 out of 32 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "31 " "Warning: Memory Initialization File Address 31 is not initialized" {  } { { "E:/Program/EP4CE6/vhdl/PS2/db/ps2_lcd1602_1.ram0_LCD1602_4c82a4e3.hdl.mif" "" { Text "E:/Program/EP4CE6/vhdl/PS2/db/ps2_lcd1602_1.ram0_LCD1602_4c82a4e3.hdl.mif" 1 -1 0 } }  } 0 0 "Memory Initialization File Address %1!u! is not initialized" 0 0 "" 0 -1}  } { { "E:/Program/EP4CE6/vhdl/PS2/db/ps2_lcd1602_1.ram0_LCD1602_4c82a4e3.hdl.mif" "" { Text "E:/Program/EP4CE6/vhdl/PS2/db/ps2_lcd1602_1.ram0_LCD1602_4c82a4e3.hdl.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ps2:a0\|hit_1 " "Warning: Latch ps2:a0\|hit_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2:a0\|leds\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal ps2:a0\|leds\[7\]" {  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 155 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "LCD1602.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/LCD1602.vhd" 72 -1 0 } } { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 155 -1 0 } } { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 22 -1 0 } } { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 35 -1 0 } } { "ps2.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2.vhd" 30 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "ps2_lcd1602_1.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2_lcd1602_1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_N GND " "Warning (13410): Pin \"LCD_N\" is stuck at GND" {  } { { "ps2_lcd1602_1.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2_lcd1602_1.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_P VCC " "Warning (13410): Pin \"LCD_P\" is stuck at VCC" {  } { { "ps2_lcd1602_1.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2_lcd1602_1.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VSS GND " "Warning (13410): Pin \"VSS\" is stuck at GND" {  } { { "ps2_lcd1602_1.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2_lcd1602_1.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VDD VCC " "Warning (13410): Pin \"VDD\" is stuck at VCC" {  } { { "ps2_lcd1602_1.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2_lcd1602_1.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VO VCC " "Warning (13410): Pin \"VO\" is stuck at VCC" {  } { { "ps2_lcd1602_1.vhd" "" { Text "E:/Program/EP4CE6/vhdl/PS2/ps2_lcd1602_1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "611 " "Info: Implemented 611 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "590 " "Info: Implemented 590 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 04 15:50:49 2012 " "Info: Processing ended: Tue Sep 04 15:50:49 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
