$version Generated by VerilatedVcd $end
$date Fri Jul 15 15:47:47 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 $ btnl $end
  $var wire 16 % led [15:0] $end
  $var wire 16 # sw [15:0] $end
  $scope module top $end
   $var wire  1 $ btnl $end
   $var wire 16 % led [15:0] $end
   $var wire 16 # sw [15:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000 #
0$
b0000000000000000 %
#1
b0000010011010010 #
b0000010011010010 %
#2
b0010001000011110 #
1$
b0000000000111100 %
#3
b1010101110101011 #
b0000000000000000 %
#4
b0010111101000010 #
b0000000001101101 %
#5
b0001110111011010 #
b0000000011000111 %
#6
b1111111111111111 #
b0000000000000000 %
#7
0$
b1111111111111111 %
#8
1$
b0000000000000000 %
