i2c_dw_init	,	F_10
ACCESS_SWAP	,	V_8
rx_fifo_depth	,	V_65
"0x%08x\n"	,	L_2
DW_IC_INTR_DEFAULT_MASK	,	V_48
cond	,	V_14
i2c_dw_xfer_init	,	F_17
ic_con	,	V_41
msg_write_idx	,	V_42
HZ	,	V_93
DW_IC_CLR_STOP_DET	,	V_114
dev	,	V_2
len	,	V_61
DW_IC_CLR_RX_UNDER	,	V_99
"timeout waiting for bus ready\n"	,	L_5
lock	,	V_88
tx_fifo_depth	,	V_29
i2c_dw_is_enabled	,	F_36
i2c_get_adapdata	,	F_23
msgs	,	V_40
likely	,	F_28
ACCESS_16BIT	,	V_6
adapter	,	V_123
STATUS_READ_IN_PROGRESS	,	V_72
DW_IC_COMP_TYPE	,	V_21
pm_runtime_put	,	F_29
EIO	,	V_83
wait_for_completion_interruptible_timeout	,	F_27
dw_i2c_dev	,	V_1
input_clock_khz	,	V_16
IRQ_HANDLED	,	V_128
hcnt	,	V_17
msg_read_idx	,	V_71
i2c_adapter	,	V_84
__func__	,	V_58
DW_IC_RAW_INTR_STAT	,	V_122
"Unknown Synopsys component type: "	,	L_1
rx_valid	,	V_70
abort_sources	,	V_78
INIT_COMPLETION	,	F_26
DW_IC_FS_SCL_LCNT	,	V_28
TIMEOUT	,	V_35
i2c_msg	,	V_39
abort_source	,	V_75
i2c_dw_xfer	,	F_22
status	,	V_62
ENODEV	,	V_23
"%s: invalid message length\n"	,	L_7
i2c_dw_read_clear_intrbits	,	F_32
IRQ_NONE	,	V_125
flags	,	V_45
msgs_num	,	V_57
functionality	,	V_95
enabled	,	V_121
lcnt	,	V_18
i2c_dw_disable_int	,	F_39
DW_IC_DATA_CMD	,	V_68
mutex_unlock	,	F_30
swab32	,	F_4
intr_mask	,	V_50
for_each_set_bit	,	F_21
DW_IC_RXFLR	,	V_66
cmd_err	,	V_90
DW_IC_SS_SCL_LCNT	,	V_26
DW_IC_STATUS_ACTIVITY	,	V_37
u16	,	V_10
DW_IC_INTR_RX_DONE	,	V_109
b	,	V_9
stat	,	V_96
i2c_dw_read_comp_param	,	F_40
u8	,	T_2
dw_readl	,	F_1
DW_IC_STATUS	,	V_36
i2c_dw_scl_lcnt	,	F_9
EAGAIN	,	V_81
i	,	V_76
pm_runtime_get_sync	,	F_25
DW_IC_INTR_TX_EMPTY	,	V_69
DW_IC_INTR_RX_FULL	,	V_127
EINVAL	,	V_60
tf	,	V_13
get_clk_rate_khz	,	V_20
buf	,	V_55
STATUS_WRITE_IN_PROGRESS	,	V_63
tx_limit	,	V_51
tLOW	,	V_15
DW_IC_CLR_INTR	,	V_129
mutex_lock	,	F_24
"Fast-mode HCNT:LCNT = %d:%d\n"	,	L_4
DW_IC_CON	,	V_33
DW_IC_TXFLR	,	V_64
this_irq	,	V_119
DW_IC_INTR_RX_UNDER	,	V_98
DW_IC_CLR_START_DET	,	V_116
DW_IC_COMP_PARAM_1	,	V_130
complete	,	F_34
master_cfg	,	V_32
DW_IC_CLR_RX_OVER	,	V_101
i2c_dw_isr	,	F_33
DW_IC_TX_ARB_LOST	,	V_80
tx_buf	,	V_56
DW_IC_RX_TL	,	V_31
mdelay	,	F_16
i2c_dw_read	,	F_19
num	,	V_86
DW_IC_CLR_TX_ABRT	,	V_108
dev_dbg	,	F_13
"Standard-mode HCNT:LCNT = %d:%d\n"	,	L_3
DW_IC_INTR_MASK	,	V_49
u32	,	T_1
reg	,	V_19
i2c_dw_clear_int	,	F_38
DW_IC_TAR	,	V_44
ret	,	V_87
tx_aborted	,	V_126
I2C_M_TEN	,	V_46
offset	,	V_3
DW_IC_INTR_ACTIVITY	,	V_111
DW_IC_INTR_RX_OVER	,	V_100
DW_IC_ENABLE	,	V_24
i2c_dw_wait_bus_not_busy	,	F_14
DW_IC_INTR_TX_ABRT	,	V_106
rx_buf	,	V_74
DW_IC_INTR_GEN_CALL	,	V_117
DW_IC_TX_TL	,	V_30
done	,	V_92
ic_clk	,	V_11
ETIMEDOUT	,	V_38
"%s:  %s enabled= 0x%x stat=0x%x\n"	,	L_11
EREMOTEIO	,	V_79
DW_IC_TX_ABRT_GCALL_READ	,	V_82
name	,	V_124
DW_IC_COMP_TYPE_VALUE	,	V_22
DW_IC_CON_10BITADDR_MASTER	,	V_47
DW_IC_TX_ABRT_SOURCE	,	V_107
msg_err	,	V_59
rx_buf_len	,	V_73
"controller timed out\n"	,	L_10
DW_IC_FS_SCL_HCNT	,	V_27
i2c_dw_xfer_msg	,	F_18
adap	,	V_85
DW_IC_CLR_GEN_CALL	,	V_118
DW_IC_ERR_TX_ABRT	,	V_94
i2c_dw_enable	,	F_35
"%s: msgs: %d\n"	,	L_9
dw_writel	,	F_5
DW_IC_CLR_ACTIVITY	,	V_112
I2C_M_RD	,	V_67
DW_IC_CLR_RD_REQ	,	V_105
DW_IC_CLR_TX_OVER	,	V_103
i2c_dw_disable	,	F_37
DW_IC_INTR_STOP_DET	,	V_113
timeout	,	V_34
dev_err	,	F_12
DW_IC_INTR_RD_REQ	,	V_104
readw	,	F_2
DW_IC_SS_SCL_HCNT	,	V_25
DW_IC_CLR_RX_DONE	,	V_110
buf_len	,	V_53
addr	,	V_43
value	,	V_4
i2c_dw_func	,	F_31
readl	,	F_3
"%s: %s\n"	,	L_8
writel	,	F_7
i2c_dw_scl_hcnt	,	F_8
irqreturn_t	,	T_3
"%s: invalid target address\n"	,	L_6
dev_warn	,	F_15
DW_IC_TX_ABRT_NOACK	,	V_77
i2c_dw_handle_tx_abort	,	F_20
dev_id	,	V_120
writew	,	F_6
tx_buf_len	,	V_54
tSYMBOL	,	V_12
rx_limit	,	V_52
cmd_complete	,	V_89
STATUS_IDLE	,	V_91
DW_IC_INTR_STAT	,	V_97
DW_IC_INTR_TX_OVER	,	V_102
___constant_swab32	,	F_11
DW_IC_INTR_START_DET	,	V_115
accessor_flags	,	V_5
base	,	V_7
