<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>aiengine: XAieGbl_RegTileBdCtrl Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">aiengine
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_aie_gbl___reg_tile_bd_ctrl.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XAieGbl_RegTileBdCtrl Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This typedef contains the attributes for Tile DMA BD Control word register.  
 <a href="struct_x_aie_gbl___reg_tile_bd_ctrl.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:abf8ed927e53d8a18e4963899243dd01d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_bd_ctrl.html#abf8ed927e53d8a18e4963899243dd01d">Valid</a></td></tr>
<tr class="memdesc:abf8ed927e53d8a18e4963899243dd01d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid bit field attributes.  <a href="#abf8ed927e53d8a18e4963899243dd01d"></a><br/></td></tr>
<tr class="separator:abf8ed927e53d8a18e4963899243dd01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b34a8c4ea0be4b1ddb7e62a5986050"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_bd_ctrl.html#a15b34a8c4ea0be4b1ddb7e62a5986050">Ab</a></td></tr>
<tr class="memdesc:a15b34a8c4ea0be4b1ddb7e62a5986050"><td class="mdescLeft">&#160;</td><td class="mdescRight">AB mode bit field attributes.  <a href="#a15b34a8c4ea0be4b1ddb7e62a5986050"></a><br/></td></tr>
<tr class="separator:a15b34a8c4ea0be4b1ddb7e62a5986050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97fbdba007282ddd04aa1525f01a81c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_bd_ctrl.html#a97fbdba007282ddd04aa1525f01a81c8">Fifo</a></td></tr>
<tr class="memdesc:a97fbdba007282ddd04aa1525f01a81c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode bit field attributes.  <a href="#a97fbdba007282ddd04aa1525f01a81c8"></a><br/></td></tr>
<tr class="separator:a97fbdba007282ddd04aa1525f01a81c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497d892d8f5c1bad3e5a6e3ef8e2e0b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_bd_ctrl.html#a497d892d8f5c1bad3e5a6e3ef8e2e0b5">Pkt</a></td></tr>
<tr class="memdesc:a497d892d8f5c1bad3e5a6e3ef8e2e0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet mode bit field attributes.  <a href="#a497d892d8f5c1bad3e5a6e3ef8e2e0b5"></a><br/></td></tr>
<tr class="separator:a497d892d8f5c1bad3e5a6e3ef8e2e0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6044500c2e2058918221c0e52aa9226e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_bd_ctrl.html#a6044500c2e2058918221c0e52aa9226e">Intlv</a></td></tr>
<tr class="memdesc:a6044500c2e2058918221c0e52aa9226e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interleave mode bit field attributes.  <a href="#a6044500c2e2058918221c0e52aa9226e"></a><br/></td></tr>
<tr class="separator:a6044500c2e2058918221c0e52aa9226e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b787773c0dbe5795ada6c08ac582e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_bd_ctrl.html#a01b787773c0dbe5795ada6c08ac582e5">Cnt</a></td></tr>
<tr class="memdesc:a01b787773c0dbe5795ada6c08ac582e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interleave count bit field attributes.  <a href="#a01b787773c0dbe5795ada6c08ac582e5"></a><br/></td></tr>
<tr class="separator:a01b787773c0dbe5795ada6c08ac582e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9afc66e590108fce69129c0790eeea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_bd_ctrl.html#abd9afc66e590108fce69129c0790eeea">NexEn</a></td></tr>
<tr class="memdesc:abd9afc66e590108fce69129c0790eeea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next BD enable bit field attributes.  <a href="#abd9afc66e590108fce69129c0790eeea"></a><br/></td></tr>
<tr class="separator:abd9afc66e590108fce69129c0790eeea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfe112a9b40c171a1ad6b24e2d4c48a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_bd_ctrl.html#aadfe112a9b40c171a1ad6b24e2d4c48a">NexBd</a></td></tr>
<tr class="memdesc:aadfe112a9b40c171a1ad6b24e2d4c48a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next BD bit field attributes.  <a href="#aadfe112a9b40c171a1ad6b24e2d4c48a"></a><br/></td></tr>
<tr class="separator:aadfe112a9b40c171a1ad6b24e2d4c48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2508491d2a6ae62f48837e6da129cd50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_bd_ctrl.html#a2508491d2a6ae62f48837e6da129cd50">Len</a></td></tr>
<tr class="memdesc:a2508491d2a6ae62f48837e6da129cd50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length bit field attributes.  <a href="#a2508491d2a6ae62f48837e6da129cd50"></a><br/></td></tr>
<tr class="separator:a2508491d2a6ae62f48837e6da129cd50"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This typedef contains the attributes for Tile DMA BD Control word register. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a15b34a8c4ea0be4b1ddb7e62a5986050"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a> XAieGbl_RegTileBdCtrl::Ab</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AB mode bit field attributes. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a01b787773c0dbe5795ada6c08ac582e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a> XAieGbl_RegTileBdCtrl::Cnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interleave count bit field attributes. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a97fbdba007282ddd04aa1525f01a81c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a> XAieGbl_RegTileBdCtrl::Fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO mode bit field attributes. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a6044500c2e2058918221c0e52aa9226e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a> XAieGbl_RegTileBdCtrl::Intlv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interleave mode bit field attributes. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a2508491d2a6ae62f48837e6da129cd50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a> XAieGbl_RegTileBdCtrl::Len</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Length bit field attributes. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="aadfe112a9b40c171a1ad6b24e2d4c48a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a> XAieGbl_RegTileBdCtrl::NexBd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Next BD bit field attributes. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="abd9afc66e590108fce69129c0790eeea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a> XAieGbl_RegTileBdCtrl::NexEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Next BD enable bit field attributes. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a497d892d8f5c1bad3e5a6e3ef8e2e0b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a> XAieGbl_RegTileBdCtrl::Pkt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Packet mode bit field attributes. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="abf8ed927e53d8a18e4963899243dd01d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a> XAieGbl_RegTileBdCtrl::Valid</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Valid bit field attributes. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
