$date
	Sat Oct 22 20:44:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#209365
b11100 !
1"
#209366
b11100 &
b11100 %
1$
#209367
0"
#209370
b1110 &
b1110 %
#209374
b111 &
b111 %
#209378
b10110 &
b10110 %
#209382
b1011 &
b1011 %
#209386
b100010 &
b100010 %
#209390
b10001 &
b10001 %
#209394
b110100 &
b110100 %
#209398
b11010 &
b11010 %
#209402
b1101 &
b1101 %
#209406
b101000 &
b101000 %
#209410
b10100 &
b10100 %
#209414
b1010 &
b1010 %
#209418
b101 &
b101 %
#209422
b10000 &
b10000 %
#209426
b1000 &
b1000 %
#209430
b100 &
b100 %
#209434
b10 &
b10 %
#209438
b1 &
1#
b1 %
#209442
b0 &
b0 %
0#
0$
#1120983
b101 !
1"
#1120986
b101 &
b101 %
1$
#1120987
0"
#1120990
b10000 &
b10000 %
#1120994
b1000 &
b1000 %
#1120998
b100 &
b100 %
#1121002
b10 &
b10 %
#1121006
b1 &
1#
b1 %
#1121010
b0 &
b0 %
0#
0$
#2145724
b100 !
1"
#2145726
b100 &
b100 %
1$
#2145727
0"
#2145730
b10 &
b10 %
#2145734
b1 &
1#
b1 %
#2145738
b0 &
b0 %
0#
0$
#4500012
