/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [6:0] _01_;
  reg [12:0] _02_;
  wire [13:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [21:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire [19:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [13:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = !(celloutsig_1_2z ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_9z = !(celloutsig_1_3z ? celloutsig_1_0z : celloutsig_1_5z);
  assign celloutsig_0_20z = !(celloutsig_0_2z[6] ? celloutsig_0_1z : celloutsig_0_16z[1]);
  assign celloutsig_1_15z = ~celloutsig_1_3z;
  assign celloutsig_0_40z = ~((celloutsig_0_16z[1] | in_data[58]) & celloutsig_0_14z[1]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | in_data[155]) & celloutsig_1_3z);
  assign celloutsig_0_27z = ~((celloutsig_0_3z | celloutsig_0_18z) & celloutsig_0_8z);
  assign celloutsig_0_3z = celloutsig_0_1z | ~(celloutsig_0_2z[4]);
  assign celloutsig_1_0z = in_data[153] | ~(in_data[128]);
  assign celloutsig_1_12z = celloutsig_1_10z | ~(celloutsig_1_7z);
  assign celloutsig_1_13z = celloutsig_1_10z | ~(celloutsig_1_9z);
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[138];
  assign celloutsig_1_3z = in_data[112] ^ in_data[109];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 6'h00;
    else _00_ <= in_data[24:19];
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 13'h0000;
    else _02_ <= { in_data[152:142], celloutsig_1_0z, celloutsig_1_3z };
  reg [4:0] _19_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 5'h00;
    else _19_ <= { celloutsig_1_18z[4:2], celloutsig_1_2z, celloutsig_1_1z };
  assign out_data[100:96] = _19_;
  reg [13:0] _20_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _20_ <= 14'h0000;
    else _20_ <= { celloutsig_0_17z[8:2], celloutsig_0_7z, celloutsig_0_15z };
  assign { _03_[13], _01_, _03_[5:0] } = _20_;
  assign celloutsig_0_12z = celloutsig_0_6z[4:1] & { celloutsig_0_11z[12:11], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_43z = celloutsig_0_12z[2:0] > celloutsig_0_19z;
  assign celloutsig_0_0z = in_data[39:33] <= in_data[21:15];
  assign celloutsig_1_2z = { in_data[110:107], celloutsig_1_1z } && { in_data[133:131], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_28z = { celloutsig_0_5z[8:1], celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_22z } && { celloutsig_0_2z[15:2], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_10z = ! { celloutsig_0_5z[7:1], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_22z = ! { celloutsig_0_14z[21:8], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_25z = ! { celloutsig_0_14z[10:4], celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_2z[7:5], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z } || in_data[37:15];
  assign celloutsig_0_8z = { celloutsig_0_6z[3:2], celloutsig_0_3z } || celloutsig_0_6z[3:1];
  assign celloutsig_0_5z = celloutsig_0_3z ? in_data[42:24] : { in_data[51:34], celloutsig_0_4z };
  assign celloutsig_0_6z = in_data[92] ? { in_data[76], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z } : { in_data[29:26], celloutsig_0_3z };
  assign celloutsig_0_2z = celloutsig_0_1z ? in_data[68:52] : in_data[48:32];
  assign celloutsig_0_44z = celloutsig_0_2z[13:5] !== celloutsig_0_17z[11:3];
  assign celloutsig_0_46z = _00_[3:1] !== celloutsig_0_34z[5:3];
  assign celloutsig_1_7z = { _02_[9], celloutsig_1_2z, celloutsig_1_4z } !== { _02_[10:9], celloutsig_1_5z };
  assign celloutsig_1_10z = in_data[102:97] !== in_data[132:127];
  assign celloutsig_0_1z = { in_data[45:39], celloutsig_0_0z, celloutsig_0_0z } !== in_data[48:40];
  assign celloutsig_0_29z = celloutsig_0_14z[10:1] !== { celloutsig_0_14z[6:5], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_15z = ~ { celloutsig_0_5z[15:11], celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_13z[8:2], celloutsig_0_13z, celloutsig_0_8z } | { celloutsig_0_5z[14:2], celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_4z = & { celloutsig_0_3z, celloutsig_0_2z[16:9], celloutsig_0_0z };
  assign celloutsig_0_47z = celloutsig_0_34z[2] & celloutsig_0_16z[0];
  assign celloutsig_0_18z = ^ { celloutsig_0_2z[16:13], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_24z = ^ { celloutsig_0_19z[1], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_18z = { in_data[144:141], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_0z } >> { in_data[166:163], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_0_11z = in_data[29:13] >> { in_data[31:21], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z } >> { in_data[93:74], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_34z = { celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_17z } << { celloutsig_0_9z[8:4], celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_11z[7:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } << { celloutsig_0_5z[9:1], celloutsig_0_7z };
  assign celloutsig_0_16z = in_data[55:45] << { celloutsig_0_15z[3], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_48z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_43z, celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_44z, celloutsig_0_8z, celloutsig_0_46z, celloutsig_0_40z } ~^ in_data[16:3];
  assign celloutsig_0_23z = { _03_[13], _01_[6:2] } ~^ { celloutsig_0_5z[11:8], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_9z = { in_data[28:18], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z } ^ { celloutsig_0_5z[18:6], celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_17z[6:4] ^ celloutsig_0_9z[8:6];
  assign _03_[12:6] = _01_;
  assign { out_data[136:128], out_data[32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
