#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jun 11 13:30:05 2023
# Process ID: 8208
# Current directory: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11140 C:\Users\tisha\OneDrive\Desktop\Final\Lab 9_10\Nano_Proc.xpr
# Log file: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/vivado.log
# Journal file: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 791.320 ; gain = 47.020
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: PROC_7_seg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 899.090 ; gain = 81.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PROC_7_seg' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:47]
INFO: [Synth 8-3491] module 'NANO_PROC' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:34' bound to instance 'NANO_PROC_0' of component 'NANO_PROC' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:68]
INFO: [Synth 8-638] synthesizing module 'NANO_PROC' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:43]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:129]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_overflow' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:136]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_zero' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:143]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:35' bound to instance 'ROM_0' of component 'ROM' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:152]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ROM' (3#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-3491] module 'ProgramCounter_Unit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:34' bound to instance 'Counter_0' of component 'ProgramCounter_Unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:158]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter_Unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:80]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:34' bound to instance 'RCA_3_0' of component 'RCA_3' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:86]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:59]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (6#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'MUX_2Way_3Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:34' bound to instance 'MUX_2Way_3Bit_0' of component 'MUX_2Way_3Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:95]
INFO: [Synth 8-638] synthesizing module 'MUX_2Way_3Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2Way_3Bit' (7#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:42]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:35' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF0' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:61]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF1' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:68]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF2' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (8#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter_Unit' (9#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:44]
INFO: [Synth 8-3491] module 'RegisterBank_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:34' bound to instance 'RegisterBank_0' of component 'RegisterBank_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:169]
INFO: [Synth 8-638] synthesizing module 'RegisterBank_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:45]
INFO: [Synth 8-3491] module 'Slow_Clock_Register' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd:34' bound to instance 'Slow_Clock_Register_0' of component 'Slow_Clock_Register' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock_Register' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock_Register' (10#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd:39]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder' of component 'Decoder_3_to_8' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (11#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (12#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_0' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:43]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_0' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:59]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_1' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:66]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_2' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:73]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_3' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit' (13#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:43]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_1' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:100]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_2' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:108]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_3' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:116]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:124]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_5' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:132]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_6' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:140]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_7' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank_4bit' (14#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:45]
INFO: [Synth 8-3491] module 'MUX_2Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:34' bound to instance 'MUX_2_0' of component 'MUX_2Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:189]
INFO: [Synth 8-638] synthesizing module 'MUX_2Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2Way_4Bit' (15#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:42]
INFO: [Synth 8-3491] module 'ADD_SUB_unit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:35' bound to instance 'ADD_SUB_unit_0' of component 'ADD_SUB_unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:197]
INFO: [Synth 8-638] synthesizing module 'ADD_SUB_unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:34' bound to instance 'Mux_0' of component 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'MUX_8Way_4Bit' (16#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:42]
INFO: [Synth 8-3491] module 'MUX_8Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:34' bound to instance 'Mux_1' of component 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:86]
INFO: [Synth 8-3491] module 'RCAS_4' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:34' bound to instance 'RCAS' of component 'RCAS_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:100]
INFO: [Synth 8-638] synthesizing module 'RCAS_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:72]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'RCAS_4' (17#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ADD_SUB_unit' (18#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:47]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:217]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (19#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'NANO_PROC' (20#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:43]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:78]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (21#1) [C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PROC_7_seg' (22#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:47]
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.363 ; gain = 124.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.363 ; gain = 124.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.363 ; gain = 124.504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1295.602 ; gain = 477.742
96 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1295.602 ; gain = 477.742
reset_run impl_2
launch_runs impl_2 -jobs 4
[Sun Jun 11 14:31:29 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
close_design
open_run impl_2
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1771.176 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1771.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1818.598 ; gain = 500.180
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD_SUB_unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2Way_3Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2Way_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8Way_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NANO_PROC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PROC_7_seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCAS_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterBank_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clock_Register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sim_1/new/PROC_7_seg_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PROC_7_seg_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock_Register [slow_clock_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tisha/OneDrive/Desktop/Final/Lab -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/tisha/OneDrive/Desktop/Final/Lab" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 14:47:34 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1871.941 ; gain = 15.523
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/PROC_7_seg_TB/UUT/NANO_PROC_0/Slow_Clk_0}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock_Register [slow_clock_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/PROC_7_seg_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sim_1/new/PROC_7_seg_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PROC_7_seg_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock_Register [slow_clock_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sim_1/new/PROC_7_seg_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PROC_7_seg_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock_Register [slow_clock_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/synth_2

launch_runs impl_2 -jobs 4
[Sun Jun 11 15:09:18 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Sun Jun 11 15:09:18 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: PROC_7_seg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1923.484 ; gain = 34.164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PROC_7_seg' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:47]
INFO: [Synth 8-3491] module 'NANO_PROC' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:34' bound to instance 'NANO_PROC_0' of component 'NANO_PROC' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:68]
INFO: [Synth 8-638] synthesizing module 'NANO_PROC' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:43]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:129]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_overflow' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:136]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_zero' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:143]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:35' bound to instance 'ROM_0' of component 'ROM' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:152]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ROM' (3#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-3491] module 'ProgramCounter_Unit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:34' bound to instance 'Counter_0' of component 'ProgramCounter_Unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:158]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter_Unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:80]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:34' bound to instance 'RCA_3_0' of component 'RCA_3' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:86]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:59]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (6#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'MUX_2Way_3Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:34' bound to instance 'MUX_2Way_3Bit_0' of component 'MUX_2Way_3Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:95]
INFO: [Synth 8-638] synthesizing module 'MUX_2Way_3Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2Way_3Bit' (7#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:42]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:35' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF0' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:61]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF1' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:68]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF2' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (8#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter_Unit' (9#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:44]
INFO: [Synth 8-3491] module 'RegisterBank_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:34' bound to instance 'RegisterBank_0' of component 'RegisterBank_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:169]
INFO: [Synth 8-638] synthesizing module 'RegisterBank_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:45]
INFO: [Synth 8-3491] module 'Slow_Clock_Register' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd:34' bound to instance 'Slow_Clock_Register_0' of component 'Slow_Clock_Register' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock_Register' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock_Register' (10#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd:39]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder' of component 'Decoder_3_to_8' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (11#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (12#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_0' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:43]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_0' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:59]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_1' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:66]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_2' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:73]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_3' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit' (13#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:43]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_1' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:100]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_2' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:108]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_3' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:116]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:124]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_5' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:132]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_6' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:140]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_7' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank_4bit' (14#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:45]
INFO: [Synth 8-3491] module 'MUX_2Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:34' bound to instance 'MUX_2_0' of component 'MUX_2Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:189]
INFO: [Synth 8-638] synthesizing module 'MUX_2Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2Way_4Bit' (15#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:42]
INFO: [Synth 8-3491] module 'ADD_SUB_unit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:35' bound to instance 'ADD_SUB_unit_0' of component 'ADD_SUB_unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:197]
INFO: [Synth 8-638] synthesizing module 'ADD_SUB_unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:34' bound to instance 'Mux_0' of component 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'MUX_8Way_4Bit' (16#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:42]
INFO: [Synth 8-3491] module 'MUX_8Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:34' bound to instance 'Mux_1' of component 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:86]
INFO: [Synth 8-3491] module 'RCAS_4' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:34' bound to instance 'RCAS' of component 'RCAS_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:100]
INFO: [Synth 8-638] synthesizing module 'RCAS_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:72]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'RCAS_4' (17#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ADD_SUB_unit' (18#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:47]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:217]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (19#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'NANO_PROC' (20#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:43]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:78]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (21#1) [C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PROC_7_seg' (22#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:47]
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1964.512 ; gain = 75.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1964.512 ; gain = 75.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1964.512 ; gain = 75.191
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.742 ; gain = 218.422
95 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
