
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    EECS373-04
Date:        Tue Dec 10 11:19:32 2019
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log WhiteboarPlotter_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis

log file: "N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srr"

Running: synthesis in foreground



Running WhiteboarPlotter_syn|synthesis


Running: compile (Compile) on WhiteboarPlotter_syn|synthesis
# Tue Dec 10 11:19:33 2019


Running: compile_flow (Compile Process) on WhiteboarPlotter_syn|synthesis
# Tue Dec 10 11:19:33 2019


Running: compiler (Compile Input) on WhiteboarPlotter_syn|synthesis
# Tue Dec 10 11:19:33 2019

Copied N:\EECS373_Project\WhiteBoard_Plotter\synthesis\synwork\WhiteboarPlotter_comp.srs to N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srs


compiler completed
# Tue Dec 10 11:19:36 2019

Return Code: 0
Run Time:00h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on WhiteboarPlotter_syn|synthesis
# Tue Dec 10 11:19:36 2019


multi_srs_gen completed
# Tue Dec 10 11:19:36 2019

Return Code: 0
Run Time:00h:00m:00s

Copied N:\EECS373_Project\WhiteBoard_Plotter\synthesis\synwork\WhiteboarPlotter_mult.srs to N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srs

Complete: Compile Process on WhiteboarPlotter_syn|synthesis


Running: premap (Pre-mapping) on WhiteboarPlotter_syn|synthesis
# Tue Dec 10 11:19:36 2019


premap completed
# Tue Dec 10 11:19:39 2019

Return Code: 0
Run Time:00h:00m:03s

Complete: Compile on WhiteboarPlotter_syn|synthesis


Running: map (Map) on WhiteboarPlotter_syn|synthesis
# Tue Dec 10 11:19:39 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on WhiteboarPlotter_syn|synthesis
# Tue Dec 10 11:19:39 2019

Copied N:\EECS373_Project\WhiteBoard_Plotter\synthesis\synwork\WhiteboarPlotter_m.srm to N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srm


fpga_mapper completed
# Tue Dec 10 11:19:42 2019

Return Code: 0
Run Time:00h:00m:03s

Complete: Map on WhiteboarPlotter_syn|synthesis

Complete: Logic Synthesis on WhiteboarPlotter_syn|synthesis

TCL script complete: "WhiteboarPlotter_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

