d710dc821b9e7beef0725052c99d152817934514
Merge remote-tracking branch 'origin/fix_loadstall' into dbg_dev
diff --git a/rtl/riscv_controller.sv b/rtl/riscv_controller.sv
index 882f1ba..a9b3a72 100644
--- a/rtl/riscv_controller.sv
+++ b/rtl/riscv_controller.sv
@@ -133,6 +133,7 @@ module riscv_controller
 
 
   // Regfile target
+  input  logic        regfile_we_id_i,            // currently decoded we enable
   input  logic [5:0]  regfile_alu_waddr_id_i,     // currently decoded target address
 
   // Forwarding signals from regfile
@@ -928,7 +929,7 @@ module riscv_controller
            (wb_ready_i == 1'b0) && (regfile_we_wb_i == 1'b1)
           ) &&
           ( (reg_d_ex_is_reg_a_i == 1'b1) || (reg_d_ex_is_reg_b_i == 1'b1) || (reg_d_ex_is_reg_c_i == 1'b1) ||
-            (is_decoding_o && (regfile_waddr_ex_i == regfile_alu_waddr_id_i)) )
+            (is_decoding_o && regfile_we_id_i && (regfile_waddr_ex_i == regfile_alu_waddr_id_i)) )
        )
     begin
       deassert_we_o   = 1'b1;