---
title: "ch03-metal"
layout: default-foundation-20210515
date: 2025-08-13
tags: [ch03-metal]
---

- Chapter 3 The Metal Layers  
  - 3.1 The Bonding Pad  
    - 3.1.1 Laying Out the Pad I  
  - Capacitance of Metal-to-Substrate  
    - Example 3.1: Parasitic capacitance estimation  
    - Table 3.1 Typical parasitic capacitances  
    - Example 3.2: Layout scaling and capacitance  
  - Passivation and Overglass Layer  
  - 3.2 Design and Layout Using the Metal Layers  
    - 3.2.1 Metall and Vial  
      - Examples and layout explanations  
    - 3.2.2 Parasitics Associated with the Metal Layers  
      - Example 3.3: Resistance and delay of metal1 line  
      - Intrinsic Propagation Delay  
      - Example 3.4: Capacitance between metall and metal2  
      - Example 3.5: Voltage change on metall due to metal2  
    - 3.2.3 Current-Carrying Limitations  
      - Example 3.6: Maximum current on metal1 and pad  
      - Example 3.7: Voltage drop estimation on metal1 conductor  
    - 3.2.4 Design Rules for the Metal Layers  
      - Layout of Two Shapes or a Single Shape  
      - Layout Trick for the Metal Layers (Vial cell)  
    - 3.2.5 Contact Resistance  
      - Example 3.8: Voltage drop across via contact resistance  
  - 3.3 Crosstalk and Ground Bounce  
    - 3.3.1 Crosstalk  
    - 3.3.2 Ground Bounce  
      - DC Problems  
      - AC Problems and Decoupling Capacitors  
      - Example 3.9: Decoupling capacitor size estimation  
      - Example 3.10: Decoupling capacitor for output buffer load  
  - 3.4 Layout Examples  
    - 3.4.1 Laying out the Pad II  
      - Padframe layout calculations  
    - 3.4.2 Laying Out Metal Test Structures  
      - Serpentine and large-area test structures  
      - SEM View of Metal Layers  
  - Additional Reading  
  - Problems  
    - 3.1â€“3.12 Various layout, parasitic, and design problems
