aig 8 1 6 0 1 1
12 1
14 1
10
8
4 1
6
16
i0 clock
l0 b[2]
l1 b[1]
l2 b[0]
l3 a[2]
l4 a[1]
l5 a[0]
