Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/labtwo/xup_and_test/xup_and_test/xup_and_test.srcs/sources_1/ipshared/xilinx.com/xup_and2_v1_0/f79cde5a/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/labtwo/xup_and_test/xup_and_test/xup_and_test.srcs/sources_1/bd/system/ip/system_xup_and2_0_0/sim/system_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/labtwo/xup_and_test/xup_and_test/xup_and_test.srcs/sources_1/ipshared/xilinx.com/xup_and_vector_v1_0/de6250be/xup_and_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/labtwo/xup_and_test/xup_and_test/xup_and_test.srcs/sources_1/bd/system/ip/system_xup_and_vector_0_0/sim/system_xup_and_vector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xup_and_vector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/labtwo/xup_and_test/xup_and_test/xup_and_test.srcs/sources_1/bd/system/hdl/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/labtwo/xup_and_test/xup_and_test/xup_and_test.srcs/sources_1/bd/system/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/labtwo/xup_and_test/xup_and_test/xup_and_test.srcs/sim_1/imports/sources/xup_and_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/labtwo/xup_and_test/xup_and_test/xup_and_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
