/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 216 264 384 280)
	(text "INPUT" (rect 125 0 161 13)(font "Arial" (font_size 6)))
	(text "SW[7..0]" (rect 5 0 59 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 20)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 136 280 216 304))
)
(pin
	(input)
	(rect 216 280 384 296)
	(text "INPUT" (rect 125 0 161 13)(font "Arial" (font_size 6)))
	(text "SW[15..8]" (rect 5 0 68 19)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 20)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 136 296 216 320))
)
(pin
	(output)
	(rect 560 264 736 280)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "LEDG[0]" (rect 90 0 141 19)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 736 280 808 304))
)
(symbol
	(rect 384 240 560 320)
	(text "EqCmp8" (rect 5 0 62 15)(font "Arial" ))
	(text "inst" (rect 8 64 31 79)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "input0[7..0]" (rect 0 0 70 15)(font "Arial" ))
		(text "input0[7..0]" (rect 21 27 91 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "input1[7..0]" (rect 0 0 70 15)(font "Arial" ))
		(text "input1[7..0]" (rect 21 43 91 58)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 176 32)
		(output)
		(text "cmpOut" (rect 0 0 50 15)(font "Arial" ))
		(text "cmpOut" (rect 113 27 163 42)(font "Arial" ))
		(line (pt 176 32)(pt 160 32))
	)
	(drawing
		(rectangle (rect 16 16 160 64))
	)
)
