--V72_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_4_S4
--operation mode is arithmetic

V72_sload_path[7]_lut_out = V72_sload_path[7] $ V72L51;
V72_sload_path[7] = DFFE(V72_sload_path[7]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , !V72L81);

--V72_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_4_S4
--operation mode is arithmetic

V72_cout = CARRY(!V72L51 # !V72_sload_path[7]);


--V72_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_4_S4
--operation mode is arithmetic

V72_sload_path[6]_lut_out = V72_sload_path[6] $ !V72L31;
V72_sload_path[6] = DFFE(V72_sload_path[6]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , !V72L81);

--V72L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_4_S4
--operation mode is arithmetic

V72L51 = CARRY(V72_sload_path[6] & !V72L31);


--V72_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_4_S4
--operation mode is arithmetic

V72_sload_path[5]_lut_out = V72_sload_path[5] $ V72L11;
V72_sload_path[5] = DFFE(V72_sload_path[5]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , !V72L81);

--V72L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_4_S4
--operation mode is arithmetic

V72L31 = CARRY(!V72L11 # !V72_sload_path[5]);


--V72_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_4_S4
--operation mode is arithmetic

V72_sload_path[4]_lut_out = V72_sload_path[4] $ !V72L9;
V72_sload_path[4] = DFFE(V72_sload_path[4]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , !V72L81);

--V72L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_4_S4
--operation mode is arithmetic

V72L11 = CARRY(V72_sload_path[4] & !V72L9);


--V72_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_4_S4
--operation mode is arithmetic

V72_sload_path[3]_lut_out = V72_sload_path[3] $ V72L7;
V72_sload_path[3] = DFFE(V72_sload_path[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , !V72L81);

--V72L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_4_S4
--operation mode is arithmetic

V72L9 = CARRY(!V72L7 # !V72_sload_path[3]);


--V72_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_4_S4
--operation mode is arithmetic

V72_sload_path[2]_lut_out = V72_sload_path[2] $ !V72L5;
V72_sload_path[2] = DFFE(V72_sload_path[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , !V72L81);

--V72L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_4_S4
--operation mode is arithmetic

V72L7 = CARRY(V72_sload_path[2] & !V72L5);


--V72_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_4_S4
--operation mode is arithmetic

V72_sload_path[1]_lut_out = V72_sload_path[1] $ V72L3;
V72_sload_path[1] = DFFE(V72_sload_path[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , !V72L81);

--V72L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_4_S4
--operation mode is arithmetic

V72L5 = CARRY(!V72L3 # !V72_sload_path[1]);


--V72_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_4_S4
--operation mode is qfbk_counter

V72_sload_path[0]_lut_out = !V72_sload_path[0];
V72_sload_path[0] = DFFE(V72_sload_path[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , !V72L81);

--V72L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_4_S4
--operation mode is qfbk_counter

V72L3 = CARRY(V72_sload_path[0]);


--V82_sload_path[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_3_Z4
--operation mode is normal

V82_sload_path[14]_lut_out = V82L92 $ !V82_sload_path[14];
V82_sload_path[14]_reg_input = !JB93_aeb_out & V82_sload_path[14]_lut_out;
V82_sload_path[14] = DFFE(V82_sload_path[14]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );


--V82_sload_path[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_3_Z4
--operation mode is counter

V82_sload_path[13]_lut_out = V82_sload_path[13] $ V82L72;
V82_sload_path[13]_reg_input = !JB93_aeb_out & V82_sload_path[13]_lut_out;
V82_sload_path[13] = DFFE(V82_sload_path[13]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );

--V82L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_3_Z4
--operation mode is counter

V82L92 = CARRY(!V82L72 # !V82_sload_path[13]);


--V82_sload_path[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_3_Z4
--operation mode is counter

V82_sload_path[12]_lut_out = V82_sload_path[12] $ !V82L52;
V82_sload_path[12]_reg_input = !JB93_aeb_out & V82_sload_path[12]_lut_out;
V82_sload_path[12] = DFFE(V82_sload_path[12]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );

--V82L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_3_Z4
--operation mode is counter

V82L72 = CARRY(V82_sload_path[12] & !V82L52);


--V82_sload_path[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_3_Z4
--operation mode is counter

V82_sload_path[11]_lut_out = V82_sload_path[11] $ V82L32;
V82_sload_path[11]_reg_input = !JB93_aeb_out & V82_sload_path[11]_lut_out;
V82_sload_path[11] = DFFE(V82_sload_path[11]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );

--V82L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_3_Z4
--operation mode is counter

V82L52 = CARRY(!V82L32 # !V82_sload_path[11]);


--V82_sload_path[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_3_Z4
--operation mode is counter

V82_sload_path[10]_lut_out = V82_sload_path[10] $ !V82L12;
V82_sload_path[10]_reg_input = !JB93_aeb_out & V82_sload_path[10]_lut_out;
V82_sload_path[10] = DFFE(V82_sload_path[10]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );

--V82L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_3_Z4
--operation mode is counter

V82L32 = CARRY(V82_sload_path[10] & !V82L12);


--V82_sload_path[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_1_Z4
--operation mode is counter

V82_sload_path[9]_lut_out = V82_sload_path[9] $ V82L91;
V82_sload_path[9]_reg_input = !JB93_aeb_out & V82_sload_path[9]_lut_out;
V82_sload_path[9] = DFFE(V82_sload_path[9]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );

--V82L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_1_Z4
--operation mode is counter

V82L12 = CARRY(!V82L91 # !V82_sload_path[9]);


--V82_sload_path[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_1_Z4
--operation mode is counter

V82_sload_path[8]_lut_out = V82_sload_path[8] $ !V82L71;
V82_sload_path[8]_reg_input = !JB93_aeb_out & V82_sload_path[8]_lut_out;
V82_sload_path[8] = DFFE(V82_sload_path[8]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );

--V82L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_1_Z4
--operation mode is counter

V82L91 = CARRY(V82_sload_path[8] & !V82L71);


--V82_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_1_Z4
--operation mode is counter

V82_sload_path[7]_lut_out = V82_sload_path[7] $ V82L51;
V82_sload_path[7]_reg_input = !JB93_aeb_out & V82_sload_path[7]_lut_out;
V82_sload_path[7] = DFFE(V82_sload_path[7]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );

--V82L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_1_Z4
--operation mode is counter

V82L71 = CARRY(!V82L51 # !V82_sload_path[7]);


--V82_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_1_Z4
--operation mode is counter

V82_sload_path[6]_lut_out = V82_sload_path[6] $ !V82L31;
V82_sload_path[6]_reg_input = !JB93_aeb_out & V82_sload_path[6]_lut_out;
V82_sload_path[6] = DFFE(V82_sload_path[6]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );

--V82L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_1_Z4
--operation mode is counter

V82L51 = CARRY(V82_sload_path[6] & !V82L31);


--V82_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_1_Z4
--operation mode is counter

V82_sload_path[5]_lut_out = V82_sload_path[5] $ V82L11;
V82_sload_path[5]_reg_input = !JB93_aeb_out & V82_sload_path[5]_lut_out;
V82_sload_path[5] = DFFE(V82_sload_path[5]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );

--V82L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_1_Z4
--operation mode is counter

V82L31 = CARRY(!V82L11 # !V82_sload_path[5]);


--V82_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_1_Z4
--operation mode is counter

V82_sload_path[4]_lut_out = V82_sload_path[4] $ !V82L9;
V82_sload_path[4]_reg_input = !JB93_aeb_out & V82_sload_path[4]_lut_out;
V82_sload_path[4] = DFFE(V82_sload_path[4]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );

--V82L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_1_Z4
--operation mode is counter

V82L11 = CARRY(V82_sload_path[4] & !V82L9);


--V82_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_1_Z4
--operation mode is counter

V82_sload_path[3]_lut_out = V82_sload_path[3] $ V82L7;
V82_sload_path[3]_reg_input = !JB93_aeb_out & V82_sload_path[3]_lut_out;
V82_sload_path[3] = DFFE(V82_sload_path[3]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );

--V82L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_1_Z4
--operation mode is counter

V82L9 = CARRY(!V82L7 # !V82_sload_path[3]);


--V82_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_1_Z4
--operation mode is counter

V82_sload_path[2]_lut_out = V82_sload_path[2] $ !V82L5;
V82_sload_path[2]_reg_input = !JB93_aeb_out & V82_sload_path[2]_lut_out;
V82_sload_path[2] = DFFE(V82_sload_path[2]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );

--V82L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_1_Z4
--operation mode is counter

V82L7 = CARRY(V82_sload_path[2] & !V82L5);


--V82_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_1_Z4
--operation mode is counter

V82_sload_path[1]_lut_out = V82_sload_path[1] $ V82L3;
V82_sload_path[1]_reg_input = !JB93_aeb_out & V82_sload_path[1]_lut_out;
V82_sload_path[1] = DFFE(V82_sload_path[1]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );

--V82L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_1_Z4
--operation mode is counter

V82L5 = CARRY(!V82L3 # !V82_sload_path[1]);


--V82_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_1_Z4
--operation mode is qfbk_counter

V82_sload_path[0]_lut_out = !V82_sload_path[0];
V82_sload_path[0]_reg_input = !JB93_aeb_out & V82_sload_path[0]_lut_out;
V82_sload_path[0] = DFFE(V82_sload_path[0]_reg_input, GLOBAL(AF1_outclock0), !PB1L25, , );

--V82L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_1_Z4
--operation mode is qfbk_counter

V82L3 = CARRY(V82_sload_path[0]);


--V32_q[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_11_J4
--operation mode is normal

V32_q[15]_lut_out = V32_q[15] $ V32L13;
V32_q[15] = DFFE(V32_q[15]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);


--V32_q[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_11_J4
--operation mode is arithmetic

V32_q[14]_lut_out = V32_q[14] $ !V32L92;
V32_q[14] = DFFE(V32_q[14]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_11_J4
--operation mode is arithmetic

V32L13 = CARRY(V32_q[14] & !V32L92);


--V32_q[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_11_J4
--operation mode is arithmetic

V32_q[13]_lut_out = V32_q[13] $ V32L72;
V32_q[13] = DFFE(V32_q[13]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_11_J4
--operation mode is arithmetic

V32L92 = CARRY(!V32L72 # !V32_q[13]);


--V32_q[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_11_J4
--operation mode is arithmetic

V32_q[12]_lut_out = V32_q[12] $ !V32L52;
V32_q[12] = DFFE(V32_q[12]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_11_J4
--operation mode is arithmetic

V32L72 = CARRY(V32_q[12] & !V32L52);


--V32_q[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_11_J4
--operation mode is arithmetic

V32_q[11]_lut_out = V32_q[11] $ V32L32;
V32_q[11] = DFFE(V32_q[11]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_11_J4
--operation mode is arithmetic

V32L52 = CARRY(!V32L32 # !V32_q[11]);


--V32_q[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_11_J4
--operation mode is arithmetic

V32_q[10]_lut_out = V32_q[10] $ !V32L12;
V32_q[10] = DFFE(V32_q[10]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_11_J4
--operation mode is arithmetic

V32L32 = CARRY(V32_q[10] & !V32L12);


--V32_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_9_J4
--operation mode is arithmetic

V32_q[9]_lut_out = V32_q[9] $ V32L91;
V32_q[9] = DFFE(V32_q[9]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_9_J4
--operation mode is arithmetic

V32L12 = CARRY(!V32L91 # !V32_q[9]);


--V32_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_9_J4
--operation mode is arithmetic

V32_q[8]_lut_out = V32_q[8] $ !V32L71;
V32_q[8] = DFFE(V32_q[8]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_9_J4
--operation mode is arithmetic

V32L91 = CARRY(V32_q[8] & !V32L71);


--V32_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_9_J4
--operation mode is arithmetic

V32_q[7]_lut_out = V32_q[7] $ V32L51;
V32_q[7] = DFFE(V32_q[7]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_9_J4
--operation mode is arithmetic

V32L71 = CARRY(!V32L51 # !V32_q[7]);


--V32_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_9_J4
--operation mode is arithmetic

V32_q[6]_lut_out = V32_q[6] $ !V32L31;
V32_q[6] = DFFE(V32_q[6]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_9_J4
--operation mode is arithmetic

V32L51 = CARRY(V32_q[6] & !V32L31);


--V32_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_9_J4
--operation mode is arithmetic

V32_q[5]_lut_out = V32_q[5] $ V32L11;
V32_q[5] = DFFE(V32_q[5]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_9_J4
--operation mode is arithmetic

V32L31 = CARRY(!V32L11 # !V32_q[5]);


--V32_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_9_J4
--operation mode is arithmetic

V32_q[4]_lut_out = V32_q[4] $ !V32L9;
V32_q[4] = DFFE(V32_q[4]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_J4
--operation mode is arithmetic

V32L11 = CARRY(V32_q[4] & !V32L9);


--V32_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_9_J4
--operation mode is arithmetic

V32_q[3]_lut_out = V32_q[3] $ V32L7;
V32_q[3] = DFFE(V32_q[3]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_J4
--operation mode is arithmetic

V32L9 = CARRY(!V32L7 # !V32_q[3]);


--V32_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_9_J4
--operation mode is arithmetic

V32_q[2]_lut_out = V32_q[2] $ !V32L5;
V32_q[2] = DFFE(V32_q[2]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_J4
--operation mode is arithmetic

V32L7 = CARRY(V32_q[2] & !V32L5);


--V32_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_9_J4
--operation mode is arithmetic

V32_q[1]_lut_out = V32_q[1] $ V32L3;
V32_q[1] = DFFE(V32_q[1]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_J4
--operation mode is arithmetic

V32L5 = CARRY(!V32L3 # !V32_q[1]);


--V32_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_9_J4
--operation mode is qfbk_counter

V32_q[0]_lut_out = !V32_q[0];
V32_q[0] = DFFE(V32_q[0]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , WD1L45Q);

--V32L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_J4
--operation mode is qfbk_counter

V32L3 = CARRY(V32_q[0]);


--V62_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_E4
--operation mode is qfbk_counter

V62_sload_path[0]_lut_out = !V62_sload_path[0];
V62_sload_path[0] = DFFE(V62_sload_path[0]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_7_E4
--operation mode is qfbk_counter

V62_the_carries[1] = CARRY(RB1_inst46 $ !V62_sload_path[0]);


--V62_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_7_E4
--operation mode is arithmetic

V62_pre_out[1]_lut_out = V62_pre_out[1] $ V62_the_carries[1];
V62_pre_out[1] = DFFE(V62_pre_out[1]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_7_E4
--operation mode is arithmetic

V62_the_carries[2] = CARRY(V62_pre_out[1] $ RB1_inst46 # !V62_the_carries[1]);


--V62_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_7_E4
--operation mode is arithmetic

V62_pre_out[2]_lut_out = V62_pre_out[2] $ !V62_the_carries[2];
V62_pre_out[2] = DFFE(V62_pre_out[2]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_7_E4
--operation mode is arithmetic

V62_the_carries[3] = CARRY(!V62_the_carries[2] & (RB1_inst46 $ !V62_pre_out[2]));


--V62_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_7_E4
--operation mode is arithmetic

V62_pre_out[3]_lut_out = V62_pre_out[3] $ V62_the_carries[3];
V62_pre_out[3] = DFFE(V62_pre_out[3]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_7_E4
--operation mode is arithmetic

V62_the_carries[4] = CARRY(V62_pre_out[3] $ RB1_inst46 # !V62_the_carries[3]);


--V62_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_7_E4
--operation mode is arithmetic

V62_pre_out[4]_lut_out = V62_pre_out[4] $ !V62_the_carries[4];
V62_pre_out[4] = DFFE(V62_pre_out[4]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_7_E4
--operation mode is arithmetic

V62_the_carries[5] = CARRY(!V62_the_carries[4] & (RB1_inst46 $ !V62_pre_out[4]));


--V62_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_7_E4
--operation mode is arithmetic

V62_pre_out[5]_lut_out = V62_pre_out[5] $ V62_the_carries[5];
V62_pre_out[5] = DFFE(V62_pre_out[5]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_7_E4
--operation mode is arithmetic

V62_the_carries[6] = CARRY(V62_pre_out[5] $ RB1_inst46 # !V62_the_carries[5]);


--V62_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_7_E4
--operation mode is arithmetic

V62_pre_out[6]_lut_out = V62_pre_out[6] $ !V62_the_carries[6];
V62_pre_out[6] = DFFE(V62_pre_out[6]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_7_E4
--operation mode is arithmetic

V62_the_carries[7] = CARRY(!V62_the_carries[6] & (V62_pre_out[6] $ !RB1_inst46));


--V62_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_7_E4
--operation mode is arithmetic

V62_pre_out[7]_lut_out = V62_pre_out[7] $ V62_the_carries[7];
V62_pre_out[7] = DFFE(V62_pre_out[7]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_7_E4
--operation mode is arithmetic

V62_the_carries[8] = CARRY(RB1_inst46 $ V62_pre_out[7] # !V62_the_carries[7]);


--V62_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_7_E4
--operation mode is arithmetic

V62_pre_out[8]_lut_out = V62_pre_out[8] $ !V62_the_carries[8];
V62_pre_out[8] = DFFE(V62_pre_out[8]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_7_E4
--operation mode is arithmetic

V62_the_carries[9] = CARRY(!V62_the_carries[8] & (RB1_inst46 $ !V62_pre_out[8]));


--V62_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_7_E4
--operation mode is arithmetic

V62_pre_out[9]_lut_out = V62_pre_out[9] $ V62_the_carries[9];
V62_pre_out[9] = DFFE(V62_pre_out[9]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_7_E4
--operation mode is arithmetic

V62_the_carries[10] = CARRY(V62_pre_out[9] $ RB1_inst46 # !V62_the_carries[9]);


--V62_pre_out[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_9_E4
--operation mode is arithmetic

V62_pre_out[10]_lut_out = V62_pre_out[10] $ !V62_the_carries[10];
V62_pre_out[10] = DFFE(V62_pre_out[10]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_9_E4
--operation mode is arithmetic

V62_the_carries[11] = CARRY(!V62_the_carries[10] & (V62_pre_out[10] $ !RB1_inst46));


--V62_pre_out[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_9_E4
--operation mode is arithmetic

V62_pre_out[11]_lut_out = V62_pre_out[11] $ V62_the_carries[11];
V62_pre_out[11] = DFFE(V62_pre_out[11]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_9_E4
--operation mode is arithmetic

V62_the_carries[12] = CARRY(V62_pre_out[11] $ RB1_inst46 # !V62_the_carries[11]);


--V62_pre_out[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_9_E4
--operation mode is arithmetic

V62_pre_out[12]_lut_out = V62_pre_out[12] $ !V62_the_carries[12];
V62_pre_out[12] = DFFE(V62_pre_out[12]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_9_E4
--operation mode is arithmetic

V62_the_carries[13] = CARRY(!V62_the_carries[12] & (V62_pre_out[12] $ !RB1_inst46));


--V62_pre_out[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_9_E4
--operation mode is arithmetic

V62_pre_out[13]_lut_out = V62_pre_out[13] $ V62_the_carries[13];
V62_pre_out[13] = DFFE(V62_pre_out[13]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_9_E4
--operation mode is arithmetic

V62_the_carries[14] = CARRY(V62_pre_out[13] $ RB1_inst46 # !V62_the_carries[13]);


--V62_pre_out[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_9_E4
--operation mode is arithmetic

V62_pre_out[14]_lut_out = V62_pre_out[14] $ !V62_the_carries[14];
V62_pre_out[14] = DFFE(V62_pre_out[14]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);

--V62_the_carries[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_9_E4
--operation mode is arithmetic

V62_the_carries[15] = CARRY(!V62_the_carries[14] & (V62_pre_out[14] $ !RB1_inst46));


--V62_pre_out[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_9_E4
--operation mode is normal

V62_pre_out[15]_lut_out = V62_the_carries[15] $ V62_pre_out[15];
V62_pre_out[15] = DFFE(V62_pre_out[15]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst48);


--V42_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC8_7_M4
--operation mode is arithmetic

V42_sload_path[2]_lut_out = V42_sload_path[2] $ !V42L5;
V42_sload_path[2] = DFFE(V42_sload_path[2]_lut_out, GLOBAL(AF1_outclock0), !WD1_STF, , WD1L401Q);

--V42_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_7_M4
--operation mode is arithmetic

V42_cout = CARRY(V42_sload_path[2] & !V42L5);


--V42_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC7_7_M4
--operation mode is arithmetic

V42_sload_path[1]_lut_out = V42_sload_path[1] $ V42L3;
V42_sload_path[1] = DFFE(V42_sload_path[1]_lut_out, GLOBAL(AF1_outclock0), !WD1_STF, , WD1L401Q);

--V42L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC7_7_M4
--operation mode is arithmetic

V42L5 = CARRY(!V42L3 # !V42_sload_path[1]);


--V42_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC6_7_M4
--operation mode is arithmetic

V42_sload_path[0]_lut_out = !V42_sload_path[0];
V42_sload_path[0] = DFFE(V42_sload_path[0]_lut_out, GLOBAL(AF1_outclock0), !WD1_STF, , WD1L401Q);

--V42L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC6_7_M4
--operation mode is arithmetic

V42L3 = CARRY(V42_sload_path[0]);


--V52_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC4_7_M4
--operation mode is arithmetic

V52_sload_path[2]_lut_out = V52_sload_path[2] $ V52L6;
V52_sload_path[2] = DFFE(V52_sload_path[2]_lut_out, GLOBAL(AF1_outclock0), !WD1_STF, , WD1L401Q);

--V52_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC4_7_M4
--operation mode is arithmetic

V52_cout = CARRY(!V52L6 # !V52_sload_path[2]);


--V52_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC3_7_M4
--operation mode is arithmetic

V52_sload_path[1]_lut_out = V52_sload_path[1] $ !V52L4;
V52_sload_path[1] = DFFE(V52_sload_path[1]_lut_out, GLOBAL(AF1_outclock0), !WD1_STF, , WD1L401Q);

--V52L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC3_7_M4
--operation mode is arithmetic

V52L6 = CARRY(V52_sload_path[1] & !V52L4);


--V52_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC2_7_M4
--operation mode is arithmetic

V52_sload_path[0]_lut_out = V52_sload_path[0] $ V52L3;
V52_sload_path[0] = DFFE(V52_sload_path[0]_lut_out, GLOBAL(AF1_outclock0), !WD1_STF, , WD1L401Q);

--V52L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC2_7_M4
--operation mode is arithmetic

V52L4 = CARRY(!V52L3 # !V52_sload_path[0]);


--V22_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_14_M3
--operation mode is qfbk_counter

V22_q[0]_lut_out = !V22_q[0];
V22_q[0]_sload_eqn = (WD1_STF & NF1_portadataout[2]) # (!WD1_STF & V22_q[0]_lut_out);
V22_q[0] = DFFE(V22_q[0]_sload_eqn, GLOBAL(AF1_outclock0), , , WD1L89Q);

--V22_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_14_M3
--operation mode is qfbk_counter

V22_the_carries[1] = CARRY(WD1_PL_INC $ !V22_q[0]);


--V22_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_14_M3
--operation mode is counter

V22_pre_out[1]_lut_out = V22_pre_out[1] $ V22_the_carries[1];
V22_pre_out[1]_sload_eqn = (WD1_STF & NF1_portadataout[3]) # (!WD1_STF & V22_pre_out[1]_lut_out);
V22_pre_out[1] = DFFE(V22_pre_out[1]_sload_eqn, GLOBAL(AF1_outclock0), , , WD1L89Q);

--V22_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_14_M3
--operation mode is counter

V22_the_carries[2] = CARRY(WD1_PL_INC $ V22_pre_out[1] # !V22_the_carries[1]);


--V22_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_14_M3
--operation mode is counter

V22_pre_out[2]_lut_out = V22_pre_out[2] $ !V22_the_carries[2];
V22_pre_out[2]_sload_eqn = (WD1_STF & NF1_portadataout[4]) # (!WD1_STF & V22_pre_out[2]_lut_out);
V22_pre_out[2] = DFFE(V22_pre_out[2]_sload_eqn, GLOBAL(AF1_outclock0), , , WD1L89Q);

--V22_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_14_M3
--operation mode is counter

V22_the_carries[3] = CARRY(!V22_the_carries[2] & (V22_pre_out[2] $ !WD1_PL_INC));


--V22_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_14_M3
--operation mode is counter

V22_pre_out[3]_lut_out = V22_pre_out[3] $ V22_the_carries[3];
V22_pre_out[3]_sload_eqn = (WD1_STF & NF1_portadataout[5]) # (!WD1_STF & V22_pre_out[3]_lut_out);
V22_pre_out[3] = DFFE(V22_pre_out[3]_sload_eqn, GLOBAL(AF1_outclock0), , , WD1L89Q);

--V22_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_14_M3
--operation mode is counter

V22_the_carries[4] = CARRY(WD1_PL_INC $ V22_pre_out[3] # !V22_the_carries[3]);


--V22_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_14_M3
--operation mode is counter

V22_pre_out[4]_lut_out = V22_pre_out[4] $ !V22_the_carries[4];
V22_pre_out[4]_sload_eqn = (WD1_STF & NF1_portadataout[6]) # (!WD1_STF & V22_pre_out[4]_lut_out);
V22_pre_out[4] = DFFE(V22_pre_out[4]_sload_eqn, GLOBAL(AF1_outclock0), , , WD1L89Q);

--V22_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_14_M3
--operation mode is counter

V22_the_carries[5] = CARRY(!V22_the_carries[4] & (WD1_PL_INC $ !V22_pre_out[4]));


--V22_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_14_M3
--operation mode is counter

V22_pre_out[5]_lut_out = V22_pre_out[5] $ V22_the_carries[5];
V22_pre_out[5]_sload_eqn = (WD1_STF & NF1_portadataout[7]) # (!WD1_STF & V22_pre_out[5]_lut_out);
V22_pre_out[5] = DFFE(V22_pre_out[5]_sload_eqn, GLOBAL(AF1_outclock0), , , WD1L89Q);

--V22_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_14_M3
--operation mode is counter

V22_the_carries[6] = CARRY(WD1_PL_INC $ V22_pre_out[5] # !V22_the_carries[5]);


--V22_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_14_M3
--operation mode is counter

V22_pre_out[6]_lut_out = V22_pre_out[6] $ !V22_the_carries[6];
V22_pre_out[6]_sload_eqn = (WD1_STF & NF1_portadataout[8]) # (!WD1_STF & V22_pre_out[6]_lut_out);
V22_pre_out[6] = DFFE(V22_pre_out[6]_sload_eqn, GLOBAL(AF1_outclock0), , , WD1L89Q);

--V22_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_14_M3
--operation mode is counter

V22_the_carries[7] = CARRY(!V22_the_carries[6] & (WD1_PL_INC $ !V22_pre_out[6]));


--V22_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_14_M3
--operation mode is counter

V22_pre_out[7]_lut_out = V22_pre_out[7] $ V22_the_carries[7];
V22_pre_out[7]_sload_eqn = (WD1_STF & NF1_portadataout[9]) # (!WD1_STF & V22_pre_out[7]_lut_out);
V22_pre_out[7] = DFFE(V22_pre_out[7]_sload_eqn, GLOBAL(AF1_outclock0), , , WD1L89Q);

--V22_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_14_M3
--operation mode is counter

V22_the_carries[8] = CARRY(WD1_PL_INC $ V22_pre_out[7] # !V22_the_carries[7]);


--V22_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_14_M3
--operation mode is counter

V22_pre_out[8]_lut_out = V22_pre_out[8] $ !V22_the_carries[8];
V22_pre_out[8]_sload_eqn = (WD1_STF & NF1_portadataout[10]) # (!WD1_STF & V22_pre_out[8]_lut_out);
V22_pre_out[8] = DFFE(V22_pre_out[8]_sload_eqn, GLOBAL(AF1_outclock0), , , WD1L89Q);

--V22_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_14_M3
--operation mode is counter

V22_the_carries[9] = CARRY(!V22_the_carries[8] & (WD1_PL_INC $ !V22_pre_out[8]));


--V22_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_14_M3
--operation mode is counter

V22_pre_out[9]_lut_out = V22_pre_out[9] $ V22_the_carries[9];
V22_pre_out[9]_sload_eqn = (WD1_STF & NF1_portadataout[11]) # (!WD1_STF & V22_pre_out[9]_lut_out);
V22_pre_out[9] = DFFE(V22_pre_out[9]_sload_eqn, GLOBAL(AF1_outclock0), , , WD1L89Q);

--V22_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_14_M3
--operation mode is counter

V22_the_carries[10] = CARRY(WD1_PL_INC $ V22_pre_out[9] # !V22_the_carries[9]);


--V91_lsb is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lsb at LC1_3_A4
--operation mode is qfbk_counter

V91_lsb_lut_out = !V91_lsb;
V91_lsb = DFFE(V91_lsb_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , SD1_daclev_adj);

--V91_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_3_A4
--operation mode is qfbk_counter

V91_the_carries[1] = CARRY(SD1L61 $ V91_lsb);


--V91_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_3_A4
--operation mode is arithmetic

V91_pre_out[1]_lut_out = V91_pre_out[1] $ V91_the_carries[1];
V91_pre_out[1] = DFFE(V91_pre_out[1]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , SD1_daclev_adj);

--V91_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_3_A4
--operation mode is arithmetic

V91_the_carries[2] = CARRY(SD1L61 $ !V91_pre_out[1] # !V91_the_carries[1]);


--V91_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_3_A4
--operation mode is arithmetic

V91_pre_out[2]_lut_out = V91_pre_out[2] $ !V91_the_carries[2];
V91_pre_out[2] = DFFE(V91_pre_out[2]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , SD1_daclev_adj);

--V91_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_3_A4
--operation mode is arithmetic

V91_the_carries[3] = CARRY(!V91_the_carries[2] & (SD1L61 $ V91_pre_out[2]));


--V91_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_3_A4
--operation mode is arithmetic

V91_pre_out[3]_lut_out = V91_pre_out[3] $ V91_the_carries[3];
V91_pre_out[3] = DFFE(V91_pre_out[3]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , SD1_daclev_adj);

--V91_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_3_A4
--operation mode is arithmetic

V91_the_carries[4] = CARRY(SD1L61 $ !V91_pre_out[3] # !V91_the_carries[3]);


--V91_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_3_A4
--operation mode is arithmetic

V91_pre_out[4]_lut_out = V91_pre_out[4] $ !V91_the_carries[4];
V91_pre_out[4] = DFFE(V91_pre_out[4]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , SD1_daclev_adj);

--V91_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_3_A4
--operation mode is arithmetic

V91_the_carries[5] = CARRY(!V91_the_carries[4] & (SD1L61 $ V91_pre_out[4]));


--V91_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_3_A4
--operation mode is arithmetic

V91_pre_out[5]_lut_out = V91_pre_out[5] $ V91_the_carries[5];
V91_pre_out[5] = DFFE(V91_pre_out[5]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , SD1_daclev_adj);

--V91_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_3_A4
--operation mode is arithmetic

V91_the_carries[6] = CARRY(SD1L61 $ !V91_pre_out[5] # !V91_the_carries[5]);


--V91_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_3_A4
--operation mode is arithmetic

V91_pre_out[6]_lut_out = V91_pre_out[6] $ !V91_the_carries[6];
V91_pre_out[6] = DFFE(V91_pre_out[6]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , SD1_daclev_adj);

--V91_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_3_A4
--operation mode is arithmetic

V91_the_carries[7] = CARRY(!V91_the_carries[6] & (SD1L61 $ V91_pre_out[6]));


--V91_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_3_A4
--operation mode is normal

V91_pre_out[7]_lut_out = V91_the_carries[7] $ V91_pre_out[7];
V91_pre_out[7] = DFFE(V91_pre_out[7]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , SD1_daclev_adj);


--V02_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_6_Z4
--operation mode is counter

V02_sload_path[4]_lut_out = V02_sload_path[4] $ !V02L9;
V02_sload_path[4]_reg_input = !V02_pre_sclr & V02_sload_path[4]_lut_out;
V02_sload_path[4] = DFFE(V02_sload_path[4]_reg_input, GLOBAL(AF1_outclock0), , , !BE1L4Q);

--V02L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_Z4
--operation mode is counter

V02L11 = CARRY(V02_sload_path[4] & !V02L9);


--V02_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_6_Z4
--operation mode is counter

V02_sload_path[3]_lut_out = V02_sload_path[3] $ V02L7;
V02_sload_path[3]_reg_input = !V02_pre_sclr & V02_sload_path[3]_lut_out;
V02_sload_path[3] = DFFE(V02_sload_path[3]_reg_input, GLOBAL(AF1_outclock0), , , !BE1L4Q);

--V02L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_Z4
--operation mode is counter

V02L9 = CARRY(!V02L7 # !V02_sload_path[3]);


--V02_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_6_Z4
--operation mode is counter

V02_sload_path[2]_lut_out = V02_sload_path[2] $ !V02L5;
V02_sload_path[2]_reg_input = !V02_pre_sclr & V02_sload_path[2]_lut_out;
V02_sload_path[2] = DFFE(V02_sload_path[2]_reg_input, GLOBAL(AF1_outclock0), , , !BE1L4Q);

--V02L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_Z4
--operation mode is counter

V02L7 = CARRY(V02_sload_path[2] & !V02L5);


--V02_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_6_Z4
--operation mode is counter

V02_sload_path[1]_lut_out = V02_sload_path[1] $ V02L3;
V02_sload_path[1]_reg_input = !V02_pre_sclr & V02_sload_path[1]_lut_out;
V02_sload_path[1] = DFFE(V02_sload_path[1]_reg_input, GLOBAL(AF1_outclock0), , , !BE1L4Q);

--V02L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_Z4
--operation mode is counter

V02L5 = CARRY(!V02L3 # !V02_sload_path[1]);


--V02_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_Z4
--operation mode is qfbk_counter

V02_sload_path[0]_lut_out = !V02_sload_path[0];
V02_sload_path[0]_reg_input = !V02_pre_sclr & V02_sload_path[0]_lut_out;
V02_sload_path[0] = DFFE(V02_sload_path[0]_reg_input, GLOBAL(AF1_outclock0), , , !BE1L4Q);

--V02L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_Z4
--operation mode is qfbk_counter

V02L3 = CARRY(V02_sload_path[0]);


--V02L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_6_Z4
--operation mode is arithmetic

V02L22 = JB13_aeb_out # V02L11;

--V02_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_6_Z4
--operation mode is arithmetic

V02_cout = CARRY(!JB13_aeb_out & !V02L11);


--V12_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_Z4
--operation mode is counter

V12_sload_path[3]_lut_out = V12_sload_path[3] $ V12L7;
V12_sload_path[3]_reg_input = !JB23_aeb_out & V12_sload_path[3]_lut_out;
V12_sload_path[3] = DFFE(V12_sload_path[3]_reg_input, GLOBAL(AF1_outclock0), BE1L7Q, , V02L31);

--V12L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_Z4
--operation mode is counter

V12L9 = CARRY(!V12L7 # !V12_sload_path[3]);


--V12_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_Z4
--operation mode is counter

V12_sload_path[2]_lut_out = V12_sload_path[2] $ !V12L5;
V12_sload_path[2]_reg_input = !JB23_aeb_out & V12_sload_path[2]_lut_out;
V12_sload_path[2] = DFFE(V12_sload_path[2]_reg_input, GLOBAL(AF1_outclock0), BE1L7Q, , V02L31);

--V12L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_Z4
--operation mode is counter

V12L7 = CARRY(V12_sload_path[2] & !V12L5);


--V12_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_Z4
--operation mode is counter

V12_sload_path[1]_lut_out = V12_sload_path[1] $ V12L3;
V12_sload_path[1]_reg_input = !JB23_aeb_out & V12_sload_path[1]_lut_out;
V12_sload_path[1] = DFFE(V12_sload_path[1]_reg_input, GLOBAL(AF1_outclock0), BE1L7Q, , V02L31);

--V12L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_Z4
--operation mode is counter

V12L5 = CARRY(!V12L3 # !V12_sload_path[1]);


--V12_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_Z4
--operation mode is qfbk_counter

V12_sload_path[0]_lut_out = !V12_sload_path[0];
V12_sload_path[0]_reg_input = !JB23_aeb_out & V12_sload_path[0]_lut_out;
V12_sload_path[0] = DFFE(V12_sload_path[0]_reg_input, GLOBAL(AF1_outclock0), BE1L7Q, , V02L31);

--V12L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_Z4
--operation mode is qfbk_counter

V12L3 = CARRY(V12_sload_path[0]);


--V12L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC5_5_Z4
--operation mode is arithmetic

V12L81 = JB23_aeb_out # !V12L9;

--V12_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC5_5_Z4
--operation mode is arithmetic

V12_cout = CARRY(JB23_aeb_out # !V12L9);


--V11_sload_path[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[15] at LC6_14_H3
--operation mode is arithmetic

V11_sload_path[15]_lut_out = V11_sload_path[15] $ V11L13;
V11_sload_path[15] = DFFE(V11_sload_path[15]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_14_H3
--operation mode is arithmetic

V11_cout = CARRY(!V11L13 # !V11_sload_path[15]);


--V11_sload_path[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_14_H3
--operation mode is arithmetic

V11_sload_path[14]_lut_out = V11_sload_path[14] $ !V11L92;
V11_sload_path[14] = DFFE(V11_sload_path[14]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_14_H3
--operation mode is arithmetic

V11L13 = CARRY(V11_sload_path[14] & !V11L92);


--V11_sload_path[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_14_H3
--operation mode is arithmetic

V11_sload_path[13]_lut_out = V11_sload_path[13] $ V11L72;
V11_sload_path[13] = DFFE(V11_sload_path[13]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_14_H3
--operation mode is arithmetic

V11L92 = CARRY(!V11L72 # !V11_sload_path[13]);


--V11_sload_path[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_14_H3
--operation mode is arithmetic

V11_sload_path[12]_lut_out = V11_sload_path[12] $ !V11L52;
V11_sload_path[12] = DFFE(V11_sload_path[12]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_14_H3
--operation mode is arithmetic

V11L72 = CARRY(V11_sload_path[12] & !V11L52);


--V11_sload_path[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_14_H3
--operation mode is arithmetic

V11_sload_path[11]_lut_out = V11_sload_path[11] $ V11L32;
V11_sload_path[11] = DFFE(V11_sload_path[11]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_14_H3
--operation mode is arithmetic

V11L52 = CARRY(!V11L32 # !V11_sload_path[11]);


--V11_sload_path[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_14_H3
--operation mode is arithmetic

V11_sload_path[10]_lut_out = V11_sload_path[10] $ !V11L12;
V11_sload_path[10] = DFFE(V11_sload_path[10]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_14_H3
--operation mode is arithmetic

V11L32 = CARRY(V11_sload_path[10] & !V11L12);


--V11_sload_path[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_12_H3
--operation mode is arithmetic

V11_sload_path[9]_lut_out = V11_sload_path[9] $ V11L91;
V11_sload_path[9] = DFFE(V11_sload_path[9]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_12_H3
--operation mode is arithmetic

V11L12 = CARRY(!V11L91 # !V11_sload_path[9]);


--V11_sload_path[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_12_H3
--operation mode is arithmetic

V11_sload_path[8]_lut_out = V11_sload_path[8] $ !V11L71;
V11_sload_path[8] = DFFE(V11_sload_path[8]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_12_H3
--operation mode is arithmetic

V11L91 = CARRY(V11_sload_path[8] & !V11L71);


--V11_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_12_H3
--operation mode is arithmetic

V11_sload_path[7]_lut_out = V11_sload_path[7] $ V11L51;
V11_sload_path[7] = DFFE(V11_sload_path[7]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_12_H3
--operation mode is arithmetic

V11L71 = CARRY(!V11L51 # !V11_sload_path[7]);


--V11_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_12_H3
--operation mode is arithmetic

V11_sload_path[6]_lut_out = V11_sload_path[6] $ !V11L31;
V11_sload_path[6] = DFFE(V11_sload_path[6]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_12_H3
--operation mode is arithmetic

V11L51 = CARRY(V11_sload_path[6] & !V11L31);


--V11_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_12_H3
--operation mode is arithmetic

V11_sload_path[5]_lut_out = V11_sload_path[5] $ V11L11;
V11_sload_path[5] = DFFE(V11_sload_path[5]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_12_H3
--operation mode is arithmetic

V11L31 = CARRY(!V11L11 # !V11_sload_path[5]);


--V11_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_12_H3
--operation mode is arithmetic

V11_sload_path[4]_lut_out = V11_sload_path[4] $ !V11L9;
V11_sload_path[4] = DFFE(V11_sload_path[4]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_12_H3
--operation mode is arithmetic

V11L11 = CARRY(V11_sload_path[4] & !V11L9);


--V11_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_12_H3
--operation mode is arithmetic

V11_sload_path[3]_lut_out = V11_sload_path[3] $ V11L7;
V11_sload_path[3] = DFFE(V11_sload_path[3]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_12_H3
--operation mode is arithmetic

V11L9 = CARRY(!V11L7 # !V11_sload_path[3]);


--V11_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_12_H3
--operation mode is arithmetic

V11_sload_path[2]_lut_out = V11_sload_path[2] $ !V11L5;
V11_sload_path[2] = DFFE(V11_sload_path[2]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_12_H3
--operation mode is arithmetic

V11L7 = CARRY(V11_sload_path[2] & !V11L5);


--V11_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_12_H3
--operation mode is arithmetic

V11_sload_path[1]_lut_out = V11_sload_path[1] $ V11L3;
V11_sload_path[1] = DFFE(V11_sload_path[1]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_12_H3
--operation mode is arithmetic

V11L5 = CARRY(!V11L3 # !V11_sload_path[1]);


--V11_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_12_H3
--operation mode is qfbk_counter

V11_sload_path[0]_lut_out = !V11_sload_path[0];
V11_sload_path[0] = DFFE(V11_sload_path[0]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst39);

--V11L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_12_H3
--operation mode is qfbk_counter

V11L3 = CARRY(V11_sload_path[0]);


--V31_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_4_H3
--operation mode is qfbk_counter

V31_sload_path[0]_lut_out = !V31_sload_path[0];
V31_sload_path[0] = DFFE(V31_sload_path[0]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_4_H3
--operation mode is qfbk_counter

V31_the_carries[1] = CARRY(QB1L3 $ !V31_sload_path[0]);


--V31_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_4_H3
--operation mode is arithmetic

V31_pre_out[1]_lut_out = V31_pre_out[1] $ V31_the_carries[1];
V31_pre_out[1] = DFFE(V31_pre_out[1]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_4_H3
--operation mode is arithmetic

V31_the_carries[2] = CARRY(V31_pre_out[1] $ QB1L3 # !V31_the_carries[1]);


--V31_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_4_H3
--operation mode is arithmetic

V31_pre_out[2]_lut_out = V31_pre_out[2] $ !V31_the_carries[2];
V31_pre_out[2] = DFFE(V31_pre_out[2]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_4_H3
--operation mode is arithmetic

V31_the_carries[3] = CARRY(!V31_the_carries[2] & (V31_pre_out[2] $ !QB1L3));


--V31_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_4_H3
--operation mode is arithmetic

V31_pre_out[3]_lut_out = V31_pre_out[3] $ V31_the_carries[3];
V31_pre_out[3] = DFFE(V31_pre_out[3]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_4_H3
--operation mode is arithmetic

V31_the_carries[4] = CARRY(V31_pre_out[3] $ QB1L3 # !V31_the_carries[3]);


--V31_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_4_H3
--operation mode is arithmetic

V31_pre_out[4]_lut_out = V31_pre_out[4] $ !V31_the_carries[4];
V31_pre_out[4] = DFFE(V31_pre_out[4]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_4_H3
--operation mode is arithmetic

V31_the_carries[5] = CARRY(!V31_the_carries[4] & (V31_pre_out[4] $ !QB1L3));


--V31_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_4_H3
--operation mode is arithmetic

V31_pre_out[5]_lut_out = V31_pre_out[5] $ V31_the_carries[5];
V31_pre_out[5] = DFFE(V31_pre_out[5]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_4_H3
--operation mode is arithmetic

V31_the_carries[6] = CARRY(V31_pre_out[5] $ QB1L3 # !V31_the_carries[5]);


--V31_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_4_H3
--operation mode is arithmetic

V31_pre_out[6]_lut_out = V31_pre_out[6] $ !V31_the_carries[6];
V31_pre_out[6] = DFFE(V31_pre_out[6]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_4_H3
--operation mode is arithmetic

V31_the_carries[7] = CARRY(!V31_the_carries[6] & (V31_pre_out[6] $ !QB1L3));


--V31_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_4_H3
--operation mode is arithmetic

V31_pre_out[7]_lut_out = V31_pre_out[7] $ V31_the_carries[7];
V31_pre_out[7] = DFFE(V31_pre_out[7]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_4_H3
--operation mode is arithmetic

V31_the_carries[8] = CARRY(V31_pre_out[7] $ QB1L3 # !V31_the_carries[7]);


--V31_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_4_H3
--operation mode is arithmetic

V31_pre_out[8]_lut_out = V31_pre_out[8] $ !V31_the_carries[8];
V31_pre_out[8] = DFFE(V31_pre_out[8]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_4_H3
--operation mode is arithmetic

V31_the_carries[9] = CARRY(!V31_the_carries[8] & (V31_pre_out[8] $ !QB1L3));


--V31_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_4_H3
--operation mode is arithmetic

V31_pre_out[9]_lut_out = V31_pre_out[9] $ V31_the_carries[9];
V31_pre_out[9] = DFFE(V31_pre_out[9]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_4_H3
--operation mode is arithmetic

V31_the_carries[10] = CARRY(V31_pre_out[9] $ QB1L3 # !V31_the_carries[9]);


--V31_pre_out[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_6_H3
--operation mode is arithmetic

V31_pre_out[10]_lut_out = V31_pre_out[10] $ !V31_the_carries[10];
V31_pre_out[10] = DFFE(V31_pre_out[10]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_6_H3
--operation mode is arithmetic

V31_the_carries[11] = CARRY(!V31_the_carries[10] & (QB1L3 $ !V31_pre_out[10]));


--V31_pre_out[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_6_H3
--operation mode is arithmetic

V31_pre_out[11]_lut_out = V31_pre_out[11] $ V31_the_carries[11];
V31_pre_out[11] = DFFE(V31_pre_out[11]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_6_H3
--operation mode is arithmetic

V31_the_carries[12] = CARRY(QB1L3 $ V31_pre_out[11] # !V31_the_carries[11]);


--V31_pre_out[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_6_H3
--operation mode is arithmetic

V31_pre_out[12]_lut_out = V31_pre_out[12] $ !V31_the_carries[12];
V31_pre_out[12] = DFFE(V31_pre_out[12]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_6_H3
--operation mode is arithmetic

V31_the_carries[13] = CARRY(!V31_the_carries[12] & (QB1L3 $ !V31_pre_out[12]));


--V31_pre_out[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_6_H3
--operation mode is arithmetic

V31_pre_out[13]_lut_out = V31_pre_out[13] $ V31_the_carries[13];
V31_pre_out[13] = DFFE(V31_pre_out[13]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_6_H3
--operation mode is arithmetic

V31_the_carries[14] = CARRY(QB1L3 $ V31_pre_out[13] # !V31_the_carries[13]);


--V31_pre_out[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_6_H3
--operation mode is arithmetic

V31_pre_out[14]_lut_out = V31_pre_out[14] $ !V31_the_carries[14];
V31_pre_out[14] = DFFE(V31_pre_out[14]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);

--V31_the_carries[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_6_H3
--operation mode is arithmetic

V31_the_carries[15] = CARRY(!V31_the_carries[14] & (QB1L3 $ !V31_pre_out[14]));


--V31_pre_out[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_6_H3
--operation mode is normal

V31_pre_out[15]_lut_out = V31_pre_out[15] $ V31_the_carries[15];
V31_pre_out[15] = DFFE(V31_pre_out[15]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst22);


--V41_q[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_4_A3
--operation mode is normal

V41_q[15]_lut_out = V41L13 $ V41_q[15];
V41_q[15]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[15]) # (!AC1_CRC_ERR & V41_q[15]_lut_out);
V41_q[15] = DFFE(V41_q[15]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);


--V41_q[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_4_A3
--operation mode is counter

V41_q[14]_lut_out = V41_q[14] $ !V41L92;
V41_q[14]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[14]) # (!AC1_CRC_ERR & V41_q[14]_lut_out);
V41_q[14] = DFFE(V41_q[14]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_4_A3
--operation mode is counter

V41L13 = CARRY(V41_q[14] & !V41L92);


--V41_q[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_4_A3
--operation mode is counter

V41_q[13]_lut_out = V41_q[13] $ V41L72;
V41_q[13]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[13]) # (!AC1_CRC_ERR & V41_q[13]_lut_out);
V41_q[13] = DFFE(V41_q[13]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_4_A3
--operation mode is counter

V41L92 = CARRY(!V41L72 # !V41_q[13]);


--V41_q[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_4_A3
--operation mode is counter

V41_q[12]_lut_out = V41_q[12] $ !V41L52;
V41_q[12]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[12]) # (!AC1_CRC_ERR & V41_q[12]_lut_out);
V41_q[12] = DFFE(V41_q[12]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_4_A3
--operation mode is counter

V41L72 = CARRY(V41_q[12] & !V41L52);


--V41_q[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_4_A3
--operation mode is counter

V41_q[11]_lut_out = V41_q[11] $ V41L32;
V41_q[11]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[11]) # (!AC1_CRC_ERR & V41_q[11]_lut_out);
V41_q[11] = DFFE(V41_q[11]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_4_A3
--operation mode is counter

V41L52 = CARRY(!V41L32 # !V41_q[11]);


--V41_q[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_4_A3
--operation mode is counter

V41_q[10]_lut_out = V41_q[10] $ !V41L12;
V41_q[10]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[10]) # (!AC1_CRC_ERR & V41_q[10]_lut_out);
V41_q[10] = DFFE(V41_q[10]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_4_A3
--operation mode is counter

V41L32 = CARRY(V41_q[10] & !V41L12);


--V41_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_2_A3
--operation mode is counter

V41_q[9]_lut_out = V41_q[9] $ V41L91;
V41_q[9]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[9]) # (!AC1_CRC_ERR & V41_q[9]_lut_out);
V41_q[9] = DFFE(V41_q[9]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_2_A3
--operation mode is counter

V41L12 = CARRY(!V41L91 # !V41_q[9]);


--V41_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_2_A3
--operation mode is counter

V41_q[8]_lut_out = V41_q[8] $ !V41L71;
V41_q[8]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[8]) # (!AC1_CRC_ERR & V41_q[8]_lut_out);
V41_q[8] = DFFE(V41_q[8]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_2_A3
--operation mode is counter

V41L91 = CARRY(V41_q[8] & !V41L71);


--V41_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_2_A3
--operation mode is counter

V41_q[7]_lut_out = V41_q[7] $ V41L51;
V41_q[7]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[7]) # (!AC1_CRC_ERR & V41_q[7]_lut_out);
V41_q[7] = DFFE(V41_q[7]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_2_A3
--operation mode is counter

V41L71 = CARRY(!V41L51 # !V41_q[7]);


--V41_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_2_A3
--operation mode is counter

V41_q[6]_lut_out = V41_q[6] $ !V41L31;
V41_q[6]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[6]) # (!AC1_CRC_ERR & V41_q[6]_lut_out);
V41_q[6] = DFFE(V41_q[6]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_2_A3
--operation mode is counter

V41L51 = CARRY(V41_q[6] & !V41L31);


--V41_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_2_A3
--operation mode is counter

V41_q[5]_lut_out = V41_q[5] $ V41L11;
V41_q[5]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[5]) # (!AC1_CRC_ERR & V41_q[5]_lut_out);
V41_q[5] = DFFE(V41_q[5]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_2_A3
--operation mode is counter

V41L31 = CARRY(!V41L11 # !V41_q[5]);


--V41_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_2_A3
--operation mode is counter

V41_q[4]_lut_out = V41_q[4] $ !V41L9;
V41_q[4]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[4]) # (!AC1_CRC_ERR & V41_q[4]_lut_out);
V41_q[4] = DFFE(V41_q[4]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_2_A3
--operation mode is counter

V41L11 = CARRY(V41_q[4] & !V41L9);


--V41_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_2_A3
--operation mode is counter

V41_q[3]_lut_out = V41_q[3] $ V41L7;
V41_q[3]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[3]) # (!AC1_CRC_ERR & V41_q[3]_lut_out);
V41_q[3] = DFFE(V41_q[3]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_2_A3
--operation mode is counter

V41L9 = CARRY(!V41L7 # !V41_q[3]);


--V41_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_2_A3
--operation mode is counter

V41_q[2]_lut_out = V41_q[2] $ !V41L5;
V41_q[2]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[2]) # (!AC1_CRC_ERR & V41_q[2]_lut_out);
V41_q[2] = DFFE(V41_q[2]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_2_A3
--operation mode is counter

V41L7 = CARRY(V41_q[2] & !V41L5);


--V41_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_2_A3
--operation mode is counter

V41_q[1]_lut_out = V41_q[1] $ V41L3;
V41_q[1]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[1]) # (!AC1_CRC_ERR & V41_q[1]_lut_out);
V41_q[1] = DFFE(V41_q[1]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_2_A3
--operation mode is counter

V41L5 = CARRY(!V41L3 # !V41_q[1]);


--V41_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_2_A3
--operation mode is qfbk_counter

V41_q[0]_lut_out = !V41_q[0];
V41_q[0]_sload_eqn = (AC1_CRC_ERR & QB1_inst40[0]) # (!AC1_CRC_ERR & V41_q[0]_lut_out);
V41_q[0] = DFFE(V41_q[0]_sload_eqn, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , QB1_inst5);

--V41L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_2_A3
--operation mode is qfbk_counter

V41L3 = CARRY(V41_q[0]);


--V81_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5] at LC6_16_I1
--operation mode is normal

V81_sload_path[5]_lut_out = V81_sload_path[5] $ (V81L11 & MD1_valid_wreq);
V81_sload_path[5] = DFFE(V81_sload_path[5]_lut_out, GLOBAL(AF1_outclock0), FD1L41Q, , );


--V81_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4] at LC5_16_I1
--operation mode is arithmetic

V81_sload_path[4]_lut_out = V81_sload_path[4] $ (MD1_valid_wreq & !V81L9);
V81_sload_path[4] = DFFE(V81_sload_path[4]_lut_out, GLOBAL(AF1_outclock0), FD1L41Q, , );

--V81L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_16_I1
--operation mode is arithmetic

V81L11 = CARRY(V81_sload_path[4] & !V81L9);


--V81_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3] at LC4_16_I1
--operation mode is arithmetic

V81_sload_path[3]_lut_out = V81_sload_path[3] $ (MD1_valid_wreq & V81L7);
V81_sload_path[3] = DFFE(V81_sload_path[3]_lut_out, GLOBAL(AF1_outclock0), FD1L41Q, , );

--V81L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_I1
--operation mode is arithmetic

V81L9 = CARRY(!V81L7 # !V81_sload_path[3]);


--V81_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_I1
--operation mode is arithmetic

V81_sload_path[2]_lut_out = V81_sload_path[2] $ (MD1_valid_wreq & !V81L5);
V81_sload_path[2] = DFFE(V81_sload_path[2]_lut_out, GLOBAL(AF1_outclock0), FD1L41Q, , );

--V81L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_I1
--operation mode is arithmetic

V81L7 = CARRY(V81_sload_path[2] & !V81L5);


--V81_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_I1
--operation mode is arithmetic

V81_sload_path[1]_lut_out = V81_sload_path[1] $ (MD1_valid_wreq & V81L3);
V81_sload_path[1] = DFFE(V81_sload_path[1]_lut_out, GLOBAL(AF1_outclock0), FD1L41Q, , );

--V81L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_I1
--operation mode is arithmetic

V81L5 = CARRY(!V81L3 # !V81_sload_path[1]);


--V81_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_I1
--operation mode is qfbk_counter

V81_sload_path[0]_lut_out = MD1_valid_wreq $ V81_sload_path[0];
V81_sload_path[0] = DFFE(V81_sload_path[0]_lut_out, GLOBAL(AF1_outclock0), FD1L41Q, , );

--V81L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_I1
--operation mode is qfbk_counter

V81L3 = CARRY(V81_sload_path[0]);


--V71_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4] at LC5_13_I1
--operation mode is normal

V71_sload_path[4]_lut_out = V71_sload_path[4] $ (!V71L9 & MD1L1);
V71_sload_path[4] = DFFE(V71_sload_path[4]_lut_out, GLOBAL(AF1_outclock0), FD1L41Q, , );


--V71_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3] at LC4_13_I1
--operation mode is arithmetic

V71_sload_path[3]_lut_out = V71_sload_path[3] $ (MD1L1 & V71L7);
V71_sload_path[3] = DFFE(V71_sload_path[3]_lut_out, GLOBAL(AF1_outclock0), FD1L41Q, , );

--V71L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_13_I1
--operation mode is arithmetic

V71L9 = CARRY(!V71L7 # !V71_sload_path[3]);


--V71_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2] at LC3_13_I1
--operation mode is arithmetic

V71_sload_path[2]_lut_out = V71_sload_path[2] $ (MD1L1 & !V71L5);
V71_sload_path[2] = DFFE(V71_sload_path[2]_lut_out, GLOBAL(AF1_outclock0), FD1L41Q, , );

--V71L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_13_I1
--operation mode is arithmetic

V71L7 = CARRY(V71_sload_path[2] & !V71L5);


--V71_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1] at LC2_13_I1
--operation mode is arithmetic

V71_sload_path[1]_lut_out = V71_sload_path[1] $ (MD1L1 & V71L3);
V71_sload_path[1] = DFFE(V71_sload_path[1]_lut_out, GLOBAL(AF1_outclock0), FD1L41Q, , );

--V71L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_13_I1
--operation mode is arithmetic

V71L5 = CARRY(!V71L3 # !V71_sload_path[1]);


--V71_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0] at LC1_13_I1
--operation mode is qfbk_counter

V71_sload_path[0]_lut_out = MD1L1 $ V71_sload_path[0];
V71_sload_path[0] = DFFE(V71_sload_path[0]_lut_out, GLOBAL(AF1_outclock0), FD1L41Q, , );

--V71L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_13_I1
--operation mode is qfbk_counter

V71L3 = CARRY(V71_sload_path[0]);


--V61_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0] at LC1_11_I1
--operation mode is qfbk_counter

V61_sload_path[0]_lut_out = !V61_sload_path[0];
V61_sload_path[0]_sload_eqn = (ND1L1 & V61_sload_path[0]) # (!ND1L1 & V61_sload_path[0]_lut_out);
V61_sload_path[0] = DFFE(V61_sload_path[0]_sload_eqn, GLOBAL(AF1_outclock0), FD1L41Q, , );

--V61_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1] at LC1_11_I1
--operation mode is qfbk_counter

V61_the_carries[1] = CARRY(MD1_valid_wreq $ !V61_sload_path[0]);


--V61_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1] at LC2_11_I1
--operation mode is counter

V61_pre_out[1]_lut_out = V61_pre_out[1] $ V61_the_carries[1];
V61_pre_out[1]_sload_eqn = (ND1L1 & V61_pre_out[1]) # (!ND1L1 & V61_pre_out[1]_lut_out);
V61_pre_out[1] = DFFE(V61_pre_out[1]_sload_eqn, GLOBAL(AF1_outclock0), FD1L41Q, , );

--V61_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2] at LC2_11_I1
--operation mode is counter

V61_the_carries[2] = CARRY(V61_pre_out[1] $ MD1_valid_wreq # !V61_the_carries[1]);


--V61_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2] at LC3_11_I1
--operation mode is counter

V61_pre_out[2]_lut_out = V61_pre_out[2] $ !V61_the_carries[2];
V61_pre_out[2]_sload_eqn = (ND1L1 & V61_pre_out[2]) # (!ND1L1 & V61_pre_out[2]_lut_out);
V61_pre_out[2] = DFFE(V61_pre_out[2]_sload_eqn, GLOBAL(AF1_outclock0), FD1L41Q, , );

--V61_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3] at LC3_11_I1
--operation mode is counter

V61_the_carries[3] = CARRY(!V61_the_carries[2] & (V61_pre_out[2] $ !MD1_valid_wreq));


--V61_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3] at LC4_11_I1
--operation mode is counter

V61_pre_out[3]_lut_out = V61_pre_out[3] $ V61_the_carries[3];
V61_pre_out[3]_sload_eqn = (ND1L1 & V61_pre_out[3]) # (!ND1L1 & V61_pre_out[3]_lut_out);
V61_pre_out[3] = DFFE(V61_pre_out[3]_sload_eqn, GLOBAL(AF1_outclock0), FD1L41Q, , );

--V61_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4] at LC4_11_I1
--operation mode is counter

V61_the_carries[4] = CARRY(V61_pre_out[3] $ MD1_valid_wreq # !V61_the_carries[3]);


--V61_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4] at LC5_11_I1
--operation mode is counter

V61_pre_out[4]_lut_out = V61_pre_out[4] $ !V61_the_carries[4];
V61_pre_out[4]_sload_eqn = (ND1L1 & V61_pre_out[4]) # (!ND1L1 & V61_pre_out[4]_lut_out);
V61_pre_out[4] = DFFE(V61_pre_out[4]_sload_eqn, GLOBAL(AF1_outclock0), FD1L41Q, , );

--V61_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5] at LC5_11_I1
--operation mode is counter

V61_the_carries[5] = CARRY(!V61_the_carries[4] & (V61_pre_out[4] $ !MD1_valid_wreq));


--V61_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5] at LC6_11_I1
--operation mode is normal

V61_pre_out[5]_lut_out = V61_pre_out[5] $ V61_the_carries[5];
V61_pre_out[5]_sload_eqn = (ND1L1 & V61_pre_out[5]) # (!ND1L1 & V61_pre_out[5]_lut_out);
V61_pre_out[5] = DFFE(V61_pre_out[5]_sload_eqn, GLOBAL(AF1_outclock0), FD1L41Q, , );


--V51_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_2_F1
--operation mode is counter

V51_q[5]_lut_out = V51_q[5] $ V51L11;
V51_q[5]_sload_eqn = (FD1L02Q & VCC) # (!FD1L02Q & V51_q[5]_lut_out);
V51_q[5] = DFFE(V51_q[5]_sload_eqn, GLOBAL(AF1_outclock0), , , FD1L91Q);

--V51_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_2_F1
--operation mode is counter

V51_cout = CARRY(V51_q[5] # !V51L11);


--V51_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_2_F1
--operation mode is counter

V51_q[4]_lut_out = V51_q[4] $ !V51L9;
V51_q[4]_sload_eqn = (FD1L02Q & VCC) # (!FD1L02Q & V51_q[4]_lut_out);
V51_q[4] = DFFE(V51_q[4]_sload_eqn, GLOBAL(AF1_outclock0), , , FD1L91Q);

--V51L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_2_F1
--operation mode is counter

V51L11 = CARRY(!V51_q[4] & !V51L9);


--V51_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_2_F1
--operation mode is counter

V51_q[3]_lut_out = V51_q[3] $ V51L7;
V51_q[3]_sload_eqn = (FD1L02Q & ~GND) # (!FD1L02Q & V51_q[3]_lut_out);
V51_q[3] = DFFE(V51_q[3]_sload_eqn, GLOBAL(AF1_outclock0), , , FD1L91Q);

--V51L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_2_F1
--operation mode is counter

V51L9 = CARRY(V51_q[3] # !V51L7);


--V51_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_2_F1
--operation mode is counter

V51_q[2]_lut_out = V51_q[2] $ !V51L5;
V51_q[2]_sload_eqn = (FD1L02Q & ~GND) # (!FD1L02Q & V51_q[2]_lut_out);
V51_q[2] = DFFE(V51_q[2]_sload_eqn, GLOBAL(AF1_outclock0), , , FD1L91Q);

--V51L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_2_F1
--operation mode is counter

V51L7 = CARRY(!V51_q[2] & !V51L5);


--V51_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_2_F1
--operation mode is counter

V51_q[1]_lut_out = V51_q[1] $ V51L3;
V51_q[1]_sload_eqn = (FD1L02Q & ~GND) # (!FD1L02Q & V51_q[1]_lut_out);
V51_q[1] = DFFE(V51_q[1]_sload_eqn, GLOBAL(AF1_outclock0), , , FD1L91Q);

--V51L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_2_F1
--operation mode is counter

V51L5 = CARRY(V51_q[1] # !V51L3);


--V51_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_2_F1
--operation mode is qfbk_counter

V51_q[0]_lut_out = !V51_q[0];
V51_q[0]_sload_eqn = (FD1L02Q & ~GND) # (!FD1L02Q & V51_q[0]_lut_out);
V51_q[0] = DFFE(V51_q[0]_sload_eqn, GLOBAL(AF1_outclock0), , , FD1L91Q);

--V51L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_2_F1
--operation mode is qfbk_counter

V51L3 = CARRY(!V51_q[0]);


--V21_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_12_E1
--operation mode is arithmetic

V21_sload_path[1]_lut_out = V21_sload_path[1] $ V21L3;
V21_sload_path[1] = DFFE(V21_sload_path[1]_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );

--V21_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC2_12_E1
--operation mode is arithmetic

V21_cout = CARRY(!V21L3 # !V21_sload_path[1]);


--V21_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_12_E1
--operation mode is qfbk_counter

V21_sload_path[0]_lut_out = !V21_sload_path[0];
V21_sload_path[0] = DFFE(V21_sload_path[0]_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );

--V21L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_12_E1
--operation mode is qfbk_counter

V21L3 = CARRY(V21_sload_path[0]);


--V01_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_K4
--operation mode is normal

V01_sload_path[3]_lut_out = V01L7 $ V01_sload_path[3];
V01_sload_path[3] = DFFE(V01_sload_path[3]_lut_out, GLOBAL(AF1_outclock0), PC1L91Q, , );


--V01_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_K4
--operation mode is arithmetic

V01_sload_path[2]_lut_out = V01_sload_path[2] $ !V01L5;
V01_sload_path[2] = DFFE(V01_sload_path[2]_lut_out, GLOBAL(AF1_outclock0), PC1L91Q, , );

--V01L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_K4
--operation mode is arithmetic

V01L7 = CARRY(V01_sload_path[2] & !V01L5);


--V01_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_K4
--operation mode is arithmetic

V01_sload_path[1]_lut_out = V01_sload_path[1] $ V01L3;
V01_sload_path[1] = DFFE(V01_sload_path[1]_lut_out, GLOBAL(AF1_outclock0), PC1L91Q, , );

--V01L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_K4
--operation mode is arithmetic

V01L5 = CARRY(!V01L3 # !V01_sload_path[1]);


--V01_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_K4
--operation mode is qfbk_counter

V01_sload_path[0]_lut_out = !V01_sload_path[0];
V01_sload_path[0] = DFFE(V01_sload_path[0]_lut_out, GLOBAL(AF1_outclock0), PC1L91Q, , );

--V01L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_K4
--operation mode is qfbk_counter

V01L3 = CARRY(V01_sload_path[0]);


--V8_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_G4
--operation mode is counter

V8_sload_path[4]_lut_out = V8_sload_path[4] $ !V8L9;
V8_sload_path[4]_reg_input = !JB12_aeb_out & V8_sload_path[4]_lut_out;
V8_sload_path[4] = DFFE(V8_sload_path[4]_reg_input, GLOBAL(AF1_outclock0), HC1L9Q, , );

--V8L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_G4
--operation mode is counter

V8L11 = CARRY(V8_sload_path[4] & !V8L9);


--V8_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_G4
--operation mode is counter

V8_sload_path[3]_lut_out = V8_sload_path[3] $ V8L7;
V8_sload_path[3]_reg_input = !JB12_aeb_out & V8_sload_path[3]_lut_out;
V8_sload_path[3] = DFFE(V8_sload_path[3]_reg_input, GLOBAL(AF1_outclock0), HC1L9Q, , );

--V8L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_G4
--operation mode is counter

V8L9 = CARRY(!V8L7 # !V8_sload_path[3]);


--V8_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_G4
--operation mode is counter

V8_sload_path[2]_lut_out = V8_sload_path[2] $ !V8L5;
V8_sload_path[2]_reg_input = !JB12_aeb_out & V8_sload_path[2]_lut_out;
V8_sload_path[2] = DFFE(V8_sload_path[2]_reg_input, GLOBAL(AF1_outclock0), HC1L9Q, , );

--V8L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_G4
--operation mode is counter

V8L7 = CARRY(V8_sload_path[2] & !V8L5);


--V8_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_G4
--operation mode is counter

V8_sload_path[1]_lut_out = V8_sload_path[1] $ V8L3;
V8_sload_path[1]_reg_input = !JB12_aeb_out & V8_sload_path[1]_lut_out;
V8_sload_path[1] = DFFE(V8_sload_path[1]_reg_input, GLOBAL(AF1_outclock0), HC1L9Q, , );

--V8L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_G4
--operation mode is counter

V8L5 = CARRY(!V8L3 # !V8_sload_path[1]);


--V8_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_G4
--operation mode is qfbk_counter

V8_sload_path[0]_lut_out = !V8_sload_path[0];
V8_sload_path[0]_reg_input = !JB12_aeb_out & V8_sload_path[0]_lut_out;
V8_sload_path[0] = DFFE(V8_sload_path[0]_reg_input, GLOBAL(AF1_outclock0), HC1L9Q, , );

--V8L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_G4
--operation mode is qfbk_counter

V8L3 = CARRY(V8_sload_path[0]);


--V8L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_9_G4
--operation mode is arithmetic

V8L12 = JB12_aeb_out # V8L11;

--V8_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_9_G4
--operation mode is arithmetic

V8_cout = CARRY(!JB12_aeb_out & !V8L11);


--V9_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_G4
--operation mode is normal

V9_sload_path[3]_lut_out = V9L7 $ V9_sload_path[3];
V9_sload_path[3] = DFFE(V9_sload_path[3]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , V8L31);


--V9_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_G4
--operation mode is arithmetic

V9_sload_path[2]_lut_out = V9_sload_path[2] $ !V9L5;
V9_sload_path[2] = DFFE(V9_sload_path[2]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , V8L31);

--V9L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_G4
--operation mode is arithmetic

V9L7 = CARRY(V9_sload_path[2] & !V9L5);


--V9_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_G4
--operation mode is arithmetic

V9_sload_path[1]_lut_out = V9_sload_path[1] $ V9L3;
V9_sload_path[1] = DFFE(V9_sload_path[1]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , V8L31);

--V9L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_G4
--operation mode is arithmetic

V9L5 = CARRY(!V9L3 # !V9_sload_path[1]);


--V9_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_G4
--operation mode is qfbk_counter

V9_sload_path[0]_lut_out = !V9_sload_path[0];
V9_sload_path[0] = DFFE(V9_sload_path[0]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , V8L31);

--V9L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_G4
--operation mode is qfbk_counter

V9L3 = CARRY(V9_sload_path[0]);


--LF1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant at LC3_7_A1
--operation mode is normal

LF1_lcell_hgrant = GND;


--LF1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0 at LC7_16_P3
--operation mode is normal

LF1_lcell_hresp0 = !BF1L43Q;


--LF1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1 at LC7_8_A1
--operation mode is normal

LF1_lcell_hresp1 = VCC;


--AF2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 at PLL_1
AF2_outclock1 = PLL(CLK1p, , );


--AF1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 at PLL_2
AF1_outclock0 = PLL(CLK2p, , );

--AF1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 at PLL_2
AF1_outclock1 = PLL(CLK2p, , );


--A1L7 is altera_internal_jtag~TDO at JTAG_ELA_1
A1L7 = APEX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , M1L2);

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_ELA_1
A1L8 = APEX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , M1L2);

--A1L6 is altera_internal_jtag~TCKUTAP at JTAG_ELA_1
A1L6 = APEX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , M1L2);

--altera_internal_jtag is altera_internal_jtag at JTAG_ELA_1
altera_internal_jtag = APEX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , M1L2);

--A1L5 is altera_internal_jtag~SHIFTUSER at JTAG_ELA_1
A1L5 = APEX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , M1L2);

--A1L3 is altera_internal_jtag~CLKDRUSER at JTAG_ELA_1
A1L3 = APEX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , M1L2);

--A1L9 is altera_internal_jtag~UPDATEUSER at JTAG_ELA_1
A1L9 = APEX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , M1L2);


--YB1L151 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~6COMBOUT at LC1_10_A1
--operation mode is arithmetic

YB1L151 = !YB1_ina[0] & YB1_max_val[0];

--YB1L051 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~6 at LC1_10_A1
--operation mode is arithmetic

YB1L051 = CARRY(!YB1_ina[0] & YB1_max_val[0]);


--YB1L351 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~7COMBOUT at LC2_10_A1
--operation mode is arithmetic

YB1L351 = YB1L131 & YB1_max_val[1] & YB1L051 # !YB1L131 & (YB1_max_val[1] # YB1L051);

--YB1L251 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~7 at LC2_10_A1
--operation mode is arithmetic

YB1L251 = CARRY(YB1L131 & (!YB1L051 # !YB1_max_val[1]) # !YB1L131 & !YB1_max_val[1] & !YB1L051);


--YB1L551 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~8COMBOUT at LC3_10_A1
--operation mode is arithmetic

YB1L551 = YB1L331 & YB1_max_val[2] & !YB1L251 # !YB1L331 & (YB1_max_val[2] # !YB1L251);

--YB1L451 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~8 at LC3_10_A1
--operation mode is arithmetic

YB1L451 = CARRY(YB1L331 & YB1_max_val[2] & !YB1L251 # !YB1L331 & (YB1_max_val[2] # !YB1L251));


--YB1L751 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~9COMBOUT at LC4_10_A1
--operation mode is arithmetic

YB1L751 = YB1L531 & YB1_max_val[3] & YB1L451 # !YB1L531 & (YB1_max_val[3] # YB1L451);

--YB1L651 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~9 at LC4_10_A1
--operation mode is arithmetic

YB1L651 = CARRY(YB1L531 & (!YB1L451 # !YB1_max_val[3]) # !YB1L531 & !YB1_max_val[3] & !YB1L451);


--YB1L951 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~10COMBOUT at LC5_10_A1
--operation mode is arithmetic

YB1L951 = YB1L731 & YB1_max_val[4] & !YB1L651 # !YB1L731 & (YB1_max_val[4] # !YB1L651);

--YB1L851 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~10 at LC5_10_A1
--operation mode is arithmetic

YB1L851 = CARRY(YB1L731 & YB1_max_val[4] & !YB1L651 # !YB1L731 & (YB1_max_val[4] # !YB1L651));


--YB1L161 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~11COMBOUT at LC6_10_A1
--operation mode is arithmetic

YB1L161 = YB1L931 & YB1_max_val[5] & YB1L851 # !YB1L931 & (YB1_max_val[5] # YB1L851);

--YB1L061 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~11 at LC6_10_A1
--operation mode is arithmetic

YB1L061 = CARRY(YB1L931 & (!YB1L851 # !YB1_max_val[5]) # !YB1L931 & !YB1_max_val[5] & !YB1L851);


--YB1L361 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~12COMBOUT at LC7_10_A1
--operation mode is arithmetic

YB1L361 = YB1L141 & YB1_max_val[6] & !YB1L061 # !YB1L141 & (YB1_max_val[6] # !YB1L061);

--YB1L261 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~12 at LC7_10_A1
--operation mode is arithmetic

YB1L261 = CARRY(YB1L141 & YB1_max_val[6] & !YB1L061 # !YB1L141 & (YB1_max_val[6] # !YB1L061));


--YB1L561 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~13COMBOUT at LC8_10_A1
--operation mode is arithmetic

YB1L561 = YB1L341 & YB1_max_val[7] & YB1L261 # !YB1L341 & (YB1_max_val[7] # YB1L261);

--YB1L461 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~13 at LC8_10_A1
--operation mode is arithmetic

YB1L461 = CARRY(YB1L341 & (!YB1L261 # !YB1_max_val[7]) # !YB1L341 & !YB1_max_val[7] & !YB1L261);


--YB1L761 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~14COMBOUT at LC9_10_A1
--operation mode is arithmetic

YB1L761 = YB1L541 & YB1_max_val[8] & !YB1L461 # !YB1L541 & (YB1_max_val[8] # !YB1L461);

--YB1L661 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~14 at LC9_10_A1
--operation mode is arithmetic

YB1L661 = CARRY(YB1L541 & YB1_max_val[8] & !YB1L461 # !YB1L541 & (YB1_max_val[8] # !YB1L461));


--YB1L861 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~15 at LC10_10_A1
--operation mode is normal

YB1L861 = YB1L741 & YB1L661 & YB1_max_val[9] # !YB1L741 & (YB1L661 # YB1_max_val[9]);


--YB1L191 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~6COMBOUT at LC1_12_A1
--operation mode is arithmetic

YB1L191 = !YB1L961 & YB1_max_val[0];

--YB1L091 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~6 at LC1_12_A1
--operation mode is arithmetic

YB1L091 = CARRY(!YB1L961 & YB1_max_val[0]);


--YB1L391 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~7COMBOUT at LC2_12_A1
--operation mode is arithmetic

YB1L391 = YB1L171 & YB1_max_val[1] & YB1L091 # !YB1L171 & (YB1_max_val[1] # YB1L091);

--YB1L291 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~7 at LC2_12_A1
--operation mode is arithmetic

YB1L291 = CARRY(YB1L171 & (!YB1L091 # !YB1_max_val[1]) # !YB1L171 & !YB1_max_val[1] & !YB1L091);


--YB1L591 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~8COMBOUT at LC3_12_A1
--operation mode is arithmetic

YB1L591 = YB1L371 & YB1_max_val[2] & !YB1L291 # !YB1L371 & (YB1_max_val[2] # !YB1L291);

--YB1L491 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~8 at LC3_12_A1
--operation mode is arithmetic

YB1L491 = CARRY(YB1L371 & YB1_max_val[2] & !YB1L291 # !YB1L371 & (YB1_max_val[2] # !YB1L291));


--YB1L791 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~9COMBOUT at LC4_12_A1
--operation mode is arithmetic

YB1L791 = YB1L571 & YB1_max_val[3] & YB1L491 # !YB1L571 & (YB1_max_val[3] # YB1L491);

--YB1L691 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~9 at LC4_12_A1
--operation mode is arithmetic

YB1L691 = CARRY(YB1L571 & (!YB1L491 # !YB1_max_val[3]) # !YB1L571 & !YB1_max_val[3] & !YB1L491);


--YB1L991 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~10COMBOUT at LC5_12_A1
--operation mode is arithmetic

YB1L991 = YB1L771 & YB1_max_val[4] & !YB1L691 # !YB1L771 & (YB1_max_val[4] # !YB1L691);

--YB1L891 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~10 at LC5_12_A1
--operation mode is arithmetic

YB1L891 = CARRY(YB1L771 & YB1_max_val[4] & !YB1L691 # !YB1L771 & (YB1_max_val[4] # !YB1L691));


--YB1L102 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~11COMBOUT at LC6_12_A1
--operation mode is arithmetic

YB1L102 = YB1_max_val[5] & (YB1L891 # !YB1L971) # !YB1_max_val[5] & !YB1L971 & YB1L891;

--YB1L002 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~11 at LC6_12_A1
--operation mode is arithmetic

YB1L002 = CARRY(YB1_max_val[5] & YB1L971 & !YB1L891 # !YB1_max_val[5] & (YB1L971 # !YB1L891));


--YB1L302 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~12COMBOUT at LC7_12_A1
--operation mode is arithmetic

YB1L302 = YB1_max_val[6] & (!YB1L002 # !YB1L181) # !YB1_max_val[6] & !YB1L181 & !YB1L002;

--YB1L202 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~12 at LC7_12_A1
--operation mode is arithmetic

YB1L202 = CARRY(YB1_max_val[6] & (!YB1L002 # !YB1L181) # !YB1_max_val[6] & !YB1L181 & !YB1L002);


--YB1L502 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~13COMBOUT at LC8_12_A1
--operation mode is arithmetic

YB1L502 = YB1_max_val[7] & (YB1L202 # !YB1L381) # !YB1_max_val[7] & !YB1L381 & YB1L202;

--YB1L402 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~13 at LC8_12_A1
--operation mode is arithmetic

YB1L402 = CARRY(YB1_max_val[7] & YB1L381 & !YB1L202 # !YB1_max_val[7] & (YB1L381 # !YB1L202));


--YB1L702 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~14COMBOUT at LC9_12_A1
--operation mode is arithmetic

YB1L702 = YB1_max_val[8] & (!YB1L402 # !YB1L581) # !YB1_max_val[8] & !YB1L581 & !YB1L402;

--YB1L602 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~14 at LC9_12_A1
--operation mode is arithmetic

YB1L602 = CARRY(YB1_max_val[8] & (!YB1L402 # !YB1L581) # !YB1_max_val[8] & !YB1L581 & !YB1L402);


--YB1L802 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~15 at LC10_12_A1
--operation mode is normal

YB1L802 = YB1_max_val[9] & (YB1L602 # !YB1L781) # !YB1_max_val[9] & YB1L602 & !YB1L781;


--YB1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~6COMBOUT at LC1_2_A1
--operation mode is arithmetic

YB1L37 = YB1_inb[0] & !YB1_ina[0];

--YB1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~6 at LC1_2_A1
--operation mode is arithmetic

YB1L27 = CARRY(YB1_inb[0] & !YB1_ina[0]);


--YB1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~7COMBOUT at LC2_2_A1
--operation mode is arithmetic

YB1L57 = YB1_inb[1] & (YB1L27 # !YB1L35) # !YB1_inb[1] & !YB1L35 & YB1L27;

--YB1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~7 at LC2_2_A1
--operation mode is arithmetic

YB1L47 = CARRY(YB1_inb[1] & YB1L35 & !YB1L27 # !YB1_inb[1] & (YB1L35 # !YB1L27));


--YB1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~8COMBOUT at LC3_2_A1
--operation mode is arithmetic

YB1L77 = YB1_inb[2] & (!YB1L47 # !YB1L55) # !YB1_inb[2] & !YB1L55 & !YB1L47;

--YB1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~8 at LC3_2_A1
--operation mode is arithmetic

YB1L67 = CARRY(YB1_inb[2] & (!YB1L47 # !YB1L55) # !YB1_inb[2] & !YB1L55 & !YB1L47);


--YB1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~9COMBOUT at LC4_2_A1
--operation mode is arithmetic

YB1L97 = YB1_inb[3] & (YB1L67 # !YB1L75) # !YB1_inb[3] & !YB1L75 & YB1L67;

--YB1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~9 at LC4_2_A1
--operation mode is arithmetic

YB1L87 = CARRY(YB1_inb[3] & YB1L75 & !YB1L67 # !YB1_inb[3] & (YB1L75 # !YB1L67));


--YB1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~10COMBOUT at LC5_2_A1
--operation mode is arithmetic

YB1L18 = YB1_inb[4] & (!YB1L87 # !YB1L95) # !YB1_inb[4] & !YB1L95 & !YB1L87;

--YB1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~10 at LC5_2_A1
--operation mode is arithmetic

YB1L08 = CARRY(YB1_inb[4] & (!YB1L87 # !YB1L95) # !YB1_inb[4] & !YB1L95 & !YB1L87);


--YB1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~11COMBOUT at LC6_2_A1
--operation mode is arithmetic

YB1L38 = YB1_inb[5] & (YB1L08 # !YB1L16) # !YB1_inb[5] & !YB1L16 & YB1L08;

--YB1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~11 at LC6_2_A1
--operation mode is arithmetic

YB1L28 = CARRY(YB1_inb[5] & YB1L16 & !YB1L08 # !YB1_inb[5] & (YB1L16 # !YB1L08));


--YB1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~12COMBOUT at LC7_2_A1
--operation mode is arithmetic

YB1L58 = YB1_inb[6] & (!YB1L28 # !YB1L36) # !YB1_inb[6] & !YB1L36 & !YB1L28;

--YB1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~12 at LC7_2_A1
--operation mode is arithmetic

YB1L48 = CARRY(YB1_inb[6] & (!YB1L28 # !YB1L36) # !YB1_inb[6] & !YB1L36 & !YB1L28);


--YB1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~13COMBOUT at LC8_2_A1
--operation mode is arithmetic

YB1L78 = YB1_inb[7] & (YB1L48 # !YB1L56) # !YB1_inb[7] & !YB1L56 & YB1L48;

--YB1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~13 at LC8_2_A1
--operation mode is arithmetic

YB1L68 = CARRY(YB1_inb[7] & YB1L56 & !YB1L48 # !YB1_inb[7] & (YB1L56 # !YB1L48));


--YB1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~14COMBOUT at LC9_2_A1
--operation mode is arithmetic

YB1L98 = YB1_inb[8] & (!YB1L68 # !YB1L76) # !YB1_inb[8] & !YB1L76 & !YB1L68;

--YB1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~14 at LC9_2_A1
--operation mode is arithmetic

YB1L88 = CARRY(YB1_inb[8] & (!YB1L68 # !YB1L76) # !YB1_inb[8] & !YB1L76 & !YB1L68);


--YB1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~15 at LC10_2_A1
--operation mode is normal

YB1L09 = YB1_inb[9] & (YB1L88 # !YB1L96) # !YB1_inb[9] & YB1L88 & !YB1L96;


--YB1L311 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~6COMBOUT at LC1_15_M1
--operation mode is arithmetic

YB1L311 = !YB1L19 & YB1_inb[0];

--YB1L211 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~6 at LC1_15_M1
--operation mode is arithmetic

YB1L211 = CARRY(!YB1L19 & YB1_inb[0]);


--YB1L511 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~7COMBOUT at LC2_15_M1
--operation mode is arithmetic

YB1L511 = YB1L39 & YB1_inb[1] & YB1L211 # !YB1L39 & (YB1_inb[1] # YB1L211);

--YB1L411 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~7 at LC2_15_M1
--operation mode is arithmetic

YB1L411 = CARRY(YB1L39 & (!YB1L211 # !YB1_inb[1]) # !YB1L39 & !YB1_inb[1] & !YB1L211);


--YB1L711 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~8COMBOUT at LC3_15_M1
--operation mode is arithmetic

YB1L711 = YB1L59 & YB1_inb[2] & !YB1L411 # !YB1L59 & (YB1_inb[2] # !YB1L411);

--YB1L611 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~8 at LC3_15_M1
--operation mode is arithmetic

YB1L611 = CARRY(YB1L59 & YB1_inb[2] & !YB1L411 # !YB1L59 & (YB1_inb[2] # !YB1L411));


--YB1L911 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~9COMBOUT at LC4_15_M1
--operation mode is arithmetic

YB1L911 = YB1L79 & YB1_inb[3] & YB1L611 # !YB1L79 & (YB1_inb[3] # YB1L611);

--YB1L811 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~9 at LC4_15_M1
--operation mode is arithmetic

YB1L811 = CARRY(YB1L79 & (!YB1L611 # !YB1_inb[3]) # !YB1L79 & !YB1_inb[3] & !YB1L611);


--YB1L121 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~10COMBOUT at LC5_15_M1
--operation mode is arithmetic

YB1L121 = YB1L99 & YB1_inb[4] & !YB1L811 # !YB1L99 & (YB1_inb[4] # !YB1L811);

--YB1L021 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~10 at LC5_15_M1
--operation mode is arithmetic

YB1L021 = CARRY(YB1L99 & YB1_inb[4] & !YB1L811 # !YB1L99 & (YB1_inb[4] # !YB1L811));


--YB1L321 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~11COMBOUT at LC6_15_M1
--operation mode is arithmetic

YB1L321 = YB1_inb[5] & (YB1L021 # !YB1L101) # !YB1_inb[5] & !YB1L101 & YB1L021;

--YB1L221 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~11 at LC6_15_M1
--operation mode is arithmetic

YB1L221 = CARRY(YB1_inb[5] & YB1L101 & !YB1L021 # !YB1_inb[5] & (YB1L101 # !YB1L021));


--YB1L521 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~12COMBOUT at LC7_15_M1
--operation mode is arithmetic

YB1L521 = YB1_inb[6] & (!YB1L221 # !YB1L301) # !YB1_inb[6] & !YB1L301 & !YB1L221;

--YB1L421 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~12 at LC7_15_M1
--operation mode is arithmetic

YB1L421 = CARRY(YB1_inb[6] & (!YB1L221 # !YB1L301) # !YB1_inb[6] & !YB1L301 & !YB1L221);


--YB1L721 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~13COMBOUT at LC8_15_M1
--operation mode is arithmetic

YB1L721 = YB1_inb[7] & (YB1L421 # !YB1L501) # !YB1_inb[7] & !YB1L501 & YB1L421;

--YB1L621 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~13 at LC8_15_M1
--operation mode is arithmetic

YB1L621 = CARRY(YB1_inb[7] & YB1L501 & !YB1L421 # !YB1_inb[7] & (YB1L501 # !YB1L421));


--YB1L921 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~14COMBOUT at LC9_15_M1
--operation mode is arithmetic

YB1L921 = YB1_inb[8] & (!YB1L621 # !YB1L701) # !YB1_inb[8] & !YB1L701 & !YB1L621;

--YB1L821 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~14 at LC9_15_M1
--operation mode is arithmetic

YB1L821 = CARRY(YB1_inb[8] & (!YB1L621 # !YB1L701) # !YB1_inb[8] & !YB1L701 & !YB1L621);


--YB1L031 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~15 at LC10_15_M1
--operation mode is normal

YB1L031 = YB1_inb[9] & (YB1L821 # !YB1L901) # !YB1_inb[9] & YB1L821 & !YB1L901;


--H1L821 is rate_meters:inst_rate_meters|i~267COMBOUT at LC2_8_D4
--operation mode is arithmetic

H1L821 = K1_RM_ctrl_local.rm_rate_dead[0] & !V23_q[1];

--H1L721 is rate_meters:inst_rate_meters|i~267 at LC2_8_D4
--operation mode is arithmetic

H1L721 = CARRY(K1_RM_ctrl_local.rm_rate_dead[0] & !V23_q[1]);


--H1L031 is rate_meters:inst_rate_meters|i~268COMBOUT at LC3_8_D4
--operation mode is arithmetic

H1L031 = K1_RM_ctrl_local.rm_rate_dead[1] & (H1L721 # !V23_q[2]) # !K1_RM_ctrl_local.rm_rate_dead[1] & !V23_q[2] & H1L721;

--H1L921 is rate_meters:inst_rate_meters|i~268 at LC3_8_D4
--operation mode is arithmetic

H1L921 = CARRY(K1_RM_ctrl_local.rm_rate_dead[1] & V23_q[2] & !H1L721 # !K1_RM_ctrl_local.rm_rate_dead[1] & (V23_q[2] # !H1L721));


--H1L231 is rate_meters:inst_rate_meters|i~269COMBOUT at LC4_8_D4
--operation mode is arithmetic

H1L231 = K1_RM_ctrl_local.rm_rate_dead[2] & (!H1L921 # !V23_q[3]) # !K1_RM_ctrl_local.rm_rate_dead[2] & !V23_q[3] & !H1L921;

--H1L131 is rate_meters:inst_rate_meters|i~269 at LC4_8_D4
--operation mode is arithmetic

H1L131 = CARRY(K1_RM_ctrl_local.rm_rate_dead[2] & (!H1L921 # !V23_q[3]) # !K1_RM_ctrl_local.rm_rate_dead[2] & !V23_q[3] & !H1L921);


--H1L431 is rate_meters:inst_rate_meters|i~270COMBOUT at LC5_8_D4
--operation mode is arithmetic

H1L431 = K1_RM_ctrl_local.rm_rate_dead[3] & (H1L131 # !V23_q[4]) # !K1_RM_ctrl_local.rm_rate_dead[3] & !V23_q[4] & H1L131;

--H1L331 is rate_meters:inst_rate_meters|i~270 at LC5_8_D4
--operation mode is arithmetic

H1L331 = CARRY(K1_RM_ctrl_local.rm_rate_dead[3] & V23_q[4] & !H1L131 # !K1_RM_ctrl_local.rm_rate_dead[3] & (V23_q[4] # !H1L131));


--H1L631 is rate_meters:inst_rate_meters|i~271COMBOUT at LC6_8_D4
--operation mode is arithmetic

H1L631 = K1_RM_ctrl_local.rm_rate_dead[4] & (!H1L331 # !V23_q[5]) # !K1_RM_ctrl_local.rm_rate_dead[4] & !V23_q[5] & !H1L331;

--H1L531 is rate_meters:inst_rate_meters|i~271 at LC6_8_D4
--operation mode is arithmetic

H1L531 = CARRY(K1_RM_ctrl_local.rm_rate_dead[4] & (!H1L331 # !V23_q[5]) # !K1_RM_ctrl_local.rm_rate_dead[4] & !V23_q[5] & !H1L331);


--H1L831 is rate_meters:inst_rate_meters|i~272COMBOUT at LC7_8_D4
--operation mode is arithmetic

H1L831 = K1_RM_ctrl_local.rm_rate_dead[5] & (H1L531 # !V23_q[6]) # !K1_RM_ctrl_local.rm_rate_dead[5] & !V23_q[6] & H1L531;

--H1L731 is rate_meters:inst_rate_meters|i~272 at LC7_8_D4
--operation mode is arithmetic

H1L731 = CARRY(K1_RM_ctrl_local.rm_rate_dead[5] & V23_q[6] & !H1L531 # !K1_RM_ctrl_local.rm_rate_dead[5] & (V23_q[6] # !H1L531));


--H1L041 is rate_meters:inst_rate_meters|i~273COMBOUT at LC8_8_D4
--operation mode is arithmetic

H1L041 = K1_RM_ctrl_local.rm_rate_dead[6] & (!H1L731 # !V23_q[7]) # !K1_RM_ctrl_local.rm_rate_dead[6] & !V23_q[7] & !H1L731;

--H1L931 is rate_meters:inst_rate_meters|i~273 at LC8_8_D4
--operation mode is arithmetic

H1L931 = CARRY(K1_RM_ctrl_local.rm_rate_dead[6] & (!H1L731 # !V23_q[7]) # !K1_RM_ctrl_local.rm_rate_dead[6] & !V23_q[7] & !H1L731);


--H1L241 is rate_meters:inst_rate_meters|i~274COMBOUT at LC9_8_D4
--operation mode is arithmetic

H1L241 = K1_RM_ctrl_local.rm_rate_dead[7] & (H1L931 # !V23_q[8]) # !K1_RM_ctrl_local.rm_rate_dead[7] & !V23_q[8] & H1L931;

--H1L141 is rate_meters:inst_rate_meters|i~274 at LC9_8_D4
--operation mode is arithmetic

H1L141 = CARRY(K1_RM_ctrl_local.rm_rate_dead[7] & V23_q[8] & !H1L931 # !K1_RM_ctrl_local.rm_rate_dead[7] & (V23_q[8] # !H1L931));


--H1L341 is rate_meters:inst_rate_meters|i~275 at LC10_8_D4
--operation mode is normal

H1L341 = V23_q[9] & !H1L141 & K1_RM_ctrl_local.rm_rate_dead[8] # !V23_q[9] & (K1_RM_ctrl_local.rm_rate_dead[8] # !H1L141);


--H1L541 is rate_meters:inst_rate_meters|i~276COMBOUT at LC2_10_C4
--operation mode is arithmetic

H1L541 = !V13_q[1] & K1_RM_ctrl_local.rm_rate_dead[0];

--H1L441 is rate_meters:inst_rate_meters|i~276 at LC2_10_C4
--operation mode is arithmetic

H1L441 = CARRY(!V13_q[1] & K1_RM_ctrl_local.rm_rate_dead[0]);


--H1L741 is rate_meters:inst_rate_meters|i~277COMBOUT at LC3_10_C4
--operation mode is arithmetic

H1L741 = K1_RM_ctrl_local.rm_rate_dead[1] & (H1L441 # !V13_q[2]) # !K1_RM_ctrl_local.rm_rate_dead[1] & !V13_q[2] & H1L441;

--H1L641 is rate_meters:inst_rate_meters|i~277 at LC3_10_C4
--operation mode is arithmetic

H1L641 = CARRY(K1_RM_ctrl_local.rm_rate_dead[1] & V13_q[2] & !H1L441 # !K1_RM_ctrl_local.rm_rate_dead[1] & (V13_q[2] # !H1L441));


--H1L941 is rate_meters:inst_rate_meters|i~278COMBOUT at LC4_10_C4
--operation mode is arithmetic

H1L941 = V13_q[3] & K1_RM_ctrl_local.rm_rate_dead[2] & !H1L641 # !V13_q[3] & (K1_RM_ctrl_local.rm_rate_dead[2] # !H1L641);

--H1L841 is rate_meters:inst_rate_meters|i~278 at LC4_10_C4
--operation mode is arithmetic

H1L841 = CARRY(V13_q[3] & K1_RM_ctrl_local.rm_rate_dead[2] & !H1L641 # !V13_q[3] & (K1_RM_ctrl_local.rm_rate_dead[2] # !H1L641));


--H1L151 is rate_meters:inst_rate_meters|i~279COMBOUT at LC5_10_C4
--operation mode is arithmetic

H1L151 = V13_q[4] & K1_RM_ctrl_local.rm_rate_dead[3] & H1L841 # !V13_q[4] & (K1_RM_ctrl_local.rm_rate_dead[3] # H1L841);

--H1L051 is rate_meters:inst_rate_meters|i~279 at LC5_10_C4
--operation mode is arithmetic

H1L051 = CARRY(V13_q[4] & (!H1L841 # !K1_RM_ctrl_local.rm_rate_dead[3]) # !V13_q[4] & !K1_RM_ctrl_local.rm_rate_dead[3] & !H1L841);


--H1L351 is rate_meters:inst_rate_meters|i~280COMBOUT at LC6_10_C4
--operation mode is arithmetic

H1L351 = V13_q[5] & K1_RM_ctrl_local.rm_rate_dead[4] & !H1L051 # !V13_q[5] & (K1_RM_ctrl_local.rm_rate_dead[4] # !H1L051);

--H1L251 is rate_meters:inst_rate_meters|i~280 at LC6_10_C4
--operation mode is arithmetic

H1L251 = CARRY(V13_q[5] & K1_RM_ctrl_local.rm_rate_dead[4] & !H1L051 # !V13_q[5] & (K1_RM_ctrl_local.rm_rate_dead[4] # !H1L051));


--H1L551 is rate_meters:inst_rate_meters|i~281COMBOUT at LC7_10_C4
--operation mode is arithmetic

H1L551 = K1_RM_ctrl_local.rm_rate_dead[5] & (H1L251 # !V13_q[6]) # !K1_RM_ctrl_local.rm_rate_dead[5] & !V13_q[6] & H1L251;

--H1L451 is rate_meters:inst_rate_meters|i~281 at LC7_10_C4
--operation mode is arithmetic

H1L451 = CARRY(K1_RM_ctrl_local.rm_rate_dead[5] & V13_q[6] & !H1L251 # !K1_RM_ctrl_local.rm_rate_dead[5] & (V13_q[6] # !H1L251));


--H1L751 is rate_meters:inst_rate_meters|i~282COMBOUT at LC8_10_C4
--operation mode is arithmetic

H1L751 = V13_q[7] & K1_RM_ctrl_local.rm_rate_dead[6] & !H1L451 # !V13_q[7] & (K1_RM_ctrl_local.rm_rate_dead[6] # !H1L451);

--H1L651 is rate_meters:inst_rate_meters|i~282 at LC8_10_C4
--operation mode is arithmetic

H1L651 = CARRY(V13_q[7] & K1_RM_ctrl_local.rm_rate_dead[6] & !H1L451 # !V13_q[7] & (K1_RM_ctrl_local.rm_rate_dead[6] # !H1L451));


--H1L951 is rate_meters:inst_rate_meters|i~283COMBOUT at LC9_10_C4
--operation mode is arithmetic

H1L951 = V13_q[8] & K1_RM_ctrl_local.rm_rate_dead[7] & H1L651 # !V13_q[8] & (K1_RM_ctrl_local.rm_rate_dead[7] # H1L651);

--H1L851 is rate_meters:inst_rate_meters|i~283 at LC9_10_C4
--operation mode is arithmetic

H1L851 = CARRY(V13_q[8] & (!H1L651 # !K1_RM_ctrl_local.rm_rate_dead[7]) # !V13_q[8] & !K1_RM_ctrl_local.rm_rate_dead[7] & !H1L651);


--H1L061 is rate_meters:inst_rate_meters|i~284 at LC10_10_C4
--operation mode is normal

H1L061 = V13_q[9] & !H1L851 & K1_RM_ctrl_local.rm_rate_dead[8] # !V13_q[9] & (K1_RM_ctrl_local.rm_rate_dead[8] # !H1L851);


--YB1L012 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~0COMBOUT at LC1_15_A1
--operation mode is arithmetic

YB1L012 = YB1_ina[0] & !YB1_adcmax[0];

--YB1L902 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~0 at LC1_15_A1
--operation mode is arithmetic

YB1L902 = CARRY(YB1_ina[0] & !YB1_adcmax[0]);


--YB1L212 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~1COMBOUT at LC2_15_A1
--operation mode is arithmetic

YB1L212 = YB1_ina[1] & (YB1L902 # !YB1_adcmax[1]) # !YB1_ina[1] & !YB1_adcmax[1] & YB1L902;

--YB1L112 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~1 at LC2_15_A1
--operation mode is arithmetic

YB1L112 = CARRY(YB1_ina[1] & YB1_adcmax[1] & !YB1L902 # !YB1_ina[1] & (YB1_adcmax[1] # !YB1L902));


--YB1L412 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~2COMBOUT at LC3_15_A1
--operation mode is arithmetic

YB1L412 = YB1_ina[2] & (!YB1L112 # !YB1_adcmax[2]) # !YB1_ina[2] & !YB1_adcmax[2] & !YB1L112;

--YB1L312 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~2 at LC3_15_A1
--operation mode is arithmetic

YB1L312 = CARRY(YB1_ina[2] & (!YB1L112 # !YB1_adcmax[2]) # !YB1_ina[2] & !YB1_adcmax[2] & !YB1L112);


--YB1L612 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~3COMBOUT at LC4_15_A1
--operation mode is arithmetic

YB1L612 = YB1_ina[3] & (YB1L312 # !YB1_adcmax[3]) # !YB1_ina[3] & !YB1_adcmax[3] & YB1L312;

--YB1L512 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~3 at LC4_15_A1
--operation mode is arithmetic

YB1L512 = CARRY(YB1_ina[3] & YB1_adcmax[3] & !YB1L312 # !YB1_ina[3] & (YB1_adcmax[3] # !YB1L312));


--YB1L812 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~4COMBOUT at LC5_15_A1
--operation mode is arithmetic

YB1L812 = YB1_adcmax[4] & YB1_ina[4] & !YB1L512 # !YB1_adcmax[4] & (YB1_ina[4] # !YB1L512);

--YB1L712 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~4 at LC5_15_A1
--operation mode is arithmetic

YB1L712 = CARRY(YB1_adcmax[4] & YB1_ina[4] & !YB1L512 # !YB1_adcmax[4] & (YB1_ina[4] # !YB1L512));


--YB1L022 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~5COMBOUT at LC6_15_A1
--operation mode is arithmetic

YB1L022 = YB1_adcmax[5] & YB1_ina[5] & YB1L712 # !YB1_adcmax[5] & (YB1_ina[5] # YB1L712);

--YB1L912 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~5 at LC6_15_A1
--operation mode is arithmetic

YB1L912 = CARRY(YB1_adcmax[5] & (!YB1L712 # !YB1_ina[5]) # !YB1_adcmax[5] & !YB1_ina[5] & !YB1L712);


--YB1L222 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~6COMBOUT at LC7_15_A1
--operation mode is arithmetic

YB1L222 = YB1_adcmax[6] & YB1_ina[6] & !YB1L912 # !YB1_adcmax[6] & (YB1_ina[6] # !YB1L912);

--YB1L122 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~6 at LC7_15_A1
--operation mode is arithmetic

YB1L122 = CARRY(YB1_adcmax[6] & YB1_ina[6] & !YB1L912 # !YB1_adcmax[6] & (YB1_ina[6] # !YB1L912));


--YB1L422 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~7COMBOUT at LC8_15_A1
--operation mode is arithmetic

YB1L422 = YB1_adcmax[7] & YB1_ina[7] & YB1L122 # !YB1_adcmax[7] & (YB1_ina[7] # YB1L122);

--YB1L322 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~7 at LC8_15_A1
--operation mode is arithmetic

YB1L322 = CARRY(YB1_adcmax[7] & (!YB1L122 # !YB1_ina[7]) # !YB1_adcmax[7] & !YB1_ina[7] & !YB1L122);


--YB1L622 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~8COMBOUT at LC9_15_A1
--operation mode is arithmetic

YB1L622 = YB1_adcmax[8] & YB1_ina[8] & !YB1L322 # !YB1_adcmax[8] & (YB1_ina[8] # !YB1L322);

--YB1L522 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~8 at LC9_15_A1
--operation mode is arithmetic

YB1L522 = CARRY(YB1_adcmax[8] & YB1_ina[8] & !YB1L322 # !YB1_adcmax[8] & (YB1_ina[8] # !YB1L322));


--YB1L722 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~9 at LC10_15_A1
--operation mode is normal

YB1L722 = YB1_adcmax[9] & YB1L522 & YB1_ina[9] # !YB1_adcmax[9] & (YB1L522 # YB1_ina[9]);


--VD1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1 at LC4_13_J4
--operation mode is arithmetic

VD1L4 = VD1_tx_dpr_waddr[0] $ V32_q[0];

--VD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1COUT at LC4_13_J4
--operation mode is arithmetic

VD1L5 = CARRY(VD1_tx_dpr_waddr[0] # !V32_q[0]);


--VD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2 at LC5_13_J4
--operation mode is arithmetic

VD1L6 = VD1_tx_dpr_waddr[1] $ V32_q[1] $ !VD1L5;

--VD1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2COUT at LC5_13_J4
--operation mode is arithmetic

VD1L7 = CARRY(VD1_tx_dpr_waddr[1] & V32_q[1] & !VD1L5 # !VD1_tx_dpr_waddr[1] & (V32_q[1] # !VD1L5));


--VD1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3 at LC6_13_J4
--operation mode is arithmetic

VD1L8 = V32_q[2] $ VD1_tx_dpr_waddr[2] $ VD1L7;

--VD1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3COUT at LC6_13_J4
--operation mode is arithmetic

VD1L9 = CARRY(V32_q[2] & VD1_tx_dpr_waddr[2] & !VD1L7 # !V32_q[2] & (VD1_tx_dpr_waddr[2] # !VD1L7));


--VD1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4 at LC7_13_J4
--operation mode is arithmetic

VD1L01 = VD1_tx_dpr_waddr[3] $ V32_q[3] $ !VD1L9;

--VD1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4COUT at LC7_13_J4
--operation mode is arithmetic

VD1L11 = CARRY(VD1_tx_dpr_waddr[3] & V32_q[3] & !VD1L9 # !VD1_tx_dpr_waddr[3] & (V32_q[3] # !VD1L9));


--VD1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5 at LC8_13_J4
--operation mode is arithmetic

VD1L21 = V32_q[4] $ VD1_tx_dpr_waddr[4] $ VD1L11;

--VD1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5COUT at LC8_13_J4
--operation mode is arithmetic

VD1L31 = CARRY(V32_q[4] & VD1_tx_dpr_waddr[4] & !VD1L11 # !V32_q[4] & (VD1_tx_dpr_waddr[4] # !VD1L11));


--VD1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6 at LC9_13_J4
--operation mode is arithmetic

VD1L41 = V32_q[5] $ VD1_tx_dpr_waddr[5] $ !VD1L31;

--VD1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6COUT at LC9_13_J4
--operation mode is arithmetic

VD1L51 = CARRY(V32_q[5] & (!VD1L31 # !VD1_tx_dpr_waddr[5]) # !V32_q[5] & !VD1_tx_dpr_waddr[5] & !VD1L31);


--VD1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7 at LC10_13_J4
--operation mode is arithmetic

VD1L61 = V32_q[6] $ VD1_tx_dpr_waddr[6] $ VD1L51;

--VD1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7COUT at LC10_13_J4
--operation mode is arithmetic

VD1L71 = CARRY(V32_q[6] & VD1_tx_dpr_waddr[6] & !VD1L51 # !V32_q[6] & (VD1_tx_dpr_waddr[6] # !VD1L51));


--VD1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8 at LC1_15_J4
--operation mode is arithmetic

VD1L81 = V32_q[7] $ VD1_tx_dpr_waddr[7] $ !VD1L71;

--VD1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8COUT at LC1_15_J4
--operation mode is arithmetic

VD1L91 = CARRY(V32_q[7] & (!VD1L71 # !VD1_tx_dpr_waddr[7]) # !V32_q[7] & !VD1_tx_dpr_waddr[7] & !VD1L71);


--VD1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9 at LC2_15_J4
--operation mode is arithmetic

VD1L02 = VD1_tx_dpr_waddr[8] $ V32_q[8] $ VD1L91;

--VD1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9COUT at LC2_15_J4
--operation mode is arithmetic

VD1L12 = CARRY(VD1_tx_dpr_waddr[8] & (!VD1L91 # !V32_q[8]) # !VD1_tx_dpr_waddr[8] & !V32_q[8] & !VD1L91);


--VD1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10 at LC3_15_J4
--operation mode is arithmetic

VD1L22 = V32_q[9] $ VD1_tx_dpr_waddr[9] $ !VD1L12;

--VD1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10COUT at LC3_15_J4
--operation mode is arithmetic

VD1L32 = CARRY(V32_q[9] & (!VD1L12 # !VD1_tx_dpr_waddr[9]) # !V32_q[9] & !VD1_tx_dpr_waddr[9] & !VD1L12);


--VD1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11 at LC4_15_J4
--operation mode is arithmetic

VD1L42 = V32_q[10] $ VD1_tx_dpr_waddr[10] $ VD1L32;

--VD1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11COUT at LC4_15_J4
--operation mode is arithmetic

VD1L52 = CARRY(V32_q[10] & VD1_tx_dpr_waddr[10] & !VD1L32 # !V32_q[10] & (VD1_tx_dpr_waddr[10] # !VD1L32));


--VD1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12 at LC5_15_J4
--operation mode is arithmetic

VD1L62 = V32_q[11] $ VD1_tx_dpr_waddr[11] $ !VD1L52;

--VD1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12COUT at LC5_15_J4
--operation mode is arithmetic

VD1L72 = CARRY(V32_q[11] & (!VD1L52 # !VD1_tx_dpr_waddr[11]) # !V32_q[11] & !VD1_tx_dpr_waddr[11] & !VD1L52);


--VD1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13 at LC6_15_J4
--operation mode is arithmetic

VD1L82 = V32_q[12] $ VD1_tx_dpr_waddr[12] $ VD1L72;

--VD1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13COUT at LC6_15_J4
--operation mode is arithmetic

VD1L92 = CARRY(V32_q[12] & VD1_tx_dpr_waddr[12] & !VD1L72 # !V32_q[12] & (VD1_tx_dpr_waddr[12] # !VD1L72));


--VD1L03 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~14 at LC7_15_J4
--operation mode is normal

VD1L03 = V32_q[13] $ VD1L92 $ !VD1_tx_dpr_waddr[13];


--VD1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1COMBOUT at LC5_8_J4
--operation mode is arithmetic

VD1L95 = VCC;

--VD1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1 at LC5_8_J4
--operation mode is arithmetic

VD1L85 = CARRY(V32_q[0] # !VD1_tx_dpr_waddr[0]);


--VD1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2 at LC6_8_J4
--operation mode is arithmetic

VD1L06 = VD1_tx_dpr_waddr[1] $ V32_q[1] $ !VD1L85;

--VD1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2COUT at LC6_8_J4
--operation mode is arithmetic

VD1L16 = CARRY(VD1_tx_dpr_waddr[1] & (!VD1L85 # !V32_q[1]) # !VD1_tx_dpr_waddr[1] & !V32_q[1] & !VD1L85);


--VD1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3 at LC7_8_J4
--operation mode is arithmetic

VD1L26 = VD1_tx_dpr_waddr[2] $ V32_q[2] $ VD1L16;

--VD1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3COUT at LC7_8_J4
--operation mode is arithmetic

VD1L36 = CARRY(VD1_tx_dpr_waddr[2] & V32_q[2] & !VD1L16 # !VD1_tx_dpr_waddr[2] & (V32_q[2] # !VD1L16));


--VD1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4 at LC8_8_J4
--operation mode is arithmetic

VD1L46 = VD1_tx_dpr_waddr[3] $ V32_q[3] $ !VD1L36;

--VD1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4COUT at LC8_8_J4
--operation mode is arithmetic

VD1L56 = CARRY(VD1_tx_dpr_waddr[3] & (!VD1L36 # !V32_q[3]) # !VD1_tx_dpr_waddr[3] & !V32_q[3] & !VD1L36);


--VD1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5 at LC9_8_J4
--operation mode is arithmetic

VD1L66 = VD1_tx_dpr_waddr[4] $ V32_q[4] $ VD1L56;

--VD1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5COUT at LC9_8_J4
--operation mode is arithmetic

VD1L76 = CARRY(VD1_tx_dpr_waddr[4] & V32_q[4] & !VD1L56 # !VD1_tx_dpr_waddr[4] & (V32_q[4] # !VD1L56));


--VD1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6 at LC10_8_J4
--operation mode is arithmetic

VD1L86 = VD1_tx_dpr_waddr[5] $ V32_q[5] $ !VD1L76;

--VD1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6COUT at LC10_8_J4
--operation mode is arithmetic

VD1L96 = CARRY(VD1_tx_dpr_waddr[5] & (!VD1L76 # !V32_q[5]) # !VD1_tx_dpr_waddr[5] & !V32_q[5] & !VD1L76);


--VD1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7 at LC1_10_J4
--operation mode is arithmetic

VD1L07 = V32_q[6] $ VD1_tx_dpr_waddr[6] $ VD1L96;

--VD1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7COUT at LC1_10_J4
--operation mode is arithmetic

VD1L17 = CARRY(V32_q[6] & (!VD1L96 # !VD1_tx_dpr_waddr[6]) # !V32_q[6] & !VD1_tx_dpr_waddr[6] & !VD1L96);


--VD1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8 at LC2_10_J4
--operation mode is arithmetic

VD1L27 = V32_q[7] $ VD1_tx_dpr_waddr[7] $ !VD1L17;

--VD1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8COUT at LC2_10_J4
--operation mode is arithmetic

VD1L37 = CARRY(V32_q[7] & VD1_tx_dpr_waddr[7] & !VD1L17 # !V32_q[7] & (VD1_tx_dpr_waddr[7] # !VD1L17));


--VD1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9 at LC3_10_J4
--operation mode is arithmetic

VD1L47 = V32_q[8] $ VD1_tx_dpr_waddr[8] $ VD1L37;

--VD1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9COUT at LC3_10_J4
--operation mode is arithmetic

VD1L57 = CARRY(V32_q[8] & (!VD1L37 # !VD1_tx_dpr_waddr[8]) # !V32_q[8] & !VD1_tx_dpr_waddr[8] & !VD1L37);


--VD1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10 at LC4_10_J4
--operation mode is arithmetic

VD1L67 = V32_q[9] $ VD1_tx_dpr_waddr[9] $ !VD1L57;

--VD1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10COUT at LC4_10_J4
--operation mode is arithmetic

VD1L77 = CARRY(V32_q[9] & VD1_tx_dpr_waddr[9] & !VD1L57 # !V32_q[9] & (VD1_tx_dpr_waddr[9] # !VD1L57));


--VD1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11 at LC5_10_J4
--operation mode is arithmetic

VD1L87 = VD1_tx_dpr_waddr[10] $ V32_q[10] $ VD1L77;

--VD1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11COUT at LC5_10_J4
--operation mode is arithmetic

VD1L97 = CARRY(VD1_tx_dpr_waddr[10] & V32_q[10] & !VD1L77 # !VD1_tx_dpr_waddr[10] & (V32_q[10] # !VD1L77));


--VD1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12 at LC6_10_J4
--operation mode is arithmetic

VD1L08 = VD1_tx_dpr_waddr[11] $ V32_q[11] $ !VD1L97;

--VD1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12COUT at LC6_10_J4
--operation mode is arithmetic

VD1L18 = CARRY(VD1_tx_dpr_waddr[11] & (!VD1L97 # !V32_q[11]) # !VD1_tx_dpr_waddr[11] & !V32_q[11] & !VD1L97);


--VD1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~13 at LC7_10_J4
--operation mode is normal

VD1L28 = VD1_tx_dpr_waddr[12] $ VD1L18 $ V32_q[12];


--VB1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1 at LC4_13_D3
--operation mode is arithmetic

VB1L83 = VB1_dpr_radr[0] $ VB1_dpr_wadr[0];

--VB1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1COUT at LC4_13_D3
--operation mode is arithmetic

VB1L93 = CARRY(VB1_dpr_wadr[0] # !VB1_dpr_radr[0]);


--VB1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2 at LC5_13_D3
--operation mode is arithmetic

VB1L04 = VB1_dpr_wadr[1] $ VB1_dpr_radr[1] $ !VB1L93;

--VB1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2COUT at LC5_13_D3
--operation mode is arithmetic

VB1L14 = CARRY(VB1_dpr_wadr[1] & VB1_dpr_radr[1] & !VB1L93 # !VB1_dpr_wadr[1] & (VB1_dpr_radr[1] # !VB1L93));


--VB1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3 at LC6_13_D3
--operation mode is arithmetic

VB1L24 = VB1_dpr_radr[2] $ VB1_dpr_wadr[2] $ VB1L14;

--VB1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3COUT at LC6_13_D3
--operation mode is arithmetic

VB1L34 = CARRY(VB1_dpr_radr[2] & VB1_dpr_wadr[2] & !VB1L14 # !VB1_dpr_radr[2] & (VB1_dpr_wadr[2] # !VB1L14));


--VB1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4 at LC7_13_D3
--operation mode is arithmetic

VB1L44 = VB1_dpr_radr[3] $ VB1_dpr_wadr[3] $ !VB1L34;

--VB1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4COUT at LC7_13_D3
--operation mode is arithmetic

VB1L54 = CARRY(VB1_dpr_radr[3] & (!VB1L34 # !VB1_dpr_wadr[3]) # !VB1_dpr_radr[3] & !VB1_dpr_wadr[3] & !VB1L34);


--VB1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5 at LC8_13_D3
--operation mode is arithmetic

VB1L64 = VB1_dpr_wadr[4] $ VB1_dpr_radr[4] $ VB1L54;

--VB1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5COUT at LC8_13_D3
--operation mode is arithmetic

VB1L74 = CARRY(VB1_dpr_wadr[4] & (!VB1L54 # !VB1_dpr_radr[4]) # !VB1_dpr_wadr[4] & !VB1_dpr_radr[4] & !VB1L54);


--VB1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6 at LC9_13_D3
--operation mode is arithmetic

VB1L84 = VB1_dpr_wadr[5] $ VB1_dpr_radr[5] $ !VB1L74;

--VB1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6COUT at LC9_13_D3
--operation mode is arithmetic

VB1L94 = CARRY(VB1_dpr_wadr[5] & VB1_dpr_radr[5] & !VB1L74 # !VB1_dpr_wadr[5] & (VB1_dpr_radr[5] # !VB1L74));


--VB1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7 at LC10_13_D3
--operation mode is arithmetic

VB1L05 = VB1_dpr_wadr[6] $ VB1_dpr_radr[6] $ VB1L94;

--VB1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7COUT at LC10_13_D3
--operation mode is arithmetic

VB1L15 = CARRY(VB1_dpr_wadr[6] & (!VB1L94 # !VB1_dpr_radr[6]) # !VB1_dpr_wadr[6] & !VB1_dpr_radr[6] & !VB1L94);


--VB1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8 at LC1_15_D3
--operation mode is arithmetic

VB1L25 = VB1_dpr_wadr[7] $ VB1_dpr_radr[7] $ !VB1L15;

--VB1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8COUT at LC1_15_D3
--operation mode is arithmetic

VB1L35 = CARRY(VB1_dpr_wadr[7] & VB1_dpr_radr[7] & !VB1L15 # !VB1_dpr_wadr[7] & (VB1_dpr_radr[7] # !VB1L15));


--VB1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9 at LC2_15_D3
--operation mode is arithmetic

VB1L45 = VB1_dpr_radr[8] $ VB1_dpr_wadr[8] $ VB1L35;

--VB1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9COUT at LC2_15_D3
--operation mode is arithmetic

VB1L55 = CARRY(VB1_dpr_radr[8] & VB1_dpr_wadr[8] & !VB1L35 # !VB1_dpr_radr[8] & (VB1_dpr_wadr[8] # !VB1L35));


--VB1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10 at LC3_15_D3
--operation mode is arithmetic

VB1L65 = VB1_dpr_wadr[9] $ VB1_dpr_radr[9] $ !VB1L55;

--VB1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10COUT at LC3_15_D3
--operation mode is arithmetic

VB1L75 = CARRY(VB1_dpr_wadr[9] & VB1_dpr_radr[9] & !VB1L55 # !VB1_dpr_wadr[9] & (VB1_dpr_radr[9] # !VB1L55));


--VB1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11 at LC4_15_D3
--operation mode is arithmetic

VB1L85 = VB1_dpr_radr[10] $ VB1_dpr_wadr[10] $ VB1L75;

--VB1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11COUT at LC4_15_D3
--operation mode is arithmetic

VB1L95 = CARRY(VB1_dpr_radr[10] & VB1_dpr_wadr[10] & !VB1L75 # !VB1_dpr_radr[10] & (VB1_dpr_wadr[10] # !VB1L75));


--VB1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12 at LC5_15_D3
--operation mode is arithmetic

VB1L06 = VB1_dpr_wadr[11] $ VB1_dpr_radr[11] $ !VB1L95;

--VB1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12COUT at LC5_15_D3
--operation mode is arithmetic

VB1L16 = CARRY(VB1_dpr_wadr[11] & VB1_dpr_radr[11] & !VB1L95 # !VB1_dpr_wadr[11] & (VB1_dpr_radr[11] # !VB1L95));


--VB1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13 at LC6_15_D3
--operation mode is arithmetic

VB1L26 = VB1_dpr_radr[12] $ VB1_dpr_wadr[12] $ VB1L16;

--VB1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13COUT at LC6_15_D3
--operation mode is arithmetic

VB1L36 = CARRY(VB1_dpr_radr[12] & VB1_dpr_wadr[12] & !VB1L16 # !VB1_dpr_radr[12] & (VB1_dpr_wadr[12] # !VB1L16));


--VB1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~14 at LC7_15_D3
--operation mode is normal

VB1L46 = VB1_dpr_radr[13] $ VB1_dpr_wadr[13] $ !VB1L36;


--VB1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1 at LC5_2_D3
--operation mode is arithmetic

VB1L29 = VB1_dpr_radr[0] $ VB1_dpr_wadr[0];

--VB1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1COUT at LC5_2_D3
--operation mode is arithmetic

VB1L39 = CARRY(VB1_dpr_radr[0] # !VB1_dpr_wadr[0]);


--VB1L49 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2 at LC6_2_D3
--operation mode is arithmetic

VB1L49 = VB1_dpr_radr[1] $ VB1_dpr_wadr[1] $ !VB1L39;

--VB1L59 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2COUT at LC6_2_D3
--operation mode is arithmetic

VB1L59 = CARRY(VB1_dpr_radr[1] & VB1_dpr_wadr[1] & !VB1L39 # !VB1_dpr_radr[1] & (VB1_dpr_wadr[1] # !VB1L39));


--VB1L69 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3 at LC7_2_D3
--operation mode is arithmetic

VB1L69 = VB1_dpr_wadr[2] $ VB1_dpr_radr[2] $ VB1L59;

--VB1L79 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3COUT at LC7_2_D3
--operation mode is arithmetic

VB1L79 = CARRY(VB1_dpr_wadr[2] & VB1_dpr_radr[2] & !VB1L59 # !VB1_dpr_wadr[2] & (VB1_dpr_radr[2] # !VB1L59));


--VB1L89 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4 at LC8_2_D3
--operation mode is arithmetic

VB1L89 = VB1_dpr_radr[3] $ VB1_dpr_wadr[3] $ !VB1L79;

--VB1L99 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4COUT at LC8_2_D3
--operation mode is arithmetic

VB1L99 = CARRY(VB1_dpr_radr[3] & VB1_dpr_wadr[3] & !VB1L79 # !VB1_dpr_radr[3] & (VB1_dpr_wadr[3] # !VB1L79));


--VB1L001 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5 at LC9_2_D3
--operation mode is arithmetic

VB1L001 = VB1_dpr_radr[4] $ VB1_dpr_wadr[4] $ VB1L99;

--VB1L101 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5COUT at LC9_2_D3
--operation mode is arithmetic

VB1L101 = CARRY(VB1_dpr_radr[4] & (!VB1L99 # !VB1_dpr_wadr[4]) # !VB1_dpr_radr[4] & !VB1_dpr_wadr[4] & !VB1L99);


--VB1L201 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6 at LC10_2_D3
--operation mode is arithmetic

VB1L201 = VB1_dpr_wadr[5] $ VB1_dpr_radr[5] $ !VB1L101;

--VB1L301 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6COUT at LC10_2_D3
--operation mode is arithmetic

VB1L301 = CARRY(VB1_dpr_wadr[5] & (!VB1L101 # !VB1_dpr_radr[5]) # !VB1_dpr_wadr[5] & !VB1_dpr_radr[5] & !VB1L101);


--VB1L401 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7 at LC1_4_D3
--operation mode is arithmetic

VB1L401 = VB1_dpr_radr[6] $ VB1_dpr_wadr[6] $ VB1L301;

--VB1L501 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7COUT at LC1_4_D3
--operation mode is arithmetic

VB1L501 = CARRY(VB1_dpr_radr[6] & (!VB1L301 # !VB1_dpr_wadr[6]) # !VB1_dpr_radr[6] & !VB1_dpr_wadr[6] & !VB1L301);


--VB1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8 at LC2_4_D3
--operation mode is arithmetic

VB1L601 = VB1_dpr_wadr[7] $ VB1_dpr_radr[7] $ !VB1L501;

--VB1L701 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8COUT at LC2_4_D3
--operation mode is arithmetic

VB1L701 = CARRY(VB1_dpr_wadr[7] & (!VB1L501 # !VB1_dpr_radr[7]) # !VB1_dpr_wadr[7] & !VB1_dpr_radr[7] & !VB1L501);


--VB1L801 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9 at LC3_4_D3
--operation mode is arithmetic

VB1L801 = VB1_dpr_radr[8] $ VB1_dpr_wadr[8] $ VB1L701;

--VB1L901 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9COUT at LC3_4_D3
--operation mode is arithmetic

VB1L901 = CARRY(VB1_dpr_radr[8] & (!VB1L701 # !VB1_dpr_wadr[8]) # !VB1_dpr_radr[8] & !VB1_dpr_wadr[8] & !VB1L701);


--VB1L011 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10 at LC4_4_D3
--operation mode is arithmetic

VB1L011 = VB1_dpr_wadr[9] $ VB1_dpr_radr[9] $ !VB1L901;

--VB1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10COUT at LC4_4_D3
--operation mode is arithmetic

VB1L111 = CARRY(VB1_dpr_wadr[9] & (!VB1L901 # !VB1_dpr_radr[9]) # !VB1_dpr_wadr[9] & !VB1_dpr_radr[9] & !VB1L901);


--VB1L211 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11 at LC5_4_D3
--operation mode is arithmetic

VB1L211 = VB1_dpr_wadr[10] $ VB1_dpr_radr[10] $ VB1L111;

--VB1L311 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11COUT at LC5_4_D3
--operation mode is arithmetic

VB1L311 = CARRY(VB1_dpr_wadr[10] & VB1_dpr_radr[10] & !VB1L111 # !VB1_dpr_wadr[10] & (VB1_dpr_radr[10] # !VB1L111));


--VB1L411 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12 at LC6_4_D3
--operation mode is arithmetic

VB1L411 = VB1_dpr_radr[11] $ VB1_dpr_wadr[11] $ !VB1L311;

--VB1L511 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12COUT at LC6_4_D3
--operation mode is arithmetic

VB1L511 = CARRY(VB1_dpr_radr[11] & VB1_dpr_wadr[11] & !VB1L311 # !VB1_dpr_radr[11] & (VB1_dpr_wadr[11] # !VB1L311));


--VB1L611 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~13 at LC7_4_D3
--operation mode is normal

VB1L611 = VB1_dpr_wadr[12] $ VB1L511 $ VB1_dpr_radr[12];


--YB1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~1 at LC1_3_A1
--operation mode is arithmetic

YB1L35 = !YB1_ina[1];

--YB1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~1COUT at LC1_3_A1
--operation mode is arithmetic

YB1L45 = CARRY(YB1_ina[1]);


--YB1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~2 at LC2_3_A1
--operation mode is arithmetic

YB1L55 = YB1_ina[2] $ !YB1L45;

--YB1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~2COUT at LC2_3_A1
--operation mode is arithmetic

YB1L65 = CARRY(!YB1_ina[2] & !YB1L45);


--YB1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~3 at LC3_3_A1
--operation mode is arithmetic

YB1L75 = YB1_ina[3] $ !YB1L65;

--YB1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~3COUT at LC3_3_A1
--operation mode is arithmetic

YB1L85 = CARRY(YB1_ina[3] & !YB1L65);


--YB1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~4 at LC4_3_A1
--operation mode is arithmetic

YB1L95 = YB1_ina[4] $ YB1L85;

--YB1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~4COUT at LC4_3_A1
--operation mode is arithmetic

YB1L06 = CARRY(!YB1L85 # !YB1_ina[4]);


--YB1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~5 at LC5_3_A1
--operation mode is arithmetic

YB1L16 = YB1_ina[5] $ !YB1L06;

--YB1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~5COUT at LC5_3_A1
--operation mode is arithmetic

YB1L26 = CARRY(YB1_ina[5] & !YB1L06);


--YB1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~6 at LC6_3_A1
--operation mode is arithmetic

YB1L36 = YB1_ina[6] $ YB1L26;

--YB1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~6COUT at LC6_3_A1
--operation mode is arithmetic

YB1L46 = CARRY(!YB1L26 # !YB1_ina[6]);


--YB1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~7 at LC7_3_A1
--operation mode is arithmetic

YB1L56 = YB1_ina[7] $ !YB1L46;

--YB1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~7COUT at LC7_3_A1
--operation mode is arithmetic

YB1L66 = CARRY(YB1_ina[7] & !YB1L46);


--YB1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~8 at LC8_3_A1
--operation mode is arithmetic

YB1L76 = YB1_ina[8] $ YB1L66;

--YB1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~8COUT at LC8_3_A1
--operation mode is arithmetic

YB1L86 = CARRY(!YB1L66 # !YB1_ina[8]);


--YB1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~9 at LC9_3_A1
--operation mode is arithmetic

YB1L96 = YB1_ina[9] $ !YB1L86;

--YB1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~9COUT at LC9_3_A1
--operation mode is arithmetic

YB1L07 = CARRY(YB1_ina[9] & !YB1L86);


--YB1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~10 at LC10_3_A1
--operation mode is normal

YB1L17 = YB1L07;


--YB1L131 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~1 at LC1_9_A1
--operation mode is arithmetic

YB1L131 = !YB1_ina[1];

--YB1L231 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~1COUT at LC1_9_A1
--operation mode is arithmetic

YB1L231 = CARRY(YB1_ina[1]);


--YB1L331 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~2 at LC2_9_A1
--operation mode is arithmetic

YB1L331 = YB1_ina[2] $ YB1L231;

--YB1L431 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~2COUT at LC2_9_A1
--operation mode is arithmetic

YB1L431 = CARRY(!YB1L231 # !YB1_ina[2]);


--YB1L531 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~3 at LC3_9_A1
--operation mode is arithmetic

YB1L531 = YB1_ina[3] $ !YB1L431;

--YB1L631 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~3COUT at LC3_9_A1
--operation mode is arithmetic

YB1L631 = CARRY(YB1_ina[3] & !YB1L431);


--YB1L731 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~4 at LC4_9_A1
--operation mode is arithmetic

YB1L731 = YB1_ina[4] $ YB1L631;

--YB1L831 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~4COUT at LC4_9_A1
--operation mode is arithmetic

YB1L831 = CARRY(!YB1L631 # !YB1_ina[4]);


--YB1L931 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~5 at LC5_9_A1
--operation mode is arithmetic

YB1L931 = YB1_ina[5] $ !YB1L831;

--YB1L041 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~5COUT at LC5_9_A1
--operation mode is arithmetic

YB1L041 = CARRY(YB1_ina[5] & !YB1L831);


--YB1L141 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~6 at LC6_9_A1
--operation mode is arithmetic

YB1L141 = YB1_ina[6] $ !YB1L041;

--YB1L241 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~6COUT at LC6_9_A1
--operation mode is arithmetic

YB1L241 = CARRY(!YB1_ina[6] & !YB1L041);


--YB1L341 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~7 at LC7_9_A1
--operation mode is arithmetic

YB1L341 = YB1_ina[7] $ !YB1L241;

--YB1L441 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~7COUT at LC7_9_A1
--operation mode is arithmetic

YB1L441 = CARRY(YB1_ina[7] & !YB1L241);


--YB1L541 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~8 at LC8_9_A1
--operation mode is arithmetic

YB1L541 = YB1_ina[8] $ YB1L441;

--YB1L641 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~8COUT at LC8_9_A1
--operation mode is arithmetic

YB1L641 = CARRY(!YB1L441 # !YB1_ina[8]);


--YB1L741 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~9 at LC9_9_A1
--operation mode is arithmetic

YB1L741 = YB1_ina[9] $ !YB1L641;

--YB1L841 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~9COUT at LC9_9_A1
--operation mode is arithmetic

YB1L841 = CARRY(YB1_ina[9] & !YB1L641);


--YB1L941 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~10 at LC10_9_A1
--operation mode is normal

YB1L941 = YB1L841;


--XE2L1 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2 at LC1_15_L1
--operation mode is arithmetic

XE2L1 = MB21_q[0] $ WE2_i12;

--XE2L2 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2COUT at LC1_15_L1
--operation mode is arithmetic

XE2L2 = CARRY(WE2_i12 # !MB21_q[0]);


--XE2L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3 at LC2_15_L1
--operation mode is arithmetic

XE2L3 = MB21_q[1] $ WE2_i11 $ !XE2L2;

--XE2L4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3COUT at LC2_15_L1
--operation mode is arithmetic

XE2L4 = CARRY(MB21_q[1] & (!XE2L2 # !WE2_i11) # !MB21_q[1] & !WE2_i11 & !XE2L2);


--XE2L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4 at LC3_15_L1
--operation mode is arithmetic

XE2L5 = WE2_i10 $ MB21_q[2] $ XE2L4;

--XE2L6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4COUT at LC3_15_L1
--operation mode is arithmetic

XE2L6 = CARRY(WE2_i10 & (!XE2L4 # !MB21_q[2]) # !WE2_i10 & !MB21_q[2] & !XE2L4);


--XE2L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5 at LC4_15_L1
--operation mode is arithmetic

XE2L7 = WE2_i9 $ MB21_q[3] $ !XE2L6;

--XE2L8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5COUT at LC4_15_L1
--operation mode is arithmetic

XE2L8 = CARRY(WE2_i9 & MB21_q[3] & !XE2L6 # !WE2_i9 & (MB21_q[3] # !XE2L6));


--XE2L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6 at LC5_15_L1
--operation mode is arithmetic

XE2L9 = WE2_i8 $ MB21_q[4] $ XE2L8;

--XE2L01 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6COUT at LC5_15_L1
--operation mode is arithmetic

XE2L01 = CARRY(WE2_i8 & (!XE2L8 # !MB21_q[4]) # !WE2_i8 & !MB21_q[4] & !XE2L8);


--XE2L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7 at LC6_15_L1
--operation mode is arithmetic

XE2L11 = WE2_i7 $ MB21_q[5] $ !XE2L01;

--XE2L21 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7COUT at LC6_15_L1
--operation mode is arithmetic

XE2L21 = CARRY(WE2_i7 & MB21_q[5] & !XE2L01 # !WE2_i7 & (MB21_q[5] # !XE2L01));


--XE2L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8 at LC7_15_L1
--operation mode is arithmetic

XE2L31 = MB21_q[6] $ WE2_i6 $ XE2L21;

--XE2L41 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8COUT at LC7_15_L1
--operation mode is arithmetic

XE2L41 = CARRY(MB21_q[6] & WE2_i6 & !XE2L21 # !MB21_q[6] & (WE2_i6 # !XE2L21));


--XE2L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9 at LC8_15_L1
--operation mode is arithmetic

XE2L51 = WE2_i5 $ MB21_q[7] $ !XE2L41;

--XE2L61 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9COUT at LC8_15_L1
--operation mode is arithmetic

XE2L61 = CARRY(WE2_i5 & MB21_q[7] & !XE2L41 # !WE2_i5 & (MB21_q[7] # !XE2L41));


--XE2L71 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10 at LC9_15_L1
--operation mode is arithmetic

XE2L71 = MB21_q[8] $ WE2_i4 $ XE2L61;

--XE2L81 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10COUT at LC9_15_L1
--operation mode is arithmetic

XE2L81 = CARRY(MB21_q[8] & WE2_i4 & !XE2L61 # !MB21_q[8] & (WE2_i4 # !XE2L61));


--XE2L91 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~11 at LC10_15_L1
--operation mode is normal

XE2L91 = VE2L31Q $ XE2L81 $ !MB21_q[9];


--XE1L1 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2 at LC1_16_N1
--operation mode is arithmetic

XE1L1 = WE1_i12 $ MB11_q[0];

--XE1L2 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2COUT at LC1_16_N1
--operation mode is arithmetic

XE1L2 = CARRY(WE1_i12 # !MB11_q[0]);


--XE1L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3 at LC2_16_N1
--operation mode is arithmetic

XE1L3 = WE1_i11 $ MB11_q[1] $ !XE1L2;

--XE1L4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3COUT at LC2_16_N1
--operation mode is arithmetic

XE1L4 = CARRY(WE1_i11 & MB11_q[1] & !XE1L2 # !WE1_i11 & (MB11_q[1] # !XE1L2));


--XE1L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4 at LC3_16_N1
--operation mode is arithmetic

XE1L5 = WE1_i10 $ MB11_q[2] $ XE1L4;

--XE1L6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4COUT at LC3_16_N1
--operation mode is arithmetic

XE1L6 = CARRY(WE1_i10 & (!XE1L4 # !MB11_q[2]) # !WE1_i10 & !MB11_q[2] & !XE1L4);


--XE1L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5 at LC4_16_N1
--operation mode is arithmetic

XE1L7 = WE1_i9 $ MB11_q[3] $ !XE1L6;

--XE1L8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5COUT at LC4_16_N1
--operation mode is arithmetic

XE1L8 = CARRY(WE1_i9 & MB11_q[3] & !XE1L6 # !WE1_i9 & (MB11_q[3] # !XE1L6));


--XE1L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6 at LC5_16_N1
--operation mode is arithmetic

XE1L9 = WE1_i8 $ MB11_q[4] $ XE1L8;

--XE1L01 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6COUT at LC5_16_N1
--operation mode is arithmetic

XE1L01 = CARRY(WE1_i8 & (!XE1L8 # !MB11_q[4]) # !WE1_i8 & !MB11_q[4] & !XE1L8);


--XE1L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7 at LC6_16_N1
--operation mode is arithmetic

XE1L11 = WE1_i7 $ MB11_q[5] $ !XE1L01;

--XE1L21 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7COUT at LC6_16_N1
--operation mode is arithmetic

XE1L21 = CARRY(WE1_i7 & MB11_q[5] & !XE1L01 # !WE1_i7 & (MB11_q[5] # !XE1L01));


--XE1L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8 at LC7_16_N1
--operation mode is arithmetic

XE1L31 = WE1_i6 $ MB11_q[6] $ XE1L21;

--XE1L41 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8COUT at LC7_16_N1
--operation mode is arithmetic

XE1L41 = CARRY(WE1_i6 & (!XE1L21 # !MB11_q[6]) # !WE1_i6 & !MB11_q[6] & !XE1L21);


--XE1L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9 at LC8_16_N1
--operation mode is arithmetic

XE1L51 = WE1_i5 $ MB11_q[7] $ !XE1L41;

--XE1L61 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9COUT at LC8_16_N1
--operation mode is arithmetic

XE1L61 = CARRY(WE1_i5 & MB11_q[7] & !XE1L41 # !WE1_i5 & (MB11_q[7] # !XE1L41));


--XE1L71 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10 at LC9_16_N1
--operation mode is arithmetic

XE1L71 = WE1_i4 $ MB11_q[8] $ XE1L61;

--XE1L81 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10COUT at LC9_16_N1
--operation mode is arithmetic

XE1L81 = CARRY(WE1_i4 & (!XE1L61 # !MB11_q[8]) # !WE1_i4 & !MB11_q[8] & !XE1L61);


--XE1L91 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~11 at LC10_16_N1
--operation mode is normal

XE1L91 = VE1L31Q $ XE1L81 $ !MB11_q[9];


--DD63_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC6_14_E1
--operation mode is arithmetic

DD63_sout_node[0]_lut_out = COM_AD_D[9] $ DD33L1;
DD63_sout_node[0] = DFFE(DD63_sout_node[0]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst9, , );

--DD63L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC6_14_E1
--operation mode is arithmetic

DD63L3 = CARRY(COM_AD_D[9] & DD33L1);


--DD63_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC7_14_E1
--operation mode is arithmetic

DD63_sout_node[1]_lut_out = DD33L3 $ COM_AD_D[10] $ DD63L3;
DD63_sout_node[1] = DFFE(DD63_sout_node[1]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst9, , );

--DD63L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC7_14_E1
--operation mode is arithmetic

DD63L5 = CARRY(DD33L3 & !COM_AD_D[10] & !DD63L3 # !DD33L3 & (!DD63L3 # !COM_AD_D[10]));


--DD63_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC8_14_E1
--operation mode is arithmetic

DD63_sout_node[2]_lut_out = COM_AD_D[11] $ DD33L4 $ !DD63L5;
DD63_sout_node[2] = DFFE(DD63_sout_node[2]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst9, , );

--DD63L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC8_14_E1
--operation mode is arithmetic

DD63L7 = CARRY(COM_AD_D[11] & (DD33L4 # !DD63L5) # !COM_AD_D[11] & DD33L4 & !DD63L5);


--DD63_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC9_14_E1
--operation mode is arithmetic

DD63_sout_node[3]_lut_out = DD33L5 $ DD63_sout_node[3] $ DD63L7;
DD63_sout_node[3] = DFFE(DD63_sout_node[3]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst9, , );

--DD63L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC9_14_E1
--operation mode is arithmetic

DD63L9 = CARRY(DD33L5 $ !DD63_sout_node[3] # !DD63L7);


--DD63_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC10_14_E1
--operation mode is normal

DD63_sout_node[4]_lut_out = DD33L6 $ DD63L9 $ !DD63_sout_node[4];
DD63_sout_node[4] = DFFE(DD63_sout_node[4]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst9, , );


--DD03_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_15_E1
--operation mode is arithmetic

DD03_sout_node[0]_lut_out = COM_AD_D[4] $ DD03_sout_node[0];
DD03_sout_node[0] = DFFE(DD03_sout_node[0]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst9, , );

--DD03L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_15_E1
--operation mode is arithmetic

DD03L3 = CARRY(COM_AD_D[4] & DD03_sout_node[0]);


--DD03_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_15_E1
--operation mode is arithmetic

DD03_sout_node[1]_lut_out = COM_AD_D[5] $ DD03_sout_node[1] $ DD03L3;
DD03_sout_node[1] = DFFE(DD03_sout_node[1]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst9, , );

--DD03L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_15_E1
--operation mode is arithmetic

DD03L5 = CARRY(COM_AD_D[5] & !DD03_sout_node[1] & !DD03L3 # !COM_AD_D[5] & (!DD03L3 # !DD03_sout_node[1]));


--DD03_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_15_E1
--operation mode is arithmetic

DD03_sout_node[2]_lut_out = DD03_sout_node[2] $ COM_AD_D[6] $ !DD03L5;
DD03_sout_node[2] = DFFE(DD03_sout_node[2]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst9, , );

--DD03L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_15_E1
--operation mode is arithmetic

DD03L7 = CARRY(DD03_sout_node[2] & (COM_AD_D[6] # !DD03L5) # !DD03_sout_node[2] & COM_AD_D[6] & !DD03L5);


--DD03_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_15_E1
--operation mode is arithmetic

DD03_sout_node[3]_lut_out = COM_AD_D[7] $ DD03_sout_node[3] $ DD03L7;
DD03_sout_node[3] = DFFE(DD03_sout_node[3]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst9, , );

--DD03L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_15_E1
--operation mode is arithmetic

DD03L9 = CARRY(COM_AD_D[7] & !DD03_sout_node[3] & !DD03L7 # !COM_AD_D[7] & (!DD03L7 # !DD03_sout_node[3]));


--DD03_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_15_E1
--operation mode is arithmetic

DD03_sout_node[4]_lut_out = COM_AD_D[8] $ DD03_sout_node[4] $ !DD03L9;
DD03_sout_node[4] = DFFE(DD03_sout_node[4]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst9, , );

--DD03L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC5_15_E1
--operation mode is arithmetic

DD03L11 = CARRY(COM_AD_D[8] & (DD03_sout_node[4] # !DD03L9) # !COM_AD_D[8] & DD03_sout_node[4] & !DD03L9);


--DD03_sout_node[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_15_E1
--operation mode is normal

DD03_sout_node[5]_lut_out = DD03L11;
DD03_sout_node[5] = DFFE(DD03_sout_node[5]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst9, , );


--DD72_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC1_4_E1
--operation mode is arithmetic

DD72_sout_node[0]_lut_out = COM_AD_D[9] $ DD42L1;
DD72_sout_node[0] = DFFE(DD72_sout_node[0]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst6, , );

--DD72L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_4_E1
--operation mode is arithmetic

DD72L3 = CARRY(COM_AD_D[9] & DD42L1);


--DD72_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC2_4_E1
--operation mode is arithmetic

DD72_sout_node[1]_lut_out = COM_AD_D[10] $ DD42L3 $ DD72L3;
DD72_sout_node[1] = DFFE(DD72_sout_node[1]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst6, , );

--DD72L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_4_E1
--operation mode is arithmetic

DD72L5 = CARRY(COM_AD_D[10] & !DD42L3 & !DD72L3 # !COM_AD_D[10] & (!DD72L3 # !DD42L3));


--DD72_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC3_4_E1
--operation mode is arithmetic

DD72_sout_node[2]_lut_out = COM_AD_D[11] $ DD42L4 $ !DD72L5;
DD72_sout_node[2] = DFFE(DD72_sout_node[2]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst6, , );

--DD72L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_4_E1
--operation mode is arithmetic

DD72L7 = CARRY(COM_AD_D[11] & (DD42L4 # !DD72L5) # !COM_AD_D[11] & DD42L4 & !DD72L5);


--DD72_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC4_4_E1
--operation mode is arithmetic

DD72_sout_node[3]_lut_out = DD42L5 $ DD72_sout_node[3] $ DD72L7;
DD72_sout_node[3] = DFFE(DD72_sout_node[3]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst6, , );

--DD72L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_4_E1
--operation mode is arithmetic

DD72L9 = CARRY(DD42L5 $ !DD72_sout_node[3] # !DD72L7);


--DD72_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC5_4_E1
--operation mode is normal

DD72_sout_node[4]_lut_out = DD72_sout_node[4] $ DD72L9 $ !DD42L6;
DD72_sout_node[4] = DFFE(DD72_sout_node[4]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst6, , );


--DD12_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC5_5_E1
--operation mode is arithmetic

DD12_sout_node[0]_lut_out = COM_AD_D[4] $ DD12_sout_node[0];
DD12_sout_node[0] = DFFE(DD12_sout_node[0]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst6, , );

--DD12L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_5_E1
--operation mode is arithmetic

DD12L3 = CARRY(COM_AD_D[4] & DD12_sout_node[0]);


--DD12_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC6_5_E1
--operation mode is arithmetic

DD12_sout_node[1]_lut_out = COM_AD_D[5] $ DD12_sout_node[1] $ DD12L3;
DD12_sout_node[1] = DFFE(DD12_sout_node[1]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst6, , );

--DD12L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_5_E1
--operation mode is arithmetic

DD12L5 = CARRY(COM_AD_D[5] & !DD12_sout_node[1] & !DD12L3 # !COM_AD_D[5] & (!DD12L3 # !DD12_sout_node[1]));


--DD12_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC7_5_E1
--operation mode is arithmetic

DD12_sout_node[2]_lut_out = COM_AD_D[6] $ DD12_sout_node[2] $ !DD12L5;
DD12_sout_node[2] = DFFE(DD12_sout_node[2]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst6, , );

--DD12L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_5_E1
--operation mode is arithmetic

DD12L7 = CARRY(COM_AD_D[6] & (DD12_sout_node[2] # !DD12L5) # !COM_AD_D[6] & DD12_sout_node[2] & !DD12L5);


--DD12_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC8_5_E1
--operation mode is arithmetic

DD12_sout_node[3]_lut_out = COM_AD_D[7] $ DD12_sout_node[3] $ DD12L7;
DD12_sout_node[3] = DFFE(DD12_sout_node[3]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst6, , );

--DD12L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_5_E1
--operation mode is arithmetic

DD12L9 = CARRY(COM_AD_D[7] & !DD12_sout_node[3] & !DD12L7 # !COM_AD_D[7] & (!DD12L7 # !DD12_sout_node[3]));


--DD12_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC9_5_E1
--operation mode is arithmetic

DD12_sout_node[4]_lut_out = COM_AD_D[8] $ DD12_sout_node[4] $ !DD12L9;
DD12_sout_node[4] = DFFE(DD12_sout_node[4]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst6, , );

--DD12L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC9_5_E1
--operation mode is arithmetic

DD12L11 = CARRY(COM_AD_D[8] & (DD12_sout_node[4] # !DD12L9) # !COM_AD_D[8] & DD12_sout_node[4] & !DD12L9);


--DD12_sout_node[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC10_5_E1
--operation mode is normal

DD12_sout_node[5]_lut_out = DD12L11;
DD12_sout_node[5] = DFFE(DD12_sout_node[5]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst6, , );


--DD81_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC1_8_E1
--operation mode is arithmetic

DD81_sout_node[0]_lut_out = COM_AD_D[9] $ DD51L1;
DD81_sout_node[0] = DFFE(DD81_sout_node[0]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst8, , );

--DD81L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_8_E1
--operation mode is arithmetic

DD81L3 = CARRY(COM_AD_D[9] & DD51L1);


--DD81_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC2_8_E1
--operation mode is arithmetic

DD81_sout_node[1]_lut_out = COM_AD_D[10] $ DD51L3 $ DD81L3;
DD81_sout_node[1] = DFFE(DD81_sout_node[1]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst8, , );

--DD81L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_8_E1
--operation mode is arithmetic

DD81L5 = CARRY(COM_AD_D[10] & !DD51L3 & !DD81L3 # !COM_AD_D[10] & (!DD81L3 # !DD51L3));


--DD81_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC3_8_E1
--operation mode is arithmetic

DD81_sout_node[2]_lut_out = COM_AD_D[11] $ DD51L4 $ !DD81L5;
DD81_sout_node[2] = DFFE(DD81_sout_node[2]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst8, , );

--DD81L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_8_E1
--operation mode is arithmetic

DD81L7 = CARRY(COM_AD_D[11] & (DD51L4 # !DD81L5) # !COM_AD_D[11] & DD51L4 & !DD81L5);


--DD81_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC4_8_E1
--operation mode is arithmetic

DD81_sout_node[3]_lut_out = DD51L5 $ DD81_sout_node[3] $ DD81L7;
DD81_sout_node[3] = DFFE(DD81_sout_node[3]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst8, , );

--DD81L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_8_E1
--operation mode is arithmetic

DD81L9 = CARRY(DD51L5 $ !DD81_sout_node[3] # !DD81L7);


--DD81_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC5_8_E1
--operation mode is normal

DD81_sout_node[4]_lut_out = DD81_sout_node[4] $ DD81L9 $ !DD51L6;
DD81_sout_node[4] = DFFE(DD81_sout_node[4]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst8, , );


--DD21_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC5_9_E1
--operation mode is arithmetic

DD21_sout_node[0]_lut_out = COM_AD_D[4] $ DD21_sout_node[0];
DD21_sout_node[0] = DFFE(DD21_sout_node[0]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst8, , );

--DD21L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_9_E1
--operation mode is arithmetic

DD21L3 = CARRY(COM_AD_D[4] & DD21_sout_node[0]);


--DD21_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC6_9_E1
--operation mode is arithmetic

DD21_sout_node[1]_lut_out = COM_AD_D[5] $ DD21_sout_node[1] $ DD21L3;
DD21_sout_node[1] = DFFE(DD21_sout_node[1]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst8, , );

--DD21L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_9_E1
--operation mode is arithmetic

DD21L5 = CARRY(COM_AD_D[5] & !DD21_sout_node[1] & !DD21L3 # !COM_AD_D[5] & (!DD21L3 # !DD21_sout_node[1]));


--DD21_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC7_9_E1
--operation mode is arithmetic

DD21_sout_node[2]_lut_out = COM_AD_D[6] $ DD21_sout_node[2] $ !DD21L5;
DD21_sout_node[2] = DFFE(DD21_sout_node[2]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst8, , );

--DD21L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_9_E1
--operation mode is arithmetic

DD21L7 = CARRY(COM_AD_D[6] & (DD21_sout_node[2] # !DD21L5) # !COM_AD_D[6] & DD21_sout_node[2] & !DD21L5);


--DD21_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC8_9_E1
--operation mode is arithmetic

DD21_sout_node[3]_lut_out = DD21_sout_node[3] $ COM_AD_D[7] $ DD21L7;
DD21_sout_node[3] = DFFE(DD21_sout_node[3]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst8, , );

--DD21L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_9_E1
--operation mode is arithmetic

DD21L9 = CARRY(DD21_sout_node[3] & !COM_AD_D[7] & !DD21L7 # !DD21_sout_node[3] & (!DD21L7 # !COM_AD_D[7]));


--DD21_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC9_9_E1
--operation mode is arithmetic

DD21_sout_node[4]_lut_out = COM_AD_D[8] $ DD21_sout_node[4] $ !DD21L9;
DD21_sout_node[4] = DFFE(DD21_sout_node[4]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst8, , );

--DD21L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC9_9_E1
--operation mode is arithmetic

DD21L11 = CARRY(COM_AD_D[8] & (DD21_sout_node[4] # !DD21L9) # !COM_AD_D[8] & DD21_sout_node[4] & !DD21L9);


--DD21_sout_node[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC10_9_E1
--operation mode is normal

DD21_sout_node[5]_lut_out = DD21L11;
DD21_sout_node[5] = DFFE(DD21_sout_node[5]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst8, , );


--DD9_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC6_2_E1
--operation mode is arithmetic

DD9_sout_node[0]_lut_out = COM_AD_D[9] $ DD6L1;
DD9_sout_node[0] = DFFE(DD9_sout_node[0]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst7, , );

--DD9L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC6_2_E1
--operation mode is arithmetic

DD9L3 = CARRY(COM_AD_D[9] & DD6L1);


--DD9_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC7_2_E1
--operation mode is arithmetic

DD9_sout_node[1]_lut_out = COM_AD_D[10] $ DD6L3 $ DD9L3;
DD9_sout_node[1] = DFFE(DD9_sout_node[1]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst7, , );

--DD9L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC7_2_E1
--operation mode is arithmetic

DD9L5 = CARRY(COM_AD_D[10] & !DD6L3 & !DD9L3 # !COM_AD_D[10] & (!DD9L3 # !DD6L3));


--DD9_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC8_2_E1
--operation mode is arithmetic

DD9_sout_node[2]_lut_out = COM_AD_D[11] $ DD6L4 $ !DD9L5;
DD9_sout_node[2] = DFFE(DD9_sout_node[2]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst7, , );

--DD9L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC8_2_E1
--operation mode is arithmetic

DD9L7 = CARRY(COM_AD_D[11] & (DD6L4 # !DD9L5) # !COM_AD_D[11] & DD6L4 & !DD9L5);


--DD9_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC9_2_E1
--operation mode is arithmetic

DD9_sout_node[3]_lut_out = DD6L5 $ DD9_sout_node[3] $ DD9L7;
DD9_sout_node[3] = DFFE(DD9_sout_node[3]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst7, , );

--DD9L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC9_2_E1
--operation mode is arithmetic

DD9L9 = CARRY(DD6L5 $ !DD9_sout_node[3] # !DD9L7);


--DD9_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC10_2_E1
--operation mode is normal

DD9_sout_node[4]_lut_out = DD9_sout_node[4] $ DD9L9 $ !DD6L6;
DD9_sout_node[4] = DFFE(DD9_sout_node[4]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst7, , );


--DD3_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC5_7_E1
--operation mode is arithmetic

DD3_sout_node[0]_lut_out = COM_AD_D[4] $ DD3_sout_node[0];
DD3_sout_node[0] = DFFE(DD3_sout_node[0]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst7, , );

--DD3L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_7_E1
--operation mode is arithmetic

DD3L3 = CARRY(COM_AD_D[4] & DD3_sout_node[0]);


--DD3_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC6_7_E1
--operation mode is arithmetic

DD3_sout_node[1]_lut_out = COM_AD_D[5] $ DD3_sout_node[1] $ DD3L3;
DD3_sout_node[1] = DFFE(DD3_sout_node[1]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst7, , );

--DD3L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_7_E1
--operation mode is arithmetic

DD3L5 = CARRY(COM_AD_D[5] & !DD3_sout_node[1] & !DD3L3 # !COM_AD_D[5] & (!DD3L3 # !DD3_sout_node[1]));


--DD3_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC7_7_E1
--operation mode is arithmetic

DD3_sout_node[2]_lut_out = COM_AD_D[6] $ DD3_sout_node[2] $ !DD3L5;
DD3_sout_node[2] = DFFE(DD3_sout_node[2]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst7, , );

--DD3L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_7_E1
--operation mode is arithmetic

DD3L7 = CARRY(COM_AD_D[6] & (DD3_sout_node[2] # !DD3L5) # !COM_AD_D[6] & DD3_sout_node[2] & !DD3L5);


--DD3_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC8_7_E1
--operation mode is arithmetic

DD3_sout_node[3]_lut_out = COM_AD_D[7] $ DD3_sout_node[3] $ DD3L7;
DD3_sout_node[3] = DFFE(DD3_sout_node[3]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst7, , );

--DD3L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_7_E1
--operation mode is arithmetic

DD3L9 = CARRY(COM_AD_D[7] & !DD3_sout_node[3] & !DD3L7 # !COM_AD_D[7] & (!DD3L7 # !DD3_sout_node[3]));


--DD3_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC9_7_E1
--operation mode is arithmetic

DD3_sout_node[4]_lut_out = DD3_sout_node[4] $ COM_AD_D[8] $ !DD3L9;
DD3_sout_node[4] = DFFE(DD3_sout_node[4]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst7, , );

--DD3L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC9_7_E1
--operation mode is arithmetic

DD3L11 = CARRY(DD3_sout_node[4] & (COM_AD_D[8] # !DD3L9) # !DD3_sout_node[4] & COM_AD_D[8] & !DD3L9);


--DD3_sout_node[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC10_7_E1
--operation mode is normal

DD3_sout_node[5]_lut_out = DD3L11;
DD3_sout_node[5] = DFFE(DD3_sout_node[5]_lut_out, GLOBAL(AF1_outclock0), !DC1_inst7, , );


--VD1L23 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1COMBOUT at LC4_12_J4
--operation mode is arithmetic

VD1L23 = VCC;

--VD1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1 at LC4_12_J4
--operation mode is arithmetic

VD1L13 = CARRY(!VD1L4);


--VD1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2 at LC5_12_J4
--operation mode is arithmetic

VD1L33 = VD1L6 $ !VD1L13;

--VD1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2COUT at LC5_12_J4
--operation mode is arithmetic

VD1L43 = CARRY(VD1L6 # !VD1L13);


--VD1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3 at LC6_12_J4
--operation mode is arithmetic

VD1L53 = VD1L8 $ VD1L43;

--VD1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3COUT at LC6_12_J4
--operation mode is arithmetic

VD1L63 = CARRY(!VD1L8 & !VD1L43);


--VD1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4 at LC7_12_J4
--operation mode is arithmetic

VD1L73 = VD1L01 $ !VD1L63;

--VD1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4COUT at LC7_12_J4
--operation mode is arithmetic

VD1L83 = CARRY(VD1L01 # !VD1L63);


--VD1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5 at LC8_12_J4
--operation mode is arithmetic

VD1L93 = VD1L21 $ VD1L83;

--VD1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5COUT at LC8_12_J4
--operation mode is arithmetic

VD1L04 = CARRY(!VD1L21 & !VD1L83);


--VD1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6 at LC9_12_J4
--operation mode is arithmetic

VD1L14 = VD1L41 $ !VD1L04;

--VD1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6COUT at LC9_12_J4
--operation mode is arithmetic

VD1L24 = CARRY(VD1L41 # !VD1L04);


--VD1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7 at LC10_12_J4
--operation mode is arithmetic

VD1L34 = VD1L61 $ VD1L24;

--VD1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7COUT at LC10_12_J4
--operation mode is arithmetic

VD1L44 = CARRY(!VD1L61 & !VD1L24);


--VD1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8 at LC1_14_J4
--operation mode is arithmetic

VD1L54 = VD1L81 $ !VD1L44;

--VD1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8COUT at LC1_14_J4
--operation mode is arithmetic

VD1L64 = CARRY(VD1L81 # !VD1L44);


--VD1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9 at LC2_14_J4
--operation mode is arithmetic

VD1L74 = VD1L02 $ VD1L64;

--VD1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9COUT at LC2_14_J4
--operation mode is arithmetic

VD1L84 = CARRY(!VD1L02 & !VD1L64);


--VD1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10 at LC3_14_J4
--operation mode is arithmetic

VD1L94 = VD1L22 $ !VD1L84;

--VD1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10COUT at LC3_14_J4
--operation mode is arithmetic

VD1L05 = CARRY(VD1L22 # !VD1L84);


--VD1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11 at LC4_14_J4
--operation mode is arithmetic

VD1L15 = VD1L42 $ VD1L05;

--VD1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11COUT at LC4_14_J4
--operation mode is arithmetic

VD1L25 = CARRY(!VD1L42 & !VD1L05);


--VD1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12 at LC5_14_J4
--operation mode is arithmetic

VD1L35 = VD1L62 $ !VD1L25;

--VD1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12COUT at LC5_14_J4
--operation mode is arithmetic

VD1L45 = CARRY(VD1L62 # !VD1L25);


--VD1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13 at LC6_14_J4
--operation mode is arithmetic

VD1L55 = VD1L82 $ VD1L45;

--VD1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13COUT at LC6_14_J4
--operation mode is arithmetic

VD1L65 = CARRY(!VD1L82 & !VD1L45);


--VD1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~14 at LC7_14_J4
--operation mode is normal

VD1L75 = VD1L65 $ VD1L03;


--JE1L96 is daq:inst_daq|ahb_master:inst_ahb_master|i~185 at LC1_12_O2
--operation mode is arithmetic

JE1L96 = !JE1_haddr[2];

--JE1L07 is daq:inst_daq|ahb_master:inst_ahb_master|i~185COUT at LC1_12_O2
--operation mode is arithmetic

JE1L07 = CARRY(JE1_haddr[2]);


--JE1L17 is daq:inst_daq|ahb_master:inst_ahb_master|i~186 at LC2_12_O2
--operation mode is arithmetic

JE1L17 = JE1_haddr[3] $ JE1L07;

--JE1L27 is daq:inst_daq|ahb_master:inst_ahb_master|i~186COUT at LC2_12_O2
--operation mode is arithmetic

JE1L27 = CARRY(!JE1L07 # !JE1_haddr[3]);


--JE1L37 is daq:inst_daq|ahb_master:inst_ahb_master|i~187 at LC3_12_O2
--operation mode is arithmetic

JE1L37 = JE1_haddr[4] $ !JE1L27;

--JE1L47 is daq:inst_daq|ahb_master:inst_ahb_master|i~187COUT at LC3_12_O2
--operation mode is arithmetic

JE1L47 = CARRY(JE1_haddr[4] & !JE1L27);


--JE1L57 is daq:inst_daq|ahb_master:inst_ahb_master|i~188 at LC4_12_O2
--operation mode is arithmetic

JE1L57 = JE1_haddr[5] $ JE1L47;

--JE1L67 is daq:inst_daq|ahb_master:inst_ahb_master|i~188COUT at LC4_12_O2
--operation mode is arithmetic

JE1L67 = CARRY(!JE1L47 # !JE1_haddr[5]);


--JE1L77 is daq:inst_daq|ahb_master:inst_ahb_master|i~189 at LC5_12_O2
--operation mode is arithmetic

JE1L77 = JE1_haddr[6] $ !JE1L67;

--JE1L87 is daq:inst_daq|ahb_master:inst_ahb_master|i~189COUT at LC5_12_O2
--operation mode is arithmetic

JE1L87 = CARRY(JE1_haddr[6] & !JE1L67);


--JE1L97 is daq:inst_daq|ahb_master:inst_ahb_master|i~190 at LC6_12_O2
--operation mode is arithmetic

JE1L97 = JE1_haddr[7] $ JE1L87;

--JE1L08 is daq:inst_daq|ahb_master:inst_ahb_master|i~190COUT at LC6_12_O2
--operation mode is arithmetic

JE1L08 = CARRY(!JE1L87 # !JE1_haddr[7]);


--JE1L18 is daq:inst_daq|ahb_master:inst_ahb_master|i~191 at LC7_12_O2
--operation mode is arithmetic

JE1L18 = JE1_haddr[8] $ !JE1L08;

--JE1L28 is daq:inst_daq|ahb_master:inst_ahb_master|i~191COUT at LC7_12_O2
--operation mode is arithmetic

JE1L28 = CARRY(JE1_haddr[8] & !JE1L08);


--JE1L38 is daq:inst_daq|ahb_master:inst_ahb_master|i~192 at LC8_12_O2
--operation mode is arithmetic

JE1L38 = JE1_haddr[9] $ JE1L28;

--JE1L48 is daq:inst_daq|ahb_master:inst_ahb_master|i~192COUT at LC8_12_O2
--operation mode is arithmetic

JE1L48 = CARRY(!JE1L28 # !JE1_haddr[9]);


--JE1L58 is daq:inst_daq|ahb_master:inst_ahb_master|i~193 at LC9_12_O2
--operation mode is arithmetic

JE1L58 = JE1_haddr[10] $ !JE1L48;

--JE1L68 is daq:inst_daq|ahb_master:inst_ahb_master|i~193COUT at LC9_12_O2
--operation mode is arithmetic

JE1L68 = CARRY(JE1_haddr[10] & !JE1L48);


--JE1L78 is daq:inst_daq|ahb_master:inst_ahb_master|i~194 at LC10_12_O2
--operation mode is arithmetic

JE1L78 = JE1_haddr[11] $ JE1L68;

--JE1L88 is daq:inst_daq|ahb_master:inst_ahb_master|i~194COUT at LC10_12_O2
--operation mode is arithmetic

JE1L88 = CARRY(!JE1L68 # !JE1_haddr[11]);


--JE1L98 is daq:inst_daq|ahb_master:inst_ahb_master|i~195 at LC1_14_O2
--operation mode is arithmetic

JE1L98 = JE1_haddr[12] $ !JE1L88;

--JE1L09 is daq:inst_daq|ahb_master:inst_ahb_master|i~195COUT at LC1_14_O2
--operation mode is arithmetic

JE1L09 = CARRY(JE1_haddr[12] & !JE1L88);


--JE1L19 is daq:inst_daq|ahb_master:inst_ahb_master|i~196 at LC2_14_O2
--operation mode is arithmetic

JE1L19 = JE1_haddr[13] $ JE1L09;

--JE1L29 is daq:inst_daq|ahb_master:inst_ahb_master|i~196COUT at LC2_14_O2
--operation mode is arithmetic

JE1L29 = CARRY(!JE1L09 # !JE1_haddr[13]);


--JE1L39 is daq:inst_daq|ahb_master:inst_ahb_master|i~197 at LC3_14_O2
--operation mode is arithmetic

JE1L39 = JE1_haddr[14] $ !JE1L29;

--JE1L49 is daq:inst_daq|ahb_master:inst_ahb_master|i~197COUT at LC3_14_O2
--operation mode is arithmetic

JE1L49 = CARRY(JE1_haddr[14] & !JE1L29);


--JE1L59 is daq:inst_daq|ahb_master:inst_ahb_master|i~198 at LC4_14_O2
--operation mode is arithmetic

JE1L59 = JE1_haddr[15] $ JE1L49;

--JE1L69 is daq:inst_daq|ahb_master:inst_ahb_master|i~198COUT at LC4_14_O2
--operation mode is arithmetic

JE1L69 = CARRY(!JE1L49 # !JE1_haddr[15]);


--JE1L79 is daq:inst_daq|ahb_master:inst_ahb_master|i~199 at LC5_14_O2
--operation mode is arithmetic

JE1L79 = JE1_haddr[16] $ !JE1L69;

--JE1L89 is daq:inst_daq|ahb_master:inst_ahb_master|i~199COUT at LC5_14_O2
--operation mode is arithmetic

JE1L89 = CARRY(JE1_haddr[16] & !JE1L69);


--JE1L99 is daq:inst_daq|ahb_master:inst_ahb_master|i~200 at LC6_14_O2
--operation mode is arithmetic

JE1L99 = JE1_haddr[17] $ JE1L89;

--JE1L001 is daq:inst_daq|ahb_master:inst_ahb_master|i~200COUT at LC6_14_O2
--operation mode is arithmetic

JE1L001 = CARRY(!JE1L89 # !JE1_haddr[17]);


--JE1L101 is daq:inst_daq|ahb_master:inst_ahb_master|i~201 at LC7_14_O2
--operation mode is arithmetic

JE1L101 = JE1_haddr[18] $ !JE1L001;

--JE1L201 is daq:inst_daq|ahb_master:inst_ahb_master|i~201COUT at LC7_14_O2
--operation mode is arithmetic

JE1L201 = CARRY(JE1_haddr[18] & !JE1L001);


--JE1L301 is daq:inst_daq|ahb_master:inst_ahb_master|i~202 at LC8_14_O2
--operation mode is arithmetic

JE1L301 = JE1_haddr[19] $ JE1L201;

--JE1L401 is daq:inst_daq|ahb_master:inst_ahb_master|i~202COUT at LC8_14_O2
--operation mode is arithmetic

JE1L401 = CARRY(!JE1L201 # !JE1_haddr[19]);


--JE1L501 is daq:inst_daq|ahb_master:inst_ahb_master|i~203 at LC9_14_O2
--operation mode is arithmetic

JE1L501 = JE1_haddr[20] $ !JE1L401;

--JE1L601 is daq:inst_daq|ahb_master:inst_ahb_master|i~203COUT at LC9_14_O2
--operation mode is arithmetic

JE1L601 = CARRY(JE1_haddr[20] & !JE1L401);


--JE1L701 is daq:inst_daq|ahb_master:inst_ahb_master|i~204 at LC10_14_O2
--operation mode is arithmetic

JE1L701 = JE1_haddr[21] $ JE1L601;

--JE1L801 is daq:inst_daq|ahb_master:inst_ahb_master|i~204COUT at LC10_14_O2
--operation mode is arithmetic

JE1L801 = CARRY(!JE1L601 # !JE1_haddr[21]);


--JE1L901 is daq:inst_daq|ahb_master:inst_ahb_master|i~205 at LC1_16_O2
--operation mode is arithmetic

JE1L901 = JE1_haddr[22] $ !JE1L801;

--JE1L011 is daq:inst_daq|ahb_master:inst_ahb_master|i~205COUT at LC1_16_O2
--operation mode is arithmetic

JE1L011 = CARRY(JE1_haddr[22] & !JE1L801);


--JE1L111 is daq:inst_daq|ahb_master:inst_ahb_master|i~206 at LC2_16_O2
--operation mode is arithmetic

JE1L111 = JE1_haddr[23] $ JE1L011;

--JE1L211 is daq:inst_daq|ahb_master:inst_ahb_master|i~206COUT at LC2_16_O2
--operation mode is arithmetic

JE1L211 = CARRY(!JE1L011 # !JE1_haddr[23]);


--JE1L311 is daq:inst_daq|ahb_master:inst_ahb_master|i~207 at LC3_16_O2
--operation mode is arithmetic

JE1L311 = JE1_haddr[24] $ !JE1L211;

--JE1L411 is daq:inst_daq|ahb_master:inst_ahb_master|i~207COUT at LC3_16_O2
--operation mode is arithmetic

JE1L411 = CARRY(JE1_haddr[24] & !JE1L211);


--JE1L511 is daq:inst_daq|ahb_master:inst_ahb_master|i~208 at LC4_16_O2
--operation mode is arithmetic

JE1L511 = JE1_haddr[25] $ JE1L411;

--JE1L611 is daq:inst_daq|ahb_master:inst_ahb_master|i~208COUT at LC4_16_O2
--operation mode is arithmetic

JE1L611 = CARRY(!JE1L411 # !JE1_haddr[25]);


--JE1L711 is daq:inst_daq|ahb_master:inst_ahb_master|i~209 at LC5_16_O2
--operation mode is arithmetic

JE1L711 = JE1_haddr[26] $ !JE1L611;

--JE1L811 is daq:inst_daq|ahb_master:inst_ahb_master|i~209COUT at LC5_16_O2
--operation mode is arithmetic

JE1L811 = CARRY(JE1_haddr[26] & !JE1L611);


--JE1L911 is daq:inst_daq|ahb_master:inst_ahb_master|i~210 at LC6_16_O2
--operation mode is arithmetic

JE1L911 = JE1_haddr[27] $ JE1L811;

--JE1L021 is daq:inst_daq|ahb_master:inst_ahb_master|i~210COUT at LC6_16_O2
--operation mode is arithmetic

JE1L021 = CARRY(!JE1L811 # !JE1_haddr[27]);


--JE1L121 is daq:inst_daq|ahb_master:inst_ahb_master|i~211 at LC7_16_O2
--operation mode is arithmetic

JE1L121 = JE1_haddr[28] $ !JE1L021;

--JE1L221 is daq:inst_daq|ahb_master:inst_ahb_master|i~211COUT at LC7_16_O2
--operation mode is arithmetic

JE1L221 = CARRY(JE1_haddr[28] & !JE1L021);


--JE1L321 is daq:inst_daq|ahb_master:inst_ahb_master|i~212 at LC8_16_O2
--operation mode is arithmetic

JE1L321 = JE1_haddr[29] $ JE1L221;

--JE1L421 is daq:inst_daq|ahb_master:inst_ahb_master|i~212COUT at LC8_16_O2
--operation mode is arithmetic

JE1L421 = CARRY(!JE1L221 # !JE1_haddr[29]);


--JE1L521 is daq:inst_daq|ahb_master:inst_ahb_master|i~213 at LC9_16_O2
--operation mode is arithmetic

JE1L521 = JE1_haddr[30] $ !JE1L421;

--JE1L621 is daq:inst_daq|ahb_master:inst_ahb_master|i~213COUT at LC9_16_O2
--operation mode is arithmetic

JE1L621 = CARRY(JE1_haddr[30] & !JE1L421);


--JE1L721 is daq:inst_daq|ahb_master:inst_ahb_master|i~214 at LC10_16_O2
--operation mode is normal

JE1L721 = JE1L621 $ JE1_haddr[31];


--VB1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1 at LC4_12_D3
--operation mode is arithmetic

VB1L56 = VB1L83;

--VB1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1COUT at LC4_12_D3
--operation mode is arithmetic

VB1L66 = CARRY(!VB1L83);


--VB1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2 at LC5_12_D3
--operation mode is arithmetic

VB1L76 = VB1L04 $ !VB1L66;

--VB1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2COUT at LC5_12_D3
--operation mode is arithmetic

VB1L86 = CARRY(VB1L04 # !VB1L66);


--VB1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3 at LC6_12_D3
--operation mode is arithmetic

VB1L96 = VB1L24 $ VB1L86;

--VB1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3COUT at LC6_12_D3
--operation mode is arithmetic

VB1L07 = CARRY(!VB1L24 & !VB1L86);


--VB1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4 at LC7_12_D3
--operation mode is arithmetic

VB1L17 = VB1L44 $ !VB1L07;

--VB1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4COUT at LC7_12_D3
--operation mode is arithmetic

VB1L27 = CARRY(VB1L44 # !VB1L07);


--VB1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5 at LC8_12_D3
--operation mode is arithmetic

VB1L37 = VB1L64 $ VB1L27;

--VB1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5COUT at LC8_12_D3
--operation mode is arithmetic

VB1L47 = CARRY(!VB1L64 & !VB1L27);


--VB1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6 at LC9_12_D3
--operation mode is arithmetic

VB1L57 = VB1L84 $ !VB1L47;

--VB1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6COUT at LC9_12_D3
--operation mode is arithmetic

VB1L67 = CARRY(VB1L84 # !VB1L47);


--VB1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7 at LC10_12_D3
--operation mode is arithmetic

VB1L77 = VB1L05 $ VB1L67;

--VB1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7COUT at LC10_12_D3
--operation mode is arithmetic

VB1L87 = CARRY(!VB1L05 & !VB1L67);


--VB1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8 at LC1_14_D3
--operation mode is arithmetic

VB1L97 = VB1L25 $ !VB1L87;

--VB1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8COUT at LC1_14_D3
--operation mode is arithmetic

VB1L08 = CARRY(VB1L25 # !VB1L87);


--VB1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9 at LC2_14_D3
--operation mode is arithmetic

VB1L18 = VB1L45 $ VB1L08;

--VB1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9COUT at LC2_14_D3
--operation mode is arithmetic

VB1L28 = CARRY(!VB1L45 & !VB1L08);


--VB1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10 at LC3_14_D3
--operation mode is arithmetic

VB1L38 = VB1L65 $ !VB1L28;

--VB1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10COUT at LC3_14_D3
--operation mode is arithmetic

VB1L48 = CARRY(VB1L65 # !VB1L28);


--VB1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11 at LC4_14_D3
--operation mode is arithmetic

VB1L58 = VB1L85 $ VB1L48;

--VB1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11COUT at LC4_14_D3
--operation mode is arithmetic

VB1L68 = CARRY(!VB1L85 & !VB1L48);


--VB1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12 at LC5_14_D3
--operation mode is arithmetic

VB1L78 = VB1L06 $ !VB1L68;

--VB1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12COUT at LC5_14_D3
--operation mode is arithmetic

VB1L88 = CARRY(VB1L06 # !VB1L68);


--VB1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13 at LC6_14_D3
--operation mode is arithmetic

VB1L98 = VB1L26 $ VB1L88;

--VB1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13COUT at LC6_14_D3
--operation mode is arithmetic

VB1L09 = CARRY(!VB1L26 & !VB1L88);


--VB1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~14 at LC7_14_D3
--operation mode is normal

VB1L19 = VB1L09 $ VB1L46;


--LE1L093 is daq:inst_daq|mem_interface:inst_mem_interface|i~406 at LC2_7_J2
--operation mode is arithmetic

LE1L093 = !LE1_rdaddr[0];

--LE1L193 is daq:inst_daq|mem_interface:inst_mem_interface|i~406COUT at LC2_7_J2
--operation mode is arithmetic

LE1L193 = CARRY(LE1_rdaddr[0]);


--LE1L293 is daq:inst_daq|mem_interface:inst_mem_interface|i~407 at LC3_7_J2
--operation mode is arithmetic

LE1L293 = LE1_rdaddr[1] $ LE1L193;

--LE1L393 is daq:inst_daq|mem_interface:inst_mem_interface|i~407COUT at LC3_7_J2
--operation mode is arithmetic

LE1L393 = CARRY(!LE1L193 # !LE1_rdaddr[1]);


--LE1L493 is daq:inst_daq|mem_interface:inst_mem_interface|i~408 at LC4_7_J2
--operation mode is arithmetic

LE1L493 = LE1_rdaddr[2] $ !LE1L393;

--LE1L593 is daq:inst_daq|mem_interface:inst_mem_interface|i~408COUT at LC4_7_J2
--operation mode is arithmetic

LE1L593 = CARRY(LE1_rdaddr[2] & !LE1L393);


--LE1L693 is daq:inst_daq|mem_interface:inst_mem_interface|i~409 at LC5_7_J2
--operation mode is arithmetic

LE1L693 = LE1_rdaddr[3] $ LE1L593;

--LE1L793 is daq:inst_daq|mem_interface:inst_mem_interface|i~409COUT at LC5_7_J2
--operation mode is arithmetic

LE1L793 = CARRY(!LE1L593 # !LE1_rdaddr[3]);


--LE1L893 is daq:inst_daq|mem_interface:inst_mem_interface|i~410 at LC6_7_J2
--operation mode is arithmetic

LE1L893 = LE1_rdaddr[4] $ !LE1L793;

--LE1L993 is daq:inst_daq|mem_interface:inst_mem_interface|i~410COUT at LC6_7_J2
--operation mode is arithmetic

LE1L993 = CARRY(LE1_rdaddr[4] & !LE1L793);


--LE1L004 is daq:inst_daq|mem_interface:inst_mem_interface|i~411 at LC7_7_J2
--operation mode is arithmetic

LE1L004 = LE1_rdaddr[5] $ LE1L993;

--LE1L104 is daq:inst_daq|mem_interface:inst_mem_interface|i~411COUT at LC7_7_J2
--operation mode is arithmetic

LE1L104 = CARRY(!LE1L993 # !LE1_rdaddr[5]);


--LE1L204 is daq:inst_daq|mem_interface:inst_mem_interface|i~412 at LC8_7_J2
--operation mode is arithmetic

LE1L204 = LE1_rdaddr[6] $ !LE1L104;

--LE1L304 is daq:inst_daq|mem_interface:inst_mem_interface|i~412COUT at LC8_7_J2
--operation mode is arithmetic

LE1L304 = CARRY(LE1_rdaddr[6] & !LE1L104);


--LE1L404 is daq:inst_daq|mem_interface:inst_mem_interface|i~413 at LC9_7_J2
--operation mode is arithmetic

LE1L404 = LE1_rdaddr[7] $ LE1L304;

--LE1L504 is daq:inst_daq|mem_interface:inst_mem_interface|i~413COUT at LC9_7_J2
--operation mode is arithmetic

LE1L504 = CARRY(!LE1L304 # !LE1_rdaddr[7]);


--LE1L604 is daq:inst_daq|mem_interface:inst_mem_interface|i~414 at LC10_7_J2
--operation mode is normal

LE1L604 = LE1_rdaddr[8] $ !LE1L504;


--QD1_loopcnt[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0] at LC2_8_I3
--operation mode is counter

QD1_loopcnt[0]_lut_out = !QD1_loopcnt[0];
QD1_loopcnt[0]_sload_eqn = (QD1L01 & ~GND) # (!QD1L01 & QD1_loopcnt[0]_lut_out);
QD1_loopcnt[0]_reg_input = QD1_loopcnt[0]_sload_eqn & !WD1_STF;
QD1_loopcnt[0] = DFFE(QD1_loopcnt[0]_reg_input, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);

--QD1L23 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]~COUT at LC2_8_I3
--operation mode is counter

QD1L23 = CARRY(QD1_loopcnt[0]);


--QD1_loopcnt[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1] at LC3_8_I3
--operation mode is counter

QD1_loopcnt[1]_lut_out = QD1_loopcnt[1] $ QD1L23;
QD1_loopcnt[1]_sload_eqn = (QD1L01 & ~GND) # (!QD1L01 & QD1_loopcnt[1]_lut_out);
QD1_loopcnt[1]_reg_input = QD1_loopcnt[1]_sload_eqn & !WD1_STF;
QD1_loopcnt[1] = DFFE(QD1_loopcnt[1]_reg_input, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);

--QD1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]~COUT at LC3_8_I3
--operation mode is counter

QD1L43 = CARRY(!QD1L23 # !QD1_loopcnt[1]);


--QD1_loopcnt[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2] at LC4_8_I3
--operation mode is counter

QD1_loopcnt[2]_lut_out = QD1_loopcnt[2] $ !QD1L43;
QD1_loopcnt[2]_sload_eqn = (QD1L01 & ~GND) # (!QD1L01 & QD1_loopcnt[2]_lut_out);
QD1_loopcnt[2]_reg_input = QD1_loopcnt[2]_sload_eqn & !WD1_STF;
QD1_loopcnt[2] = DFFE(QD1_loopcnt[2]_reg_input, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);

--QD1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]~COUT at LC4_8_I3
--operation mode is counter

QD1L63 = CARRY(QD1_loopcnt[2] & !QD1L43);


--QD1_loopcnt[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3] at LC5_8_I3
--operation mode is counter

QD1_loopcnt[3]_lut_out = QD1_loopcnt[3] $ QD1L63;
QD1_loopcnt[3]_sload_eqn = (QD1L01 & ~GND) # (!QD1L01 & QD1_loopcnt[3]_lut_out);
QD1_loopcnt[3]_reg_input = QD1_loopcnt[3]_sload_eqn & !WD1_STF;
QD1_loopcnt[3] = DFFE(QD1_loopcnt[3]_reg_input, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);

--QD1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]~COUT at LC5_8_I3
--operation mode is counter

QD1L83 = CARRY(!QD1L63 # !QD1_loopcnt[3]);


--QD1_loopcnt[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4] at LC6_8_I3
--operation mode is counter

QD1_loopcnt[4]_lut_out = QD1_loopcnt[4] $ !QD1L83;
QD1_loopcnt[4]_sload_eqn = (QD1L01 & ~GND) # (!QD1L01 & QD1_loopcnt[4]_lut_out);
QD1_loopcnt[4]_reg_input = QD1_loopcnt[4]_sload_eqn & !WD1_STF;
QD1_loopcnt[4] = DFFE(QD1_loopcnt[4]_reg_input, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);

--QD1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]~COUT at LC6_8_I3
--operation mode is counter

QD1L04 = CARRY(QD1_loopcnt[4] & !QD1L83);


--QD1_loopcnt[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[5] at LC7_8_I3
--operation mode is normal

QD1_loopcnt[5]_lut_out = QD1L04 $ QD1_loopcnt[5];
QD1_loopcnt[5]_sload_eqn = (QD1L01 & ~GND) # (!QD1L01 & QD1_loopcnt[5]_lut_out);
QD1_loopcnt[5]_reg_input = QD1_loopcnt[5]_sload_eqn & !WD1_STF;
QD1_loopcnt[5] = DFFE(QD1_loopcnt[5]_reg_input, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--YB1L961 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~0 at LC6_11_A1
--operation mode is arithmetic

YB1L961 = !YB1_ina[0];

--YB1L071 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~0COUT at LC6_11_A1
--operation mode is arithmetic

YB1L071 = CARRY(YB1_ina[0]);


--YB1L171 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~1 at LC7_11_A1
--operation mode is arithmetic

YB1L171 = YB1_ina[1] $ !YB1L071;

--YB1L271 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~1COUT at LC7_11_A1
--operation mode is arithmetic

YB1L271 = CARRY(!YB1_ina[1] & !YB1L071);


--YB1L371 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~2 at LC8_11_A1
--operation mode is arithmetic

YB1L371 = YB1_ina[2] $ YB1L271;

--YB1L471 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~2COUT at LC8_11_A1
--operation mode is arithmetic

YB1L471 = CARRY(YB1_ina[2] # !YB1L271);


--YB1L571 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~3 at LC9_11_A1
--operation mode is arithmetic

YB1L571 = YB1_ina[3] $ !YB1L471;

--YB1L671 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~3COUT at LC9_11_A1
--operation mode is arithmetic

YB1L671 = CARRY(!YB1_ina[3] & !YB1L471);


--YB1L771 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~4 at LC10_11_A1
--operation mode is arithmetic

YB1L771 = YB1_ina[4] $ YB1L671;

--YB1L871 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~4COUT at LC10_11_A1
--operation mode is arithmetic

YB1L871 = CARRY(YB1_ina[4] # !YB1L671);


--YB1L971 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~5 at LC1_13_A1
--operation mode is arithmetic

YB1L971 = YB1_ina[5] $ !YB1L871;

--YB1L081 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~5COUT at LC1_13_A1
--operation mode is arithmetic

YB1L081 = CARRY(!YB1_ina[5] & !YB1L871);


--YB1L181 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~6 at LC2_13_A1
--operation mode is arithmetic

YB1L181 = YB1_ina[6] $ YB1L081;

--YB1L281 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~6COUT at LC2_13_A1
--operation mode is arithmetic

YB1L281 = CARRY(YB1_ina[6] # !YB1L081);


--YB1L381 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~7 at LC3_13_A1
--operation mode is arithmetic

YB1L381 = YB1_ina[7] $ !YB1L281;

--YB1L481 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~7COUT at LC3_13_A1
--operation mode is arithmetic

YB1L481 = CARRY(!YB1_ina[7] & !YB1L281);


--YB1L581 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~8 at LC4_13_A1
--operation mode is arithmetic

YB1L581 = YB1_ina[8] $ !YB1L481;

--YB1L681 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~8COUT at LC4_13_A1
--operation mode is arithmetic

YB1L681 = CARRY(YB1_ina[8] & !YB1L481);


--YB1L781 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~9 at LC5_13_A1
--operation mode is arithmetic

YB1L781 = YB1_ina[9] $ YB1L681;

--YB1L881 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~9COUT at LC5_13_A1
--operation mode is arithmetic

YB1L881 = CARRY(!YB1L681 # !YB1_ina[9]);


--YB1L981 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~10 at LC6_13_A1
--operation mode is normal

YB1L981 = !YB1L881;


--YB1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~0 at LC6_14_M1
--operation mode is arithmetic

YB1L19 = !YB1_ina[0];

--YB1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~0COUT at LC6_14_M1
--operation mode is arithmetic

YB1L29 = CARRY(YB1_ina[0]);


--YB1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~1 at LC7_14_M1
--operation mode is arithmetic

YB1L39 = YB1_ina[1] $ !YB1L29;

--YB1L49 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~1COUT at LC7_14_M1
--operation mode is arithmetic

YB1L49 = CARRY(!YB1_ina[1] & !YB1L29);


--YB1L59 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~2 at LC8_14_M1
--operation mode is arithmetic

YB1L59 = YB1_ina[2] $ YB1L49;

--YB1L69 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~2COUT at LC8_14_M1
--operation mode is arithmetic

YB1L69 = CARRY(YB1_ina[2] # !YB1L49);


--YB1L79 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~3 at LC9_14_M1
--operation mode is arithmetic

YB1L79 = YB1_ina[3] $ YB1L69;

--YB1L89 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~3COUT at LC9_14_M1
--operation mode is arithmetic

YB1L89 = CARRY(!YB1L69 # !YB1_ina[3]);


--YB1L99 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~4 at LC10_14_M1
--operation mode is arithmetic

YB1L99 = YB1_ina[4] $ YB1L89;

--YB1L001 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~4COUT at LC10_14_M1
--operation mode is arithmetic

YB1L001 = CARRY(YB1_ina[4] # !YB1L89);


--YB1L101 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~5 at LC1_16_M1
--operation mode is arithmetic

YB1L101 = YB1_ina[5] $ !YB1L001;

--YB1L201 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~5COUT at LC1_16_M1
--operation mode is arithmetic

YB1L201 = CARRY(!YB1_ina[5] & !YB1L001);


--YB1L301 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~6 at LC2_16_M1
--operation mode is arithmetic

YB1L301 = YB1_ina[6] $ !YB1L201;

--YB1L401 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~6COUT at LC2_16_M1
--operation mode is arithmetic

YB1L401 = CARRY(YB1_ina[6] & !YB1L201);


--YB1L501 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~7 at LC3_16_M1
--operation mode is arithmetic

YB1L501 = YB1_ina[7] $ YB1L401;

--YB1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~7COUT at LC3_16_M1
--operation mode is arithmetic

YB1L601 = CARRY(!YB1L401 # !YB1_ina[7]);


--YB1L701 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~8 at LC4_16_M1
--operation mode is arithmetic

YB1L701 = YB1_ina[8] $ !YB1L601;

--YB1L801 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~8COUT at LC4_16_M1
--operation mode is arithmetic

YB1L801 = CARRY(YB1_ina[8] & !YB1L601);


--YB1L901 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~9 at LC5_16_M1
--operation mode is arithmetic

YB1L901 = YB1_ina[9] $ YB1L801;

--YB1L011 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~9COUT at LC5_16_M1
--operation mode is arithmetic

YB1L011 = CARRY(!YB1L801 # !YB1_ina[9]);


--YB1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~10 at LC6_16_M1
--operation mode is normal

YB1L111 = !YB1L011;


--LE1L704 is daq:inst_daq|mem_interface:inst_mem_interface|i~415 at LC3_13_O2
--operation mode is arithmetic

LE1L704 = !LE1_start_address[11];

--LE1L804 is daq:inst_daq|mem_interface:inst_mem_interface|i~415COUT at LC3_13_O2
--operation mode is arithmetic

LE1L804 = CARRY(LE1_start_address[11]);


--LE1L904 is daq:inst_daq|mem_interface:inst_mem_interface|i~416 at LC4_13_O2
--operation mode is arithmetic

LE1L904 = LE1_start_address[12] $ LE1L804;

--LE1L014 is daq:inst_daq|mem_interface:inst_mem_interface|i~416COUT at LC4_13_O2
--operation mode is arithmetic

LE1L014 = CARRY(!LE1L804 # !LE1_start_address[12]);


--LE1L114 is daq:inst_daq|mem_interface:inst_mem_interface|i~417 at LC5_13_O2
--operation mode is arithmetic

LE1L114 = LE1_start_address[13] $ !LE1L014;

--LE1L214 is daq:inst_daq|mem_interface:inst_mem_interface|i~417COUT at LC5_13_O2
--operation mode is arithmetic

LE1L214 = CARRY(LE1_start_address[13] & !LE1L014);


--LE1L314 is daq:inst_daq|mem_interface:inst_mem_interface|i~418 at LC6_13_O2
--operation mode is arithmetic

LE1L314 = LE1_start_address[14] $ LE1L214;

--LE1L414 is daq:inst_daq|mem_interface:inst_mem_interface|i~418COUT at LC6_13_O2
--operation mode is arithmetic

LE1L414 = CARRY(!LE1L214 # !LE1_start_address[14]);


--LE1L514 is daq:inst_daq|mem_interface:inst_mem_interface|i~419 at LC7_13_O2
--operation mode is arithmetic

LE1L514 = LE1_start_address[15] $ !LE1L414;

--LE1L614 is daq:inst_daq|mem_interface:inst_mem_interface|i~419COUT at LC7_13_O2
--operation mode is arithmetic

LE1L614 = CARRY(LE1_start_address[15] & !LE1L414);


--LE1L714 is daq:inst_daq|mem_interface:inst_mem_interface|i~420 at LC8_13_O2
--operation mode is arithmetic

LE1L714 = LE1_start_address[16] $ LE1L614;

--LE1L814 is daq:inst_daq|mem_interface:inst_mem_interface|i~420COUT at LC8_13_O2
--operation mode is arithmetic

LE1L814 = CARRY(!LE1L614 # !LE1_start_address[16]);


--LE1L914 is daq:inst_daq|mem_interface:inst_mem_interface|i~421 at LC9_13_O2
--operation mode is arithmetic

LE1L914 = LE1_start_address[17] $ !LE1L814;

--LE1L024 is daq:inst_daq|mem_interface:inst_mem_interface|i~421COUT at LC9_13_O2
--operation mode is arithmetic

LE1L024 = CARRY(LE1_start_address[17] & !LE1L814);


--LE1L124 is daq:inst_daq|mem_interface:inst_mem_interface|i~422 at LC10_13_O2
--operation mode is arithmetic

LE1L124 = LE1_start_address[18] $ LE1L024;

--LE1L224 is daq:inst_daq|mem_interface:inst_mem_interface|i~422COUT at LC10_13_O2
--operation mode is arithmetic

LE1L224 = CARRY(!LE1L024 # !LE1_start_address[18]);


--LE1L324 is daq:inst_daq|mem_interface:inst_mem_interface|i~423 at LC1_15_O2
--operation mode is arithmetic

LE1L324 = LE1_start_address[19] $ !LE1L224;

--LE1L424 is daq:inst_daq|mem_interface:inst_mem_interface|i~423COUT at LC1_15_O2
--operation mode is arithmetic

LE1L424 = CARRY(LE1_start_address[19] & !LE1L224);


--LE1L524 is daq:inst_daq|mem_interface:inst_mem_interface|i~424 at LC2_15_O2
--operation mode is arithmetic

LE1L524 = LE1_start_address[20] $ LE1L424;

--LE1L624 is daq:inst_daq|mem_interface:inst_mem_interface|i~424COUT at LC2_15_O2
--operation mode is arithmetic

LE1L624 = CARRY(!LE1L424 # !LE1_start_address[20]);


--LE1L724 is daq:inst_daq|mem_interface:inst_mem_interface|i~425 at LC3_15_O2
--operation mode is arithmetic

LE1L724 = LE1_start_address[21] $ !LE1L624;

--LE1L824 is daq:inst_daq|mem_interface:inst_mem_interface|i~425COUT at LC3_15_O2
--operation mode is arithmetic

LE1L824 = CARRY(LE1_start_address[21] & !LE1L624);


--LE1L924 is daq:inst_daq|mem_interface:inst_mem_interface|i~426 at LC4_15_O2
--operation mode is arithmetic

LE1L924 = LE1_start_address[22] $ LE1L824;

--LE1L034 is daq:inst_daq|mem_interface:inst_mem_interface|i~426COUT at LC4_15_O2
--operation mode is arithmetic

LE1L034 = CARRY(!LE1L824 # !LE1_start_address[22]);


--LE1L134 is daq:inst_daq|mem_interface:inst_mem_interface|i~427 at LC5_15_O2
--operation mode is arithmetic

LE1L134 = LE1_start_address[23] $ !LE1L034;

--LE1L234 is daq:inst_daq|mem_interface:inst_mem_interface|i~427COUT at LC5_15_O2
--operation mode is arithmetic

LE1L234 = CARRY(LE1_start_address[23] & !LE1L034);


--LE1L334 is daq:inst_daq|mem_interface:inst_mem_interface|i~428 at LC6_15_O2
--operation mode is arithmetic

LE1L334 = LE1_start_address[24] $ LE1L234;

--LE1L434 is daq:inst_daq|mem_interface:inst_mem_interface|i~428COUT at LC6_15_O2
--operation mode is arithmetic

LE1L434 = CARRY(!LE1L234 # !LE1_start_address[24]);


--LE1L534 is daq:inst_daq|mem_interface:inst_mem_interface|i~429 at LC7_15_O2
--operation mode is arithmetic

LE1L534 = LE1_start_address[25] $ !LE1L434;

--LE1L634 is daq:inst_daq|mem_interface:inst_mem_interface|i~429COUT at LC7_15_O2
--operation mode is arithmetic

LE1L634 = CARRY(LE1_start_address[25] & !LE1L434);


--LE1L734 is daq:inst_daq|mem_interface:inst_mem_interface|i~430 at LC8_15_O2
--operation mode is arithmetic

LE1L734 = LE1_start_address[26] $ LE1L634;

--LE1L834 is daq:inst_daq|mem_interface:inst_mem_interface|i~430COUT at LC8_15_O2
--operation mode is arithmetic

LE1L834 = CARRY(!LE1L634 # !LE1_start_address[26]);


--LE1L934 is daq:inst_daq|mem_interface:inst_mem_interface|i~431 at LC9_15_O2
--operation mode is normal

LE1L934 = LE1_start_address[27] $ !LE1L834;


--VE2L67 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605 at LC5_4_Z1
--operation mode is arithmetic

VE2L67 = !VE2_digitize_cnt[0];

--VE2L77 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605COUT at LC5_4_Z1
--operation mode is arithmetic

VE2L77 = CARRY(VE2_digitize_cnt[0]);


--VE2L87 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606 at LC6_4_Z1
--operation mode is arithmetic

VE2L87 = VE2_digitize_cnt[1] $ VE2L77;

--VE2L97 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606COUT at LC6_4_Z1
--operation mode is arithmetic

VE2L97 = CARRY(!VE2L77 # !VE2_digitize_cnt[1]);


--VE2L08 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607 at LC7_4_Z1
--operation mode is arithmetic

VE2L08 = VE2_digitize_cnt[2] $ !VE2L97;

--VE2L18 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607COUT at LC7_4_Z1
--operation mode is arithmetic

VE2L18 = CARRY(VE2_digitize_cnt[2] & !VE2L97);


--VE2L28 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608 at LC8_4_Z1
--operation mode is arithmetic

VE2L28 = VE2_digitize_cnt[3] $ VE2L18;

--VE2L38 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608COUT at LC8_4_Z1
--operation mode is arithmetic

VE2L38 = CARRY(!VE2L18 # !VE2_digitize_cnt[3]);


--VE2L48 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609 at LC9_4_Z1
--operation mode is arithmetic

VE2L48 = VE2_digitize_cnt[4] $ !VE2L38;

--VE2L58 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609COUT at LC9_4_Z1
--operation mode is arithmetic

VE2L58 = CARRY(VE2_digitize_cnt[4] & !VE2L38);


--VE2L68 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610 at LC10_4_Z1
--operation mode is arithmetic

VE2L68 = VE2_digitize_cnt[5] $ VE2L58;

--VE2L78 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610COUT at LC10_4_Z1
--operation mode is arithmetic

VE2L78 = CARRY(!VE2L58 # !VE2_digitize_cnt[5]);


--VE2L88 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611 at LC1_6_Z1
--operation mode is arithmetic

VE2L88 = VE2_digitize_cnt[6] $ !VE2L78;

--VE2L98 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611COUT at LC1_6_Z1
--operation mode is arithmetic

VE2L98 = CARRY(VE2_digitize_cnt[6] & !VE2L78);


--VE2L09 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612 at LC2_6_Z1
--operation mode is arithmetic

VE2L09 = VE2_digitize_cnt[7] $ VE2L98;

--VE2L19 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612COUT at LC2_6_Z1
--operation mode is arithmetic

VE2L19 = CARRY(!VE2L98 # !VE2_digitize_cnt[7]);


--VE2L29 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613 at LC3_6_Z1
--operation mode is arithmetic

VE2L29 = VE2_digitize_cnt[8] $ !VE2L19;

--VE2L39 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613COUT at LC3_6_Z1
--operation mode is arithmetic

VE2L39 = CARRY(VE2_digitize_cnt[8] & !VE2L19);


--VE2L49 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614 at LC4_6_Z1
--operation mode is arithmetic

VE2L49 = VE2_digitize_cnt[9] $ VE2L39;

--VE2L59 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614COUT at LC4_6_Z1
--operation mode is arithmetic

VE2L59 = CARRY(!VE2L39 # !VE2_digitize_cnt[9]);


--VE2L69 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615 at LC5_6_Z1
--operation mode is arithmetic

VE2L69 = VE2_digitize_cnt[10] $ !VE2L59;

--VE2L79 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615COUT at LC5_6_Z1
--operation mode is arithmetic

VE2L79 = CARRY(VE2_digitize_cnt[10] & !VE2L59);


--VE2L89 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616 at LC6_6_Z1
--operation mode is arithmetic

VE2L89 = VE2_digitize_cnt[11] $ VE2L79;

--VE2L99 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616COUT at LC6_6_Z1
--operation mode is arithmetic

VE2L99 = CARRY(!VE2L79 # !VE2_digitize_cnt[11]);


--VE2L001 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617 at LC7_6_Z1
--operation mode is arithmetic

VE2L001 = VE2_digitize_cnt[12] $ !VE2L99;

--VE2L101 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617COUT at LC7_6_Z1
--operation mode is arithmetic

VE2L101 = CARRY(VE2_digitize_cnt[12] & !VE2L99);


--VE2L201 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618 at LC8_6_Z1
--operation mode is arithmetic

VE2L201 = VE2_digitize_cnt[13] $ VE2L101;

--VE2L301 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618COUT at LC8_6_Z1
--operation mode is arithmetic

VE2L301 = CARRY(!VE2L101 # !VE2_digitize_cnt[13]);


--VE2L401 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619 at LC9_6_Z1
--operation mode is arithmetic

VE2L401 = VE2_digitize_cnt[14] $ !VE2L301;

--VE2L501 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619COUT at LC9_6_Z1
--operation mode is arithmetic

VE2L501 = CARRY(VE2_digitize_cnt[14] & !VE2L301);


--VE2L601 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620 at LC10_6_Z1
--operation mode is arithmetic

VE2L601 = VE2_digitize_cnt[15] $ VE2L501;

--VE2L701 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620COUT at LC10_6_Z1
--operation mode is arithmetic

VE2L701 = CARRY(!VE2L501 # !VE2_digitize_cnt[15]);


--VE2L801 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621 at LC1_8_Z1
--operation mode is arithmetic

VE2L801 = VE2_digitize_cnt[16] $ !VE2L701;

--VE2L901 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621COUT at LC1_8_Z1
--operation mode is arithmetic

VE2L901 = CARRY(VE2_digitize_cnt[16] & !VE2L701);


--VE2L011 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622 at LC2_8_Z1
--operation mode is arithmetic

VE2L011 = VE2_digitize_cnt[17] $ VE2L901;

--VE2L111 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622COUT at LC2_8_Z1
--operation mode is arithmetic

VE2L111 = CARRY(!VE2L901 # !VE2_digitize_cnt[17]);


--VE2L211 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623 at LC3_8_Z1
--operation mode is arithmetic

VE2L211 = VE2_digitize_cnt[18] $ !VE2L111;

--VE2L311 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623COUT at LC3_8_Z1
--operation mode is arithmetic

VE2L311 = CARRY(VE2_digitize_cnt[18] & !VE2L111);


--VE2L411 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624 at LC4_8_Z1
--operation mode is arithmetic

VE2L411 = VE2_digitize_cnt[19] $ VE2L311;

--VE2L511 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624COUT at LC4_8_Z1
--operation mode is arithmetic

VE2L511 = CARRY(!VE2L311 # !VE2_digitize_cnt[19]);


--VE2L611 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625 at LC5_8_Z1
--operation mode is arithmetic

VE2L611 = VE2_digitize_cnt[20] $ !VE2L511;

--VE2L711 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625COUT at LC5_8_Z1
--operation mode is arithmetic

VE2L711 = CARRY(VE2_digitize_cnt[20] & !VE2L511);


--VE2L811 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626 at LC6_8_Z1
--operation mode is arithmetic

VE2L811 = VE2_digitize_cnt[21] $ VE2L711;

--VE2L911 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626COUT at LC6_8_Z1
--operation mode is arithmetic

VE2L911 = CARRY(!VE2L711 # !VE2_digitize_cnt[21]);


--VE2L021 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627 at LC7_8_Z1
--operation mode is arithmetic

VE2L021 = VE2_digitize_cnt[22] $ !VE2L911;

--VE2L121 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627COUT at LC7_8_Z1
--operation mode is arithmetic

VE2L121 = CARRY(VE2_digitize_cnt[22] & !VE2L911);


--VE2L221 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628 at LC8_8_Z1
--operation mode is arithmetic

VE2L221 = VE2_digitize_cnt[23] $ VE2L121;

--VE2L321 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628COUT at LC8_8_Z1
--operation mode is arithmetic

VE2L321 = CARRY(!VE2L121 # !VE2_digitize_cnt[23]);


--VE2L421 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629 at LC9_8_Z1
--operation mode is arithmetic

VE2L421 = VE2_digitize_cnt[24] $ !VE2L321;

--VE2L521 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629COUT at LC9_8_Z1
--operation mode is arithmetic

VE2L521 = CARRY(VE2_digitize_cnt[24] & !VE2L321);


--VE2L621 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630 at LC10_8_Z1
--operation mode is arithmetic

VE2L621 = VE2_digitize_cnt[25] $ VE2L521;

--VE2L721 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630COUT at LC10_8_Z1
--operation mode is arithmetic

VE2L721 = CARRY(!VE2L521 # !VE2_digitize_cnt[25]);


--VE2L821 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631 at LC1_10_Z1
--operation mode is arithmetic

VE2L821 = VE2_digitize_cnt[26] $ !VE2L721;

--VE2L921 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631COUT at LC1_10_Z1
--operation mode is arithmetic

VE2L921 = CARRY(VE2_digitize_cnt[26] & !VE2L721);


--VE2L031 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632 at LC2_10_Z1
--operation mode is arithmetic

VE2L031 = VE2_digitize_cnt[27] $ VE2L921;

--VE2L131 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632COUT at LC2_10_Z1
--operation mode is arithmetic

VE2L131 = CARRY(!VE2L921 # !VE2_digitize_cnt[27]);


--VE2L231 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633 at LC3_10_Z1
--operation mode is arithmetic

VE2L231 = VE2_digitize_cnt[28] $ !VE2L131;

--VE2L331 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633COUT at LC3_10_Z1
--operation mode is arithmetic

VE2L331 = CARRY(VE2_digitize_cnt[28] & !VE2L131);


--VE2L431 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634 at LC4_10_Z1
--operation mode is arithmetic

VE2L431 = VE2_digitize_cnt[29] $ VE2L331;

--VE2L531 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634COUT at LC4_10_Z1
--operation mode is arithmetic

VE2L531 = CARRY(!VE2L331 # !VE2_digitize_cnt[29]);


--VE2L631 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635 at LC5_10_Z1
--operation mode is arithmetic

VE2L631 = VE2_digitize_cnt[30] $ !VE2L531;

--VE2L731 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635COUT at LC5_10_Z1
--operation mode is arithmetic

VE2L731 = CARRY(VE2_digitize_cnt[30] & !VE2L531);


--VE2L831 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~636 at LC6_10_Z1
--operation mode is normal

VE2L831 = VE2_digitize_cnt[31] $ VE2L731;


--VE2L931 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637 at LC5_9_F3
--operation mode is arithmetic

VE2L931 = !VE2_settle_cnt[0];

--VE2L041 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637COUT at LC5_9_F3
--operation mode is arithmetic

VE2L041 = CARRY(VE2_settle_cnt[0]);


--VE2L141 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638 at LC6_9_F3
--operation mode is arithmetic

VE2L141 = VE2_settle_cnt[1] $ VE2L041;

--VE2L241 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638COUT at LC6_9_F3
--operation mode is arithmetic

VE2L241 = CARRY(!VE2L041 # !VE2_settle_cnt[1]);


--VE2L341 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639 at LC7_9_F3
--operation mode is arithmetic

VE2L341 = VE2_settle_cnt[2] $ !VE2L241;

--VE2L441 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639COUT at LC7_9_F3
--operation mode is arithmetic

VE2L441 = CARRY(VE2_settle_cnt[2] & !VE2L241);


--VE2L541 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640 at LC8_9_F3
--operation mode is arithmetic

VE2L541 = VE2_settle_cnt[3] $ VE2L441;

--VE2L641 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640COUT at LC8_9_F3
--operation mode is arithmetic

VE2L641 = CARRY(!VE2L441 # !VE2_settle_cnt[3]);


--VE2L741 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641 at LC9_9_F3
--operation mode is arithmetic

VE2L741 = VE2_settle_cnt[4] $ !VE2L641;

--VE2L841 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641COUT at LC9_9_F3
--operation mode is arithmetic

VE2L841 = CARRY(VE2_settle_cnt[4] & !VE2L641);


--VE2L941 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642 at LC10_9_F3
--operation mode is arithmetic

VE2L941 = VE2_settle_cnt[5] $ VE2L841;

--VE2L051 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642COUT at LC10_9_F3
--operation mode is arithmetic

VE2L051 = CARRY(!VE2L841 # !VE2_settle_cnt[5]);


--VE2L151 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643 at LC1_11_F3
--operation mode is arithmetic

VE2L151 = VE2_settle_cnt[6] $ !VE2L051;

--VE2L251 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643COUT at LC1_11_F3
--operation mode is arithmetic

VE2L251 = CARRY(VE2_settle_cnt[6] & !VE2L051);


--VE2L351 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644 at LC2_11_F3
--operation mode is arithmetic

VE2L351 = VE2_settle_cnt[7] $ VE2L251;

--VE2L451 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644COUT at LC2_11_F3
--operation mode is arithmetic

VE2L451 = CARRY(!VE2L251 # !VE2_settle_cnt[7]);


--VE2L551 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645 at LC3_11_F3
--operation mode is arithmetic

VE2L551 = VE2_settle_cnt[8] $ !VE2L451;

--VE2L651 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645COUT at LC3_11_F3
--operation mode is arithmetic

VE2L651 = CARRY(VE2_settle_cnt[8] & !VE2L451);


--VE2L751 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646 at LC4_11_F3
--operation mode is arithmetic

VE2L751 = VE2_settle_cnt[9] $ VE2L651;

--VE2L851 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646COUT at LC4_11_F3
--operation mode is arithmetic

VE2L851 = CARRY(!VE2L651 # !VE2_settle_cnt[9]);


--VE2L951 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647 at LC5_11_F3
--operation mode is arithmetic

VE2L951 = VE2_settle_cnt[10] $ !VE2L851;

--VE2L061 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647COUT at LC5_11_F3
--operation mode is arithmetic

VE2L061 = CARRY(VE2_settle_cnt[10] & !VE2L851);


--VE2L161 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648 at LC6_11_F3
--operation mode is arithmetic

VE2L161 = VE2_settle_cnt[11] $ VE2L061;

--VE2L261 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648COUT at LC6_11_F3
--operation mode is arithmetic

VE2L261 = CARRY(!VE2L061 # !VE2_settle_cnt[11]);


--VE2L361 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649 at LC7_11_F3
--operation mode is arithmetic

VE2L361 = VE2_settle_cnt[12] $ !VE2L261;

--VE2L461 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649COUT at LC7_11_F3
--operation mode is arithmetic

VE2L461 = CARRY(VE2_settle_cnt[12] & !VE2L261);


--VE2L561 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650 at LC8_11_F3
--operation mode is arithmetic

VE2L561 = VE2_settle_cnt[13] $ VE2L461;

--VE2L661 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650COUT at LC8_11_F3
--operation mode is arithmetic

VE2L661 = CARRY(!VE2L461 # !VE2_settle_cnt[13]);


--VE2L761 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651 at LC9_11_F3
--operation mode is arithmetic

VE2L761 = VE2_settle_cnt[14] $ !VE2L661;

--VE2L861 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651COUT at LC9_11_F3
--operation mode is arithmetic

VE2L861 = CARRY(VE2_settle_cnt[14] & !VE2L661);


--VE2L961 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652 at LC10_11_F3
--operation mode is arithmetic

VE2L961 = VE2_settle_cnt[15] $ VE2L861;

--VE2L071 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652COUT at LC10_11_F3
--operation mode is arithmetic

VE2L071 = CARRY(!VE2L861 # !VE2_settle_cnt[15]);


--VE2L171 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653 at LC1_13_F3
--operation mode is arithmetic

VE2L171 = VE2_settle_cnt[16] $ !VE2L071;

--VE2L271 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653COUT at LC1_13_F3
--operation mode is arithmetic

VE2L271 = CARRY(VE2_settle_cnt[16] & !VE2L071);


--VE2L371 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654 at LC2_13_F3
--operation mode is arithmetic

VE2L371 = VE2_settle_cnt[17] $ VE2L271;

--VE2L471 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654COUT at LC2_13_F3
--operation mode is arithmetic

VE2L471 = CARRY(!VE2L271 # !VE2_settle_cnt[17]);


--VE2L571 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655 at LC3_13_F3
--operation mode is arithmetic

VE2L571 = VE2_settle_cnt[18] $ !VE2L471;

--VE2L671 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655COUT at LC3_13_F3
--operation mode is arithmetic

VE2L671 = CARRY(VE2_settle_cnt[18] & !VE2L471);


--VE2L771 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656 at LC4_13_F3
--operation mode is arithmetic

VE2L771 = VE2_settle_cnt[19] $ VE2L671;

--VE2L871 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656COUT at LC4_13_F3
--operation mode is arithmetic

VE2L871 = CARRY(!VE2L671 # !VE2_settle_cnt[19]);


--VE2L971 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657 at LC5_13_F3
--operation mode is arithmetic

VE2L971 = VE2_settle_cnt[20] $ !VE2L871;

--VE2L081 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657COUT at LC5_13_F3
--operation mode is arithmetic

VE2L081 = CARRY(VE2_settle_cnt[20] & !VE2L871);


--VE2L181 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658 at LC6_13_F3
--operation mode is arithmetic

VE2L181 = VE2_settle_cnt[21] $ VE2L081;

--VE2L281 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658COUT at LC6_13_F3
--operation mode is arithmetic

VE2L281 = CARRY(!VE2L081 # !VE2_settle_cnt[21]);


--VE2L381 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659 at LC7_13_F3
--operation mode is arithmetic

VE2L381 = VE2_settle_cnt[22] $ !VE2L281;

--VE2L481 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659COUT at LC7_13_F3
--operation mode is arithmetic

VE2L481 = CARRY(VE2_settle_cnt[22] & !VE2L281);


--VE2L581 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660 at LC8_13_F3
--operation mode is arithmetic

VE2L581 = VE2_settle_cnt[23] $ VE2L481;

--VE2L681 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660COUT at LC8_13_F3
--operation mode is arithmetic

VE2L681 = CARRY(!VE2L481 # !VE2_settle_cnt[23]);


--VE2L781 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661 at LC9_13_F3
--operation mode is arithmetic

VE2L781 = VE2_settle_cnt[24] $ !VE2L681;

--VE2L881 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661COUT at LC9_13_F3
--operation mode is arithmetic

VE2L881 = CARRY(VE2_settle_cnt[24] & !VE2L681);


--VE2L981 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662 at LC10_13_F3
--operation mode is arithmetic

VE2L981 = VE2_settle_cnt[25] $ VE2L881;

--VE2L091 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662COUT at LC10_13_F3
--operation mode is arithmetic

VE2L091 = CARRY(!VE2L881 # !VE2_settle_cnt[25]);


--VE2L191 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663 at LC1_15_F3
--operation mode is arithmetic

VE2L191 = VE2_settle_cnt[26] $ !VE2L091;

--VE2L291 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663COUT at LC1_15_F3
--operation mode is arithmetic

VE2L291 = CARRY(VE2_settle_cnt[26] & !VE2L091);


--VE2L391 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664 at LC2_15_F3
--operation mode is arithmetic

VE2L391 = VE2_settle_cnt[27] $ VE2L291;

--VE2L491 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664COUT at LC2_15_F3
--operation mode is arithmetic

VE2L491 = CARRY(!VE2L291 # !VE2_settle_cnt[27]);


--VE2L591 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665 at LC3_15_F3
--operation mode is arithmetic

VE2L591 = VE2_settle_cnt[28] $ !VE2L491;

--VE2L691 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665COUT at LC3_15_F3
--operation mode is arithmetic

VE2L691 = CARRY(VE2_settle_cnt[28] & !VE2L491);


--VE2L791 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666 at LC4_15_F3
--operation mode is arithmetic

VE2L791 = VE2_settle_cnt[29] $ VE2L691;

--VE2L891 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666COUT at LC4_15_F3
--operation mode is arithmetic

VE2L891 = CARRY(!VE2L691 # !VE2_settle_cnt[29]);


--VE2L991 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667 at LC5_15_F3
--operation mode is arithmetic

VE2L991 = VE2_settle_cnt[30] $ !VE2L891;

--VE2L002 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667COUT at LC5_15_F3
--operation mode is arithmetic

VE2L002 = CARRY(VE2_settle_cnt[30] & !VE2L891);


--VE2L102 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~668 at LC6_15_F3
--operation mode is normal

VE2L102 = VE2L002 $ VE2_settle_cnt[31];


--VE2L202 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669 at LC3_15_K1
--operation mode is arithmetic

VE2L202 = !VE2_readout_cnt[0];

--VE2L302 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669COUT at LC3_15_K1
--operation mode is arithmetic

VE2L302 = CARRY(VE2_readout_cnt[0]);


--VE2L402 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670 at LC4_15_K1
--operation mode is arithmetic

VE2L402 = VE2_readout_cnt[1] $ VE2L302;

--VE2L502 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670COUT at LC4_15_K1
--operation mode is arithmetic

VE2L502 = CARRY(!VE2L302 # !VE2_readout_cnt[1]);


--VE2L602 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671 at LC5_15_K1
--operation mode is arithmetic

VE2L602 = VE2_readout_cnt[2] $ !VE2L502;

--VE2L702 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671COUT at LC5_15_K1
--operation mode is arithmetic

VE2L702 = CARRY(VE2_readout_cnt[2] & !VE2L502);


--VE2L802 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672 at LC6_15_K1
--operation mode is arithmetic

VE2L802 = VE2_readout_cnt[3] $ VE2L702;

--VE2L902 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672COUT at LC6_15_K1
--operation mode is arithmetic

VE2L902 = CARRY(!VE2L702 # !VE2_readout_cnt[3]);


--VE2L012 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673 at LC7_15_K1
--operation mode is arithmetic

VE2L012 = VE2_readout_cnt[4] $ !VE2L902;

--VE2L112 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673COUT at LC7_15_K1
--operation mode is arithmetic

VE2L112 = CARRY(VE2_readout_cnt[4] & !VE2L902);


--VE2L212 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674 at LC8_15_K1
--operation mode is arithmetic

VE2L212 = VE2_readout_cnt[5] $ VE2L112;

--VE2L312 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674COUT at LC8_15_K1
--operation mode is arithmetic

VE2L312 = CARRY(!VE2L112 # !VE2_readout_cnt[5]);


--VE2L412 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675 at LC9_15_K1
--operation mode is arithmetic

VE2L412 = VE2_readout_cnt[6] $ !VE2L312;

--VE2L512 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675COUT at LC9_15_K1
--operation mode is arithmetic

VE2L512 = CARRY(VE2_readout_cnt[6] & !VE2L312);


--VE2L612 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~676 at LC10_15_K1
--operation mode is normal

VE2L612 = VE2L512 $ VE2_readout_cnt[7];


--VE1L77 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605 at LC5_8_O4
--operation mode is arithmetic

VE1L77 = !VE1_digitize_cnt[0];

--VE1L87 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605COUT at LC5_8_O4
--operation mode is arithmetic

VE1L87 = CARRY(VE1_digitize_cnt[0]);


--VE1L97 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606 at LC6_8_O4
--operation mode is arithmetic

VE1L97 = VE1_digitize_cnt[1] $ VE1L87;

--VE1L08 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606COUT at LC6_8_O4
--operation mode is arithmetic

VE1L08 = CARRY(!VE1L87 # !VE1_digitize_cnt[1]);


--VE1L18 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607 at LC7_8_O4
--operation mode is arithmetic

VE1L18 = VE1_digitize_cnt[2] $ !VE1L08;

--VE1L28 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607COUT at LC7_8_O4
--operation mode is arithmetic

VE1L28 = CARRY(VE1_digitize_cnt[2] & !VE1L08);


--VE1L38 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608 at LC8_8_O4
--operation mode is arithmetic

VE1L38 = VE1_digitize_cnt[3] $ VE1L28;

--VE1L48 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608COUT at LC8_8_O4
--operation mode is arithmetic

VE1L48 = CARRY(!VE1L28 # !VE1_digitize_cnt[3]);


--VE1L58 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609 at LC9_8_O4
--operation mode is arithmetic

VE1L58 = VE1_digitize_cnt[4] $ !VE1L48;

--VE1L68 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609COUT at LC9_8_O4
--operation mode is arithmetic

VE1L68 = CARRY(VE1_digitize_cnt[4] & !VE1L48);


--VE1L78 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610 at LC10_8_O4
--operation mode is arithmetic

VE1L78 = VE1_digitize_cnt[5] $ VE1L68;

--VE1L88 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610COUT at LC10_8_O4
--operation mode is arithmetic

VE1L88 = CARRY(!VE1L68 # !VE1_digitize_cnt[5]);


--VE1L98 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611 at LC1_10_O4
--operation mode is arithmetic

VE1L98 = VE1_digitize_cnt[6] $ !VE1L88;

--VE1L09 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611COUT at LC1_10_O4
--operation mode is arithmetic

VE1L09 = CARRY(VE1_digitize_cnt[6] & !VE1L88);


--VE1L19 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612 at LC2_10_O4
--operation mode is arithmetic

VE1L19 = VE1_digitize_cnt[7] $ VE1L09;

--VE1L29 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612COUT at LC2_10_O4
--operation mode is arithmetic

VE1L29 = CARRY(!VE1L09 # !VE1_digitize_cnt[7]);


--VE1L39 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613 at LC3_10_O4
--operation mode is arithmetic

VE1L39 = VE1_digitize_cnt[8] $ !VE1L29;

--VE1L49 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613COUT at LC3_10_O4
--operation mode is arithmetic

VE1L49 = CARRY(VE1_digitize_cnt[8] & !VE1L29);


--VE1L59 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614 at LC4_10_O4
--operation mode is arithmetic

VE1L59 = VE1_digitize_cnt[9] $ VE1L49;

--VE1L69 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614COUT at LC4_10_O4
--operation mode is arithmetic

VE1L69 = CARRY(!VE1L49 # !VE1_digitize_cnt[9]);


--VE1L79 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615 at LC5_10_O4
--operation mode is arithmetic

VE1L79 = VE1_digitize_cnt[10] $ !VE1L69;

--VE1L89 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615COUT at LC5_10_O4
--operation mode is arithmetic

VE1L89 = CARRY(VE1_digitize_cnt[10] & !VE1L69);


--VE1L99 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616 at LC6_10_O4
--operation mode is arithmetic

VE1L99 = VE1_digitize_cnt[11] $ VE1L89;

--VE1L001 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616COUT at LC6_10_O4
--operation mode is arithmetic

VE1L001 = CARRY(!VE1L89 # !VE1_digitize_cnt[11]);


--VE1L101 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617 at LC7_10_O4
--operation mode is arithmetic

VE1L101 = VE1_digitize_cnt[12] $ !VE1L001;

--VE1L201 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617COUT at LC7_10_O4
--operation mode is arithmetic

VE1L201 = CARRY(VE1_digitize_cnt[12] & !VE1L001);


--VE1L301 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618 at LC8_10_O4
--operation mode is arithmetic

VE1L301 = VE1_digitize_cnt[13] $ VE1L201;

--VE1L401 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618COUT at LC8_10_O4
--operation mode is arithmetic

VE1L401 = CARRY(!VE1L201 # !VE1_digitize_cnt[13]);


--VE1L501 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619 at LC9_10_O4
--operation mode is arithmetic

VE1L501 = VE1_digitize_cnt[14] $ !VE1L401;

--VE1L601 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619COUT at LC9_10_O4
--operation mode is arithmetic

VE1L601 = CARRY(VE1_digitize_cnt[14] & !VE1L401);


--VE1L701 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620 at LC10_10_O4
--operation mode is arithmetic

VE1L701 = VE1_digitize_cnt[15] $ VE1L601;

--VE1L801 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620COUT at LC10_10_O4
--operation mode is arithmetic

VE1L801 = CARRY(!VE1L601 # !VE1_digitize_cnt[15]);


--VE1L901 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621 at LC1_12_O4
--operation mode is arithmetic

VE1L901 = VE1_digitize_cnt[16] $ !VE1L801;

--VE1L011 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621COUT at LC1_12_O4
--operation mode is arithmetic

VE1L011 = CARRY(VE1_digitize_cnt[16] & !VE1L801);


--VE1L111 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622 at LC2_12_O4
--operation mode is arithmetic

VE1L111 = VE1_digitize_cnt[17] $ VE1L011;

--VE1L211 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622COUT at LC2_12_O4
--operation mode is arithmetic

VE1L211 = CARRY(!VE1L011 # !VE1_digitize_cnt[17]);


--VE1L311 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623 at LC3_12_O4
--operation mode is arithmetic

VE1L311 = VE1_digitize_cnt[18] $ !VE1L211;

--VE1L411 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623COUT at LC3_12_O4
--operation mode is arithmetic

VE1L411 = CARRY(VE1_digitize_cnt[18] & !VE1L211);


--VE1L511 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624 at LC4_12_O4
--operation mode is arithmetic

VE1L511 = VE1_digitize_cnt[19] $ VE1L411;

--VE1L611 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624COUT at LC4_12_O4
--operation mode is arithmetic

VE1L611 = CARRY(!VE1L411 # !VE1_digitize_cnt[19]);


--VE1L711 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625 at LC5_12_O4
--operation mode is arithmetic

VE1L711 = VE1_digitize_cnt[20] $ !VE1L611;

--VE1L811 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625COUT at LC5_12_O4
--operation mode is arithmetic

VE1L811 = CARRY(VE1_digitize_cnt[20] & !VE1L611);


--VE1L911 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626 at LC6_12_O4
--operation mode is arithmetic

VE1L911 = VE1_digitize_cnt[21] $ VE1L811;

--VE1L021 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626COUT at LC6_12_O4
--operation mode is arithmetic

VE1L021 = CARRY(!VE1L811 # !VE1_digitize_cnt[21]);


--VE1L121 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627 at LC7_12_O4
--operation mode is arithmetic

VE1L121 = VE1_digitize_cnt[22] $ !VE1L021;

--VE1L221 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627COUT at LC7_12_O4
--operation mode is arithmetic

VE1L221 = CARRY(VE1_digitize_cnt[22] & !VE1L021);


--VE1L321 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628 at LC8_12_O4
--operation mode is arithmetic

VE1L321 = VE1_digitize_cnt[23] $ VE1L221;

--VE1L421 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628COUT at LC8_12_O4
--operation mode is arithmetic

VE1L421 = CARRY(!VE1L221 # !VE1_digitize_cnt[23]);


--VE1L521 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629 at LC9_12_O4
--operation mode is arithmetic

VE1L521 = VE1_digitize_cnt[24] $ !VE1L421;

--VE1L621 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629COUT at LC9_12_O4
--operation mode is arithmetic

VE1L621 = CARRY(VE1_digitize_cnt[24] & !VE1L421);


--VE1L721 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630 at LC10_12_O4
--operation mode is arithmetic

VE1L721 = VE1_digitize_cnt[25] $ VE1L621;

--VE1L821 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630COUT at LC10_12_O4
--operation mode is arithmetic

VE1L821 = CARRY(!VE1L621 # !VE1_digitize_cnt[25]);


--VE1L921 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631 at LC1_14_O4
--operation mode is arithmetic

VE1L921 = VE1_digitize_cnt[26] $ !VE1L821;

--VE1L031 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631COUT at LC1_14_O4
--operation mode is arithmetic

VE1L031 = CARRY(VE1_digitize_cnt[26] & !VE1L821);


--VE1L131 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632 at LC2_14_O4
--operation mode is arithmetic

VE1L131 = VE1_digitize_cnt[27] $ VE1L031;

--VE1L231 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632COUT at LC2_14_O4
--operation mode is arithmetic

VE1L231 = CARRY(!VE1L031 # !VE1_digitize_cnt[27]);


--VE1L331 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633 at LC3_14_O4
--operation mode is arithmetic

VE1L331 = VE1_digitize_cnt[28] $ !VE1L231;

--VE1L431 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633COUT at LC3_14_O4
--operation mode is arithmetic

VE1L431 = CARRY(VE1_digitize_cnt[28] & !VE1L231);


--VE1L531 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634 at LC4_14_O4
--operation mode is arithmetic

VE1L531 = VE1_digitize_cnt[29] $ VE1L431;

--VE1L631 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634COUT at LC4_14_O4
--operation mode is arithmetic

VE1L631 = CARRY(!VE1L431 # !VE1_digitize_cnt[29]);


--VE1L731 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635 at LC5_14_O4
--operation mode is arithmetic

VE1L731 = VE1_digitize_cnt[30] $ !VE1L631;

--VE1L831 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635COUT at LC5_14_O4
--operation mode is arithmetic

VE1L831 = CARRY(VE1_digitize_cnt[30] & !VE1L631);


--VE1L931 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~636 at LC6_14_O4
--operation mode is normal

VE1L931 = VE1_digitize_cnt[31] $ VE1L831;


--VE1L041 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637 at LC5_4_S1
--operation mode is arithmetic

VE1L041 = !VE1_settle_cnt[0];

--VE1L141 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637COUT at LC5_4_S1
--operation mode is arithmetic

VE1L141 = CARRY(VE1_settle_cnt[0]);


--VE1L241 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638 at LC6_4_S1
--operation mode is arithmetic

VE1L241 = VE1_settle_cnt[1] $ VE1L141;

--VE1L341 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638COUT at LC6_4_S1
--operation mode is arithmetic

VE1L341 = CARRY(!VE1L141 # !VE1_settle_cnt[1]);


--VE1L441 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639 at LC7_4_S1
--operation mode is arithmetic

VE1L441 = VE1_settle_cnt[2] $ !VE1L341;

--VE1L541 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639COUT at LC7_4_S1
--operation mode is arithmetic

VE1L541 = CARRY(VE1_settle_cnt[2] & !VE1L341);


--VE1L641 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640 at LC8_4_S1
--operation mode is arithmetic

VE1L641 = VE1_settle_cnt[3] $ VE1L541;

--VE1L741 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640COUT at LC8_4_S1
--operation mode is arithmetic

VE1L741 = CARRY(!VE1L541 # !VE1_settle_cnt[3]);


--VE1L841 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641 at LC9_4_S1
--operation mode is arithmetic

VE1L841 = VE1_settle_cnt[4] $ !VE1L741;

--VE1L941 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641COUT at LC9_4_S1
--operation mode is arithmetic

VE1L941 = CARRY(VE1_settle_cnt[4] & !VE1L741);


--VE1L051 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642 at LC10_4_S1
--operation mode is arithmetic

VE1L051 = VE1_settle_cnt[5] $ VE1L941;

--VE1L151 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642COUT at LC10_4_S1
--operation mode is arithmetic

VE1L151 = CARRY(!VE1L941 # !VE1_settle_cnt[5]);


--VE1L251 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643 at LC1_6_S1
--operation mode is arithmetic

VE1L251 = VE1_settle_cnt[6] $ !VE1L151;

--VE1L351 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643COUT at LC1_6_S1
--operation mode is arithmetic

VE1L351 = CARRY(VE1_settle_cnt[6] & !VE1L151);


--VE1L451 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644 at LC2_6_S1
--operation mode is arithmetic

VE1L451 = VE1_settle_cnt[7] $ VE1L351;

--VE1L551 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644COUT at LC2_6_S1
--operation mode is arithmetic

VE1L551 = CARRY(!VE1L351 # !VE1_settle_cnt[7]);


--VE1L651 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645 at LC3_6_S1
--operation mode is arithmetic

VE1L651 = VE1_settle_cnt[8] $ !VE1L551;

--VE1L751 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645COUT at LC3_6_S1
--operation mode is arithmetic

VE1L751 = CARRY(VE1_settle_cnt[8] & !VE1L551);


--VE1L851 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646 at LC4_6_S1
--operation mode is arithmetic

VE1L851 = VE1_settle_cnt[9] $ VE1L751;

--VE1L951 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646COUT at LC4_6_S1
--operation mode is arithmetic

VE1L951 = CARRY(!VE1L751 # !VE1_settle_cnt[9]);


--VE1L061 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647 at LC5_6_S1
--operation mode is arithmetic

VE1L061 = VE1_settle_cnt[10] $ !VE1L951;

--VE1L161 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647COUT at LC5_6_S1
--operation mode is arithmetic

VE1L161 = CARRY(VE1_settle_cnt[10] & !VE1L951);


--VE1L261 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648 at LC6_6_S1
--operation mode is arithmetic

VE1L261 = VE1_settle_cnt[11] $ VE1L161;

--VE1L361 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648COUT at LC6_6_S1
--operation mode is arithmetic

VE1L361 = CARRY(!VE1L161 # !VE1_settle_cnt[11]);


--VE1L461 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649 at LC7_6_S1
--operation mode is arithmetic

VE1L461 = VE1_settle_cnt[12] $ !VE1L361;

--VE1L561 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649COUT at LC7_6_S1
--operation mode is arithmetic

VE1L561 = CARRY(VE1_settle_cnt[12] & !VE1L361);


--VE1L661 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650 at LC8_6_S1
--operation mode is arithmetic

VE1L661 = VE1_settle_cnt[13] $ VE1L561;

--VE1L761 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650COUT at LC8_6_S1
--operation mode is arithmetic

VE1L761 = CARRY(!VE1L561 # !VE1_settle_cnt[13]);


--VE1L861 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651 at LC9_6_S1
--operation mode is arithmetic

VE1L861 = VE1_settle_cnt[14] $ !VE1L761;

--VE1L961 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651COUT at LC9_6_S1
--operation mode is arithmetic

VE1L961 = CARRY(VE1_settle_cnt[14] & !VE1L761);


--VE1L071 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652 at LC10_6_S1
--operation mode is arithmetic

VE1L071 = VE1_settle_cnt[15] $ VE1L961;

--VE1L171 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652COUT at LC10_6_S1
--operation mode is arithmetic

VE1L171 = CARRY(!VE1L961 # !VE1_settle_cnt[15]);


--VE1L271 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653 at LC1_8_S1
--operation mode is arithmetic

VE1L271 = VE1_settle_cnt[16] $ !VE1L171;

--VE1L371 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653COUT at LC1_8_S1
--operation mode is arithmetic

VE1L371 = CARRY(VE1_settle_cnt[16] & !VE1L171);


--VE1L471 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654 at LC2_8_S1
--operation mode is arithmetic

VE1L471 = VE1_settle_cnt[17] $ VE1L371;

--VE1L571 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654COUT at LC2_8_S1
--operation mode is arithmetic

VE1L571 = CARRY(!VE1L371 # !VE1_settle_cnt[17]);


--VE1L671 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655 at LC3_8_S1
--operation mode is arithmetic

VE1L671 = VE1_settle_cnt[18] $ !VE1L571;

--VE1L771 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655COUT at LC3_8_S1
--operation mode is arithmetic

VE1L771 = CARRY(VE1_settle_cnt[18] & !VE1L571);


--VE1L871 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656 at LC4_8_S1
--operation mode is arithmetic

VE1L871 = VE1_settle_cnt[19] $ VE1L771;

--VE1L971 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656COUT at LC4_8_S1
--operation mode is arithmetic

VE1L971 = CARRY(!VE1L771 # !VE1_settle_cnt[19]);


--VE1L081 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657 at LC5_8_S1
--operation mode is arithmetic

VE1L081 = VE1_settle_cnt[20] $ !VE1L971;

--VE1L181 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657COUT at LC5_8_S1
--operation mode is arithmetic

VE1L181 = CARRY(VE1_settle_cnt[20] & !VE1L971);


--VE1L281 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658 at LC6_8_S1
--operation mode is arithmetic

VE1L281 = VE1_settle_cnt[21] $ VE1L181;

--VE1L381 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658COUT at LC6_8_S1
--operation mode is arithmetic

VE1L381 = CARRY(!VE1L181 # !VE1_settle_cnt[21]);


--VE1L481 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659 at LC7_8_S1
--operation mode is arithmetic

VE1L481 = VE1_settle_cnt[22] $ !VE1L381;

--VE1L581 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659COUT at LC7_8_S1
--operation mode is arithmetic

VE1L581 = CARRY(VE1_settle_cnt[22] & !VE1L381);


--VE1L681 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660 at LC8_8_S1
--operation mode is arithmetic

VE1L681 = VE1_settle_cnt[23] $ VE1L581;

--VE1L781 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660COUT at LC8_8_S1
--operation mode is arithmetic

VE1L781 = CARRY(!VE1L581 # !VE1_settle_cnt[23]);


--VE1L881 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661 at LC9_8_S1
--operation mode is arithmetic

VE1L881 = VE1_settle_cnt[24] $ !VE1L781;

--VE1L981 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661COUT at LC9_8_S1
--operation mode is arithmetic

VE1L981 = CARRY(VE1_settle_cnt[24] & !VE1L781);


--VE1L091 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662 at LC10_8_S1
--operation mode is arithmetic

VE1L091 = VE1_settle_cnt[25] $ VE1L981;

--VE1L191 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662COUT at LC10_8_S1
--operation mode is arithmetic

VE1L191 = CARRY(!VE1L981 # !VE1_settle_cnt[25]);


--VE1L291 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663 at LC1_10_S1
--operation mode is arithmetic

VE1L291 = VE1_settle_cnt[26] $ !VE1L191;

--VE1L391 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663COUT at LC1_10_S1
--operation mode is arithmetic

VE1L391 = CARRY(VE1_settle_cnt[26] & !VE1L191);


--VE1L491 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664 at LC2_10_S1
--operation mode is arithmetic

VE1L491 = VE1_settle_cnt[27] $ VE1L391;

--VE1L591 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664COUT at LC2_10_S1
--operation mode is arithmetic

VE1L591 = CARRY(!VE1L391 # !VE1_settle_cnt[27]);


--VE1L691 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665 at LC3_10_S1
--operation mode is arithmetic

VE1L691 = VE1_settle_cnt[28] $ !VE1L591;

--VE1L791 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665COUT at LC3_10_S1
--operation mode is arithmetic

VE1L791 = CARRY(VE1_settle_cnt[28] & !VE1L591);


--VE1L891 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666 at LC4_10_S1
--operation mode is arithmetic

VE1L891 = VE1_settle_cnt[29] $ VE1L791;

--VE1L991 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666COUT at LC4_10_S1
--operation mode is arithmetic

VE1L991 = CARRY(!VE1L791 # !VE1_settle_cnt[29]);


--VE1L002 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667 at LC5_10_S1
--operation mode is arithmetic

VE1L002 = VE1_settle_cnt[30] $ !VE1L991;

--VE1L102 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667COUT at LC5_10_S1
--operation mode is arithmetic

VE1L102 = CARRY(VE1_settle_cnt[30] & !VE1L991);


--VE1L202 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~668 at LC6_10_S1
--operation mode is normal

VE1L202 = VE1_settle_cnt[31] $ VE1L102;


--VE1L302 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669 at LC1_15_O1
--operation mode is arithmetic

VE1L302 = !VE1_readout_cnt[0];

--VE1L402 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669COUT at LC1_15_O1
--operation mode is arithmetic

VE1L402 = CARRY(VE1_readout_cnt[0]);


--VE1L502 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670 at LC2_15_O1
--operation mode is arithmetic

VE1L502 = VE1_readout_cnt[1] $ VE1L402;

--VE1L602 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670COUT at LC2_15_O1
--operation mode is arithmetic

VE1L602 = CARRY(!VE1L402 # !VE1_readout_cnt[1]);


--VE1L702 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671 at LC3_15_O1
--operation mode is arithmetic

VE1L702 = VE1_readout_cnt[2] $ !VE1L602;

--VE1L802 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671COUT at LC3_15_O1
--operation mode is arithmetic

VE1L802 = CARRY(VE1_readout_cnt[2] & !VE1L602);


--VE1L902 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672 at LC4_15_O1
--operation mode is arithmetic

VE1L902 = VE1_readout_cnt[3] $ VE1L802;

--VE1L012 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672COUT at LC4_15_O1
--operation mode is arithmetic

VE1L012 = CARRY(!VE1L802 # !VE1_readout_cnt[3]);


--VE1L112 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673 at LC5_15_O1
--operation mode is arithmetic

VE1L112 = VE1_readout_cnt[4] $ !VE1L012;

--VE1L212 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673COUT at LC5_15_O1
--operation mode is arithmetic

VE1L212 = CARRY(VE1_readout_cnt[4] & !VE1L012);


--VE1L312 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674 at LC6_15_O1
--operation mode is arithmetic

VE1L312 = VE1_readout_cnt[5] $ VE1L212;

--VE1L412 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674COUT at LC6_15_O1
--operation mode is arithmetic

VE1L412 = CARRY(!VE1L212 # !VE1_readout_cnt[5]);


--VE1L512 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675 at LC7_15_O1
--operation mode is arithmetic

VE1L512 = VE1_readout_cnt[6] $ !VE1L412;

--VE1L612 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675COUT at LC7_15_O1
--operation mode is arithmetic

VE1L612 = CARRY(VE1_readout_cnt[6] & !VE1L412);


--VE1L712 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~676 at LC8_15_O1
--operation mode is normal

VE1L712 = VE1_readout_cnt[7] $ VE1L612;


--H1_second_cnt[0] is rate_meters:inst_rate_meters|second_cnt[0] at LC3_1_I4
--operation mode is counter

H1_second_cnt[0]_lut_out = !H1_second_cnt[0];
H1_second_cnt[0]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[0]_lut_out);
H1_second_cnt[0] = DFFE(H1_second_cnt[0]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L323 is rate_meters:inst_rate_meters|second_cnt[0]~COUT at LC3_1_I4
--operation mode is counter

H1L323 = CARRY(!H1_second_cnt[0]);


--H1_second_cnt[1] is rate_meters:inst_rate_meters|second_cnt[1] at LC4_1_I4
--operation mode is counter

H1_second_cnt[1]_lut_out = H1_second_cnt[1] $ H1L323;
H1_second_cnt[1]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[1]_lut_out);
H1_second_cnt[1] = DFFE(H1_second_cnt[1]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L523 is rate_meters:inst_rate_meters|second_cnt[1]~COUT at LC4_1_I4
--operation mode is counter

H1L523 = CARRY(!H1L323 # !H1_second_cnt[1]);


--H1_second_cnt[2] is rate_meters:inst_rate_meters|second_cnt[2] at LC5_1_I4
--operation mode is counter

H1_second_cnt[2]_lut_out = H1_second_cnt[2] $ !H1L523;
H1_second_cnt[2]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[2]_lut_out);
H1_second_cnt[2] = DFFE(H1_second_cnt[2]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L723 is rate_meters:inst_rate_meters|second_cnt[2]~COUT at LC5_1_I4
--operation mode is counter

H1L723 = CARRY(H1_second_cnt[2] & !H1L523);


--H1_second_cnt[3] is rate_meters:inst_rate_meters|second_cnt[3] at LC6_1_I4
--operation mode is counter

H1_second_cnt[3]_lut_out = H1_second_cnt[3] $ H1L723;
H1_second_cnt[3]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[3]_lut_out);
H1_second_cnt[3] = DFFE(H1_second_cnt[3]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L923 is rate_meters:inst_rate_meters|second_cnt[3]~COUT at LC6_1_I4
--operation mode is counter

H1L923 = CARRY(!H1L723 # !H1_second_cnt[3]);


--H1_second_cnt[4] is rate_meters:inst_rate_meters|second_cnt[4] at LC7_1_I4
--operation mode is counter

H1_second_cnt[4]_lut_out = H1_second_cnt[4] $ !H1L923;
H1_second_cnt[4]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[4]_lut_out);
H1_second_cnt[4] = DFFE(H1_second_cnt[4]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L133 is rate_meters:inst_rate_meters|second_cnt[4]~COUT at LC7_1_I4
--operation mode is counter

H1L133 = CARRY(H1_second_cnt[4] & !H1L923);


--H1_second_cnt[5] is rate_meters:inst_rate_meters|second_cnt[5] at LC8_1_I4
--operation mode is counter

H1_second_cnt[5]_lut_out = H1_second_cnt[5] $ H1L133;
H1_second_cnt[5]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[5]_lut_out);
H1_second_cnt[5] = DFFE(H1_second_cnt[5]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L333 is rate_meters:inst_rate_meters|second_cnt[5]~COUT at LC8_1_I4
--operation mode is counter

H1L333 = CARRY(!H1L133 # !H1_second_cnt[5]);


--H1_second_cnt[6] is rate_meters:inst_rate_meters|second_cnt[6] at LC9_1_I4
--operation mode is counter

H1_second_cnt[6]_lut_out = H1_second_cnt[6] $ !H1L333;
H1_second_cnt[6]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[6]_lut_out);
H1_second_cnt[6] = DFFE(H1_second_cnt[6]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L533 is rate_meters:inst_rate_meters|second_cnt[6]~COUT at LC9_1_I4
--operation mode is counter

H1L533 = CARRY(H1_second_cnt[6] & !H1L333);


--H1_second_cnt[7] is rate_meters:inst_rate_meters|second_cnt[7] at LC10_1_I4
--operation mode is counter

H1_second_cnt[7]_lut_out = H1_second_cnt[7] $ H1L533;
H1_second_cnt[7]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[7]_lut_out);
H1_second_cnt[7] = DFFE(H1_second_cnt[7]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L733 is rate_meters:inst_rate_meters|second_cnt[7]~COUT at LC10_1_I4
--operation mode is counter

H1L733 = CARRY(!H1L533 # !H1_second_cnt[7]);


--H1_second_cnt[8] is rate_meters:inst_rate_meters|second_cnt[8] at LC1_3_I4
--operation mode is counter

H1_second_cnt[8]_lut_out = H1_second_cnt[8] $ !H1L733;
H1_second_cnt[8]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[8]_lut_out);
H1_second_cnt[8] = DFFE(H1_second_cnt[8]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L933 is rate_meters:inst_rate_meters|second_cnt[8]~COUT at LC1_3_I4
--operation mode is counter

H1L933 = CARRY(!H1_second_cnt[8] & !H1L733);


--H1_second_cnt[9] is rate_meters:inst_rate_meters|second_cnt[9] at LC2_3_I4
--operation mode is counter

H1_second_cnt[9]_lut_out = H1_second_cnt[9] $ H1L933;
H1_second_cnt[9]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[9]_lut_out);
H1_second_cnt[9] = DFFE(H1_second_cnt[9]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L143 is rate_meters:inst_rate_meters|second_cnt[9]~COUT at LC2_3_I4
--operation mode is counter

H1L143 = CARRY(H1_second_cnt[9] # !H1L933);


--H1_second_cnt[10] is rate_meters:inst_rate_meters|second_cnt[10] at LC3_3_I4
--operation mode is counter

H1_second_cnt[10]_lut_out = H1_second_cnt[10] $ !H1L143;
H1_second_cnt[10]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[10]_lut_out);
H1_second_cnt[10] = DFFE(H1_second_cnt[10]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L343 is rate_meters:inst_rate_meters|second_cnt[10]~COUT at LC3_3_I4
--operation mode is counter

H1L343 = CARRY(H1_second_cnt[10] & !H1L143);


--H1_second_cnt[11] is rate_meters:inst_rate_meters|second_cnt[11] at LC4_3_I4
--operation mode is counter

H1_second_cnt[11]_lut_out = H1_second_cnt[11] $ H1L343;
H1_second_cnt[11]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[11]_lut_out);
H1_second_cnt[11] = DFFE(H1_second_cnt[11]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L543 is rate_meters:inst_rate_meters|second_cnt[11]~COUT at LC4_3_I4
--operation mode is counter

H1L543 = CARRY(!H1L343 # !H1_second_cnt[11]);


--H1_second_cnt[12] is rate_meters:inst_rate_meters|second_cnt[12] at LC5_3_I4
--operation mode is counter

H1_second_cnt[12]_lut_out = H1_second_cnt[12] $ !H1L543;
H1_second_cnt[12]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[12]_lut_out);
H1_second_cnt[12] = DFFE(H1_second_cnt[12]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L743 is rate_meters:inst_rate_meters|second_cnt[12]~COUT at LC5_3_I4
--operation mode is counter

H1L743 = CARRY(!H1_second_cnt[12] & !H1L543);


--H1_second_cnt[13] is rate_meters:inst_rate_meters|second_cnt[13] at LC6_3_I4
--operation mode is counter

H1_second_cnt[13]_lut_out = H1_second_cnt[13] $ H1L743;
H1_second_cnt[13]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[13]_lut_out);
H1_second_cnt[13] = DFFE(H1_second_cnt[13]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L943 is rate_meters:inst_rate_meters|second_cnt[13]~COUT at LC6_3_I4
--operation mode is counter

H1L943 = CARRY(!H1L743 # !H1_second_cnt[13]);


--H1_second_cnt[14] is rate_meters:inst_rate_meters|second_cnt[14] at LC7_3_I4
--operation mode is counter

H1_second_cnt[14]_lut_out = H1_second_cnt[14] $ !H1L943;
H1_second_cnt[14]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[14]_lut_out);
H1_second_cnt[14] = DFFE(H1_second_cnt[14]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L153 is rate_meters:inst_rate_meters|second_cnt[14]~COUT at LC7_3_I4
--operation mode is counter

H1L153 = CARRY(!H1_second_cnt[14] & !H1L943);


--H1_second_cnt[15] is rate_meters:inst_rate_meters|second_cnt[15] at LC8_3_I4
--operation mode is counter

H1_second_cnt[15]_lut_out = H1_second_cnt[15] $ H1L153;
H1_second_cnt[15]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[15]_lut_out);
H1_second_cnt[15] = DFFE(H1_second_cnt[15]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L353 is rate_meters:inst_rate_meters|second_cnt[15]~COUT at LC8_3_I4
--operation mode is counter

H1L353 = CARRY(H1_second_cnt[15] # !H1L153);


--H1_second_cnt[16] is rate_meters:inst_rate_meters|second_cnt[16] at LC9_3_I4
--operation mode is counter

H1_second_cnt[16]_lut_out = H1_second_cnt[16] $ !H1L353;
H1_second_cnt[16]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[16]_lut_out);
H1_second_cnt[16] = DFFE(H1_second_cnt[16]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L553 is rate_meters:inst_rate_meters|second_cnt[16]~COUT at LC9_3_I4
--operation mode is counter

H1L553 = CARRY(H1_second_cnt[16] & !H1L353);


--H1_second_cnt[17] is rate_meters:inst_rate_meters|second_cnt[17] at LC10_3_I4
--operation mode is counter

H1_second_cnt[17]_lut_out = H1_second_cnt[17] $ H1L553;
H1_second_cnt[17]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[17]_lut_out);
H1_second_cnt[17] = DFFE(H1_second_cnt[17]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L753 is rate_meters:inst_rate_meters|second_cnt[17]~COUT at LC10_3_I4
--operation mode is counter

H1L753 = CARRY(H1_second_cnt[17] # !H1L553);


--H1_second_cnt[18] is rate_meters:inst_rate_meters|second_cnt[18] at LC1_5_I4
--operation mode is counter

H1_second_cnt[18]_lut_out = H1_second_cnt[18] $ !H1L753;
H1_second_cnt[18]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[18]_lut_out);
H1_second_cnt[18] = DFFE(H1_second_cnt[18]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L953 is rate_meters:inst_rate_meters|second_cnt[18]~COUT at LC1_5_I4
--operation mode is counter

H1L953 = CARRY(!H1_second_cnt[18] & !H1L753);


--H1_second_cnt[19] is rate_meters:inst_rate_meters|second_cnt[19] at LC2_5_I4
--operation mode is counter

H1_second_cnt[19]_lut_out = H1_second_cnt[19] $ H1L953;
H1_second_cnt[19]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[19]_lut_out);
H1_second_cnt[19] = DFFE(H1_second_cnt[19]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L163 is rate_meters:inst_rate_meters|second_cnt[19]~COUT at LC2_5_I4
--operation mode is counter

H1L163 = CARRY(H1_second_cnt[19] # !H1L953);


--H1_second_cnt[20] is rate_meters:inst_rate_meters|second_cnt[20] at LC3_5_I4
--operation mode is counter

H1_second_cnt[20]_lut_out = H1_second_cnt[20] $ !H1L163;
H1_second_cnt[20]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[20]_lut_out);
H1_second_cnt[20] = DFFE(H1_second_cnt[20]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L363 is rate_meters:inst_rate_meters|second_cnt[20]~COUT at LC3_5_I4
--operation mode is counter

H1L363 = CARRY(H1_second_cnt[20] & !H1L163);


--H1_second_cnt[21] is rate_meters:inst_rate_meters|second_cnt[21] at LC4_5_I4
--operation mode is counter

H1_second_cnt[21]_lut_out = H1_second_cnt[21] $ H1L363;
H1_second_cnt[21]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[21]_lut_out);
H1_second_cnt[21] = DFFE(H1_second_cnt[21]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L563 is rate_meters:inst_rate_meters|second_cnt[21]~COUT at LC4_5_I4
--operation mode is counter

H1L563 = CARRY(!H1L363 # !H1_second_cnt[21]);


--H1_second_cnt[22] is rate_meters:inst_rate_meters|second_cnt[22] at LC5_5_I4
--operation mode is counter

H1_second_cnt[22]_lut_out = H1_second_cnt[22] $ !H1L563;
H1_second_cnt[22]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[22]_lut_out);
H1_second_cnt[22] = DFFE(H1_second_cnt[22]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L763 is rate_meters:inst_rate_meters|second_cnt[22]~COUT at LC5_5_I4
--operation mode is counter

H1L763 = CARRY(!H1_second_cnt[22] & !H1L563);


--H1_second_cnt[23] is rate_meters:inst_rate_meters|second_cnt[23] at LC6_5_I4
--operation mode is counter

H1_second_cnt[23]_lut_out = H1_second_cnt[23] $ H1L763;
H1_second_cnt[23]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[23]_lut_out);
H1_second_cnt[23] = DFFE(H1_second_cnt[23]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L963 is rate_meters:inst_rate_meters|second_cnt[23]~COUT at LC6_5_I4
--operation mode is counter

H1L963 = CARRY(H1_second_cnt[23] # !H1L763);


--H1_second_cnt[24] is rate_meters:inst_rate_meters|second_cnt[24] at LC7_5_I4
--operation mode is counter

H1_second_cnt[24]_lut_out = H1_second_cnt[24] $ !H1L963;
H1_second_cnt[24]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[24]_lut_out);
H1_second_cnt[24] = DFFE(H1_second_cnt[24]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L173 is rate_meters:inst_rate_meters|second_cnt[24]~COUT at LC7_5_I4
--operation mode is counter

H1L173 = CARRY(H1_second_cnt[24] & !H1L963);


--H1_second_cnt[25] is rate_meters:inst_rate_meters|second_cnt[25] at LC8_5_I4
--operation mode is counter

H1_second_cnt[25]_lut_out = H1_second_cnt[25] $ H1L173;
H1_second_cnt[25]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[25]_lut_out);
H1_second_cnt[25] = DFFE(H1_second_cnt[25]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--H1L373 is rate_meters:inst_rate_meters|second_cnt[25]~COUT at LC8_5_I4
--operation mode is counter

H1L373 = CARRY(H1_second_cnt[25] # !H1L173);


--H1_second_cnt[26] is rate_meters:inst_rate_meters|second_cnt[26] at LC9_5_I4
--operation mode is normal

H1_second_cnt[26]_lut_out = H1L373 $ !H1_second_cnt[26];
H1_second_cnt[26]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[26]_lut_out);
H1_second_cnt[26] = DFFE(H1_second_cnt[26]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );


--H1_lockout_sn[0] is rate_meters:inst_rate_meters|lockout_sn[0] at LC1_14_N4
--operation mode is counter

H1_lockout_sn[0]_lut_out = !H1_lockout_sn[0];
H1_lockout_sn[0]_sload_eqn = (H1L401 & H1L411) # (!H1L401 & H1_lockout_sn[0]_lut_out);
H1_lockout_sn[0] = DFFE(H1_lockout_sn[0]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_i598);

--H1L761 is rate_meters:inst_rate_meters|lockout_sn[0]~COUT at LC1_14_N4
--operation mode is counter

H1L761 = CARRY(H1_lockout_sn[0]);


--H1_lockout_sn[1] is rate_meters:inst_rate_meters|lockout_sn[1] at LC2_14_N4
--operation mode is counter

H1_lockout_sn[1]_lut_out = H1_lockout_sn[1] $ H1L761;
H1_lockout_sn[1]_sload_eqn = (H1L401 & H1L311) # (!H1L401 & H1_lockout_sn[1]_lut_out);
H1_lockout_sn[1] = DFFE(H1_lockout_sn[1]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_i598);

--H1L961 is rate_meters:inst_rate_meters|lockout_sn[1]~COUT at LC2_14_N4
--operation mode is counter

H1L961 = CARRY(!H1L761 # !H1_lockout_sn[1]);


--H1_lockout_sn[2] is rate_meters:inst_rate_meters|lockout_sn[2] at LC3_14_N4
--operation mode is counter

H1_lockout_sn[2]_lut_out = H1_lockout_sn[2] $ !H1L961;
H1_lockout_sn[2]_sload_eqn = (H1L401 & H1L211) # (!H1L401 & H1_lockout_sn[2]_lut_out);
H1_lockout_sn[2] = DFFE(H1_lockout_sn[2]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_i598);

--H1L171 is rate_meters:inst_rate_meters|lockout_sn[2]~COUT at LC3_14_N4
--operation mode is counter

H1L171 = CARRY(H1_lockout_sn[2] & !H1L961);


--H1_lockout_sn[3] is rate_meters:inst_rate_meters|lockout_sn[3] at LC4_14_N4
--operation mode is counter

H1_lockout_sn[3]_lut_out = H1_lockout_sn[3] $ H1L171;
H1_lockout_sn[3]_sload_eqn = (H1L401 & H1L111) # (!H1L401 & H1_lockout_sn[3]_lut_out);
H1_lockout_sn[3] = DFFE(H1_lockout_sn[3]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_i598);

--H1L371 is rate_meters:inst_rate_meters|lockout_sn[3]~COUT at LC4_14_N4
--operation mode is counter

H1L371 = CARRY(!H1L171 # !H1_lockout_sn[3]);


--H1_lockout_sn[4] is rate_meters:inst_rate_meters|lockout_sn[4] at LC5_14_N4
--operation mode is counter

H1_lockout_sn[4]_lut_out = H1_lockout_sn[4] $ !H1L371;
H1_lockout_sn[4]_sload_eqn = (H1L401 & H1L011) # (!H1L401 & H1_lockout_sn[4]_lut_out);
H1_lockout_sn[4] = DFFE(H1_lockout_sn[4]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_i598);

--H1L571 is rate_meters:inst_rate_meters|lockout_sn[4]~COUT at LC5_14_N4
--operation mode is counter

H1L571 = CARRY(H1_lockout_sn[4] & !H1L371);


--H1_lockout_sn[5] is rate_meters:inst_rate_meters|lockout_sn[5] at LC6_14_N4
--operation mode is counter

H1_lockout_sn[5]_lut_out = H1_lockout_sn[5] $ H1L571;
H1_lockout_sn[5]_sload_eqn = (H1L401 & H1L901) # (!H1L401 & H1_lockout_sn[5]_lut_out);
H1_lockout_sn[5] = DFFE(H1_lockout_sn[5]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_i598);

--H1L771 is rate_meters:inst_rate_meters|lockout_sn[5]~COUT at LC6_14_N4
--operation mode is counter

H1L771 = CARRY(!H1L571 # !H1_lockout_sn[5]);


--H1_lockout_sn[6] is rate_meters:inst_rate_meters|lockout_sn[6] at LC7_14_N4
--operation mode is counter

H1_lockout_sn[6]_lut_out = H1_lockout_sn[6] $ !H1L771;
H1_lockout_sn[6]_sload_eqn = (H1L401 & H1L801) # (!H1L401 & H1_lockout_sn[6]_lut_out);
H1_lockout_sn[6] = DFFE(H1_lockout_sn[6]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_i598);

--H1L971 is rate_meters:inst_rate_meters|lockout_sn[6]~COUT at LC7_14_N4
--operation mode is counter

H1L971 = CARRY(H1_lockout_sn[6] & !H1L771);


--H1_lockout_sn[7] is rate_meters:inst_rate_meters|lockout_sn[7] at LC8_14_N4
--operation mode is counter

H1_lockout_sn[7]_lut_out = H1_lockout_sn[7] $ H1L971;
H1_lockout_sn[7]_sload_eqn = (H1L401 & H1L701) # (!H1L401 & H1_lockout_sn[7]_lut_out);
H1_lockout_sn[7] = DFFE(H1_lockout_sn[7]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_i598);

--H1L181 is rate_meters:inst_rate_meters|lockout_sn[7]~COUT at LC8_14_N4
--operation mode is counter

H1L181 = CARRY(!H1L971 # !H1_lockout_sn[7]);


--H1_lockout_sn[8] is rate_meters:inst_rate_meters|lockout_sn[8] at LC9_14_N4
--operation mode is normal

H1_lockout_sn[8]_lut_out = H1L181 $ !H1_lockout_sn[8];
H1_lockout_sn[8]_sload_eqn = (H1L401 & ~GND) # (!H1L401 & H1_lockout_sn[8]_lut_out);
H1_lockout_sn[8] = DFFE(H1_lockout_sn[8]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_i598);


--V13_q[9] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[9] at LC10_12_C4
--operation mode is normal

V13_q[9]_lut_out = V13L91 $ V13_q[9];
V13_q[9]_sload_eqn = (H1L37 & H1L47) # (!H1L37 & V13_q[9]_lut_out);
V13_q[9] = DFFE(V13_q[9]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);


--V13_q[8] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[8] at LC9_12_C4
--operation mode is counter

V13_q[8]_lut_out = V13_q[8] $ !V13L71;
V13_q[8]_sload_eqn = (H1L37 & H1L57) # (!H1L37 & V13_q[8]_lut_out);
V13_q[8] = DFFE(V13_q[8]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V13L91 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_12_C4
--operation mode is counter

V13L91 = CARRY(V13_q[8] & !V13L71);


--V13_q[7] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[7] at LC8_12_C4
--operation mode is counter

V13_q[7]_lut_out = V13_q[7] $ V13L51;
V13_q[7]_sload_eqn = (H1L37 & H1L67) # (!H1L37 & V13_q[7]_lut_out);
V13_q[7] = DFFE(V13_q[7]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V13L71 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_12_C4
--operation mode is counter

V13L71 = CARRY(!V13L51 # !V13_q[7]);


--V13_q[6] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[6] at LC7_12_C4
--operation mode is counter

V13_q[6]_lut_out = V13_q[6] $ !V13L31;
V13_q[6]_sload_eqn = (H1L37 & H1L77) # (!H1L37 & V13_q[6]_lut_out);
V13_q[6] = DFFE(V13_q[6]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V13L51 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_12_C4
--operation mode is counter

V13L51 = CARRY(V13_q[6] & !V13L31);


--V13_q[5] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[5] at LC6_12_C4
--operation mode is counter

V13_q[5]_lut_out = V13_q[5] $ V13L11;
V13_q[5]_sload_eqn = (H1L37 & H1L87) # (!H1L37 & V13_q[5]_lut_out);
V13_q[5] = DFFE(V13_q[5]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V13L31 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_12_C4
--operation mode is counter

V13L31 = CARRY(!V13L11 # !V13_q[5]);


--V13_q[4] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[4] at LC5_12_C4
--operation mode is counter

V13_q[4]_lut_out = V13_q[4] $ !V13L9;
V13_q[4]_sload_eqn = (H1L37 & H1L97) # (!H1L37 & V13_q[4]_lut_out);
V13_q[4] = DFFE(V13_q[4]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V13L11 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_12_C4
--operation mode is counter

V13L11 = CARRY(V13_q[4] & !V13L9);


--V13_q[3] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[3] at LC4_12_C4
--operation mode is counter

V13_q[3]_lut_out = V13_q[3] $ V13L7;
V13_q[3]_sload_eqn = (H1L37 & H1L08) # (!H1L37 & V13_q[3]_lut_out);
V13_q[3] = DFFE(V13_q[3]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V13L9 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_12_C4
--operation mode is counter

V13L9 = CARRY(!V13L7 # !V13_q[3]);


--V13_q[2] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[2] at LC3_12_C4
--operation mode is counter

V13_q[2]_lut_out = V13_q[2] $ !V13L5;
V13_q[2]_sload_eqn = (H1L37 & H1L18) # (!H1L37 & V13_q[2]_lut_out);
V13_q[2] = DFFE(V13_q[2]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V13L7 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_12_C4
--operation mode is counter

V13L7 = CARRY(V13_q[2] & !V13L5);


--V13_q[1] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[1] at LC2_12_C4
--operation mode is counter

V13_q[1]_lut_out = V13_q[1] $ V13L3;
V13_q[1]_sload_eqn = (H1L37 & H1L28) # (!H1L37 & V13_q[1]_lut_out);
V13_q[1] = DFFE(V13_q[1]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V13L5 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_12_C4
--operation mode is counter

V13L5 = CARRY(!V13L3 # !V13_q[1]);


--V13_q[0] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[0] at LC1_12_C4
--operation mode is qfbk_counter

V13_q[0]_lut_out = !V13_q[0];
V13_q[0]_sload_eqn = (H1L37 & H1L38) # (!H1L37 & V13_q[0]_lut_out);
V13_q[0] = DFFE(V13_q[0]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V13L3 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_12_C4
--operation mode is qfbk_counter

V13L3 = CARRY(V13_q[0]);


--V23_q[9] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[9] at LC10_9_D4
--operation mode is normal

V23_q[9]_lut_out = V23L91 $ V23_q[9];
V23_q[9]_sload_eqn = (H1L98 & H1L09) # (!H1L98 & V23_q[9]_lut_out);
V23_q[9] = DFFE(V23_q[9]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);


--V23_q[8] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[8] at LC9_9_D4
--operation mode is counter

V23_q[8]_lut_out = V23_q[8] $ !V23L71;
V23_q[8]_sload_eqn = (H1L98 & H1L19) # (!H1L98 & V23_q[8]_lut_out);
V23_q[8] = DFFE(V23_q[8]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V23L91 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_9_D4
--operation mode is counter

V23L91 = CARRY(V23_q[8] & !V23L71);


--V23_q[7] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[7] at LC8_9_D4
--operation mode is counter

V23_q[7]_lut_out = V23_q[7] $ V23L51;
V23_q[7]_sload_eqn = (H1L98 & H1L29) # (!H1L98 & V23_q[7]_lut_out);
V23_q[7] = DFFE(V23_q[7]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V23L71 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_9_D4
--operation mode is counter

V23L71 = CARRY(!V23L51 # !V23_q[7]);


--V23_q[6] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[6] at LC7_9_D4
--operation mode is counter

V23_q[6]_lut_out = V23_q[6] $ !V23L31;
V23_q[6]_sload_eqn = (H1L98 & H1L39) # (!H1L98 & V23_q[6]_lut_out);
V23_q[6] = DFFE(V23_q[6]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V23L51 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_9_D4
--operation mode is counter

V23L51 = CARRY(V23_q[6] & !V23L31);


--V23_q[5] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[5] at LC6_9_D4
--operation mode is counter

V23_q[5]_lut_out = V23_q[5] $ V23L11;
V23_q[5]_sload_eqn = (H1L98 & H1L49) # (!H1L98 & V23_q[5]_lut_out);
V23_q[5] = DFFE(V23_q[5]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V23L31 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_9_D4
--operation mode is counter

V23L31 = CARRY(!V23L11 # !V23_q[5]);


--V23_q[4] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[4] at LC5_9_D4
--operation mode is counter

V23_q[4]_lut_out = V23_q[4] $ !V23L9;
V23_q[4]_sload_eqn = (H1L98 & H1L59) # (!H1L98 & V23_q[4]_lut_out);
V23_q[4] = DFFE(V23_q[4]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V23L11 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_D4
--operation mode is counter

V23L11 = CARRY(V23_q[4] & !V23L9);


--V23_q[3] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[3] at LC4_9_D4
--operation mode is counter

V23_q[3]_lut_out = V23_q[3] $ V23L7;
V23_q[3]_sload_eqn = (H1L98 & H1L69) # (!H1L98 & V23_q[3]_lut_out);
V23_q[3] = DFFE(V23_q[3]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V23L9 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_D4
--operation mode is counter

V23L9 = CARRY(!V23L7 # !V23_q[3]);


--V23_q[2] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[2] at LC3_9_D4
--operation mode is counter

V23_q[2]_lut_out = V23_q[2] $ !V23L5;
V23_q[2]_sload_eqn = (H1L98 & H1L79) # (!H1L98 & V23_q[2]_lut_out);
V23_q[2] = DFFE(V23_q[2]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V23L7 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_D4
--operation mode is counter

V23L7 = CARRY(V23_q[2] & !V23L5);


--V23_q[1] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[1] at LC2_9_D4
--operation mode is counter

V23_q[1]_lut_out = V23_q[1] $ V23L3;
V23_q[1]_sload_eqn = (H1L98 & H1L89) # (!H1L98 & V23_q[1]_lut_out);
V23_q[1] = DFFE(V23_q[1]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V23L5 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_D4
--operation mode is counter

V23L5 = CARRY(!V23L3 # !V23_q[1]);


--V23_q[0] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[0] at LC1_9_D4
--operation mode is qfbk_counter

V23_q[0]_lut_out = !V23_q[0];
V23_q[0]_sload_eqn = (H1L98 & H1L99) # (!H1L98 & V23_q[0]_lut_out);
V23_q[0] = DFFE(V23_q[0]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , !H1_second_cnt[26]);

--V23L3 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_D4
--operation mode is qfbk_counter

V23L3 = CARRY(V23_q[0]);


--V53_q[3] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|q[3] at LC4_16_N4
--operation mode is normal

V53_q[3]_lut_out = V53L7 $ V53_q[3];
V53_q[3]_sload_eqn = (H1L911 & H1L221) # (!H1L911 & V53_q[3]_lut_out);
V53_q[3]_reg_input = V53_q[3]_sload_eqn & !H1_i598;
V53_q[3] = DFFE(V53_q[3]_reg_input, GLOBAL(AF1_outclock0), !J1L4Q, , );


--V53_q[2] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|q[2] at LC3_16_N4
--operation mode is counter

V53_q[2]_lut_out = V53_q[2] $ !V53L5;
V53_q[2]_sload_eqn = (H1L911 & H1L321) # (!H1L911 & V53_q[2]_lut_out);
V53_q[2]_reg_input = V53_q[2]_sload_eqn & !H1_i598;
V53_q[2] = DFFE(V53_q[2]_reg_input, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V53L7 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_N4
--operation mode is counter

V53L7 = CARRY(V53_q[2] & !V53L5);


--V53_q[1] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|q[1] at LC2_16_N4
--operation mode is counter

V53_q[1]_lut_out = V53_q[1] $ V53L3;
V53_q[1]_sload_eqn = (H1L911 & H1L421) # (!H1L911 & V53_q[1]_lut_out);
V53_q[1]_reg_input = V53_q[1]_sload_eqn & !H1_i598;
V53_q[1] = DFFE(V53_q[1]_reg_input, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V53L5 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_N4
--operation mode is counter

V53L5 = CARRY(!V53L3 # !V53_q[1]);


--V53_q[0] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|q[0] at LC1_16_N4
--operation mode is qfbk_counter

V53_q[0]_lut_out = !V53_q[0];
V53_q[0]_sload_eqn = (H1L911 & H1L521) # (!H1L911 & V53_q[0]_lut_out);
V53_q[0]_reg_input = V53_q[0]_sload_eqn & !H1_i598;
V53_q[0] = DFFE(V53_q[0]_reg_input, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V53L3 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_N4
--operation mode is qfbk_counter

V53L3 = CARRY(V53_q[0]);


--V33_q[31] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[31] at LC2_11_Y4
--operation mode is normal

V33_q[31]_lut_out = V33_q[31] $ (V33L36 & H1_i289);
V33_q[31]_sload_eqn = (H1_second_cnt[26] & H1L4) # (!H1_second_cnt[26] & V33_q[31]_lut_out);
V33_q[31] = DFFE(V33_q[31]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );


--V33_q[30] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[30] at LC1_11_Y4
--operation mode is counter

V33_q[30]_lut_out = V33_q[30] $ (H1_i289 & !V33L16);
V33_q[30]_sload_eqn = (H1_second_cnt[26] & H1L5) # (!H1_second_cnt[26] & V33_q[30]_lut_out);
V33_q[30] = DFFE(V33_q[30]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L36 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_11_Y4
--operation mode is counter

V33L36 = CARRY(V33_q[30] & !V33L16);


--V33_q[29] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[29] at LC10_9_Y4
--operation mode is counter

V33_q[29]_lut_out = V33_q[29] $ (H1_i289 & V33L95);
V33_q[29]_sload_eqn = (H1_second_cnt[26] & H1L6) # (!H1_second_cnt[26] & V33_q[29]_lut_out);
V33_q[29] = DFFE(V33_q[29]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L16 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_9_Y4
--operation mode is counter

V33L16 = CARRY(!V33L95 # !V33_q[29]);


--V33_q[28] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[28] at LC9_9_Y4
--operation mode is counter

V33_q[28]_lut_out = V33_q[28] $ (H1_i289 & !V33L75);
V33_q[28]_sload_eqn = (H1_second_cnt[26] & H1L7) # (!H1_second_cnt[26] & V33_q[28]_lut_out);
V33_q[28] = DFFE(V33_q[28]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L95 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_9_Y4
--operation mode is counter

V33L95 = CARRY(V33_q[28] & !V33L75);


--V33_q[27] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[27] at LC8_9_Y4
--operation mode is counter

V33_q[27]_lut_out = V33_q[27] $ (H1_i289 & V33L55);
V33_q[27]_sload_eqn = (H1_second_cnt[26] & H1L8) # (!H1_second_cnt[26] & V33_q[27]_lut_out);
V33_q[27] = DFFE(V33_q[27]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L75 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_9_Y4
--operation mode is counter

V33L75 = CARRY(!V33L55 # !V33_q[27]);


--V33_q[26] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[26] at LC7_9_Y4
--operation mode is counter

V33_q[26]_lut_out = V33_q[26] $ (H1_i289 & !V33L35);
V33_q[26]_sload_eqn = (H1_second_cnt[26] & H1L9) # (!H1_second_cnt[26] & V33_q[26]_lut_out);
V33_q[26] = DFFE(V33_q[26]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L55 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_9_Y4
--operation mode is counter

V33L55 = CARRY(V33_q[26] & !V33L35);


--V33_q[25] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[25] at LC6_9_Y4
--operation mode is counter

V33_q[25]_lut_out = V33_q[25] $ (H1_i289 & V33L15);
V33_q[25]_sload_eqn = (H1_second_cnt[26] & H1L01) # (!H1_second_cnt[26] & V33_q[25]_lut_out);
V33_q[25] = DFFE(V33_q[25]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L35 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_9_Y4
--operation mode is counter

V33L35 = CARRY(!V33L15 # !V33_q[25]);


--V33_q[24] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[24] at LC5_9_Y4
--operation mode is counter

V33_q[24]_lut_out = V33_q[24] $ (H1_i289 & !V33L94);
V33_q[24]_sload_eqn = (H1_second_cnt[26] & H1L11) # (!H1_second_cnt[26] & V33_q[24]_lut_out);
V33_q[24] = DFFE(V33_q[24]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L15 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_9_Y4
--operation mode is counter

V33L15 = CARRY(V33_q[24] & !V33L94);


--V33_q[23] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[23] at LC4_9_Y4
--operation mode is counter

V33_q[23]_lut_out = V33_q[23] $ (H1_i289 & V33L74);
V33_q[23]_sload_eqn = (H1_second_cnt[26] & H1L21) # (!H1_second_cnt[26] & V33_q[23]_lut_out);
V33_q[23] = DFFE(V33_q[23]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L94 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_9_Y4
--operation mode is counter

V33L94 = CARRY(!V33L74 # !V33_q[23]);


--V33_q[22] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[22] at LC3_9_Y4
--operation mode is counter

V33_q[22]_lut_out = V33_q[22] $ (H1_i289 & !V33L54);
V33_q[22]_sload_eqn = (H1_second_cnt[26] & H1L31) # (!H1_second_cnt[26] & V33_q[22]_lut_out);
V33_q[22] = DFFE(V33_q[22]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L74 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_9_Y4
--operation mode is counter

V33L74 = CARRY(V33_q[22] & !V33L54);


--V33_q[21] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[21] at LC2_9_Y4
--operation mode is counter

V33_q[21]_lut_out = V33_q[21] $ (H1_i289 & V33L34);
V33_q[21]_sload_eqn = (H1_second_cnt[26] & H1L41) # (!H1_second_cnt[26] & V33_q[21]_lut_out);
V33_q[21] = DFFE(V33_q[21]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L54 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_9_Y4
--operation mode is counter

V33L54 = CARRY(!V33L34 # !V33_q[21]);


--V33_q[20] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[20] at LC1_9_Y4
--operation mode is counter

V33_q[20]_lut_out = V33_q[20] $ (H1_i289 & !V33L14);
V33_q[20]_sload_eqn = (H1_second_cnt[26] & H1L51) # (!H1_second_cnt[26] & V33_q[20]_lut_out);
V33_q[20] = DFFE(V33_q[20]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L34 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_9_Y4
--operation mode is counter

V33L34 = CARRY(V33_q[20] & !V33L14);


--V33_q[19] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[19] at LC10_7_Y4
--operation mode is counter

V33_q[19]_lut_out = V33_q[19] $ (H1_i289 & V33L93);
V33_q[19]_sload_eqn = (H1_second_cnt[26] & H1L61) # (!H1_second_cnt[26] & V33_q[19]_lut_out);
V33_q[19] = DFFE(V33_q[19]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L14 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_7_Y4
--operation mode is counter

V33L14 = CARRY(!V33L93 # !V33_q[19]);


--V33_q[18] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[18] at LC9_7_Y4
--operation mode is counter

V33_q[18]_lut_out = V33_q[18] $ (H1_i289 & !V33L73);
V33_q[18]_sload_eqn = (H1_second_cnt[26] & H1L71) # (!H1_second_cnt[26] & V33_q[18]_lut_out);
V33_q[18] = DFFE(V33_q[18]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L93 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_7_Y4
--operation mode is counter

V33L93 = CARRY(V33_q[18] & !V33L73);


--V33_q[17] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[17] at LC8_7_Y4
--operation mode is counter

V33_q[17]_lut_out = V33_q[17] $ (H1_i289 & V33L53);
V33_q[17]_sload_eqn = (H1_second_cnt[26] & H1L81) # (!H1_second_cnt[26] & V33_q[17]_lut_out);
V33_q[17] = DFFE(V33_q[17]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L73 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_7_Y4
--operation mode is counter

V33L73 = CARRY(!V33L53 # !V33_q[17]);


--V33_q[16] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[16] at LC7_7_Y4
--operation mode is counter

V33_q[16]_lut_out = V33_q[16] $ (H1_i289 & !V33L33);
V33_q[16]_sload_eqn = (H1_second_cnt[26] & H1L91) # (!H1_second_cnt[26] & V33_q[16]_lut_out);
V33_q[16] = DFFE(V33_q[16]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L53 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_7_Y4
--operation mode is counter

V33L53 = CARRY(V33_q[16] & !V33L33);


--V33_q[15] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[15] at LC6_7_Y4
--operation mode is counter

V33_q[15]_lut_out = V33_q[15] $ (H1_i289 & V33L13);
V33_q[15]_sload_eqn = (H1_second_cnt[26] & H1L02) # (!H1_second_cnt[26] & V33_q[15]_lut_out);
V33_q[15] = DFFE(V33_q[15]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L33 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_7_Y4
--operation mode is counter

V33L33 = CARRY(!V33L13 # !V33_q[15]);


--V33_q[14] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[14] at LC5_7_Y4
--operation mode is counter

V33_q[14]_lut_out = V33_q[14] $ (H1_i289 & !V33L92);
V33_q[14]_sload_eqn = (H1_second_cnt[26] & H1L12) # (!H1_second_cnt[26] & V33_q[14]_lut_out);
V33_q[14] = DFFE(V33_q[14]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L13 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_7_Y4
--operation mode is counter

V33L13 = CARRY(V33_q[14] & !V33L92);


--V33_q[13] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[13] at LC4_7_Y4
--operation mode is counter

V33_q[13]_lut_out = V33_q[13] $ (H1_i289 & V33L72);
V33_q[13]_sload_eqn = (H1_second_cnt[26] & H1L22) # (!H1_second_cnt[26] & V33_q[13]_lut_out);
V33_q[13] = DFFE(V33_q[13]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L92 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_7_Y4
--operation mode is counter

V33L92 = CARRY(!V33L72 # !V33_q[13]);


--V33_q[12] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[12] at LC3_7_Y4
--operation mode is counter

V33_q[12]_lut_out = V33_q[12] $ (H1_i289 & !V33L52);
V33_q[12]_sload_eqn = (H1_second_cnt[26] & H1L32) # (!H1_second_cnt[26] & V33_q[12]_lut_out);
V33_q[12] = DFFE(V33_q[12]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L72 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_7_Y4
--operation mode is counter

V33L72 = CARRY(V33_q[12] & !V33L52);


--V33_q[11] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[11] at LC2_7_Y4
--operation mode is counter

V33_q[11]_lut_out = V33_q[11] $ (H1_i289 & V33L32);
V33_q[11]_sload_eqn = (H1_second_cnt[26] & H1L42) # (!H1_second_cnt[26] & V33_q[11]_lut_out);
V33_q[11] = DFFE(V33_q[11]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L52 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_7_Y4
--operation mode is counter

V33L52 = CARRY(!V33L32 # !V33_q[11]);


--V33_q[10] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[10] at LC1_7_Y4
--operation mode is counter

V33_q[10]_lut_out = V33_q[10] $ (H1_i289 & !V33L12);
V33_q[10]_sload_eqn = (H1_second_cnt[26] & H1L52) # (!H1_second_cnt[26] & V33_q[10]_lut_out);
V33_q[10] = DFFE(V33_q[10]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L32 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_7_Y4
--operation mode is counter

V33L32 = CARRY(V33_q[10] & !V33L12);


--V33_q[9] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[9] at LC10_5_Y4
--operation mode is counter

V33_q[9]_lut_out = V33_q[9] $ (H1_i289 & V33L91);
V33_q[9]_sload_eqn = (H1_second_cnt[26] & H1L62) # (!H1_second_cnt[26] & V33_q[9]_lut_out);
V33_q[9] = DFFE(V33_q[9]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L12 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_5_Y4
--operation mode is counter

V33L12 = CARRY(!V33L91 # !V33_q[9]);


--V33_q[8] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[8] at LC9_5_Y4
--operation mode is counter

V33_q[8]_lut_out = V33_q[8] $ (H1_i289 & !V33L71);
V33_q[8]_sload_eqn = (H1_second_cnt[26] & H1L72) # (!H1_second_cnt[26] & V33_q[8]_lut_out);
V33_q[8] = DFFE(V33_q[8]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L91 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_5_Y4
--operation mode is counter

V33L91 = CARRY(V33_q[8] & !V33L71);


--V33_q[7] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[7] at LC8_5_Y4
--operation mode is counter

V33_q[7]_lut_out = V33_q[7] $ (H1_i289 & V33L51);
V33_q[7]_sload_eqn = (H1_second_cnt[26] & H1L82) # (!H1_second_cnt[26] & V33_q[7]_lut_out);
V33_q[7] = DFFE(V33_q[7]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L71 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_5_Y4
--operation mode is counter

V33L71 = CARRY(!V33L51 # !V33_q[7]);


--V33_q[6] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[6] at LC7_5_Y4
--operation mode is counter

V33_q[6]_lut_out = V33_q[6] $ (H1_i289 & !V33L31);
V33_q[6]_sload_eqn = (H1_second_cnt[26] & H1L92) # (!H1_second_cnt[26] & V33_q[6]_lut_out);
V33_q[6] = DFFE(V33_q[6]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L51 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_5_Y4
--operation mode is counter

V33L51 = CARRY(V33_q[6] & !V33L31);


--V33_q[5] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[5] at LC6_5_Y4
--operation mode is counter

V33_q[5]_lut_out = V33_q[5] $ (H1_i289 & V33L11);
V33_q[5]_sload_eqn = (H1_second_cnt[26] & H1L03) # (!H1_second_cnt[26] & V33_q[5]_lut_out);
V33_q[5] = DFFE(V33_q[5]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L31 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_5_Y4
--operation mode is counter

V33L31 = CARRY(!V33L11 # !V33_q[5]);


--V33_q[4] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[4] at LC5_5_Y4
--operation mode is counter

V33_q[4]_lut_out = V33_q[4] $ (H1_i289 & !V33L9);
V33_q[4]_sload_eqn = (H1_second_cnt[26] & H1L13) # (!H1_second_cnt[26] & V33_q[4]_lut_out);
V33_q[4] = DFFE(V33_q[4]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L11 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_Y4
--operation mode is counter

V33L11 = CARRY(V33_q[4] & !V33L9);


--V33_q[3] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[3] at LC4_5_Y4
--operation mode is counter

V33_q[3]_lut_out = V33_q[3] $ (H1_i289 & V33L7);
V33_q[3]_sload_eqn = (H1_second_cnt[26] & H1L23) # (!H1_second_cnt[26] & V33_q[3]_lut_out);
V33_q[3] = DFFE(V33_q[3]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L9 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_Y4
--operation mode is counter

V33L9 = CARRY(!V33L7 # !V33_q[3]);


--V33_q[2] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[2] at LC3_5_Y4
--operation mode is counter

V33_q[2]_lut_out = V33_q[2] $ (H1_i289 & !V33L5);
V33_q[2]_sload_eqn = (H1_second_cnt[26] & H1L33) # (!H1_second_cnt[26] & V33_q[2]_lut_out);
V33_q[2] = DFFE(V33_q[2]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L7 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_Y4
--operation mode is counter

V33L7 = CARRY(V33_q[2] & !V33L5);


--V33_q[1] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[1] at LC2_5_Y4
--operation mode is counter

V33_q[1]_lut_out = V33_q[1] $ (H1_i289 & V33L3);
V33_q[1]_sload_eqn = (H1_second_cnt[26] & H1L43) # (!H1_second_cnt[26] & V33_q[1]_lut_out);
V33_q[1] = DFFE(V33_q[1]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L5 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_Y4
--operation mode is counter

V33L5 = CARRY(!V33L3 # !V33_q[1]);


--V33_q[0] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[0] at LC1_5_Y4
--operation mode is qfbk_counter

V33_q[0]_lut_out = H1_i289 $ V33_q[0];
V33_q[0]_sload_eqn = (H1_second_cnt[26] & H1L53) # (!H1_second_cnt[26] & V33_q[0]_lut_out);
V33_q[0] = DFFE(V33_q[0]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V33L3 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_Y4
--operation mode is qfbk_counter

V33L3 = CARRY(V33_q[0]);


--V43_q[31] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[31] at LC2_10_T4
--operation mode is normal

V43_q[31]_lut_out = V43_q[31] $ (V43L36 & H1_i354);
V43_q[31]_sload_eqn = (H1_second_cnt[26] & H1L63) # (!H1_second_cnt[26] & V43_q[31]_lut_out);
V43_q[31] = DFFE(V43_q[31]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );


--V43_q[30] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[30] at LC1_10_T4
--operation mode is counter

V43_q[30]_lut_out = V43_q[30] $ (H1_i354 & !V43L16);
V43_q[30]_sload_eqn = (H1_second_cnt[26] & H1L73) # (!H1_second_cnt[26] & V43_q[30]_lut_out);
V43_q[30] = DFFE(V43_q[30]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L36 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_10_T4
--operation mode is counter

V43L36 = CARRY(V43_q[30] & !V43L16);


--V43_q[29] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[29] at LC10_8_T4
--operation mode is counter

V43_q[29]_lut_out = V43_q[29] $ (H1_i354 & V43L95);
V43_q[29]_sload_eqn = (H1_second_cnt[26] & H1L83) # (!H1_second_cnt[26] & V43_q[29]_lut_out);
V43_q[29] = DFFE(V43_q[29]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L16 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_8_T4
--operation mode is counter

V43L16 = CARRY(!V43L95 # !V43_q[29]);


--V43_q[28] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[28] at LC9_8_T4
--operation mode is counter

V43_q[28]_lut_out = V43_q[28] $ (H1_i354 & !V43L75);
V43_q[28]_sload_eqn = (H1_second_cnt[26] & H1L93) # (!H1_second_cnt[26] & V43_q[28]_lut_out);
V43_q[28] = DFFE(V43_q[28]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L95 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_8_T4
--operation mode is counter

V43L95 = CARRY(V43_q[28] & !V43L75);


--V43_q[27] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[27] at LC8_8_T4
--operation mode is counter

V43_q[27]_lut_out = V43_q[27] $ (H1_i354 & V43L55);
V43_q[27]_sload_eqn = (H1_second_cnt[26] & H1L04) # (!H1_second_cnt[26] & V43_q[27]_lut_out);
V43_q[27] = DFFE(V43_q[27]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L75 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_8_T4
--operation mode is counter

V43L75 = CARRY(!V43L55 # !V43_q[27]);


--V43_q[26] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[26] at LC7_8_T4
--operation mode is counter

V43_q[26]_lut_out = V43_q[26] $ (H1_i354 & !V43L35);
V43_q[26]_sload_eqn = (H1_second_cnt[26] & H1L14) # (!H1_second_cnt[26] & V43_q[26]_lut_out);
V43_q[26] = DFFE(V43_q[26]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L55 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_8_T4
--operation mode is counter

V43L55 = CARRY(V43_q[26] & !V43L35);


--V43_q[25] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[25] at LC6_8_T4
--operation mode is counter

V43_q[25]_lut_out = V43_q[25] $ (H1_i354 & V43L15);
V43_q[25]_sload_eqn = (H1_second_cnt[26] & H1L24) # (!H1_second_cnt[26] & V43_q[25]_lut_out);
V43_q[25] = DFFE(V43_q[25]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L35 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_8_T4
--operation mode is counter

V43L35 = CARRY(!V43L15 # !V43_q[25]);


--V43_q[24] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[24] at LC5_8_T4
--operation mode is counter

V43_q[24]_lut_out = V43_q[24] $ (H1_i354 & !V43L94);
V43_q[24]_sload_eqn = (H1_second_cnt[26] & H1L34) # (!H1_second_cnt[26] & V43_q[24]_lut_out);
V43_q[24] = DFFE(V43_q[24]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L15 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_8_T4
--operation mode is counter

V43L15 = CARRY(V43_q[24] & !V43L94);


--V43_q[23] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[23] at LC4_8_T4
--operation mode is counter

V43_q[23]_lut_out = V43_q[23] $ (H1_i354 & V43L74);
V43_q[23]_sload_eqn = (H1_second_cnt[26] & H1L44) # (!H1_second_cnt[26] & V43_q[23]_lut_out);
V43_q[23] = DFFE(V43_q[23]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L94 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_8_T4
--operation mode is counter

V43L94 = CARRY(!V43L74 # !V43_q[23]);


--V43_q[22] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[22] at LC3_8_T4
--operation mode is counter

V43_q[22]_lut_out = V43_q[22] $ (H1_i354 & !V43L54);
V43_q[22]_sload_eqn = (H1_second_cnt[26] & H1L54) # (!H1_second_cnt[26] & V43_q[22]_lut_out);
V43_q[22] = DFFE(V43_q[22]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L74 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_8_T4
--operation mode is counter

V43L74 = CARRY(V43_q[22] & !V43L54);


--V43_q[21] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[21] at LC2_8_T4
--operation mode is counter

V43_q[21]_lut_out = V43_q[21] $ (H1_i354 & V43L34);
V43_q[21]_sload_eqn = (H1_second_cnt[26] & H1L64) # (!H1_second_cnt[26] & V43_q[21]_lut_out);
V43_q[21] = DFFE(V43_q[21]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L54 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_8_T4
--operation mode is counter

V43L54 = CARRY(!V43L34 # !V43_q[21]);


--V43_q[20] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[20] at LC1_8_T4
--operation mode is counter

V43_q[20]_lut_out = V43_q[20] $ (H1_i354 & !V43L14);
V43_q[20]_sload_eqn = (H1_second_cnt[26] & H1L74) # (!H1_second_cnt[26] & V43_q[20]_lut_out);
V43_q[20] = DFFE(V43_q[20]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L34 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_8_T4
--operation mode is counter

V43L34 = CARRY(V43_q[20] & !V43L14);


--V43_q[19] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[19] at LC10_6_T4
--operation mode is counter

V43_q[19]_lut_out = V43_q[19] $ (H1_i354 & V43L93);
V43_q[19]_sload_eqn = (H1_second_cnt[26] & H1L84) # (!H1_second_cnt[26] & V43_q[19]_lut_out);
V43_q[19] = DFFE(V43_q[19]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L14 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_6_T4
--operation mode is counter

V43L14 = CARRY(!V43L93 # !V43_q[19]);


--V43_q[18] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[18] at LC9_6_T4
--operation mode is counter

V43_q[18]_lut_out = V43_q[18] $ (H1_i354 & !V43L73);
V43_q[18]_sload_eqn = (H1_second_cnt[26] & H1L94) # (!H1_second_cnt[26] & V43_q[18]_lut_out);
V43_q[18] = DFFE(V43_q[18]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L93 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_6_T4
--operation mode is counter

V43L93 = CARRY(V43_q[18] & !V43L73);


--V43_q[17] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[17] at LC8_6_T4
--operation mode is counter

V43_q[17]_lut_out = V43_q[17] $ (H1_i354 & V43L53);
V43_q[17]_sload_eqn = (H1_second_cnt[26] & H1L05) # (!H1_second_cnt[26] & V43_q[17]_lut_out);
V43_q[17] = DFFE(V43_q[17]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L73 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_6_T4
--operation mode is counter

V43L73 = CARRY(!V43L53 # !V43_q[17]);


--V43_q[16] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[16] at LC7_6_T4
--operation mode is counter

V43_q[16]_lut_out = V43_q[16] $ (H1_i354 & !V43L33);
V43_q[16]_sload_eqn = (H1_second_cnt[26] & H1L15) # (!H1_second_cnt[26] & V43_q[16]_lut_out);
V43_q[16] = DFFE(V43_q[16]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L53 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_6_T4
--operation mode is counter

V43L53 = CARRY(V43_q[16] & !V43L33);


--V43_q[15] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[15] at LC6_6_T4
--operation mode is counter

V43_q[15]_lut_out = V43_q[15] $ (H1_i354 & V43L13);
V43_q[15]_sload_eqn = (H1_second_cnt[26] & H1L25) # (!H1_second_cnt[26] & V43_q[15]_lut_out);
V43_q[15] = DFFE(V43_q[15]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L33 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_6_T4
--operation mode is counter

V43L33 = CARRY(!V43L13 # !V43_q[15]);


--V43_q[14] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[14] at LC5_6_T4
--operation mode is counter

V43_q[14]_lut_out = V43_q[14] $ (H1_i354 & !V43L92);
V43_q[14]_sload_eqn = (H1_second_cnt[26] & H1L35) # (!H1_second_cnt[26] & V43_q[14]_lut_out);
V43_q[14] = DFFE(V43_q[14]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L13 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_6_T4
--operation mode is counter

V43L13 = CARRY(V43_q[14] & !V43L92);


--V43_q[13] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[13] at LC4_6_T4
--operation mode is counter

V43_q[13]_lut_out = V43_q[13] $ (H1_i354 & V43L72);
V43_q[13]_sload_eqn = (H1_second_cnt[26] & H1L45) # (!H1_second_cnt[26] & V43_q[13]_lut_out);
V43_q[13] = DFFE(V43_q[13]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L92 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_6_T4
--operation mode is counter

V43L92 = CARRY(!V43L72 # !V43_q[13]);


--V43_q[12] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[12] at LC3_6_T4
--operation mode is counter

V43_q[12]_lut_out = V43_q[12] $ (H1_i354 & !V43L52);
V43_q[12]_sload_eqn = (H1_second_cnt[26] & H1L55) # (!H1_second_cnt[26] & V43_q[12]_lut_out);
V43_q[12] = DFFE(V43_q[12]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L72 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_6_T4
--operation mode is counter

V43L72 = CARRY(V43_q[12] & !V43L52);


--V43_q[11] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[11] at LC2_6_T4
--operation mode is counter

V43_q[11]_lut_out = V43_q[11] $ (H1_i354 & V43L32);
V43_q[11]_sload_eqn = (H1_second_cnt[26] & H1L65) # (!H1_second_cnt[26] & V43_q[11]_lut_out);
V43_q[11] = DFFE(V43_q[11]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L52 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_6_T4
--operation mode is counter

V43L52 = CARRY(!V43L32 # !V43_q[11]);


--V43_q[10] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[10] at LC1_6_T4
--operation mode is counter

V43_q[10]_lut_out = V43_q[10] $ (H1_i354 & !V43L12);
V43_q[10]_sload_eqn = (H1_second_cnt[26] & H1L75) # (!H1_second_cnt[26] & V43_q[10]_lut_out);
V43_q[10] = DFFE(V43_q[10]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L32 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_6_T4
--operation mode is counter

V43L32 = CARRY(V43_q[10] & !V43L12);


--V43_q[9] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[9] at LC10_4_T4
--operation mode is counter

V43_q[9]_lut_out = V43_q[9] $ (H1_i354 & V43L91);
V43_q[9]_sload_eqn = (H1_second_cnt[26] & H1L85) # (!H1_second_cnt[26] & V43_q[9]_lut_out);
V43_q[9] = DFFE(V43_q[9]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L12 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_4_T4
--operation mode is counter

V43L12 = CARRY(!V43L91 # !V43_q[9]);


--V43_q[8] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[8] at LC9_4_T4
--operation mode is counter

V43_q[8]_lut_out = V43_q[8] $ (H1_i354 & !V43L71);
V43_q[8]_sload_eqn = (H1_second_cnt[26] & H1L95) # (!H1_second_cnt[26] & V43_q[8]_lut_out);
V43_q[8] = DFFE(V43_q[8]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L91 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_4_T4
--operation mode is counter

V43L91 = CARRY(V43_q[8] & !V43L71);


--V43_q[7] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[7] at LC8_4_T4
--operation mode is counter

V43_q[7]_lut_out = V43_q[7] $ (H1_i354 & V43L51);
V43_q[7]_sload_eqn = (H1_second_cnt[26] & H1L06) # (!H1_second_cnt[26] & V43_q[7]_lut_out);
V43_q[7] = DFFE(V43_q[7]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L71 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_4_T4
--operation mode is counter

V43L71 = CARRY(!V43L51 # !V43_q[7]);


--V43_q[6] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[6] at LC7_4_T4
--operation mode is counter

V43_q[6]_lut_out = V43_q[6] $ (H1_i354 & !V43L31);
V43_q[6]_sload_eqn = (H1_second_cnt[26] & H1L16) # (!H1_second_cnt[26] & V43_q[6]_lut_out);
V43_q[6] = DFFE(V43_q[6]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L51 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_4_T4
--operation mode is counter

V43L51 = CARRY(V43_q[6] & !V43L31);


--V43_q[5] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[5] at LC6_4_T4
--operation mode is counter

V43_q[5]_lut_out = V43_q[5] $ (H1_i354 & V43L11);
V43_q[5]_sload_eqn = (H1_second_cnt[26] & H1L26) # (!H1_second_cnt[26] & V43_q[5]_lut_out);
V43_q[5] = DFFE(V43_q[5]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L31 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_4_T4
--operation mode is counter

V43L31 = CARRY(!V43L11 # !V43_q[5]);


--V43_q[4] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[4] at LC5_4_T4
--operation mode is counter

V43_q[4]_lut_out = V43_q[4] $ (H1_i354 & !V43L9);
V43_q[4]_sload_eqn = (H1_second_cnt[26] & H1L36) # (!H1_second_cnt[26] & V43_q[4]_lut_out);
V43_q[4] = DFFE(V43_q[4]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L11 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_4_T4
--operation mode is counter

V43L11 = CARRY(V43_q[4] & !V43L9);


--V43_q[3] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[3] at LC4_4_T4
--operation mode is counter

V43_q[3]_lut_out = V43_q[3] $ (H1_i354 & V43L7);
V43_q[3]_sload_eqn = (H1_second_cnt[26] & H1L46) # (!H1_second_cnt[26] & V43_q[3]_lut_out);
V43_q[3] = DFFE(V43_q[3]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L9 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_4_T4
--operation mode is counter

V43L9 = CARRY(!V43L7 # !V43_q[3]);


--V43_q[2] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[2] at LC3_4_T4
--operation mode is counter

V43_q[2]_lut_out = V43_q[2] $ (H1_i354 & !V43L5);
V43_q[2]_sload_eqn = (H1_second_cnt[26] & H1L56) # (!H1_second_cnt[26] & V43_q[2]_lut_out);
V43_q[2] = DFFE(V43_q[2]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L7 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_4_T4
--operation mode is counter

V43L7 = CARRY(V43_q[2] & !V43L5);


--V43_q[1] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[1] at LC2_4_T4
--operation mode is counter

V43_q[1]_lut_out = V43_q[1] $ (H1_i354 & V43L3);
V43_q[1]_sload_eqn = (H1_second_cnt[26] & H1L66) # (!H1_second_cnt[26] & V43_q[1]_lut_out);
V43_q[1] = DFFE(V43_q[1]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L5 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_4_T4
--operation mode is counter

V43L5 = CARRY(!V43L3 # !V43_q[1]);


--V43_q[0] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[0] at LC1_4_T4
--operation mode is qfbk_counter

V43_q[0]_lut_out = H1_i354 $ V43_q[0];
V43_q[0]_sload_eqn = (H1_second_cnt[26] & H1L76) # (!H1_second_cnt[26] & V43_q[0]_lut_out);
V43_q[0] = DFFE(V43_q[0]_sload_eqn, GLOBAL(AF1_outclock0), !J1L4Q, , );

--V43L3 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_4_T4
--operation mode is qfbk_counter

V43L3 = CARRY(V43_q[0]);


--V92_sload_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[7] at LC8_13_K2
--operation mode is normal

V92_sload_path[7]_lut_out = V92L51 $ V92_sload_path[7];
V92_sload_path[7]_sload_eqn = (!UE1L7 & V92_sset_path[7]) # (UE1L7 & V92_sload_path[7]_lut_out);
V92_sload_path[7] = DFFE(V92_sload_path[7]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);


--V92_sload_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[6] at LC7_13_K2
--operation mode is counter

V92_sload_path[6]_lut_out = V92_sload_path[6] $ !V92L31;
V92_sload_path[6]_sload_eqn = (!UE1L7 & V92_sset_path[6]) # (UE1L7 & V92_sload_path[6]_lut_out);
V92_sload_path[6] = DFFE(V92_sload_path[6]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);

--V92L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_13_K2
--operation mode is counter

V92L51 = CARRY(V92_sload_path[6] & !V92L31);


--V92_sload_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[5] at LC6_13_K2
--operation mode is counter

V92_sload_path[5]_lut_out = V92_sload_path[5] $ V92L11;
V92_sload_path[5]_sload_eqn = (!UE1L7 & V92_sset_path[5]) # (UE1L7 & V92_sload_path[5]_lut_out);
V92_sload_path[5] = DFFE(V92_sload_path[5]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);

--V92L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_13_K2
--operation mode is counter

V92L31 = CARRY(!V92L11 # !V92_sload_path[5]);


--V92_sload_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[4] at LC5_13_K2
--operation mode is counter

V92_sload_path[4]_lut_out = V92_sload_path[4] $ !V92L9;
V92_sload_path[4]_sload_eqn = (!UE1L7 & V92_sset_path[4]) # (UE1L7 & V92_sload_path[4]_lut_out);
V92_sload_path[4] = DFFE(V92_sload_path[4]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);

--V92L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_13_K2
--operation mode is counter

V92L11 = CARRY(V92_sload_path[4] & !V92L9);


--V92_sload_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[3] at LC4_13_K2
--operation mode is counter

V92_sload_path[3]_lut_out = V92_sload_path[3] $ V92L7;
V92_sload_path[3]_sload_eqn = (!UE1L7 & V92_sset_path[3]) # (UE1L7 & V92_sload_path[3]_lut_out);
V92_sload_path[3] = DFFE(V92_sload_path[3]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);

--V92L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_13_K2
--operation mode is counter

V92L9 = CARRY(!V92L7 # !V92_sload_path[3]);


--V92_sload_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[2] at LC3_13_K2
--operation mode is counter

V92_sload_path[2]_lut_out = V92_sload_path[2] $ !V92L5;
V92_sload_path[2]_sload_eqn = (!UE1L7 & V92_sset_path[2]) # (UE1L7 & V92_sload_path[2]_lut_out);
V92_sload_path[2] = DFFE(V92_sload_path[2]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);

--V92L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_13_K2
--operation mode is counter

V92L7 = CARRY(V92_sload_path[2] & !V92L5);


--V92_sload_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[1] at LC2_13_K2
--operation mode is counter

V92_sload_path[1]_lut_out = V92_sload_path[1] $ V92L3;
V92_sload_path[1]_sload_eqn = (!UE1L7 & V92_sset_path[1]) # (UE1L7 & V92_sload_path[1]_lut_out);
V92_sload_path[1] = DFFE(V92_sload_path[1]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);

--V92L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_13_K2
--operation mode is counter

V92L5 = CARRY(!V92L3 # !V92_sload_path[1]);


--V92_sload_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[0] at LC1_13_K2
--operation mode is qfbk_counter

V92_sload_path[0]_lut_out = !V92_sload_path[0];
V92_sload_path[0]_sload_eqn = (!UE1L7 & V92_sset_path[0]) # (UE1L7 & V92_sload_path[0]_lut_out);
V92_sload_path[0] = DFFE(V92_sload_path[0]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);

--V92L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_13_K2
--operation mode is qfbk_counter

V92L3 = CARRY(V92_sload_path[0]);


--V03_sload_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[7] at LC8_9_F2
--operation mode is normal

V03_sload_path[7]_lut_out = V03L51 $ V03_sload_path[7];
V03_sload_path[7]_sload_eqn = (!UE2L7 & V03_sset_path[7]) # (UE2L7 & V03_sload_path[7]_lut_out);
V03_sload_path[7] = DFFE(V03_sload_path[7]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);


--V03_sload_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[6] at LC7_9_F2
--operation mode is counter

V03_sload_path[6]_lut_out = V03_sload_path[6] $ !V03L31;
V03_sload_path[6]_sload_eqn = (!UE2L7 & V03_sset_path[6]) # (UE2L7 & V03_sload_path[6]_lut_out);
V03_sload_path[6] = DFFE(V03_sload_path[6]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);

--V03L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_9_F2
--operation mode is counter

V03L51 = CARRY(V03_sload_path[6] & !V03L31);


--V03_sload_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[5] at LC6_9_F2
--operation mode is counter

V03_sload_path[5]_lut_out = V03_sload_path[5] $ V03L11;
V03_sload_path[5]_sload_eqn = (!UE2L7 & V03_sset_path[5]) # (UE2L7 & V03_sload_path[5]_lut_out);
V03_sload_path[5] = DFFE(V03_sload_path[5]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);

--V03L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_9_F2
--operation mode is counter

V03L31 = CARRY(!V03L11 # !V03_sload_path[5]);


--V03_sload_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_F2
--operation mode is counter

V03_sload_path[4]_lut_out = V03_sload_path[4] $ !V03L9;
V03_sload_path[4]_sload_eqn = (!UE2L7 & V03_sset_path[4]) # (UE2L7 & V03_sload_path[4]_lut_out);
V03_sload_path[4] = DFFE(V03_sload_path[4]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);

--V03L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_F2
--operation mode is counter

V03L11 = CARRY(V03_sload_path[4] & !V03L9);


--V03_sload_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_F2
--operation mode is counter

V03_sload_path[3]_lut_out = V03_sload_path[3] $ V03L7;
V03_sload_path[3]_sload_eqn = (!UE2L7 & V03_sset_path[3]) # (UE2L7 & V03_sload_path[3]_lut_out);
V03_sload_path[3] = DFFE(V03_sload_path[3]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);

--V03L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_F2
--operation mode is counter

V03L9 = CARRY(!V03L7 # !V03_sload_path[3]);


--V03_sload_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_F2
--operation mode is counter

V03_sload_path[2]_lut_out = V03_sload_path[2] $ !V03L5;
V03_sload_path[2]_sload_eqn = (!UE2L7 & V03_sset_path[2]) # (UE2L7 & V03_sload_path[2]_lut_out);
V03_sload_path[2] = DFFE(V03_sload_path[2]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);

--V03L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_F2
--operation mode is counter

V03L7 = CARRY(V03_sload_path[2] & !V03L5);


--V03_sload_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_F2
--operation mode is counter

V03_sload_path[1]_lut_out = V03_sload_path[1] $ V03L3;
V03_sload_path[1]_sload_eqn = (!UE2L7 & V03_sset_path[1]) # (UE2L7 & V03_sload_path[1]_lut_out);
V03_sload_path[1] = DFFE(V03_sload_path[1]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);

--V03L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_F2
--operation mode is counter

V03L5 = CARRY(!V03L3 # !V03_sload_path[1]);


--V03_sload_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_F2
--operation mode is qfbk_counter

V03_sload_path[0]_lut_out = !V03_sload_path[0];
V03_sload_path[0]_sload_eqn = (!UE2L7 & V03_sset_path[0]) # (UE2L7 & V03_sload_path[0]_lut_out);
V03_sload_path[0] = DFFE(V03_sload_path[0]_sload_eqn, !GLOBAL(AF1_outclock1), , , !J1L4Q);

--V03L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_F2
--operation mode is qfbk_counter

V03L3 = CARRY(V03_sload_path[0]);


--V5_q[7] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[7] at LC8_11_R4
--operation mode is normal

V5_q[7]_lut_out = V5L51 $ V5_q[7];
V5_q[7]_sload_eqn = (C1L56 & C1L66) # (!C1L56 & V5_q[7]_lut_out);
V5_q[7] = DFFE(V5_q[7]_sload_eqn, GLOBAL(AF1_outclock1), !J1L4Q, , );


--V5_q[6] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[6] at LC7_11_R4
--operation mode is counter

V5_q[6]_lut_out = V5_q[6] $ !V5L31;
V5_q[6]_sload_eqn = (C1L56 & C1L76) # (!C1L56 & V5_q[6]_lut_out);
V5_q[6] = DFFE(V5_q[6]_sload_eqn, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V5L51 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_11_R4
--operation mode is counter

V5L51 = CARRY(V5_q[6] & !V5L31);


--V5_q[5] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[5] at LC6_11_R4
--operation mode is counter

V5_q[5]_lut_out = V5_q[5] $ V5L11;
V5_q[5]_sload_eqn = (C1L56 & C1L86) # (!C1L56 & V5_q[5]_lut_out);
V5_q[5] = DFFE(V5_q[5]_sload_eqn, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V5L31 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_11_R4
--operation mode is counter

V5L31 = CARRY(!V5L11 # !V5_q[5]);


--V5_q[4] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[4] at LC5_11_R4
--operation mode is counter

V5_q[4]_lut_out = V5_q[4] $ !V5L9;
V5_q[4]_sload_eqn = (C1L56 & C1L96) # (!C1L56 & V5_q[4]_lut_out);
V5_q[4] = DFFE(V5_q[4]_sload_eqn, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V5L11 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_11_R4
--operation mode is counter

V5L11 = CARRY(V5_q[4] & !V5L9);


--V5_q[3] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[3] at LC4_11_R4
--operation mode is counter

V5_q[3]_lut_out = V5_q[3] $ V5L7;
V5_q[3]_sload_eqn = (C1L56 & C1L07) # (!C1L56 & V5_q[3]_lut_out);
V5_q[3] = DFFE(V5_q[3]_sload_eqn, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V5L9 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_11_R4
--operation mode is counter

V5L9 = CARRY(!V5L7 # !V5_q[3]);


--V5_q[2] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[2] at LC3_11_R4
--operation mode is counter

V5_q[2]_lut_out = V5_q[2] $ !V5L5;
V5_q[2]_sload_eqn = (C1L56 & C1L17) # (!C1L56 & V5_q[2]_lut_out);
V5_q[2] = DFFE(V5_q[2]_sload_eqn, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V5L7 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_R4
--operation mode is counter

V5L7 = CARRY(V5_q[2] & !V5L5);


--V5_q[1] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[1] at LC2_11_R4
--operation mode is counter

V5_q[1]_lut_out = V5_q[1] $ V5L3;
V5_q[1]_sload_eqn = (C1L56 & C1L27) # (!C1L56 & V5_q[1]_lut_out);
V5_q[1] = DFFE(V5_q[1]_sload_eqn, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V5L5 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_R4
--operation mode is counter

V5L5 = CARRY(!V5L3 # !V5_q[1]);


--V5_q[0] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[0] at LC1_11_R4
--operation mode is qfbk_counter

V5_q[0]_lut_out = !V5_q[0];
V5_q[0]_sload_eqn = (C1L56 & C1L37) # (!C1L56 & V5_q[0]_lut_out);
V5_q[0] = DFFE(V5_q[0]_sload_eqn, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V5L3 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_R4
--operation mode is qfbk_counter

V5L3 = CARRY(V5_q[0]);


--V6_sload_path[3] is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_W2
--operation mode is normal

V6_sload_path[3]_lut_out = V6L7 $ V6_sload_path[3];
V6_sload_path[3]_reg_input = !C1L64 & V6_sload_path[3]_lut_out;
V6_sload_path[3] = DFFE(V6_sload_path[3]_reg_input, GLOBAL(AF1_outclock1), !J1L4Q, , );


--V6_sload_path[2] is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_W2
--operation mode is counter

V6_sload_path[2]_lut_out = V6_sload_path[2] $ !V6L5;
V6_sload_path[2]_reg_input = !C1L64 & V6_sload_path[2]_lut_out;
V6_sload_path[2] = DFFE(V6_sload_path[2]_reg_input, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V6L7 is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_W2
--operation mode is counter

V6L7 = CARRY(V6_sload_path[2] & !V6L5);


--V6_sload_path[1] is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_W2
--operation mode is counter

V6_sload_path[1]_lut_out = V6_sload_path[1] $ V6L3;
V6_sload_path[1]_reg_input = !C1L64 & V6_sload_path[1]_lut_out;
V6_sload_path[1] = DFFE(V6_sload_path[1]_reg_input, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V6L5 is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_W2
--operation mode is counter

V6L5 = CARRY(!V6L3 # !V6_sload_path[1]);


--V6_sload_path[0] is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_W2
--operation mode is qfbk_counter

V6_sload_path[0]_lut_out = !V6_sload_path[0];
V6_sload_path[0]_reg_input = !C1L64 & V6_sload_path[0]_lut_out;
V6_sload_path[0] = DFFE(V6_sload_path[0]_reg_input, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V6L3 is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_W2
--operation mode is qfbk_counter

V6L3 = CARRY(V6_sload_path[0]);


--V63_sload_path[47] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[47] at LC8_12_S3
--operation mode is normal

V63_sload_path[47]_lut_out = V63L59 $ V63_sload_path[47];
V63_sload_path[47] = DFFE(V63_sload_path[47]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--V63_sload_path[46] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[46] at LC7_12_S3
--operation mode is arithmetic

V63_sload_path[46]_lut_out = V63_sload_path[46] $ !V63L39;
V63_sload_path[46] = DFFE(V63_sload_path[46]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L59 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[46]~COUT at LC7_12_S3
--operation mode is arithmetic

V63L59 = CARRY(V63_sload_path[46] & !V63L39);


--V63_sload_path[45] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[45] at LC6_12_S3
--operation mode is arithmetic

V63_sload_path[45]_lut_out = V63_sload_path[45] $ V63L19;
V63_sload_path[45] = DFFE(V63_sload_path[45]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L39 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[45]~COUT at LC6_12_S3
--operation mode is arithmetic

V63L39 = CARRY(!V63L19 # !V63_sload_path[45]);


--V63_sload_path[44] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[44] at LC5_12_S3
--operation mode is arithmetic

V63_sload_path[44]_lut_out = V63_sload_path[44] $ !V63L98;
V63_sload_path[44] = DFFE(V63_sload_path[44]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L19 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[44]~COUT at LC5_12_S3
--operation mode is arithmetic

V63L19 = CARRY(V63_sload_path[44] & !V63L98);


--V63_sload_path[43] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[43] at LC4_12_S3
--operation mode is arithmetic

V63_sload_path[43]_lut_out = V63_sload_path[43] $ V63L78;
V63_sload_path[43] = DFFE(V63_sload_path[43]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L98 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[43]~COUT at LC4_12_S3
--operation mode is arithmetic

V63L98 = CARRY(!V63L78 # !V63_sload_path[43]);


--V63_sload_path[42] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[42] at LC3_12_S3
--operation mode is arithmetic

V63_sload_path[42]_lut_out = V63_sload_path[42] $ !V63L58;
V63_sload_path[42] = DFFE(V63_sload_path[42]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L78 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[42]~COUT at LC3_12_S3
--operation mode is arithmetic

V63L78 = CARRY(V63_sload_path[42] & !V63L58);


--V63_sload_path[41] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[41] at LC2_12_S3
--operation mode is arithmetic

V63_sload_path[41]_lut_out = V63_sload_path[41] $ V63L38;
V63_sload_path[41] = DFFE(V63_sload_path[41]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L58 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[41]~COUT at LC2_12_S3
--operation mode is arithmetic

V63L58 = CARRY(!V63L38 # !V63_sload_path[41]);


--V63_sload_path[40] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[40] at LC1_12_S3
--operation mode is arithmetic

V63_sload_path[40]_lut_out = V63_sload_path[40] $ !V63L18;
V63_sload_path[40] = DFFE(V63_sload_path[40]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L38 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[40]~COUT at LC1_12_S3
--operation mode is arithmetic

V63L38 = CARRY(V63_sload_path[40] & !V63L18);


--V63_sload_path[39] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[39] at LC10_10_S3
--operation mode is arithmetic

V63_sload_path[39]_lut_out = V63_sload_path[39] $ V63L97;
V63_sload_path[39] = DFFE(V63_sload_path[39]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L18 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[39]~COUT at LC10_10_S3
--operation mode is arithmetic

V63L18 = CARRY(!V63L97 # !V63_sload_path[39]);


--V63_sload_path[38] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[38] at LC9_10_S3
--operation mode is arithmetic

V63_sload_path[38]_lut_out = V63_sload_path[38] $ !V63L77;
V63_sload_path[38] = DFFE(V63_sload_path[38]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L97 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[38]~COUT at LC9_10_S3
--operation mode is arithmetic

V63L97 = CARRY(V63_sload_path[38] & !V63L77);


--V63_sload_path[37] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[37] at LC8_10_S3
--operation mode is arithmetic

V63_sload_path[37]_lut_out = V63_sload_path[37] $ V63L57;
V63_sload_path[37] = DFFE(V63_sload_path[37]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L77 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[37]~COUT at LC8_10_S3
--operation mode is arithmetic

V63L77 = CARRY(!V63L57 # !V63_sload_path[37]);


--V63_sload_path[36] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[36] at LC7_10_S3
--operation mode is arithmetic

V63_sload_path[36]_lut_out = V63_sload_path[36] $ !V63L37;
V63_sload_path[36] = DFFE(V63_sload_path[36]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L57 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[36]~COUT at LC7_10_S3
--operation mode is arithmetic

V63L57 = CARRY(V63_sload_path[36] & !V63L37);


--V63_sload_path[35] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[35] at LC6_10_S3
--operation mode is arithmetic

V63_sload_path[35]_lut_out = V63_sload_path[35] $ V63L17;
V63_sload_path[35] = DFFE(V63_sload_path[35]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L37 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[35]~COUT at LC6_10_S3
--operation mode is arithmetic

V63L37 = CARRY(!V63L17 # !V63_sload_path[35]);


--V63_sload_path[34] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[34] at LC5_10_S3
--operation mode is arithmetic

V63_sload_path[34]_lut_out = V63_sload_path[34] $ !V63L96;
V63_sload_path[34] = DFFE(V63_sload_path[34]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L17 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[34]~COUT at LC5_10_S3
--operation mode is arithmetic

V63L17 = CARRY(V63_sload_path[34] & !V63L96);


--V63_sload_path[33] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[33] at LC4_10_S3
--operation mode is arithmetic

V63_sload_path[33]_lut_out = V63_sload_path[33] $ V63L76;
V63_sload_path[33] = DFFE(V63_sload_path[33]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L96 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[33]~COUT at LC4_10_S3
--operation mode is arithmetic

V63L96 = CARRY(!V63L76 # !V63_sload_path[33]);


--V63_sload_path[32] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[32] at LC3_10_S3
--operation mode is arithmetic

V63_sload_path[32]_lut_out = V63_sload_path[32] $ !V63L56;
V63_sload_path[32] = DFFE(V63_sload_path[32]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L76 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[32]~COUT at LC3_10_S3
--operation mode is arithmetic

V63L76 = CARRY(V63_sload_path[32] & !V63L56);


--V63_sload_path[31] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[31] at LC2_10_S3
--operation mode is arithmetic

V63_sload_path[31]_lut_out = V63_sload_path[31] $ V63L36;
V63_sload_path[31] = DFFE(V63_sload_path[31]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L56 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[31]~COUT at LC2_10_S3
--operation mode is arithmetic

V63L56 = CARRY(!V63L36 # !V63_sload_path[31]);


--V63_sload_path[30] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[30] at LC1_10_S3
--operation mode is arithmetic

V63_sload_path[30]_lut_out = V63_sload_path[30] $ !V63L16;
V63_sload_path[30] = DFFE(V63_sload_path[30]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L36 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_10_S3
--operation mode is arithmetic

V63L36 = CARRY(V63_sload_path[30] & !V63L16);


--V63_sload_path[29] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[29] at LC10_8_S3
--operation mode is arithmetic

V63_sload_path[29]_lut_out = V63_sload_path[29] $ V63L95;
V63_sload_path[29] = DFFE(V63_sload_path[29]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L16 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_8_S3
--operation mode is arithmetic

V63L16 = CARRY(!V63L95 # !V63_sload_path[29]);


--V63_sload_path[28] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[28] at LC9_8_S3
--operation mode is arithmetic

V63_sload_path[28]_lut_out = V63_sload_path[28] $ !V63L75;
V63_sload_path[28] = DFFE(V63_sload_path[28]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L95 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_8_S3
--operation mode is arithmetic

V63L95 = CARRY(V63_sload_path[28] & !V63L75);


--V63_sload_path[27] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[27] at LC8_8_S3
--operation mode is arithmetic

V63_sload_path[27]_lut_out = V63_sload_path[27] $ V63L55;
V63_sload_path[27] = DFFE(V63_sload_path[27]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L75 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_8_S3
--operation mode is arithmetic

V63L75 = CARRY(!V63L55 # !V63_sload_path[27]);


--V63_sload_path[26] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[26] at LC7_8_S3
--operation mode is arithmetic

V63_sload_path[26]_lut_out = V63_sload_path[26] $ !V63L35;
V63_sload_path[26] = DFFE(V63_sload_path[26]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L55 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_8_S3
--operation mode is arithmetic

V63L55 = CARRY(V63_sload_path[26] & !V63L35);


--V63_sload_path[25] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[25] at LC6_8_S3
--operation mode is arithmetic

V63_sload_path[25]_lut_out = V63_sload_path[25] $ V63L15;
V63_sload_path[25] = DFFE(V63_sload_path[25]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L35 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_8_S3
--operation mode is arithmetic

V63L35 = CARRY(!V63L15 # !V63_sload_path[25]);


--V63_sload_path[24] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[24] at LC5_8_S3
--operation mode is arithmetic

V63_sload_path[24]_lut_out = V63_sload_path[24] $ !V63L94;
V63_sload_path[24] = DFFE(V63_sload_path[24]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L15 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_8_S3
--operation mode is arithmetic

V63L15 = CARRY(V63_sload_path[24] & !V63L94);


--V63_sload_path[23] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[23] at LC4_8_S3
--operation mode is arithmetic

V63_sload_path[23]_lut_out = V63_sload_path[23] $ V63L74;
V63_sload_path[23] = DFFE(V63_sload_path[23]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L94 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_8_S3
--operation mode is arithmetic

V63L94 = CARRY(!V63L74 # !V63_sload_path[23]);


--V63_sload_path[22] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[22] at LC3_8_S3
--operation mode is arithmetic

V63_sload_path[22]_lut_out = V63_sload_path[22] $ !V63L54;
V63_sload_path[22] = DFFE(V63_sload_path[22]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L74 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_8_S3
--operation mode is arithmetic

V63L74 = CARRY(V63_sload_path[22] & !V63L54);


--V63_sload_path[21] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[21] at LC2_8_S3
--operation mode is arithmetic

V63_sload_path[21]_lut_out = V63_sload_path[21] $ V63L34;
V63_sload_path[21] = DFFE(V63_sload_path[21]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L54 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_8_S3
--operation mode is arithmetic

V63L54 = CARRY(!V63L34 # !V63_sload_path[21]);


--V63_sload_path[20] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[20] at LC1_8_S3
--operation mode is arithmetic

V63_sload_path[20]_lut_out = V63_sload_path[20] $ !V63L14;
V63_sload_path[20] = DFFE(V63_sload_path[20]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L34 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_8_S3
--operation mode is arithmetic

V63L34 = CARRY(V63_sload_path[20] & !V63L14);


--V63_sload_path[19] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[19] at LC10_6_S3
--operation mode is arithmetic

V63_sload_path[19]_lut_out = V63_sload_path[19] $ V63L93;
V63_sload_path[19] = DFFE(V63_sload_path[19]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L14 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_6_S3
--operation mode is arithmetic

V63L14 = CARRY(!V63L93 # !V63_sload_path[19]);


--V63_sload_path[18] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[18] at LC9_6_S3
--operation mode is arithmetic

V63_sload_path[18]_lut_out = V63_sload_path[18] $ !V63L73;
V63_sload_path[18] = DFFE(V63_sload_path[18]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L93 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_6_S3
--operation mode is arithmetic

V63L93 = CARRY(V63_sload_path[18] & !V63L73);


--V63_sload_path[17] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[17] at LC8_6_S3
--operation mode is arithmetic

V63_sload_path[17]_lut_out = V63_sload_path[17] $ V63L53;
V63_sload_path[17] = DFFE(V63_sload_path[17]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L73 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_6_S3
--operation mode is arithmetic

V63L73 = CARRY(!V63L53 # !V63_sload_path[17]);


--V63_sload_path[16] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[16] at LC7_6_S3
--operation mode is arithmetic

V63_sload_path[16]_lut_out = V63_sload_path[16] $ !V63L33;
V63_sload_path[16] = DFFE(V63_sload_path[16]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L53 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_6_S3
--operation mode is arithmetic

V63L53 = CARRY(V63_sload_path[16] & !V63L33);


--V63_sload_path[15] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[15] at LC6_6_S3
--operation mode is arithmetic

V63_sload_path[15]_lut_out = V63_sload_path[15] $ V63L13;
V63_sload_path[15] = DFFE(V63_sload_path[15]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L33 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_6_S3
--operation mode is arithmetic

V63L33 = CARRY(!V63L13 # !V63_sload_path[15]);


--V63_sload_path[14] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[14] at LC5_6_S3
--operation mode is arithmetic

V63_sload_path[14]_lut_out = V63_sload_path[14] $ !V63L92;
V63_sload_path[14] = DFFE(V63_sload_path[14]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L13 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_6_S3
--operation mode is arithmetic

V63L13 = CARRY(V63_sload_path[14] & !V63L92);


--V63_sload_path[13] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[13] at LC4_6_S3
--operation mode is arithmetic

V63_sload_path[13]_lut_out = V63_sload_path[13] $ V63L72;
V63_sload_path[13] = DFFE(V63_sload_path[13]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L92 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_6_S3
--operation mode is arithmetic

V63L92 = CARRY(!V63L72 # !V63_sload_path[13]);


--V63_sload_path[12] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[12] at LC3_6_S3
--operation mode is arithmetic

V63_sload_path[12]_lut_out = V63_sload_path[12] $ !V63L52;
V63_sload_path[12] = DFFE(V63_sload_path[12]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L72 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_6_S3
--operation mode is arithmetic

V63L72 = CARRY(V63_sload_path[12] & !V63L52);


--V63_sload_path[11] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[11] at LC2_6_S3
--operation mode is arithmetic

V63_sload_path[11]_lut_out = V63_sload_path[11] $ V63L32;
V63_sload_path[11] = DFFE(V63_sload_path[11]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L52 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_6_S3
--operation mode is arithmetic

V63L52 = CARRY(!V63L32 # !V63_sload_path[11]);


--V63_sload_path[10] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[10] at LC1_6_S3
--operation mode is arithmetic

V63_sload_path[10]_lut_out = V63_sload_path[10] $ !V63L12;
V63_sload_path[10] = DFFE(V63_sload_path[10]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L32 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_6_S3
--operation mode is arithmetic

V63L32 = CARRY(V63_sload_path[10] & !V63L12);


--V63_sload_path[9] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[9] at LC10_4_S3
--operation mode is arithmetic

V63_sload_path[9]_lut_out = V63_sload_path[9] $ V63L91;
V63_sload_path[9] = DFFE(V63_sload_path[9]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L12 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_4_S3
--operation mode is arithmetic

V63L12 = CARRY(!V63L91 # !V63_sload_path[9]);


--V63_sload_path[8] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[8] at LC9_4_S3
--operation mode is arithmetic

V63_sload_path[8]_lut_out = V63_sload_path[8] $ !V63L71;
V63_sload_path[8] = DFFE(V63_sload_path[8]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L91 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_4_S3
--operation mode is arithmetic

V63L91 = CARRY(V63_sload_path[8] & !V63L71);


--V63_sload_path[7] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[7] at LC8_4_S3
--operation mode is arithmetic

V63_sload_path[7]_lut_out = V63_sload_path[7] $ V63L51;
V63_sload_path[7] = DFFE(V63_sload_path[7]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L71 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_4_S3
--operation mode is arithmetic

V63L71 = CARRY(!V63L51 # !V63_sload_path[7]);


--V63_sload_path[6] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[6] at LC7_4_S3
--operation mode is arithmetic

V63_sload_path[6]_lut_out = V63_sload_path[6] $ !V63L31;
V63_sload_path[6] = DFFE(V63_sload_path[6]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L51 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_4_S3
--operation mode is arithmetic

V63L51 = CARRY(V63_sload_path[6] & !V63L31);


--V63_sload_path[5] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[5] at LC6_4_S3
--operation mode is arithmetic

V63_sload_path[5]_lut_out = V63_sload_path[5] $ V63L11;
V63_sload_path[5] = DFFE(V63_sload_path[5]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L31 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_4_S3
--operation mode is arithmetic

V63L31 = CARRY(!V63L11 # !V63_sload_path[5]);


--V63_sload_path[4] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[4] at LC5_4_S3
--operation mode is arithmetic

V63_sload_path[4]_lut_out = V63_sload_path[4] $ !V63L9;
V63_sload_path[4] = DFFE(V63_sload_path[4]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L11 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_4_S3
--operation mode is arithmetic

V63L11 = CARRY(V63_sload_path[4] & !V63L9);


--V63_sload_path[3] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[3] at LC4_4_S3
--operation mode is arithmetic

V63_sload_path[3]_lut_out = V63_sload_path[3] $ V63L7;
V63_sload_path[3] = DFFE(V63_sload_path[3]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L9 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_4_S3
--operation mode is arithmetic

V63L9 = CARRY(!V63L7 # !V63_sload_path[3]);


--V63_sload_path[2] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[2] at LC3_4_S3
--operation mode is arithmetic

V63_sload_path[2]_lut_out = V63_sload_path[2] $ !V63L5;
V63_sload_path[2] = DFFE(V63_sload_path[2]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L7 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_4_S3
--operation mode is arithmetic

V63L7 = CARRY(V63_sload_path[2] & !V63L5);


--V63_sload_path[1] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[1] at LC2_4_S3
--operation mode is arithmetic

V63_sload_path[1]_lut_out = V63_sload_path[1] $ V63L3;
V63_sload_path[1] = DFFE(V63_sload_path[1]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L5 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_4_S3
--operation mode is arithmetic

V63L5 = CARRY(!V63L3 # !V63_sload_path[1]);


--V63_sload_path[0] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[0] at LC1_4_S3
--operation mode is qfbk_counter

V63_sload_path[0]_lut_out = !V63_sload_path[0];
V63_sload_path[0] = DFFE(V63_sload_path[0]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V63L3 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_4_S3
--operation mode is qfbk_counter

V63L3 = CARRY(V63_sload_path[0]);


--V7_sload_path[4] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[4] at LC5_3_Z2
--operation mode is normal

V7_sload_path[4]_lut_out = V7L9 $ !V7_sload_path[4];
V7_sload_path[4]_reg_input = !C1L25 & V7_sload_path[4]_lut_out;
V7_sload_path[4] = DFFE(V7_sload_path[4]_reg_input, GLOBAL(AF1_outclock1), !J1L4Q, , );


--V7_sload_path[3] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[3] at LC4_3_Z2
--operation mode is counter

V7_sload_path[3]_lut_out = V7_sload_path[3] $ V7L7;
V7_sload_path[3]_reg_input = !C1L25 & V7_sload_path[3]_lut_out;
V7_sload_path[3] = DFFE(V7_sload_path[3]_reg_input, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V7L9 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_Z2
--operation mode is counter

V7L9 = CARRY(!V7L7 # !V7_sload_path[3]);


--V7_sload_path[2] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[2] at LC3_3_Z2
--operation mode is counter

V7_sload_path[2]_lut_out = V7_sload_path[2] $ !V7L5;
V7_sload_path[2]_reg_input = !C1L25 & V7_sload_path[2]_lut_out;
V7_sload_path[2] = DFFE(V7_sload_path[2]_reg_input, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V7L7 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_Z2
--operation mode is counter

V7L7 = CARRY(V7_sload_path[2] & !V7L5);


--V7_sload_path[1] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[1] at LC2_3_Z2
--operation mode is counter

V7_sload_path[1]_lut_out = V7_sload_path[1] $ V7L3;
V7_sload_path[1]_reg_input = !C1L25 & V7_sload_path[1]_lut_out;
V7_sload_path[1] = DFFE(V7_sload_path[1]_reg_input, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V7L5 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_Z2
--operation mode is counter

V7L5 = CARRY(!V7L3 # !V7_sload_path[1]);


--V7_sload_path[0] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_Z2
--operation mode is qfbk_counter

V7_sload_path[0]_lut_out = !V7_sload_path[0];
V7_sload_path[0]_reg_input = !C1L25 & V7_sload_path[0]_lut_out;
V7_sload_path[0] = DFFE(V7_sload_path[0]_reg_input, GLOBAL(AF1_outclock1), !J1L4Q, , );

--V7L3 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_Z2
--operation mode is qfbk_counter

V7L3 = CARRY(V7_sload_path[0]);


--V4_sload_path[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[9] at LC10_16_W1
--operation mode is normal

V4_sload_path[9] = AMPP_FUNCTION(V4_sload_path[9], V4L91, GLOBAL(A1L3), !S1L2, S1_do_advance_read_pointer);


--V4_sload_path[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[8] at LC9_16_W1
--operation mode is arithmetic

V4_sload_path[8] = AMPP_FUNCTION(V4_sload_path[8], V4L71, GLOBAL(A1L3), !S1L2, S1_do_advance_read_pointer);

--V4L91 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_16_W1
--operation mode is arithmetic

V4L91 = AMPP_FUNCTION(V4_sload_path[8], V4L71);


--V4_sload_path[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[7] at LC8_16_W1
--operation mode is arithmetic

V4_sload_path[7] = AMPP_FUNCTION(V4_sload_path[7], V4L51, GLOBAL(A1L3), !S1L2, S1_do_advance_read_pointer);

--V4L71 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_16_W1
--operation mode is arithmetic

V4L71 = AMPP_FUNCTION(V4_sload_path[7], V4L51);


--V4_sload_path[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[6] at LC7_16_W1
--operation mode is arithmetic

V4_sload_path[6] = AMPP_FUNCTION(V4_sload_path[6], V4L31, GLOBAL(A1L3), !S1L2, S1_do_advance_read_pointer);

--V4L51 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_16_W1
--operation mode is arithmetic

V4L51 = AMPP_FUNCTION(V4_sload_path[6], V4L31);


--V4_sload_path[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[5] at LC6_16_W1
--operation mode is arithmetic

V4_sload_path[5] = AMPP_FUNCTION(V4_sload_path[5], V4L11, GLOBAL(A1L3), !S1L2, S1_do_advance_read_pointer);

--V4L31 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_16_W1
--operation mode is arithmetic

V4L31 = AMPP_FUNCTION(V4_sload_path[5], V4L11);


--V4_sload_path[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[4] at LC5_16_W1
--operation mode is arithmetic

V4_sload_path[4] = AMPP_FUNCTION(V4_sload_path[4], V4L9, GLOBAL(A1L3), !S1L2, S1_do_advance_read_pointer);

--V4L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_16_W1
--operation mode is arithmetic

V4L11 = AMPP_FUNCTION(V4_sload_path[4], V4L9);


--V4_sload_path[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[3] at LC4_16_W1
--operation mode is arithmetic

V4_sload_path[3] = AMPP_FUNCTION(V4_sload_path[3], V4L7, GLOBAL(A1L3), !S1L2, S1_do_advance_read_pointer);

--V4L9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_W1
--operation mode is arithmetic

V4L9 = AMPP_FUNCTION(V4_sload_path[3], V4L7);


--V4_sload_path[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_W1
--operation mode is arithmetic

V4_sload_path[2] = AMPP_FUNCTION(V4_sload_path[2], V4L5, GLOBAL(A1L3), !S1L2, S1_do_advance_read_pointer);

--V4L7 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_W1
--operation mode is arithmetic

V4L7 = AMPP_FUNCTION(V4_sload_path[2], V4L5);


--V4_sload_path[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_W1
--operation mode is arithmetic

V4_sload_path[1] = AMPP_FUNCTION(V4_sload_path[1], V4L3, GLOBAL(A1L3), !S1L2, S1_do_advance_read_pointer);

--V4L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_W1
--operation mode is arithmetic

V4L5 = AMPP_FUNCTION(V4_sload_path[1], V4L3);


--V4_sload_path[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_W1
--operation mode is qfbk_counter

V4_sload_path[0] = AMPP_FUNCTION(GLOBAL(A1L3), !S1L2, S1_do_advance_read_pointer);

--V4L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_W1
--operation mode is qfbk_counter

V4L3 = AMPP_FUNCTION();


--V3_sload_path[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|sload_path[6] at LC7_14_W1
--operation mode is normal

V3_sload_path[6] = AMPP_FUNCTION(V3_sload_path[6], V3L31, GLOBAL(A1L3), !S1_i42, JB61_aeb_out);


--V3_sload_path[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|sload_path[5] at LC6_14_W1
--operation mode is counter

V3_sload_path[5] = AMPP_FUNCTION(V3_sload_path[5], V3L11, GLOBAL(A1L3), !S1_i42, JB61_aeb_out);

--V3L31 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_14_W1
--operation mode is counter

V3L31 = AMPP_FUNCTION(V3_sload_path[5], V3L11);


--V3_sload_path[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|sload_path[4] at LC5_14_W1
--operation mode is counter

V3_sload_path[4] = AMPP_FUNCTION(V3_sload_path[4], V3L9, GLOBAL(A1L3), !S1_i42, JB61_aeb_out);

--V3L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_14_W1
--operation mode is counter

V3L11 = AMPP_FUNCTION(V3_sload_path[4], V3L9);


--V3_sload_path[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|sload_path[3] at LC4_14_W1
--operation mode is counter

V3_sload_path[3] = AMPP_FUNCTION(V3_sload_path[3], V3L7, GLOBAL(A1L3), !S1_i42, JB61_aeb_out);

--V3L9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_14_W1
--operation mode is counter

V3L9 = AMPP_FUNCTION(V3_sload_path[3], V3L7);


--V3_sload_path[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|sload_path[2] at LC3_14_W1
--operation mode is counter

V3_sload_path[2] = AMPP_FUNCTION(V3_sload_path[2], V3L5, GLOBAL(A1L3), !S1_i42, JB61_aeb_out);

--V3L7 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_14_W1
--operation mode is counter

V3L7 = AMPP_FUNCTION(V3_sload_path[2], V3L5);


--V3_sload_path[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|sload_path[1] at LC2_14_W1
--operation mode is counter

V3_sload_path[1] = AMPP_FUNCTION(V3_sload_path[1], V3L3, GLOBAL(A1L3), !S1_i42, JB61_aeb_out);

--V3L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_14_W1
--operation mode is counter

V3L5 = AMPP_FUNCTION(V3_sload_path[1], V3L3);


--V3_sload_path[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|sload_path[0] at LC1_14_W1
--operation mode is qfbk_counter

V3_sload_path[0] = AMPP_FUNCTION(GLOBAL(A1L3), !S1_i42, JB61_aeb_out);

--V3L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_14_W1
--operation mode is qfbk_counter

V3L3 = AMPP_FUNCTION();


--U2_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[9] at LC10_7_G1
--operation mode is normal

U2_dffs[9] = AMPP_FUNCTION(U2_dffs[9], U2_dffs[9], U2L9, GLOBAL(AF1_outclock0), !B1_i12, !U2_nClr, !Y1_segment_write_addr_adv_ena);


--V2_sload_path[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[9] at LC10_7_N1
--operation mode is normal

V2_sload_path[9] = AMPP_FUNCTION(V2_sload_path[9], V2L91, GLOBAL(AF1_outclock0), !B1_i12, AB1L5Q);


--V2_sload_path[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[8] at LC9_7_N1
--operation mode is arithmetic

V2_sload_path[8] = AMPP_FUNCTION(V2_sload_path[8], V2L71, GLOBAL(AF1_outclock0), !B1_i12, AB1L5Q);

--V2L91 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_N1
--operation mode is arithmetic

V2L91 = AMPP_FUNCTION(V2_sload_path[8], V2L71);


--V2_sload_path[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[7] at LC8_7_N1
--operation mode is arithmetic

V2_sload_path[7] = AMPP_FUNCTION(V2_sload_path[7], V2L51, GLOBAL(AF1_outclock0), !B1_i12, AB1L5Q);

--V2L71 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_N1
--operation mode is arithmetic

V2L71 = AMPP_FUNCTION(V2_sload_path[7], V2L51);


--V2_sload_path[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[6] at LC7_7_N1
--operation mode is arithmetic

V2_sload_path[6] = AMPP_FUNCTION(V2_sload_path[6], V2L31, GLOBAL(AF1_outclock0), !B1_i12, AB1L5Q);

--V2L51 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_N1
--operation mode is arithmetic

V2L51 = AMPP_FUNCTION(V2_sload_path[6], V2L31);


--V2_sload_path[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[5] at LC6_7_N1
--operation mode is arithmetic

V2_sload_path[5] = AMPP_FUNCTION(V2_sload_path[5], V2L11, GLOBAL(AF1_outclock0), !B1_i12, AB1L5Q);

--V2L31 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_N1
--operation mode is arithmetic

V2L31 = AMPP_FUNCTION(V2_sload_path[5], V2L11);


--V2_sload_path[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[4] at LC5_7_N1
--operation mode is arithmetic

V2_sload_path[4] = AMPP_FUNCTION(V2_sload_path[4], V2L9, GLOBAL(AF1_outclock0), !B1_i12, AB1L5Q);

--V2L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_N1
--operation mode is arithmetic

V2L11 = AMPP_FUNCTION(V2_sload_path[4], V2L9);


--V2_sload_path[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[3] at LC4_7_N1
--operation mode is arithmetic

V2_sload_path[3] = AMPP_FUNCTION(V2_sload_path[3], V2L7, GLOBAL(AF1_outclock0), !B1_i12, AB1L5Q);

--V2L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_N1
--operation mode is arithmetic

V2L9 = AMPP_FUNCTION(V2_sload_path[3], V2L7);


--V2_sload_path[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[2] at LC3_7_N1
--operation mode is arithmetic

V2_sload_path[2] = AMPP_FUNCTION(V2_sload_path[2], V2L5, GLOBAL(AF1_outclock0), !B1_i12, AB1L5Q);

--V2L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_N1
--operation mode is arithmetic

V2L7 = AMPP_FUNCTION(V2_sload_path[2], V2L5);


--V2_counter_cell[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[1] at LC2_7_N1
--operation mode is arithmetic

V2_counter_cell[1] = AMPP_FUNCTION(V2_counter_cell[1], V2L3, GLOBAL(AF1_outclock0), !B1_i12, AB1L5Q);

--V2L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_N1
--operation mode is arithmetic

V2L5 = AMPP_FUNCTION(V2_counter_cell[1], V2L3);


--V2_sload_path[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_N1
--operation mode is qfbk_counter

V2_sload_path[0] = AMPP_FUNCTION(GLOBAL(AF1_outclock0), !B1_i12, AB1L5Q);

--V2L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_N1
--operation mode is qfbk_counter

V2L3 = AMPP_FUNCTION();


--V1_sload_path[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_P1
--operation mode is normal

V1_sload_path[3] = AMPP_FUNCTION(V1_sload_path[3], V1L7, GLOBAL(A1L3), !P1_i4, P1L7, P1L6);


--V1_sload_path[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_P1
--operation mode is counter

V1_sload_path[2] = AMPP_FUNCTION(V1_sload_path[2], V1L5, GLOBAL(A1L3), !P1_i4, P1L7, P1L6);

--V1L7 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_P1
--operation mode is counter

V1L7 = AMPP_FUNCTION(V1_sload_path[2], V1L5);


--V1_sload_path[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_P1
--operation mode is counter

V1_sload_path[1] = AMPP_FUNCTION(V1_sload_path[1], V1L3, GLOBAL(A1L3), !P1_i4, P1L7, P1L6);

--V1L5 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_P1
--operation mode is counter

V1L5 = AMPP_FUNCTION(V1_sload_path[1], V1L3);


--V1_sload_path[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_P1
--operation mode is qfbk_counter

V1_sload_path[0] = AMPP_FUNCTION(GLOBAL(A1L3), !P1_i4, P1L7, P1L6);

--V1L3 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_P1
--operation mode is qfbk_counter

V1L3 = AMPP_FUNCTION();


--V73_sload_path[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[4] at LC5_15_P1
--operation mode is normal

V73_sload_path[4] = AMPP_FUNCTION(V73_sload_path[4], V73L9, GLOBAL(A1L6), !P2_i4, P2L7, P2L2);


--V73_sload_path[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[3] at LC4_15_P1
--operation mode is counter

V73_sload_path[3] = AMPP_FUNCTION(V73_sload_path[3], V73L7, GLOBAL(A1L6), !P2_i4, P2L7, P2L2);

--V73L9 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_15_P1
--operation mode is counter

V73L9 = AMPP_FUNCTION(V73_sload_path[3], V73L7);


--V73_sload_path[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[2] at LC3_15_P1
--operation mode is counter

V73_sload_path[2] = AMPP_FUNCTION(V73_sload_path[2], V73L5, GLOBAL(A1L6), !P2_i4, P2L7, P2L2);

--V73L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_15_P1
--operation mode is counter

V73L7 = AMPP_FUNCTION(V73_sload_path[2], V73L5);


--V73_sload_path[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[1] at LC2_15_P1
--operation mode is counter

V73_sload_path[1] = AMPP_FUNCTION(V73_sload_path[1], V73L3, GLOBAL(A1L6), !P2_i4, P2L7, P2L2);

--V73L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_15_P1
--operation mode is counter

V73L5 = AMPP_FUNCTION(V73_sload_path[1], V73L3);


--V73_sload_path[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[0] at LC1_15_P1
--operation mode is qfbk_counter

V73_sload_path[0] = AMPP_FUNCTION(GLOBAL(A1L6), !P2_i4, P2L7, P2L2);

--V73L3 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_15_P1
--operation mode is qfbk_counter

V73L3 = AMPP_FUNCTION();


--MC6L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~134 at LC8_8_E4
--operation mode is arithmetic

MC6L61 = V62_pre_out[13] # V62_pre_out[12] # !MC6_or_node[0][5];

--MC6_or_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6] at LC8_8_E4
--operation mode is arithmetic

MC6_or_node[0][6] = CARRY(V62_pre_out[13] # V62_pre_out[12] # !MC6_or_node[0][5]);


--MC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]~134 at LC7_3_H3
--operation mode is arithmetic

MC1L61 = V31_pre_out[13] # V31_pre_out[12] # !MC1_or_node[0][5];

--MC1_or_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6] at LC7_3_H3
--operation mode is arithmetic

MC1_or_node[0][6] = CARRY(V31_pre_out[13] # V31_pre_out[12] # !MC1_or_node[0][5]);


--QC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]~138 at LC7_5_H3
--operation mode is arithmetic

QC1L51 = V31_pre_out[13] & V31_pre_out[12] & !QC1_and_node[0][5];

--QC1_and_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6] at LC7_5_H3
--operation mode is arithmetic

QC1_and_node[0][6] = CARRY(V31_pre_out[13] & V31_pre_out[12] & !QC1_and_node[0][5]);


--MC6L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]~135 at LC7_8_E4
--operation mode is arithmetic

MC6L41 = V62_pre_out[11] # V62_pre_out[10] # MC6_or_node[0][4];

--MC6_or_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5] at LC7_8_E4
--operation mode is arithmetic

MC6_or_node[0][5] = CARRY(!V62_pre_out[11] & !V62_pre_out[10] & !MC6_or_node[0][4]);


--MC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]~135 at LC6_3_H3
--operation mode is arithmetic

MC1L41 = V31_pre_out[11] # V31_pre_out[10] # MC1_or_node[0][4];

--MC1_or_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5] at LC6_3_H3
--operation mode is arithmetic

MC1_or_node[0][5] = CARRY(!V31_pre_out[11] & !V31_pre_out[10] & !MC1_or_node[0][4]);


--QC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]~139 at LC6_5_H3
--operation mode is arithmetic

QC1L31 = V31_pre_out[10] & V31_pre_out[11] & QC1_and_node[0][4];

--QC1_and_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5] at LC6_5_H3
--operation mode is arithmetic

QC1_and_node[0][5] = CARRY(!QC1_and_node[0][4] # !V31_pre_out[11] # !V31_pre_out[10]);


--MC6L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]~136 at LC6_8_E4
--operation mode is arithmetic

MC6L21 = V62_pre_out[8] # V62_pre_out[9] # !MC6_or_node[0][3];

--MC6_or_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4] at LC6_8_E4
--operation mode is arithmetic

MC6_or_node[0][4] = CARRY(V62_pre_out[8] # V62_pre_out[9] # !MC6_or_node[0][3]);


--MC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]~136 at LC5_3_H3
--operation mode is arithmetic

MC1L21 = V31_pre_out[8] # V31_pre_out[9] # !MC1_or_node[0][3];

--MC1_or_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4] at LC5_3_H3
--operation mode is arithmetic

MC1_or_node[0][4] = CARRY(V31_pre_out[8] # V31_pre_out[9] # !MC1_or_node[0][3]);


--JB62L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~400 at LC9_8_F1
--operation mode is arithmetic

JB62L12 = COM_AD_D[10] & GC1_inst10[8] & !JB62_lcarry[7] # !COM_AD_D[10] & (GC1_inst10[8] # !JB62_lcarry[7]);

--JB62_lcarry[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8] at LC9_8_F1
--operation mode is arithmetic

JB62_lcarry[8] = CARRY(COM_AD_D[10] & GC1_inst10[8] & !JB62_lcarry[7] # !COM_AD_D[10] & (GC1_inst10[8] # !JB62_lcarry[7]));


--QC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]~140 at LC5_5_H3
--operation mode is arithmetic

QC1L11 = V31_pre_out[9] & V31_pre_out[8] & !QC1_and_node[0][3];

--QC1_and_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4] at LC5_5_H3
--operation mode is arithmetic

QC1_and_node[0][4] = CARRY(V31_pre_out[9] & V31_pre_out[8] & !QC1_and_node[0][3]);


--MC6L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]~137 at LC5_8_E4
--operation mode is arithmetic

MC6L01 = V62_pre_out[7] # V62_pre_out[6] # MC6_or_node[0][2];

--MC6_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3] at LC5_8_E4
--operation mode is arithmetic

MC6_or_node[0][3] = CARRY(!V62_pre_out[7] & !V62_pre_out[6] & !MC6_or_node[0][2]);


--MC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]~137 at LC4_3_H3
--operation mode is arithmetic

MC1L01 = V31_pre_out[7] # V31_pre_out[6] # MC1_or_node[0][2];

--MC1_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3] at LC4_3_H3
--operation mode is arithmetic

MC1_or_node[0][3] = CARRY(!V31_pre_out[7] & !V31_pre_out[6] & !MC1_or_node[0][2]);


--JB62L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~401 at LC8_8_F1
--operation mode is arithmetic

JB62L91 = COM_AD_D[9] & GC1_inst10[7] & JB62_lcarry[6] # !COM_AD_D[9] & (GC1_inst10[7] # JB62_lcarry[6]);

--JB62_lcarry[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7] at LC8_8_F1
--operation mode is arithmetic

JB62_lcarry[7] = CARRY(COM_AD_D[9] & (!JB62_lcarry[6] # !GC1_inst10[7]) # !COM_AD_D[9] & !GC1_inst10[7] & !JB62_lcarry[6]);


--QC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]~141 at LC4_5_H3
--operation mode is arithmetic

QC1L9 = V31_pre_out[6] & V31_pre_out[7] & QC1_and_node[0][2];

--QC1_and_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3] at LC4_5_H3
--operation mode is arithmetic

QC1_and_node[0][3] = CARRY(!QC1_and_node[0][2] # !V31_pre_out[7] # !V31_pre_out[6]);


--MC6L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]~138 at LC4_8_E4
--operation mode is arithmetic

MC6L8 = V62_pre_out[4] # V62_pre_out[5] # !MC6_or_node[0][1];

--MC6_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2] at LC4_8_E4
--operation mode is arithmetic

MC6_or_node[0][2] = CARRY(V62_pre_out[4] # V62_pre_out[5] # !MC6_or_node[0][1]);


--MC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]~138 at LC3_3_H3
--operation mode is arithmetic

MC1L8 = V31_pre_out[4] # V31_pre_out[5] # !MC1_or_node[0][1];

--MC1_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2] at LC3_3_H3
--operation mode is arithmetic

MC1_or_node[0][2] = CARRY(V31_pre_out[4] # V31_pre_out[5] # !MC1_or_node[0][1]);


--JB62L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~402 at LC7_8_F1
--operation mode is arithmetic

JB62L71 = GC1_inst10[6] & (!JB62_lcarry[5] # !COM_AD_D[8]) # !GC1_inst10[6] & !COM_AD_D[8] & !JB62_lcarry[5];

--JB62_lcarry[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6] at LC7_8_F1
--operation mode is arithmetic

JB62_lcarry[6] = CARRY(GC1_inst10[6] & (!JB62_lcarry[5] # !COM_AD_D[8]) # !GC1_inst10[6] & !COM_AD_D[8] & !JB62_lcarry[5]);


--QC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]~142 at LC3_5_H3
--operation mode is arithmetic

QC1L7 = V31_pre_out[5] & V31_pre_out[4] & !QC1_and_node[0][1];

--QC1_and_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2] at LC3_5_H3
--operation mode is arithmetic

QC1_and_node[0][2] = CARRY(V31_pre_out[5] & V31_pre_out[4] & !QC1_and_node[0][1]);


--MC6L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]~139 at LC3_8_E4
--operation mode is arithmetic

MC6L6 = V62_pre_out[2] # V62_pre_out[3] # MC6_or_node[0][0];

--MC6_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1] at LC3_8_E4
--operation mode is arithmetic

MC6_or_node[0][1] = CARRY(!V62_pre_out[2] & !V62_pre_out[3] & !MC6_or_node[0][0]);


--MC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]~139 at LC2_3_H3
--operation mode is arithmetic

MC1L6 = V31_pre_out[3] # V31_pre_out[2] # MC1_or_node[0][0];

--MC1_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1] at LC2_3_H3
--operation mode is arithmetic

MC1_or_node[0][1] = CARRY(!V31_pre_out[3] & !V31_pre_out[2] & !MC1_or_node[0][0]);


--JB62L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~403 at LC6_8_F1
--operation mode is arithmetic

JB62L51 = GC1_inst10[5] & (JB62_lcarry[4] # !COM_AD_D[7]) # !GC1_inst10[5] & !COM_AD_D[7] & JB62_lcarry[4];

--JB62_lcarry[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5] at LC6_8_F1
--operation mode is arithmetic

JB62_lcarry[5] = CARRY(GC1_inst10[5] & COM_AD_D[7] & !JB62_lcarry[4] # !GC1_inst10[5] & (COM_AD_D[7] # !JB62_lcarry[4]));


--QC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]~143 at LC2_5_H3
--operation mode is arithmetic

QC1L5 = V31_pre_out[3] & V31_pre_out[2] & QC1_and_node[0][0];

--QC1_and_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1] at LC2_5_H3
--operation mode is arithmetic

QC1_and_node[0][1] = CARRY(!QC1_and_node[0][0] # !V31_pre_out[2] # !V31_pre_out[3]);


--MC6L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]~140 at LC2_8_E4
--operation mode is arithmetic

MC6L4 = V62_sload_path[0] # V62_pre_out[1];

--MC6_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0] at LC2_8_E4
--operation mode is arithmetic

MC6_or_node[0][0] = CARRY(V62_sload_path[0] # V62_pre_out[1]);


--MC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]~140 at LC1_3_H3
--operation mode is arithmetic

MC1L4 = V31_sload_path[0] # V31_pre_out[1];

--MC1_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0] at LC1_3_H3
--operation mode is arithmetic

MC1_or_node[0][0] = CARRY(V31_sload_path[0] # V31_pre_out[1]);


--JB62L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~404 at LC5_8_F1
--operation mode is arithmetic

JB62L31 = GC1_inst10[4] & (!JB62_lcarry[3] # !COM_AD_D[6]) # !GC1_inst10[4] & !COM_AD_D[6] & !JB62_lcarry[3];

--JB62_lcarry[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4] at LC5_8_F1
--operation mode is arithmetic

JB62_lcarry[4] = CARRY(GC1_inst10[4] & (!JB62_lcarry[3] # !COM_AD_D[6]) # !GC1_inst10[4] & !COM_AD_D[6] & !JB62_lcarry[3]);


--QC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]~144 at LC1_5_H3
--operation mode is arithmetic

QC1L3 = V31_pre_out[1] & V31_sload_path[0];

--QC1_and_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0] at LC1_5_H3
--operation mode is arithmetic

QC1_and_node[0][0] = CARRY(V31_pre_out[1] & V31_sload_path[0]);


--JB62L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~405 at LC4_8_F1
--operation mode is arithmetic

JB62L11 = COM_AD_D[5] & GC1_inst10[3] & JB62_lcarry[2] # !COM_AD_D[5] & (GC1_inst10[3] # JB62_lcarry[2]);

--JB62_lcarry[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3] at LC4_8_F1
--operation mode is arithmetic

JB62_lcarry[3] = CARRY(COM_AD_D[5] & (!JB62_lcarry[2] # !GC1_inst10[3]) # !COM_AD_D[5] & !GC1_inst10[3] & !JB62_lcarry[2]);


--JB62L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~406 at LC3_8_F1
--operation mode is arithmetic

JB62L9 = GC1_inst10[2] & (!JB62_lcarry[1] # !COM_AD_D[4]) # !GC1_inst10[2] & !COM_AD_D[4] & !JB62_lcarry[1];

--JB62_lcarry[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2] at LC3_8_F1
--operation mode is arithmetic

JB62_lcarry[2] = CARRY(GC1_inst10[2] & (!JB62_lcarry[1] # !COM_AD_D[4]) # !GC1_inst10[2] & !COM_AD_D[4] & !JB62_lcarry[1]);


--JB62L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~407 at LC2_8_F1
--operation mode is arithmetic

JB62L7 = GC1_inst10[1] & (JB62_lcarry[0] # !COM_AD_D[3]) # !GC1_inst10[1] & !COM_AD_D[3] & JB62_lcarry[0];

--JB62_lcarry[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1] at LC2_8_F1
--operation mode is arithmetic

JB62_lcarry[1] = CARRY(GC1_inst10[1] & COM_AD_D[3] & !JB62_lcarry[0] # !GC1_inst10[1] & (COM_AD_D[3] # !JB62_lcarry[0]));


--JB62L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~408 at LC1_8_F1
--operation mode is arithmetic

JB62L5 = !COM_AD_D[2] & GC1_inst10[0];

--JB62_lcarry[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0] at LC1_8_F1
--operation mode is arithmetic

JB62_lcarry[0] = CARRY(!COM_AD_D[2] & GC1_inst10[0]);


--MC5L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~92 at LC8_13_E1
--operation mode is arithmetic

MC5L01 = DD33L4 # DD33L3 # MC5_or_node[0][2];

--MC5_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3] at LC8_13_E1
--operation mode is arithmetic

MC5_or_node[0][3] = CARRY(!DD33L4 & !DD33L3 & !MC5_or_node[0][2]);


--MC4L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~92 at LC9_3_E1
--operation mode is arithmetic

MC4L01 = DD42L4 # DD42L3 # MC4_or_node[0][2];

--MC4_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3] at LC9_3_E1
--operation mode is arithmetic

MC4_or_node[0][3] = CARRY(!DD42L4 & !DD42L3 & !MC4_or_node[0][2]);


--MC3L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~92 at LC8_16_E1
--operation mode is arithmetic

MC3L01 = DD51L3 # DD51L4 # MC3_or_node[0][2];

--MC3_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3] at LC8_16_E1
--operation mode is arithmetic

MC3_or_node[0][3] = CARRY(!DD51L3 & !DD51L4 & !MC3_or_node[0][2]);


--MC2L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~92 at LC6_11_E1
--operation mode is arithmetic

MC2L01 = DD6L3 # DD6L4 # MC2_or_node[0][2];

--MC2_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3] at LC6_11_E1
--operation mode is arithmetic

MC2_or_node[0][3] = CARRY(!DD6L3 & !DD6L4 & !MC2_or_node[0][2]);


--MC5L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]~93 at LC7_13_E1
--operation mode is arithmetic

MC5L8 = DD03_sout_node[4] # DD33L1 # !MC5_or_node[0][1];

--MC5_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2] at LC7_13_E1
--operation mode is arithmetic

MC5_or_node[0][2] = CARRY(DD03_sout_node[4] # DD33L1 # !MC5_or_node[0][1]);


--MC4L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]~93 at LC8_3_E1
--operation mode is arithmetic

MC4L8 = DD12_sout_node[4] # DD42L1 # !MC4_or_node[0][1];

--MC4_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2] at LC8_3_E1
--operation mode is arithmetic

MC4_or_node[0][2] = CARRY(DD12_sout_node[4] # DD42L1 # !MC4_or_node[0][1]);


--MC3L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]~93 at LC7_16_E1
--operation mode is arithmetic

MC3L8 = DD51L1 # DD21_sout_node[4] # !MC3_or_node[0][1];

--MC3_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2] at LC7_16_E1
--operation mode is arithmetic

MC3_or_node[0][2] = CARRY(DD51L1 # DD21_sout_node[4] # !MC3_or_node[0][1]);


--MC2L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]~93 at LC5_11_E1
--operation mode is arithmetic

MC2L8 = DD6L1 # DD3_sout_node[4] # !MC2_or_node[0][1];

--MC2_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2] at LC5_11_E1
--operation mode is arithmetic

MC2_or_node[0][2] = CARRY(DD6L1 # DD3_sout_node[4] # !MC2_or_node[0][1]);


--MC5L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]~94 at LC6_13_E1
--operation mode is arithmetic

MC5L6 = DD03_sout_node[2] # DD03_sout_node[3] # MC5_or_node[0][0];

--MC5_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1] at LC6_13_E1
--operation mode is arithmetic

MC5_or_node[0][1] = CARRY(!DD03_sout_node[2] & !DD03_sout_node[3] & !MC5_or_node[0][0]);


--MC4L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]~94 at LC7_3_E1
--operation mode is arithmetic

MC4L6 = DD12_sout_node[2] # DD12_sout_node[3] # MC4_or_node[0][0];

--MC4_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1] at LC7_3_E1
--operation mode is arithmetic

MC4_or_node[0][1] = CARRY(!DD12_sout_node[2] & !DD12_sout_node[3] & !MC4_or_node[0][0]);


--MC3L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]~94 at LC6_16_E1
--operation mode is arithmetic

MC3L6 = DD21_sout_node[2] # DD21_sout_node[3] # MC3_or_node[0][0];

--MC3_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1] at LC6_16_E1
--operation mode is arithmetic

MC3_or_node[0][1] = CARRY(!DD21_sout_node[2] & !DD21_sout_node[3] & !MC3_or_node[0][0]);


--MC2L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]~94 at LC4_11_E1
--operation mode is arithmetic

MC2L6 = DD3_sout_node[3] # DD3_sout_node[2] # MC2_or_node[0][0];

--MC2_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1] at LC4_11_E1
--operation mode is arithmetic

MC2_or_node[0][1] = CARRY(!DD3_sout_node[3] & !DD3_sout_node[2] & !MC2_or_node[0][0]);


--MC5L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]~95 at LC5_13_E1
--operation mode is arithmetic

MC5L4 = DD03_sout_node[1] # DD03_sout_node[0];

--MC5_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0] at LC5_13_E1
--operation mode is arithmetic

MC5_or_node[0][0] = CARRY(DD03_sout_node[1] # DD03_sout_node[0]);


--MC4L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]~95 at LC6_3_E1
--operation mode is arithmetic

MC4L4 = DD12_sout_node[0] # DD12_sout_node[1];

--MC4_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0] at LC6_3_E1
--operation mode is arithmetic

MC4_or_node[0][0] = CARRY(DD12_sout_node[0] # DD12_sout_node[1]);


--MC3L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]~95 at LC5_16_E1
--operation mode is arithmetic

MC3L4 = DD21_sout_node[0] # DD21_sout_node[1];

--MC3_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0] at LC5_16_E1
--operation mode is arithmetic

MC3_or_node[0][0] = CARRY(DD21_sout_node[0] # DD21_sout_node[1]);


--MC2L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]~95 at LC3_11_E1
--operation mode is arithmetic

MC2L4 = DD3_sout_node[1] # DD3_sout_node[0];

--MC2_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0] at LC3_11_E1
--operation mode is arithmetic

MC2_or_node[0][0] = CARRY(DD3_sout_node[1] # DD3_sout_node[0]);


--NF2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp1|portadataout[0] at DPRAM_1
NF2_portadataout[0] = INPUT(GR0_GC2_C13_2);


--NF1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0] at DPRAM_0
NF1_portadataout[0] = INPUT(GR0_GC2_C13_2, GR12_GC2_C6_4, GR12_GC2_C7_6, GR2_GC2_C6_8);

--NF1_portadataout[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[1] at DPRAM_0
NF1_portadataout[1] = INPUT(GR12_GC2_C6_4, GR12_GC2_C7_6, GR2_GC2_C5_2);

--NF1_portadataout[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[2] at DPRAM_0
NF1_portadataout[2] = INPUT(GR12_GC2_C13_0, GR2_GC2_C2_3);

--NF1_portadataout[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[3] at DPRAM_0
NF1_portadataout[3] = INPUT(GR12_GC2_C13_1, GR2_GC2_C5_4);

--NF1_portadataout[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[4] at DPRAM_0
NF1_portadataout[4] = INPUT(GR12_GC2_C13_2, GR2_GC2_C4_5);

--NF1_portadataout[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[5] at DPRAM_0
NF1_portadataout[5] = INPUT(GR12_GC2_C13_3, GR2_GC2_C3_2);

--NF1_portadataout[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[6] at DPRAM_0
NF1_portadataout[6] = INPUT(GR12_GC2_C13_4, GR2_GC2_C8_6);

--NF1_portadataout[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[7] at DPRAM_0
NF1_portadataout[7] = INPUT(GR12_GC2_C13_5, GR2_GC2_C0_7);

--NF1_portadataout[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[8] at DPRAM_0
NF1_portadataout[8] = INPUT(GR12_GC2_C13_6, GR2_GC2_C6_8);

--NF1_portadataout[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[9] at DPRAM_0
NF1_portadataout[9] = INPUT(GR12_GC2_C13_7, GR2_GC2_C5_2);

--NF1_portadataout[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[10] at DPRAM_0
NF1_portadataout[10] = INPUT(GR12_GC2_C13_8, GR2_GC2_C2_3);

--NF1_portadataout[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[11] at DPRAM_0
NF1_portadataout[11] = INPUT(GR12_GC2_C13_9, GR2_GC2_C5_4);

--NF1_portadataout[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[12] at DPRAM_0
NF1_portadataout[12] = INPUT(GR2_GC2_C4_5);

--NF1_portadataout[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[13] at DPRAM_0
NF1_portadataout[13] = INPUT(GR2_GC2_C3_2);

--NF1_portadataout[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[14] at DPRAM_0
NF1_portadataout[14] = INPUT(GR2_GC2_C8_6);

--NF1_portadataout[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[15] at DPRAM_0
NF1_portadataout[15] = INPUT(GR0_GC2_C3_7);

--NF1_portadataout[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[16] at DPRAM_0
NF1_portadataout[16] = INPUT(GR2_GC2_C6_9);

--NF1_portadataout[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[17] at DPRAM_0
NF1_portadataout[17] = INPUT(GR2_GC2_C5_3);

--NF1_portadataout[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[18] at DPRAM_0
NF1_portadataout[18] = INPUT(GR2_GC2_C2_4);

--NF1_portadataout[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[19] at DPRAM_0
NF1_portadataout[19] = INPUT(GR2_GC2_C5_5);

--NF1_portadataout[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[20] at DPRAM_0
NF1_portadataout[20] = INPUT(GR2_GC2_C4_6);

--NF1_portadataout[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[21] at DPRAM_0
NF1_portadataout[21] = INPUT(GR2_GC2_C3_3);

--NF1_portadataout[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[22] at DPRAM_0
NF1_portadataout[22] = INPUT(GR2_GC2_C8_7);

--NF1_portadataout[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[23] at DPRAM_0
NF1_portadataout[23] = INPUT(GR2_GC2_C0_8);

--NF1_portadataout[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[24] at DPRAM_0
NF1_portadataout[24] = INPUT(GR2_GC2_C6_9);

--NF1_portadataout[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[25] at DPRAM_0
NF1_portadataout[25] = INPUT(GR2_GC2_C5_3);

--NF1_portadataout[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[26] at DPRAM_0
NF1_portadataout[26] = INPUT(GR2_GC2_C2_4);

--NF1_portadataout[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[27] at DPRAM_0
NF1_portadataout[27] = INPUT(GR2_GC2_C5_5);

--NF1_portadataout[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[28] at DPRAM_0
NF1_portadataout[28] = INPUT(GR2_GC2_C4_6);

--NF1_portadataout[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[29] at DPRAM_0
NF1_portadataout[29] = INPUT(GR2_GC2_C3_3);

--NF1_portadataout[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[30] at DPRAM_0
NF1_portadataout[30] = INPUT(GR2_GC2_C8_7);

--NF1_portadataout[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[31] at DPRAM_0
NF1_portadataout[31] = INPUT(GR2_GC2_C0_8);


--MF1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core at UPCORE
MF1_core = INPUT(31);

--MF1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE at UPCORE
MF1_MASTERHWRITE = INPUT(GR15_GC2_C9_0, GR15_GC2_C9_1, GR15_GC2_C14_2, GR15_GC2_C10_7, GR15_GC2_C14_9, GR15_GC2_C15_2, GR15_GC2_C8_2);

--MF1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO at UPCORE
MF1_SLAVEHREADYO = INPUT(0, GR7_GC1_C6_1, GR7_GC1_C13_2, GR4_GC1_C9_8, GR1_GC1_C13_7, GR14_GC1_C4_3, GR14_GC1_C4_7, GR9_GC1_C1_6, GR14_GC1_C3_4, GR14_GC1_C6_2, GR25_GC1_C1_4, GR14_GC1_C5_8, GR25_GC1_C1_5, GR25_GC1_C6_7, GR25_GC1_C6_0, GR14_GC1_C1_7, GR14_GC1_C0_0, GR15_GC1_C2_2, GR14_GC1_C1_2, GR14_GC1_C5_6, GR14_GC1_C8_5, GR14_GC1_C4_5, GR14_GC1_C5_2, GR14_GC1_C1_1, GR22_GC1_C2_2, GR22_GC1_C2_5, GR14_GC1_C1_0, GR14_GC1_C1_6, GR25_GC1_C6_1, GR25_GC1_C1_0, GR14_GC1_C8_9, GR12_GC1_C5_2, GR1_GC1_C13_0, GR12_GC1_C10_0, GR0_GC1_C10_9, GR12_GC1_C12_9, GR12_GC1_C13_0, GR12_GC1_C5_6, GR0_GC1_C7_9, GR0_GC1_C12_6, GR0_GC1_C13_2, GR4_GC1_C13_8, GR4_GC1_C8_9, GR4_GC1_C13_6, GR4_GC1_C6_9, GR4_GC1_C13_5, GR0_GC1_C8_9, GR7_GC1_C6_6, GR9_GC1_C3_3, GR0_GC1_C8_6, GR7_GC1_C12_8, GR7_GC1_C6_0, GR7_GC1_C4_5, GR9_GC1_C5_8, GR9_GC1_C5_9, GR9_GC1_C6_0, GR9_GC1_C5_6, GR9_GC1_C5_3, GR16_GC1_C7_4, GR0_GC1_C8_7);

--MF1L981 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK at UPCORE
MF1L981 = INPUT(GC0_C8_0);

--MF1L391 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN at UPCORE
MF1L391 = INPUT(GC0_C8_1);

--MF1L191 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE at UPCORE
MF1L191 = INPUT(21);

--MF1L182 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN at UPCORE
MF1L182 = INPUT(GC0_C11_0);

--MF1L781 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN at UPCORE
MF1L781 = INPUT(GC0_C10_1);

--MF1L972 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN at UPCORE
MF1L972 = INPUT(GC0_C10_0);

--MF1L372 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE at UPCORE
MF1L372 = INPUT(GC1_C7_1, GC1_C13_0, GC0_C12_1, 22);

--MF1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN at UPCORE
MF1L37 = INPUT(GC3_C6_0);

--MF1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN at UPCORE
MF1L17 = INPUT(GC3_C5_1);

--MF1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK at UPCORE
MF1L13 = INPUT(GC3_C8_1);

--MF1L35 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE at UPCORE
MF1L35 = INPUT(GC2_C9_1, GC2_C9_0, GC2_C8_1, GC2_C8_0, GC2_C7_1, GC2_C7_0, GC2_C6_1, GC2_C6_0, GC2_C5_1, GC2_C5_0, GC2_C4_1, GC2_C4_0, GC2_C3_1, GC2_C3_0, GC2_C2_1, GC2_C2_0);

--MF1L683 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION at UPCORE
MF1L683 = INPUT(GC3_C2_1);

--MF1L873 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON at UPCORE
MF1L873 = INPUT(GC3_C2_0);

--MF1L083 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE at UPCORE
MF1L083 = INPUT(GC3_C2_1, GC3_C2_0);

--MF1L193 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD at UPCORE
MF1L193 = INPUT(GC3_C3_0);

--MF1L883 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN at UPCORE
MF1L883 = INPUT(GC3_C3_1);

--MF1L383 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN at UPCORE
MF1L383 = INPUT(GC3_C4_0);

--MF1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2] at UPCORE
MF1_MASTERHADDR[2] = INPUT(GR15_GC2_C11_1);

--MF1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3] at UPCORE
MF1_MASTERHADDR[3] = INPUT(GR15_GC2_C11_9);

--MF1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4] at UPCORE
MF1_MASTERHADDR[4] = INPUT(GR15_GC2_C11_8);

--MF1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5] at UPCORE
MF1_MASTERHADDR[5] = INPUT(GR15_GC2_C11_2);

--MF1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6] at UPCORE
MF1_MASTERHADDR[6] = INPUT(GR15_GC2_C14_8);

--MF1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7] at UPCORE
MF1_MASTERHADDR[7] = INPUT(GR15_GC2_C11_7);

--MF1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8] at UPCORE
MF1_MASTERHADDR[8] = INPUT(GR15_GC2_C13_2);

--MF1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9] at UPCORE
MF1_MASTERHADDR[9] = INPUT(GR15_GC2_C13_0);

--MF1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10] at UPCORE
MF1_MASTERHADDR[10] = INPUT(GR15_GC2_C11_5);

--MF1_MASTERHADDR[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[11] at UPCORE
MF1_MASTERHADDR[11] = INPUT(GR15_GC2_C14_7);

--MF1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12] at UPCORE
MF1_MASTERHADDR[12] = INPUT(GR15_GC2_C14_3);

--MF1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13] at UPCORE
MF1_MASTERHADDR[13] = INPUT(GR15_GC2_C14_5);

--MF1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0] at UPCORE
MF1_MASTERHTRANS[0] = INPUT(GR15_GC2_C15_8, GR15_GC2_C15_7, GR15_GC2_C10_6, GR15_GC2_C9_9, GR15_GC2_C0_2, GR15_GC2_C9_8, GR15_GC2_C0_4, GR15_GC2_C15_4, GR15_GC2_C14_0, GR15_GC2_C15_5, GR15_GC2_C15_9, GR15_GC2_C15_2, GR15_GC2_C9_6);

--MF1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1] at UPCORE
MF1_MASTERHTRANS[1] = INPUT(GR15_GC2_C15_8, GR15_GC2_C14_2, GR15_GC2_C10_5, GR15_GC2_C15_7, GR15_GC2_C9_5, GR15_GC2_C10_6, GR15_GC2_C9_9, GR15_GC2_C0_2, GR15_GC2_C9_7, GR15_GC2_C9_8, GR15_GC2_C0_4, GR15_GC2_C15_4, GR15_GC2_C9_3, GR15_GC2_C14_4, GR15_GC2_C14_0, GR15_GC2_C15_5, GR15_GC2_C15_9, GR15_GC2_C15_2, GR15_GC2_C9_2, GR15_GC2_C9_6);

--MF1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0] at UPCORE
MF1_MASTERHSIZE[0] = INPUT(GR15_GC2_C15_1);

--MF1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1] at UPCORE
MF1_MASTERHSIZE[1] = INPUT(GR15_GC2_C15_1);

--MF1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0] at UPCORE
MF1_MASTERHBURST[0] = INPUT(GR15_GC2_C10_5, GR15_GC2_C10_3, GR15_GC2_C10_4);

--MF1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1] at UPCORE
MF1_MASTERHBURST[1] = INPUT(GR15_GC2_C10_5, GR15_GC2_C10_3, GR15_GC2_C15_1, GR15_GC2_C10_4);

--MF1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2] at UPCORE
MF1_MASTERHBURST[2] = INPUT(GR15_GC2_C10_5, GR15_GC2_C10_3, GR15_GC2_C15_1, GR15_GC2_C10_4);

--MF1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0] at UPCORE
MF1_MASTERHWDATA[0] = INPUT(GR25_GC1_C12_9, GR25_GC1_C14_4, GR25_GC2_C9_5, GR25_GC2_C3_1, GR9_GC2_C10_8, GR9_GC2_C3_8, GR17_GC2_C11_1, GR9_GC2_C0_5, GR4_GC2_C9_0, GR13_GC3_C3_7, GR17_GC3_C6_9, GR17_GC3_C0_1, GR25_GC2_C10_0, GR15_GC0_C0_2, GR10_GC0_C0_2);

--MF1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1] at UPCORE
MF1_MASTERHWDATA[1] = INPUT(GR25_GC2_C0_2, GR25_GC1_C12_4, GR25_GC1_C13_6, GR25_GC2_C0_4, GR17_GC3_C0_4, GR17_GC3_C6_5, GR14_GC0_C0_2, GR9_GC0_C0_2, GR13_GC3_C3_4, GR9_GC2_C9_7, GR17_GC2_C10_6, GR17_GC2_C10_1, GR9_GC2_C13_5);

--MF1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2] at UPCORE
MF1_MASTERHWDATA[2] = INPUT(GR25_GC2_C4_9, GR25_GC1_C12_5, GR25_GC1_C14_8, GR9_GC2_C14_8, GR9_GC2_C14_2, GR7_GC2_C7_1, GR8_GC2_C1_5, GR25_GC2_C4_8, GR17_GC3_C0_2, GR14_GC0_C0_0, GR9_GC0_C0_3);

--MF1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3] at UPCORE
MF1_MASTERHWDATA[3] = INPUT(GR25_GC2_C4_6, GR25_GC2_C9_6, GR25_GC1_C13_2, GR7_GC2_C15_1, GR8_GC2_C10_4, GR7_GC2_C15_0, GR9_GC2_C2_9, GR17_GC3_C0_5, GR13_GC0_C0_0, GR11_GC0_C0_2);

--MF1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4] at UPCORE
MF1_MASTERHWDATA[4] = INPUT(GR25_GC2_C9_4, GR25_GC1_C7_6, GR25_GC2_C3_4, GR9_GC2_C7_1, GR9_GC2_C7_4, GR9_GC2_C8_3, GR9_GC2_C2_4, GR17_GC3_C0_3, GR13_GC0_C0_2, GR11_GC0_C0_3);

--MF1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5] at UPCORE
MF1_MASTERHWDATA[5] = INPUT(GR25_GC1_C5_6, GR9_GC2_C7_3, GR9_GC2_C7_7, GR9_GC2_C10_5, GR9_GC2_C10_3, GR17_GC2_C0_0, GR17_GC2_C0_2, GR17_GC3_C0_0, GR13_GC0_C0_1, GR11_GC0_C0_1);

--MF1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6] at UPCORE
MF1_MASTERHWDATA[6] = INPUT(GR25_GC1_C5_0, GR17_GC2_C6_4, GR9_GC2_C12_3, GR9_GC2_C1_2, GR9_GC2_C4_9, GR9_GC2_C7_8, GR17_GC3_C0_6, GR13_GC0_C0_3, GR11_GC0_C0_0);

--MF1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7] at UPCORE
MF1_MASTERHWDATA[7] = INPUT(GR7_GC2_C13_7, GR11_GC2_C7_1, GR11_GC2_C6_5, GR11_GC2_C6_3, GR25_GC1_C9_8, GR14_GC2_C3_2, GR17_GC3_C0_7, GR15_GC0_C0_1, GR10_GC0_C0_1);

--MF1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8] at UPCORE
MF1_MASTERHWDATA[8] = INPUT(GR14_GC0_C5_2, GR14_GC2_C1_0, GR14_GC2_C3_7, GR11_GC2_C5_2, GR11_GC2_C7_4, GR9_GC2_C2_3, GR9_GC2_C2_1, GR15_GC0_C0_3, GR10_GC0_C0_3);

--MF1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9] at UPCORE
MF1_MASTERHWDATA[9] = INPUT(GR10_GC1_C14_2, GR15_GC2_C4_4, GR15_GC2_C4_2, GR7_GC2_C10_3, GR7_GC2_C10_5, GR7_GC2_C0_6, GR7_GC2_C0_2, GR15_GC0_C0_0, GR10_GC0_C0_0);

--MF1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10] at UPCORE
MF1_MASTERHWDATA[10] = INPUT(GR19_GC2_C0_2, GR19_GC2_C12_8, GR7_GC2_C9_8, GR7_GC2_C9_1, GR7_GC2_C0_4, GR7_GC2_C0_8);

--MF1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11] at UPCORE
MF1_MASTERHWDATA[11] = INPUT(GR14_GC2_C12_9, GR13_GC2_C10_2, GR9_GC2_C6_8, GR9_GC2_C6_5, GR9_GC2_C7_9, GR9_GC2_C7_5);

--MF1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12] at UPCORE
MF1_MASTERHWDATA[12] = INPUT(GR14_GC2_C12_7, GR7_GC2_C6_8, GR14_GC2_C12_4, GR9_GC2_C14_1, GR9_GC2_C14_0, GR19_GC2_C5_6, GR14_GC0_C7_5, GR14_GC2_C3_1);

--MF1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13] at UPCORE
MF1_MASTERHWDATA[13] = INPUT(GR25_GC1_C5_7, GR9_GC2_C11_1, GR9_GC2_C10_1, GR19_GC2_C1_4, GR19_GC2_C5_2, GR14_GC0_C7_6, GR7_GC2_C13_8, GR7_GC2_C12_9);

--MF1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14] at UPCORE
MF1_MASTERHWDATA[14] = INPUT(GR14_GC2_C12_1, GR9_GC2_C12_6, GR19_GC2_C5_0, GR7_GC2_C7_2, GR14_GC2_C12_2, GR9_GC2_C12_7, GR19_GC2_C1_6);

--MF1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15] at UPCORE
MF1_MASTERHWDATA[15] = INPUT(GR7_GC2_C14_6, GR7_GC2_C0_7, GR7_GC2_C14_8, GR7_GC2_C14_7, GR14_GC2_C0_2, GR14_GC2_C3_6);

--MF1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16] at UPCORE
MF1_MASTERHWDATA[16] = INPUT(GR10_GC1_C14_8, GR19_GC3_C1_8, GR19_GC3_C14_6, GR19_GC2_C3_7, GR19_GC2_C2_5, GR19_GC2_C14_5);

--MF1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17] at UPCORE
MF1_MASTERHWDATA[17] = INPUT(GR17_GC1_C1_2, GR17_GC3_C6_6, GR13_GC3_C3_8, GR17_GC2_C3_2, GR13_GC2_C3_2, GR13_GC2_C3_5);

--MF1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18] at UPCORE
MF1_MASTERHWDATA[18] = INPUT(GR19_GC3_C13_8, GR19_GC2_C11_7, GR19_GC2_C12_5, GR19_GC2_C11_8, GR13_GC3_C3_5);

--MF1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19] at UPCORE
MF1_MASTERHWDATA[19] = INPUT(GR13_GC2_C3_1, GR13_GC2_C3_7, GR21_GC3_C5_2, GR17_GC2_C5_2);

--MF1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20] at UPCORE
MF1_MASTERHWDATA[20] = INPUT(GR7_GC1_C2_1, GR19_GC2_C12_9, GR19_GC2_C11_3, GR19_GC3_C15_6);

--MF1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21] at UPCORE
MF1_MASTERHWDATA[21] = INPUT(GR17_GC1_C1_4, GR17_GC2_C7_4, GR17_GC2_C5_4, GR17_GC3_C6_2);

--MF1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22] at UPCORE
MF1_MASTERHWDATA[22] = INPUT(GR17_GC2_C2_2, GR17_GC3_C6_8, GR17_GC2_C3_4);

--MF1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23] at UPCORE
MF1_MASTERHWDATA[23] = INPUT(GR19_GC2_C15_4, GR19_GC3_C11_8, GR19_GC2_C1_7);

--MF1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24] at UPCORE
MF1_MASTERHWDATA[24] = INPUT(GR7_GC1_C2_0, GR19_GC2_C2_1, GR19_GC2_C10_0, GR17_GC2_C9_2, GR19_GC3_C11_9);

--MF1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25] at UPCORE
MF1_MASTERHWDATA[25] = INPUT(GR14_GC0_C5_4, GR19_GC2_C2_8, GR19_GC2_C10_1, GR17_GC2_C9_4, GR17_GC3_C6_4);

--MF1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26] at UPCORE
MF1_MASTERHWDATA[26] = INPUT(GR25_GC2_C11_6, GR25_GC2_C2_2, GR25_GC2_C14_7);

--MF1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27] at UPCORE
MF1_MASTERHWDATA[27] = INPUT(GR19_GC2_C14_2, GR19_GC2_C12_3, GR19_GC2_C12_2);

--MF1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28] at UPCORE
MF1_MASTERHWDATA[28] = INPUT(GR17_GC2_C10_2, GR17_GC2_C7_5, GR17_GC2_C1_4);

--MF1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29] at UPCORE
MF1_MASTERHWDATA[29] = INPUT(GR25_GC2_C9_8, GR25_GC2_C9_2);

--MF1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30] at UPCORE
MF1_MASTERHWDATA[30] = INPUT(GR17_GC2_C7_2, GR17_GC2_C12_5);

--MF1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31] at UPCORE
MF1_MASTERHWDATA[31] = INPUT(GR17_GC2_C7_6, GR17_GC2_C12_9);

--MF1_SLAVEHRESP[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHRESP[0] at UPCORE
MF1_SLAVEHRESP[0] = INPUT(GR16_GC1_C7_3, GR12_GC1_C14_5, GR12_GC1_C5_6, GR9_GC1_C2_3);

--MF1_SLAVEHRESP[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHRESP[1] at UPCORE
MF1_SLAVEHRESP[1] = INPUT(GR16_GC1_C7_3, GR12_GC1_C14_5, GR12_GC1_C5_6, GR9_GC1_C2_3);

--MF1L922 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0 at UPCORE
MF1L922 = INPUT(GC1_C8_0);

--MF1L032 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1 at UPCORE
MF1L032 = INPUT(GC1_C13_1);

--MF1L132 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2 at UPCORE
MF1L132 = INPUT(GC0_C12_0);

--MF1L232 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3 at UPCORE
MF1L232 = INPUT(GC0_C11_1);

--MF1L271 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0 at UPCORE
MF1L271 = INPUT(GC0_C7_1);

--MF1L371 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1 at UPCORE
MF1L371 = INPUT(GC0_C7_0);

--MF1L471 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2 at UPCORE
MF1L471 = INPUT(GC0_C6_1);

--MF1L571 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3 at UPCORE
MF1L571 = INPUT(GC0_C6_0);

--MF1L671 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4 at UPCORE
MF1L671 = INPUT(GC0_C5_1);

--MF1L771 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5 at UPCORE
MF1L771 = INPUT(GC0_C5_0);

--MF1L871 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6 at UPCORE
MF1L871 = INPUT(GC0_C4_1);

--MF1L971 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7 at UPCORE
MF1L971 = INPUT(GC0_C4_0);

--MF1L081 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8 at UPCORE
MF1L081 = INPUT(GC0_C3_1);

--MF1L181 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9 at UPCORE
MF1L181 = INPUT(GC0_C3_0);

--MF1L281 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10 at UPCORE
MF1L281 = INPUT(GC0_C2_1);

--MF1L381 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11 at UPCORE
MF1L381 = INPUT(GC0_C2_0);

--MF1L481 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12 at UPCORE
MF1L481 = INPUT(GC0_C1_1);

--MF1L581 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13 at UPCORE
MF1L581 = INPUT(GC0_C1_0);

--MF1L681 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14 at UPCORE
MF1L681 = INPUT(GC0_C0_1);

--MF1L591 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0 at UPCORE
MF1L591 = INPUT(GC0_C9_1);

--MF1L691 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1 at UPCORE
MF1L691 = INPUT(GC0_C9_0);

--MF1L732 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0 at UPCORE
MF1L732 = INPUT(GC1_C3_0);

--MF1L832 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1 at UPCORE
MF1L832 = INPUT(GC1_C3_1);

--MF1L932 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2 at UPCORE
MF1L932 = INPUT(GC1_C4_0);

--MF1L042 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3 at UPCORE
MF1L042 = INPUT(GC1_C4_1);

--MF1L142 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4 at UPCORE
MF1L142 = INPUT(GC1_C5_0);

--MF1L242 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5 at UPCORE
MF1L242 = INPUT(GC1_C5_1);

--MF1L342 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6 at UPCORE
MF1L342 = INPUT(GC1_C6_1);

--MF1L442 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7 at UPCORE
MF1L442 = INPUT(GC1_C7_0);

--MF1L542 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8 at UPCORE
MF1L542 = INPUT(GC1_C8_1);

--MF1L642 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9 at UPCORE
MF1L642 = INPUT(GC1_C9_0);

--MF1L742 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10 at UPCORE
MF1L742 = INPUT(GC1_C9_1);

--MF1L842 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11 at UPCORE
MF1L842 = INPUT(GC1_C10_0);

--MF1L942 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12 at UPCORE
MF1L942 = INPUT(GC1_C10_1);

--MF1L052 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13 at UPCORE
MF1L052 = INPUT(GC1_C11_0);

--MF1L152 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14 at UPCORE
MF1L152 = INPUT(GC1_C11_1);

--MF1L252 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15 at UPCORE
MF1L252 = INPUT(GC1_C12_1);

--MF1L352 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16 at UPCORE
MF1L352 = INPUT(GC1_C14_0);

--MF1L452 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17 at UPCORE
MF1L452 = INPUT(GC1_C14_1);

--MF1L552 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18 at UPCORE
MF1L552 = INPUT(GC1_C15_0);

--MF1L652 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19 at UPCORE
MF1L652 = INPUT(GC0_C15_0);

--MF1L752 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20 at UPCORE
MF1L752 = INPUT(GC0_C14_1);

--MF1L852 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21 at UPCORE
MF1L852 = INPUT(GC0_C14_0);

--MF1L952 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22 at UPCORE
MF1L952 = INPUT(GC0_C13_1);

--MF1L062 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23 at UPCORE
MF1L062 = INPUT(GC0_C13_0);

--MF1L162 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24 at UPCORE
MF1L162 = INPUT(30);

--MF1L262 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25 at UPCORE
MF1L262 = INPUT(29);

--MF1L362 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26 at UPCORE
MF1L362 = INPUT(28);

--MF1L462 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27 at UPCORE
MF1L462 = INPUT(27);

--MF1L562 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28 at UPCORE
MF1L562 = INPUT(26);

--MF1L662 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29 at UPCORE
MF1L662 = INPUT(25);

--MF1L762 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30 at UPCORE
MF1L762 = INPUT(24);

--MF1L862 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31 at UPCORE
MF1L862 = INPUT(23);

--MF1L572 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0 at UPCORE
MF1L572 = INPUT(GC1_C7_1);

--MF1L672 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1 at UPCORE
MF1L672 = INPUT(GC1_C13_0);

--MF1L772 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2 at UPCORE
MF1L772 = INPUT(GC0_C12_1);

--MF1L872 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3 at UPCORE
MF1L872 = INPUT(22);

--MF1L332 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0 at UPCORE
MF1L332 = INPUT(GC1_C3_0, GC1_C3_1, GC1_C4_0, GC1_C4_1, GC1_C5_0, GC1_C5_1, GC1_C6_1, GC1_C7_0);

--MF1L432 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1 at UPCORE
MF1L432 = INPUT(GC1_C8_1, GC1_C9_0, GC1_C9_1, GC1_C10_0, GC1_C10_1, GC1_C11_0, GC1_C11_1, GC1_C12_1);

--MF1L532 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2 at UPCORE
MF1L532 = INPUT(GC1_C14_0, GC1_C14_1, GC1_C15_0, GC0_C15_0, GC0_C14_1, GC0_C14_0, GC0_C13_1, GC0_C13_0);

--MF1L632 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3 at UPCORE
MF1L632 = INPUT(30, 29, 28, 27, 26, 25, 24, 23);

--MF1L55 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0 at UPCORE
MF1L55 = INPUT(GC2_C9_1);

--MF1L65 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1 at UPCORE
MF1L65 = INPUT(GC2_C9_0);

--MF1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2 at UPCORE
MF1L75 = INPUT(GC2_C8_1);

--MF1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3 at UPCORE
MF1L85 = INPUT(GC2_C8_0);

--MF1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4 at UPCORE
MF1L95 = INPUT(GC2_C7_1);

--MF1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5 at UPCORE
MF1L06 = INPUT(GC2_C7_0);

--MF1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6 at UPCORE
MF1L16 = INPUT(GC2_C6_1);

--MF1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7 at UPCORE
MF1L26 = INPUT(GC2_C6_0);

--MF1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8 at UPCORE
MF1L36 = INPUT(GC2_C5_1);

--MF1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9 at UPCORE
MF1L46 = INPUT(GC2_C5_0);

--MF1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10 at UPCORE
MF1L56 = INPUT(GC2_C4_1);

--MF1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11 at UPCORE
MF1L66 = INPUT(GC2_C4_0);

--MF1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12 at UPCORE
MF1L76 = INPUT(GC2_C3_1);

--MF1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13 at UPCORE
MF1L86 = INPUT(GC2_C3_0);

--MF1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14 at UPCORE
MF1L96 = INPUT(GC2_C2_1);

--MF1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15 at UPCORE
MF1L07 = INPUT(GC2_C2_0);

--MF1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0 at UPCORE
MF1L92 = INPUT(GC3_C4_1);

--MF1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1 at UPCORE
MF1L03 = INPUT(GC3_C5_0);

--MF1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0 at UPCORE
MF1L33 = INPUT(GC3_C6_1);

--MF1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1 at UPCORE
MF1L43 = INPUT(GC3_C7_0);

--MF1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2 at UPCORE
MF1L53 = INPUT(GC3_C7_1);

--MF1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3 at UPCORE
MF1L63 = INPUT(GC3_C8_0);

--MF1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0 at UPCORE
MF1L4 = INPUT(GC3_C10_0);

--MF1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1 at UPCORE
MF1L5 = INPUT(GC3_C10_1);

--MF1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2 at UPCORE
MF1L6 = INPUT(GC3_C11_0);

--MF1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3 at UPCORE
MF1L7 = INPUT(GC3_C11_1);

--MF1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4 at UPCORE
MF1L8 = INPUT(GC3_C12_0);

--MF1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5 at UPCORE
MF1L9 = INPUT(GC3_C12_1);

--MF1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6 at UPCORE
MF1L01 = INPUT(GC3_C13_0);

--MF1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7 at UPCORE
MF1L11 = INPUT(GC3_C13_1);

--MF1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8 at UPCORE
MF1L21 = INPUT(GC3_C14_0);

--MF1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9 at UPCORE
MF1L31 = INPUT(GC3_C14_1);

--MF1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10 at UPCORE
MF1L41 = INPUT(GC3_C15_0);

--MF1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11 at UPCORE
MF1L51 = INPUT(GC2_C15_0);

--MF1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12 at UPCORE
MF1L61 = INPUT(GC2_C14_1);

--MF1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13 at UPCORE
MF1L71 = INPUT(GC2_C14_0);

--MF1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14 at UPCORE
MF1L81 = INPUT(GC2_C13_1);

--MF1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15 at UPCORE
MF1L91 = INPUT(GC2_C13_0);

--MF1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16 at UPCORE
MF1L02 = INPUT(GC2_C12_1);

--MF1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17 at UPCORE
MF1L12 = INPUT(GC2_C12_0);

--MF1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18 at UPCORE
MF1L22 = INPUT(GC2_C11_1);

--MF1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19 at UPCORE
MF1L32 = INPUT(GC2_C11_0);

--MF1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20 at UPCORE
MF1L42 = INPUT(GC2_C10_1);

--MF1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21 at UPCORE
MF1L52 = INPUT(GC2_C10_0);

--MF1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22 at UPCORE
MF1L62 = INPUT(34);

--MF1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23 at UPCORE
MF1L72 = INPUT(33);

--MF1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24 at UPCORE
MF1L82 = INPUT(32);


--PB1_SYS_RESET is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SYS_RESET at LC10_2_E3
--operation mode is normal

PB1_SYS_RESET_lut_out = !SB1L81Q & (PB1_SYS_RESET # XB1L42Q & PB1_CMD_WAIT);
PB1_SYS_RESET = DFFE(PB1_SYS_RESET_lut_out, GLOBAL(AF1_outclock0), , , );


--SD1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_3~36 at LC3_7_Z4
--operation mode is normal

SD1L91 = !V02_sload_path[2] & !V02_sload_path[1] # !V02_sload_path[3];


--CB8_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC9_1_I3
--operation mode is normal

CB8_dffs[0]_lut_out = BE1L9Q # CB8_dffs[1];
CB8_dffs[0] = DFFE(CB8_dffs[0]_lut_out, GLOBAL(AF1_outclock0), BE1L7Q, , BE1L8Q);


--SD1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[7]~2222 at LC4_7_Z4
--operation mode is normal

SD1L21 = V91_pre_out[7] $ (!V02_sload_path[4] & SD1L91) # !CB8_dffs[0];


--SB1L51Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|l_pulse~reg at LC2_7_Z4
--operation mode is normal

SB1L51Q_lut_out = SB1L5 & SB1L1 & PB1_SND_PULSE # !SB1L5 & (SB1L51Q # SB1L1 & PB1_SND_PULSE);
SB1L51Q = DFFE(SB1L51Q_lut_out, GLOBAL(AF1_outclock0), !PB1L25, , );


--SB1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|h_pulse~reg at LC7_7_Z4
--operation mode is normal

SB1L41Q_lut_out = SB1L6 # SB1L41Q & (!SB1L01 # !SB1L2);
SB1L41Q = DFFE(SB1L41Q_lut_out, GLOBAL(AF1_outclock0), !PB1L25, , );


--SD1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[7]~2223 at LC5_7_Z4
--operation mode is normal

SD1L31 = SB1L41Q & !SB1L51Q & !V91_pre_out[7] # !SB1L41Q & (SB1L51Q & V91_pre_out[7] # !SB1L51Q & SD1L21);


--SD1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_3~37 at LC9_6_Z4
--operation mode is normal

SD1L02 = !V02_sload_path[4] & (!V02_sload_path[2] & !V02_sload_path[1] # !V02_sload_path[3]);


--SD1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2224 at LC6_7_Z4
--operation mode is normal

SD1L8 = !SB1L41Q & (SB1L51Q # CB8_dffs[0] & !SD1L02);


--SD1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2225 at LC10_7_Z4
--operation mode is normal

SD1L9 = !SB1L51Q & (SB1L41Q # CB8_dffs[0] & SD1L02);


--SD1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[6]~2226 at LC9_16_S3
--operation mode is normal

SD1L11 = SD1L8 & (V91_pre_out[6] # SD1L9) # !SD1L8 & !V91_pre_out[6] & SD1L9;


--SD1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2227 at LC8_16_S3
--operation mode is normal

SD1L01 = SD1L9 & (SD1L8 # !V91_pre_out[5]) # !SD1L9 & V91_pre_out[5] & SD1L8;


--SD1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[4]~2228 at LC5_16_S3
--operation mode is normal

SD1L7 = SD1L8 & (V91_pre_out[4] # SD1L9) # !SD1L8 & !V91_pre_out[4] & SD1L9;


--SD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[3]~2229 at LC3_16_S3
--operation mode is normal

SD1L6 = SD1L9 & (SD1L8 # !V91_pre_out[3]) # !SD1L9 & V91_pre_out[3] & SD1L8;


--SD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[2]~2230 at LC6_16_S3
--operation mode is normal

SD1L5 = SD1L8 & (V91_pre_out[2] # SD1L9) # !SD1L8 & !V91_pre_out[2] & SD1L9;


--SD1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[1]~2231 at LC7_16_S3
--operation mode is normal

SD1L4 = SD1L8 & (V91_pre_out[1] # SD1L9) # !SD1L8 & !V91_pre_out[1] & SD1L9;


--SD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[0]~2232 at LC10_16_S3
--operation mode is normal

SD1L3 = SD1L8 & (V91_lsb # SD1L9) # !SD1L8 & !V91_lsb & SD1L9;


--ME1_ATWDTrigger_A_sig is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_sig at LC6_10_Z2
--operation mode is normal

ME1_ATWDTrigger_A_sig_lut_out = ME1_launch_mode_A[1] & (ME1_discSPE # ME1_launch_mode_A[0]) # !ME1_launch_mode_A[1] & ME1_discMPE & ME1_launch_mode_A[0];
ME1_ATWDTrigger_A_sig = DFFE(ME1_ATWDTrigger_A_sig_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L762Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|OutputEnable~reg0 at LC3_11_O1
--operation mode is normal

VE1L762Q_lut_out = VE1L762Q & (VE1L813Q # !VE1L322) # !VE1L422;
VE1L762Q = DFFE(VE1L762Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L32Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|CounterClock~reg0 at LC5_7_O1
--operation mode is normal

VE1L32Q_lut_out = VE1_counterclk_high # !VE1_counter_clock_cclk & !VE1_counterclk_low;
VE1L32Q = DFFE(VE1L32Q_lut_out, GLOBAL(AF2_outclock1), !J1L4Q, , );


--VE1L313Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ShiftClock~reg0 at LC5_13_O1
--operation mode is normal

VE1L313Q_lut_out = VE1L223Q # VE1L323Q # VE1L313Q & VE1L622;
VE1L313Q = DFFE(VE1L313Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L962Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|RampSet~reg0 at LC9_14_O1
--operation mode is normal

VE1L962Q_lut_out = VE1L962Q & !VE1L322 # !VE1L413Q # !VE1L722;
VE1L962Q = DFFE(VE1L962Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_channel[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[1] at LC1_16_O1
--operation mode is normal

VE1_channel[1]_lut_out = VE1L76 # VE1_channel[1] & (!VE1L822 # !VE1L722);
VE1_channel[1] = DFFE(VE1_channel[1]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_channel[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[0] at LC3_16_O1
--operation mode is normal

VE1_channel[0]_lut_out = VE1_channel[0] & (!VE1L722 # !VE1L822) # !VE1_channel[0] & VE1L713Q;
VE1_channel[0] = DFFE(VE1_channel[0]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L972Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ReadWrite~reg0 at LC3_5_O1
--operation mode is normal

VE1L972Q_lut_out = VE1L523Q # VE1L972Q & (VE1L922 # !VE1L232);
VE1L972Q = DFFE(VE1L972Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|AnalogReset~reg0 at LC8_11_O1
--operation mode is normal

VE1L1Q_lut_out = VE1L713Q # VE1L1Q & VE1L332 # !VE1L432;
VE1L1Q = DFFE(VE1L1Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L42Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalReset~reg0 at LC4_10_O1
--operation mode is normal

VE1L42Q_lut_out = VE1L36 # VE1L42Q & (!VE1L032 # !VE1L222);
VE1L42Q = DFFE(VE1L42Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L52Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalSet~reg0 at LC10_12_O1
--operation mode is normal

VE1L52Q_lut_out = VE1L423Q # !VE1L822 & VE1L52Q # !VE1L422;
VE1L52Q = DFFE(VE1L52Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--ME1_ATWDTrigger_B_sig is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_sig at LC7_10_Z2
--operation mode is normal

ME1_ATWDTrigger_B_sig_lut_out = ME1_launch_mode_B[0] & (ME1_discMPE # ME1_launch_mode_B[1]) # !ME1_launch_mode_B[0] & ME1_discSPE & ME1_launch_mode_B[1];
ME1_ATWDTrigger_B_sig = DFFE(ME1_ATWDTrigger_B_sig_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L962Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|OutputEnable~reg0 at LC10_8_K1
--operation mode is normal

VE2L962Q_lut_out = VE2L962Q & (VE2L913Q # !VE2L322) # !VE2L422;
VE2L962Q = DFFE(VE2L962Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L32Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|CounterClock~reg0 at LC5_1_K1
--operation mode is normal

VE2L32Q_lut_out = VE2_counterclk_high # !VE2_counter_clock_cclk & !VE2_counterclk_low;
VE2L32Q = DFFE(VE2L32Q_lut_out, GLOBAL(AF2_outclock1), !J1L4Q, , );


--VE2L513Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ShiftClock~reg0 at LC10_6_K1
--operation mode is normal

VE2L513Q_lut_out = VE2L323Q # VE2L223Q # VE2L513Q & VE2L812;
VE2L513Q = DFFE(VE2L513Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L172Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|RampSet~reg0 at LC6_7_K1
--operation mode is normal

VE2L172Q_lut_out = VE2L172Q & !VE2L322 # !VE1L413Q # !VE2L522;
VE2L172Q = DFFE(VE2L172Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_channel[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[1] at LC10_11_K1
--operation mode is normal

VE2_channel[1]_lut_out = VE2_channel[1] & (VE2L36 # VE2L813Q & !VE2_channel[0]) # !VE2_channel[1] & VE2L813Q & VE2_channel[0];
VE2_channel[1] = DFFE(VE2_channel[1]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_channel[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[0] at LC8_11_K1
--operation mode is normal

VE2_channel[0]_lut_out = VE2_channel[0] & (!VE2L822 # !VE2L522) # !VE2_channel[0] & VE2L813Q;
VE2_channel[0] = DFFE(VE2_channel[0]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L182Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ReadWrite~reg0 at LC2_12_K1
--operation mode is normal

VE2L182Q_lut_out = VE2L523Q # VE2L182Q & (VE2L922 # !VE2L662);
VE2L182Q = DFFE(VE2L182Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|AnalogReset~reg0 at LC1_7_K1
--operation mode is normal

VE2L1Q_lut_out = VE2L813Q # VE2L132 # !VE1L413Q # !VE2L522;
VE2L1Q = DFFE(VE2L1Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L42Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalReset~reg0 at LC9_8_K1
--operation mode is normal

VE2L42Q_lut_out = VE2L613Q # VE2L813Q # VE2L46 # !VE1L413Q;
VE2L42Q = DFFE(VE2L42Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L52Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalSet~reg0 at LC4_11_K1
--operation mode is normal

VE2L52Q_lut_out = VE2L423Q # VE2L52Q & !VE2L822 # !VE2L422;
VE2L52Q = DFFE(VE2L52Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--C1L22Q is calibration_sources:inst_calibration_sources|FE_TEST_PULSE~reg0 at LC3_10_Z2
--operation mode is normal

C1L22Q_lut_out = C1_now_action & (K1_CS_ctrl_local.CS_enable[1] # !C1L77 & C1L22Q) # !C1_now_action & !C1L77 & C1L22Q;
C1L22Q = DFFE(C1L22Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--C1_led_out is calibration_sources:inst_calibration_sources|led_out at LC5_9_Z2
--operation mode is normal

C1_led_out_lut_out = C1_led_out & (K1_CS_ctrl_local.CS_enable[2] & C1_now_action # !C1L77) # !C1_led_out & K1_CS_ctrl_local.CS_enable[2] & C1_now_action;
C1_led_out = DFFE(C1_led_out_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--C1_flasher_board_out is calibration_sources:inst_calibration_sources|flasher_board_out at LC5_10_Z2
--operation mode is normal

C1_flasher_board_out_lut_out = C1_flasher_board_out & (C1L35 # K1_CS_ctrl_local.CS_enable[3] & C1_now_action) # !C1_flasher_board_out & K1_CS_ctrl_local.CS_enable[3] & C1_now_action;
C1_flasher_board_out = DFFE(C1_flasher_board_out_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--AC1_DPR_DAT_WR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|DPR_DAT_WR at LC5_9_A4
--operation mode is normal

AC1_DPR_DAT_WR_lut_out = HC1L01Q & AC1_BYTE0 & !HC1L92Q & AC1_DAT_MSG;
AC1_DPR_DAT_WR = DFFE(AC1_DPR_DAT_WR_lut_out, GLOBAL(AF1_outclock0), , , );


--QB1_inst46[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[0] at LC2_10_A4
--operation mode is normal

QB1_inst46[0]_lut_out = QB1_inst45[0];
QB1_inst46[0] = DFFE(QB1_inst46[0]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst46[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[1] at LC9_10_A4
--operation mode is normal

QB1_inst46[1]_lut_out = QB1_inst45[1];
QB1_inst46[1] = DFFE(QB1_inst46[1]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst46[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[2] at LC3_11_A4
--operation mode is normal

QB1_inst46[2]_lut_out = QB1_inst45[2];
QB1_inst46[2] = DFFE(QB1_inst46[2]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst46[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[3] at LC2_11_A4
--operation mode is normal

QB1_inst46[3]_lut_out = QB1_inst45[3];
QB1_inst46[3] = DFFE(QB1_inst46[3]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst46[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[4] at LC9_11_A4
--operation mode is normal

QB1_inst46[4]_lut_out = QB1_inst45[4];
QB1_inst46[4] = DFFE(QB1_inst46[4]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst46[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[5] at LC3_10_A4
--operation mode is normal

QB1_inst46[5]_lut_out = QB1_inst45[5];
QB1_inst46[5] = DFFE(QB1_inst46[5]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst46[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[6] at LC7_10_A4
--operation mode is normal

QB1_inst46[6]_lut_out = QB1_inst45[6];
QB1_inst46[6] = DFFE(QB1_inst46[6]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst46[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[7] at LC7_12_A4
--operation mode is normal

QB1_inst46[7]_lut_out = QB1_inst45[7];
QB1_inst46[7] = DFFE(QB1_inst46[7]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst43[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[0] at LC6_11_A4
--operation mode is normal

QB1_inst43[0]_lut_out = CB5_dffs[0];
QB1_inst43[0] = DFFE(QB1_inst43[0]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst43[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[1] at LC7_11_A4
--operation mode is normal

QB1_inst43[1]_lut_out = CB5_dffs[1];
QB1_inst43[1] = DFFE(QB1_inst43[1]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst43[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[2] at LC3_13_A4
--operation mode is normal

QB1_inst43[2]_lut_out = CB5_dffs[2];
QB1_inst43[2] = DFFE(QB1_inst43[2]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst43[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[3] at LC7_13_A4
--operation mode is normal

QB1_inst43[3]_lut_out = CB5_dffs[3];
QB1_inst43[3] = DFFE(QB1_inst43[3]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst43[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[4] at LC5_13_A4
--operation mode is normal

QB1_inst43[4]_lut_out = CB5_dffs[4];
QB1_inst43[4] = DFFE(QB1_inst43[4]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst43[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[5] at LC10_12_A4
--operation mode is normal

QB1_inst43[5]_lut_out = CB5_dffs[5];
QB1_inst43[5] = DFFE(QB1_inst43[5]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst43[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[6] at LC9_13_A4
--operation mode is normal

QB1_inst43[6]_lut_out = CB5_dffs[6];
QB1_inst43[6] = DFFE(QB1_inst43[6]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst43[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[7] at LC8_12_A4
--operation mode is normal

QB1_inst43[7]_lut_out = CB5_dffs[7];
QB1_inst43[7] = DFFE(QB1_inst43[7]_lut_out, GLOBAL(AF1_outclock0), , , AC1L11);


--QB1_inst41[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[0] at LC5_14_A4
--operation mode is normal

QB1_inst41[0]_lut_out = CB5_dffs[0];
QB1_inst41[0] = DFFE(QB1_inst41[0]_lut_out, GLOBAL(AF1_outclock0), , , AC1L21);


--QB1_inst41[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[1] at LC10_14_A4
--operation mode is normal

QB1_inst41[1]_lut_out = CB5_dffs[1];
QB1_inst41[1] = DFFE(QB1_inst41[1]_lut_out, GLOBAL(AF1_outclock0), , , AC1L21);


--QB1_inst41[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[2] at LC8_14_A4
--operation mode is normal

QB1_inst41[2]_lut_out = CB5_dffs[2];
QB1_inst41[2] = DFFE(QB1_inst41[2]_lut_out, GLOBAL(AF1_outclock0), , , AC1L21);


--QB1_inst41[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[3] at LC1_14_A4
--operation mode is normal

QB1_inst41[3]_lut_out = CB5_dffs[3];
QB1_inst41[3] = DFFE(QB1_inst41[3]_lut_out, GLOBAL(AF1_outclock0), , , AC1L21);


--QB1_inst41[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[4] at LC6_13_A4
--operation mode is normal

QB1_inst41[4]_lut_out = CB5_dffs[4];
QB1_inst41[4] = DFFE(QB1_inst41[4]_lut_out, GLOBAL(AF1_outclock0), , , AC1L21);


--QB1_inst41[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[5] at LC3_15_A4
--operation mode is normal

QB1_inst41[5]_lut_out = CB5_dffs[5];
QB1_inst41[5] = DFFE(QB1_inst41[5]_lut_out, GLOBAL(AF1_outclock0), , , AC1L21);


--QB1_inst41[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[6] at LC7_14_A4
--operation mode is normal

QB1_inst41[6]_lut_out = CB5_dffs[6];
QB1_inst41[6] = DFFE(QB1_inst41[6]_lut_out, GLOBAL(AF1_outclock0), , , AC1L21);


--QB1_inst41[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[7] at LC3_14_A4
--operation mode is normal

QB1_inst41[7]_lut_out = CB5_dffs[7];
QB1_inst41[7] = DFFE(QB1_inst41[7]_lut_out, GLOBAL(AF1_outclock0), , , AC1L21);


--QB1_inst38[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[0] at LC9_14_A4
--operation mode is normal

QB1_inst38[0]_lut_out = CB5_dffs[0];
QB1_inst38[0] = DFFE(QB1_inst38[0]_lut_out, GLOBAL(AF1_outclock0), , , AC1L31);


--QB1_inst38[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[1] at LC4_14_A4
--operation mode is normal

QB1_inst38[1]_lut_out = CB5_dffs[1];
QB1_inst38[1] = DFFE(QB1_inst38[1]_lut_out, GLOBAL(AF1_outclock0), , , AC1L31);


--QB1_inst38[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[2] at LC6_14_A4
--operation mode is normal

QB1_inst38[2]_lut_out = CB5_dffs[2];
QB1_inst38[2] = DFFE(QB1_inst38[2]_lut_out, GLOBAL(AF1_outclock0), , , AC1L31);


--QB1_inst38[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[3] at LC7_15_A4
--operation mode is normal

QB1_inst38[3]_lut_out = CB5_dffs[3];
QB1_inst38[3] = DFFE(QB1_inst38[3]_lut_out, GLOBAL(AF1_outclock0), , , AC1L31);


--QB1_inst38[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[4] at LC10_15_A4
--operation mode is normal

QB1_inst38[4]_lut_out = CB5_dffs[4];
QB1_inst38[4] = DFFE(QB1_inst38[4]_lut_out, GLOBAL(AF1_outclock0), , , AC1L31);


--QB1_inst38[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[5] at LC8_15_A4
--operation mode is normal

QB1_inst38[5]_lut_out = CB5_dffs[5];
QB1_inst38[5] = DFFE(QB1_inst38[5]_lut_out, GLOBAL(AF1_outclock0), , , AC1L31);


--QB1_inst38[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[6] at LC9_15_A4
--operation mode is normal

QB1_inst38[6]_lut_out = CB5_dffs[6];
QB1_inst38[6] = DFFE(QB1_inst38[6]_lut_out, GLOBAL(AF1_outclock0), , , AC1L31);


--QB1_inst38[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[7] at LC1_15_A4
--operation mode is normal

QB1_inst38[7]_lut_out = CB5_dffs[7];
QB1_inst38[7] = DFFE(QB1_inst38[7]_lut_out, GLOBAL(AF1_outclock0), , , AC1L31);


--JE1L842Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwrite~reg0 at LC7_5_O2
--operation mode is normal

JE1L842Q_lut_out = LE1L794Q & (JE1L821 & JE1L921 # !JE1L281Q) # !LE1L794Q & JE1L821 & JE1L921;
JE1L842Q = DFFE(JE1L842Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L33Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|masterhready~reg0 at LC2_15_P3
--operation mode is normal

BF1L33Q_lut_out = !BF1L9 & !BF1L35Q & (BF1L94Q # !BF1L01);
BF1L33Q = DFFE(BF1L33Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LF1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|_~0 at LC3_14_A3
--operation mode is normal

LF1L1 = NF1_portadataout[0] & NF2_portadataout[0];


--JE1L581Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[2]~reg0 at LC3_1_Z2
--operation mode is normal

JE1L581Q_lut_out = JE1L821 & (JE1L131 # JE1_haddr[2] & JE1L031) # !JE1L821 & JE1_haddr[2] & JE1L031;
JE1L581Q = DFFE(JE1L581Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L681Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[3]~reg0 at LC6_6_O2
--operation mode is normal

JE1L681Q_lut_out = JE1L081 # JE1_haddr[3] & (JE1L481Q # JE1L76);
JE1L681Q = DFFE(JE1L681Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L781Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[4]~reg0 at LC6_1_Z2
--operation mode is normal

JE1L781Q_lut_out = JE1L821 & (JE1L231 # JE1_haddr[4] & JE1L031) # !JE1L821 & JE1_haddr[4] & JE1L031;
JE1L781Q = DFFE(JE1L781Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L881Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[5]~reg0 at LC10_7_Z2
--operation mode is normal

JE1L881Q_lut_out = JE1_haddr[5] & (JE1L031 # JE1L821 & JE1L331) # !JE1_haddr[5] & JE1L821 & JE1L331;
JE1L881Q = DFFE(JE1L881Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L981Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[6]~reg0 at LC7_7_Z2
--operation mode is normal

JE1L981Q_lut_out = JE1_haddr[6] & (JE1L031 # JE1L821 & JE1L431) # !JE1_haddr[6] & JE1L821 & JE1L431;
JE1L981Q = DFFE(JE1L981Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L091Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[7]~reg0 at LC3_1_O2
--operation mode is normal

JE1L091Q_lut_out = JE1_haddr[7] & (JE1L031 # JE1L821 & JE1L531) # !JE1_haddr[7] & JE1L821 & JE1L531;
JE1L091Q = DFFE(JE1L091Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L191Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[8]~reg0 at LC6_1_O2
--operation mode is normal

JE1L191Q_lut_out = JE1L821 & (JE1L631 # JE1_haddr[8] & JE1L031) # !JE1L821 & JE1_haddr[8] & JE1L031;
JE1L191Q = DFFE(JE1L191Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L291Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[9]~reg0 at LC9_3_P2
--operation mode is normal

JE1L291Q_lut_out = JE1L821 & (JE1L731 # JE1_haddr[9] & JE1L031) # !JE1L821 & JE1_haddr[9] & JE1L031;
JE1L291Q = DFFE(JE1L291Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L391Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[10]~reg0 at LC2_1_O2
--operation mode is normal

JE1L391Q_lut_out = JE1L031 & (JE1_haddr[10] # JE1L821 & JE1L831) # !JE1L031 & JE1L821 & JE1L831;
JE1L391Q = DFFE(JE1L391Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L491Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[11]~reg0 at LC7_3_O2
--operation mode is normal

JE1L491Q_lut_out = JE1L041 # JE1L931 # JE1_haddr[11] & JE1L031;
JE1L491Q = DFFE(JE1L491Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L591Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[12]~reg0 at LC2_10_O2
--operation mode is normal

JE1L591Q_lut_out = JE1L241 # JE1L141 # JE1_haddr[12] & JE1L031;
JE1L591Q = DFFE(JE1L591Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L691Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[13]~reg0 at LC3_4_Z2
--operation mode is normal

JE1L691Q_lut_out = JE1L441 # JE1L341 # JE1_haddr[13] & JE1L031;
JE1L691Q = DFFE(JE1L691Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L791Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[14]~reg0 at LC1_7_O2
--operation mode is normal

JE1L791Q_lut_out = JE1L641 # JE1L541 # JE1_haddr[14] & JE1L031;
JE1L791Q = DFFE(JE1L791Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L891Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[15]~reg0 at LC8_6_O2
--operation mode is normal

JE1L891Q_lut_out = JE1L741 # JE1L841 # JE1_haddr[15] & JE1L031;
JE1L891Q = DFFE(JE1L891Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L991Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[16]~reg0 at LC2_7_O2
--operation mode is normal

JE1L991Q_lut_out = JE1L051 # JE1L941 # JE1_haddr[16] & JE1L031;
JE1L991Q = DFFE(JE1L991Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L002Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[17]~reg0 at LC3_4_O2
--operation mode is normal

JE1L002Q_lut_out = JE1L151 # JE1L251 # JE1_haddr[17] & JE1L031;
JE1L002Q = DFFE(JE1L002Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L102Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[18]~reg0 at LC3_8_O2
--operation mode is normal

JE1L102Q_lut_out = JE1L451 # JE1L351 # JE1_haddr[18] & JE1L031;
JE1L102Q = DFFE(JE1L102Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L202Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[19]~reg0 at LC4_10_O2
--operation mode is normal

JE1L202Q_lut_out = JE1L651 # JE1L551 # JE1L031 & JE1_haddr[19];
JE1L202Q = DFFE(JE1L202Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L302Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[20]~reg0 at LC6_3_O2
--operation mode is normal

JE1L302Q_lut_out = JE1L851 # JE1L751 # JE1_haddr[20] & JE1L031;
JE1L302Q = DFFE(JE1L302Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L402Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[21]~reg0 at LC4_6_O2
--operation mode is normal

JE1L402Q_lut_out = JE1L951 # JE1L061 # JE1_haddr[21] & JE1L031;
JE1L402Q = DFFE(JE1L402Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L502Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[22]~reg0 at LC8_8_O2
--operation mode is normal

JE1L502Q_lut_out = JE1L261 # JE1L161 # JE1_haddr[22] & JE1L031;
JE1L502Q = DFFE(JE1L502Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L602Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[23]~reg0 at LC6_8_O2
--operation mode is normal

JE1L602Q_lut_out = JE1L461 # JE1L361 # JE1_haddr[23] & JE1L031;
JE1L602Q = DFFE(JE1L602Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L702Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[24]~reg0 at LC9_5_O2
--operation mode is normal

JE1L702Q_lut_out = JE1L661 # JE1L86 # JE1L381Q & JE1L761;
JE1L702Q = DFFE(JE1L702Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L802Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[25]~reg0 at LC10_2_O2
--operation mode is normal

JE1L802Q_lut_out = JE1L031 & (JE1_haddr[25] # JE1L821 & JE1L861) # !JE1L031 & JE1L821 & JE1L861;
JE1L802Q = DFFE(JE1L802Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L902Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[26]~reg0 at LC7_3_W2
--operation mode is normal

JE1L902Q_lut_out = JE1L821 & (JE1L961 # JE1_haddr[26] & JE1L031) # !JE1L821 & JE1_haddr[26] & JE1L031;
JE1L902Q = DFFE(JE1L902Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L012Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[27]~reg0 at LC10_3_W2
--operation mode is normal

JE1L012Q_lut_out = JE1L821 & (JE1L071 # JE1_haddr[27] & JE1L031) # !JE1L821 & JE1_haddr[27] & JE1L031;
JE1L012Q = DFFE(JE1L012Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L112Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[28]~reg0 at LC5_2_O2
--operation mode is normal

JE1L112Q_lut_out = JE1_haddr[28] & (JE1L031 # JE1L821 & JE1L171) # !JE1_haddr[28] & JE1L821 & JE1L171;
JE1L112Q = DFFE(JE1L112Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L212Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[29]~reg0 at LC4_2_O2
--operation mode is normal

JE1L212Q_lut_out = JE1_haddr[29] & (JE1L031 # JE1L821 & JE1L271) # !JE1_haddr[29] & JE1L821 & JE1L271;
JE1L212Q = DFFE(JE1L212Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L312Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[30]~reg0 at LC6_7_Z2
--operation mode is normal

JE1L312Q_lut_out = JE1_haddr[30] & (JE1L031 # JE1L821 & JE1L371) # !JE1_haddr[30] & JE1L821 & JE1L371;
JE1L312Q = DFFE(JE1L312Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L412Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[31]~reg0 at LC9_2_Z2
--operation mode is normal

JE1L412Q_lut_out = JE1_haddr[31] & (JE1L031 # JE1L471 & JE1L821) # !JE1_haddr[31] & JE1L471 & JE1L821;
JE1L412Q = DFFE(JE1L412Q_lut_out, !GLOBAL(AF1_outclock0), , , !J1L4Q);


--JE1L512Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehtrans[0]~reg0 at LC9_9_O2
--operation mode is normal

JE1L512Q_lut_out = JE1L381Q & JE1L66 & (JE1L43 # JE1L53);
JE1L512Q = DFFE(JE1L512Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L612Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[0]~reg0 at LC5_6_M2
--operation mode is normal

JE1L612Q_lut_out = JE1L46 # JE1L63 & (LE1L553 # LE1L353);
JE1L612Q = DFFE(JE1L612Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L712Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[1]~reg0 at LC6_10_M2
--operation mode is normal

JE1L712Q_lut_out = JE1L36 # JE1L75 & (LE1L872 # LE1L572);
JE1L712Q = DFFE(JE1L712Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L812Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[2]~reg0 at LC5_12_M2
--operation mode is normal

JE1L812Q_lut_out = JE1L26 # JE1L75 & (LE1L472 # LE1L172);
JE1L812Q = DFFE(JE1L812Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L912Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[3]~reg0 at LC10_14_M2
--operation mode is normal

JE1L912Q_lut_out = JE1L16 # JE1L75 & (LE1L072 # LE1L762);
JE1L912Q = DFFE(JE1L912Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L022Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[4]~reg0 at LC3_1_H2
--operation mode is normal

JE1L022Q_lut_out = JE1L56 & JE1L022Q # !JE1L56 & (LE1L894Q # JE1L06);
JE1L022Q = DFFE(JE1L022Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L122Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[5]~reg0 at LC8_8_A2
--operation mode is normal

JE1L122Q_lut_out = JE1L95 # JE1L75 & (LE1L362 # LE1L062);
JE1L122Q = DFFE(JE1L122Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L222Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[6]~reg0 at LC4_12_A2
--operation mode is normal

JE1L222Q_lut_out = JE1L85 # JE1L75 & (LE1L952 # LE1L652);
JE1L222Q = DFFE(JE1L222Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L322Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[7]~reg0 at LC7_14_A2
--operation mode is normal

JE1L322Q_lut_out = JE1L65 # JE1L75 & (LE1L552 # LE1L252);
JE1L322Q = DFFE(JE1L322Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L422Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[8]~reg0 at LC2_7_H2
--operation mode is normal

JE1L422Q_lut_out = MF1_SLAVEHREADYO & JE1L55 # !MF1_SLAVEHREADYO & (JE1L821 & JE1L422Q # !JE1L821 & JE1L55);
JE1L422Q = DFFE(JE1L422Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L522Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[9]~reg0 at LC3_14_H2
--operation mode is normal

JE1L522Q_lut_out = JE1L821 & (MF1_SLAVEHREADYO & LE1L383 # !MF1_SLAVEHREADYO & JE1L522Q) # !JE1L821 & LE1L383;
JE1L522Q = DFFE(JE1L522Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L622Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[10]~reg0 at LC9_10_E2
--operation mode is normal

JE1L622Q_lut_out = MF1_SLAVEHREADYO & JE1L25 # !MF1_SLAVEHREADYO & (JE1L821 & JE1L622Q # !JE1L821 & JE1L25);
JE1L622Q = DFFE(JE1L622Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L722Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[11]~reg0 at LC2_15_E2
--operation mode is normal

JE1L722Q_lut_out = JE1L74 # JE1L63 & (JE1L94 # JE1L84);
JE1L722Q = DFFE(JE1L722Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L822Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[12]~reg0 at LC9_9_E2
--operation mode is normal

JE1L822Q_lut_out = JE1L54 # JE1L63 & (JE1L94 # JE1L64);
JE1L822Q = DFFE(JE1L822Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L922Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[13]~reg0 at LC8_14_E2
--operation mode is normal

JE1L922Q_lut_out = JE1L34 # JE1L63 & (JE1L94 # JE1L44);
JE1L922Q = DFFE(JE1L922Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L032Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[14]~reg0 at LC2_7_E2
--operation mode is normal

JE1L032Q_lut_out = JE1L14 # JE1L63 & (JE1L94 # JE1L24);
JE1L032Q = DFFE(JE1L032Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L132Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[15]~reg0 at LC9_15_E2
--operation mode is normal

JE1L132Q_lut_out = JE1L93 # JE1L63 & (JE1L94 # JE1L04);
JE1L132Q = DFFE(JE1L132Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L232Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[16]~reg0 at LC4_14_F2
--operation mode is normal

JE1L232Q_lut_out = JE1L56 & JE1L232Q # !JE1L56 & (LE1L873 # LE1L173);
JE1L232Q = DFFE(JE1L232Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L332Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[17]~reg0 at LC2_5_F2
--operation mode is normal

JE1L332Q_lut_out = JE1L56 & JE1L332Q # !JE1L56 & !LE1L894Q & LE1L863;
JE1L332Q = DFFE(JE1L332Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L432Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[18]~reg0 at LC8_12_F2
--operation mode is normal

JE1L432Q_lut_out = JE1L56 & JE1L432Q # !JE1L56 & !LE1L894Q & LE1L253;
JE1L432Q = DFFE(JE1L432Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L532Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[19]~reg0 at LC9_15_G2
--operation mode is normal

JE1L532Q_lut_out = JE1L56 & JE1L532Q # !JE1L56 & !LE1L894Q & LE1L743;
JE1L532Q = DFFE(JE1L532Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L632Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[20]~reg0 at LC3_6_D2
--operation mode is normal

JE1L632Q_lut_out = JE1L56 & JE1L632Q # !JE1L56 & !LE1L894Q & LE1L143;
JE1L632Q = DFFE(JE1L632Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L732Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[21]~reg0 at LC8_13_D2
--operation mode is normal

JE1L732Q_lut_out = JE1L56 & JE1L732Q # !JE1L56 & !LE1L894Q & LE1L633;
JE1L732Q = DFFE(JE1L732Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L832Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[22]~reg0 at LC8_8_D2
--operation mode is normal

JE1L832Q_lut_out = JE1L56 & JE1L832Q # !JE1L56 & !LE1L894Q & LE1L133;
JE1L832Q = DFFE(JE1L832Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L932Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[23]~reg0 at LC4_10_D2
--operation mode is normal

JE1L932Q_lut_out = JE1L56 & JE1L932Q # !JE1L56 & !LE1L894Q & LE1L623;
JE1L932Q = DFFE(JE1L932Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L042Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[24]~reg0 at LC9_13_D2
--operation mode is normal

JE1L042Q_lut_out = JE1L56 & JE1L042Q # !JE1L56 & !LE1L894Q & LE1L123;
JE1L042Q = DFFE(JE1L042Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L142Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[25]~reg0 at LC1_12_D2
--operation mode is normal

JE1L142Q_lut_out = JE1L56 & JE1L142Q # !JE1L56 & !LE1L894Q & LE1L513;
JE1L142Q = DFFE(JE1L142Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L242Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[26]~reg0 at LC9_13_B2
--operation mode is normal

JE1L242Q_lut_out = JE1L56 & JE1L242Q # !JE1L56 & !LE1L894Q & LE1L013;
JE1L242Q = DFFE(JE1L242Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L342Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[27]~reg0 at LC10_14_B2
--operation mode is normal

JE1L342Q_lut_out = JE1L56 & JE1L342Q # !JE1L56 & !LE1L894Q & LE1L503;
JE1L342Q = DFFE(JE1L342Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L442Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[28]~reg0 at LC7_6_B2
--operation mode is normal

JE1L442Q_lut_out = JE1L56 & JE1L442Q # !JE1L56 & !LE1L894Q & LE1L992;
JE1L442Q = DFFE(JE1L442Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L542Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[29]~reg0 at LC5_10_B2
--operation mode is normal

JE1L542Q_lut_out = JE1L56 & JE1L542Q # !JE1L56 & !LE1L894Q & LE1L292;
JE1L542Q = DFFE(JE1L542Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L642Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[30]~reg0 at LC2_10_B2
--operation mode is normal

JE1L642Q_lut_out = JE1L56 & JE1L642Q # !JE1L56 & !LE1L894Q & LE1L782;
JE1L642Q = DFFE(JE1L642Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L742Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[31]~reg0 at LC8_14_B2
--operation mode is normal

JE1L742Q_lut_out = JE1L73 # JE1L821 & JE1L742Q & !MF1_SLAVEHREADYO;
JE1L742Q = DFFE(JE1L742Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1_reg_rdata[0] is slaveregister:inst_slaveregister|reg_rdata[0] at LC4_4_Z3
--operation mode is normal

K1_reg_rdata[0]_lut_out = K1L727 # K1L917 & K1L306 & K1L345;
K1_reg_rdata[0] = DFFE(K1_reg_rdata[0]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[1] is slaveregister:inst_slaveregister|reg_rdata[1] at LC6_12_Z3
--operation mode is normal

K1_reg_rdata[1]_lut_out = K1L227 # K1L327 & (K1L735 # K1L535);
K1_reg_rdata[1] = DFFE(K1_reg_rdata[1]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[2] is slaveregister:inst_slaveregister|reg_rdata[2] at LC8_6_Z3
--operation mode is normal

K1_reg_rdata[2]_lut_out = K1L717 # K1L327 & (K1L725 # K1L035);
K1_reg_rdata[2] = DFFE(K1_reg_rdata[2]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[3] is slaveregister:inst_slaveregister|reg_rdata[3] at LC7_8_Z3
--operation mode is normal

K1_reg_rdata[3]_lut_out = K1L796 # K1L674 & K1L217 & K1L766;
K1_reg_rdata[3] = DFFE(K1_reg_rdata[3]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[4] is slaveregister:inst_slaveregister|reg_rdata[4] at LC1_7_Z3
--operation mode is normal

K1_reg_rdata[4]_lut_out = K1L676 # K1L986 & K1L674 & K1L766;
K1_reg_rdata[4] = DFFE(K1_reg_rdata[4]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[5] is slaveregister:inst_slaveregister|reg_rdata[5] at LC7_1_Y3
--operation mode is normal

K1_reg_rdata[5]_lut_out = K1L966 # !K1L091 & K1L787 & K1L125;
K1_reg_rdata[5] = DFFE(K1_reg_rdata[5]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[6] is slaveregister:inst_slaveregister|reg_rdata[6] at LC7_2_Z3
--operation mode is normal

K1_reg_rdata[6]_lut_out = K1L666 # !K1L091 & K1L787 & K1L705;
K1_reg_rdata[6] = DFFE(K1_reg_rdata[6]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[7] is slaveregister:inst_slaveregister|reg_rdata[7] at LC1_5_O3
--operation mode is normal

K1_reg_rdata[7]_lut_out = K1L656 # K1L366;
K1_reg_rdata[7] = DFFE(K1_reg_rdata[7]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[8] is slaveregister:inst_slaveregister|reg_rdata[8] at LC5_2_O3
--operation mode is normal

K1_reg_rdata[8]_lut_out = K1L446 # K1L306 & K1L917 & K1L405;
K1_reg_rdata[8] = DFFE(K1_reg_rdata[8]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[9] is slaveregister:inst_slaveregister|reg_rdata[9] at LC1_4_P3
--operation mode is normal

K1_reg_rdata[9]_lut_out = K1L046 # K1L306 & K1L917 & K1L005;
K1_reg_rdata[9] = DFFE(K1_reg_rdata[9]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[10] is slaveregister:inst_slaveregister|reg_rdata[10] at LC7_1_T3
--operation mode is normal

K1_reg_rdata[10]_lut_out = K1L636 # !K1L091 & K1L787 & K1L794;
K1_reg_rdata[10] = DFFE(K1_reg_rdata[10]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[11] is slaveregister:inst_slaveregister|reg_rdata[11] at LC5_14_O3
--operation mode is normal

K1_reg_rdata[11]_lut_out = K1L336 # K1L436 # !K1_i38 & GF1_q[11];
K1_reg_rdata[11] = DFFE(K1_reg_rdata[11]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[12] is slaveregister:inst_slaveregister|reg_rdata[12] at LC9_1_S3
--operation mode is normal

K1_reg_rdata[12]_lut_out = K1L236 # K1L787 & !K1L091 & K1L194;
K1_reg_rdata[12] = DFFE(K1_reg_rdata[12]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[13] is slaveregister:inst_slaveregister|reg_rdata[13] at LC10_1_Y3
--operation mode is normal

K1_reg_rdata[13]_lut_out = K1L036 # K1L766 & (K1L764 # K1L474);
K1_reg_rdata[13] = DFFE(K1_reg_rdata[13]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[14] is slaveregister:inst_slaveregister|reg_rdata[14] at LC8_3_Y3
--operation mode is normal

K1_reg_rdata[14]_lut_out = K1L826 # K1L766 & (K1L254 # K1L654);
K1_reg_rdata[14] = DFFE(K1_reg_rdata[14]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[15] is slaveregister:inst_slaveregister|reg_rdata[15] at LC3_15_N3
--operation mode is normal

K1_reg_rdata[15]_lut_out = K1L626 # K1L026 # K1L226 # K1L526;
K1_reg_rdata[15] = DFFE(K1_reg_rdata[15]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[16] is slaveregister:inst_slaveregister|reg_rdata[16] at LC1_3_T3
--operation mode is normal

K1_reg_rdata[16]_lut_out = K1L906 # K1L327 & (K1L744 # K1L944);
K1_reg_rdata[16] = DFFE(K1_reg_rdata[16]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[17] is slaveregister:inst_slaveregister|reg_rdata[17] at LC6_3_N3
--operation mode is normal

K1_reg_rdata[17]_lut_out = K1L606 # K1L327 & (K1L344 # K1L544);
K1_reg_rdata[17] = DFFE(K1_reg_rdata[17]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[18] is slaveregister:inst_slaveregister|reg_rdata[18] at LC4_4_T3
--operation mode is normal

K1_reg_rdata[18]_lut_out = K1L406 # K1L506 & (K1L044 # K1L244);
K1_reg_rdata[18] = DFFE(K1_reg_rdata[18]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[19] is slaveregister:inst_slaveregister|reg_rdata[19] at LC9_8_O3
--operation mode is normal

K1_reg_rdata[19]_lut_out = K1L885 # K1L985 & (K1L595 # K1L106);
K1_reg_rdata[19] = DFFE(K1_reg_rdata[19]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[20] is slaveregister:inst_slaveregister|reg_rdata[20] at LC1_5_T3
--operation mode is normal

K1_reg_rdata[20]_lut_out = K1L685 # K1L306 & K1L917 & K1L934;
K1_reg_rdata[20] = DFFE(K1_reg_rdata[20]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[21] is slaveregister:inst_slaveregister|reg_rdata[21] at LC5_9_R3
--operation mode is normal

K1_reg_rdata[21]_lut_out = K1L485 # K1L917 & K1L306 & K1L234;
K1_reg_rdata[21] = DFFE(K1_reg_rdata[21]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[22] is slaveregister:inst_slaveregister|reg_rdata[22] at LC6_11_O3
--operation mode is normal

K1_reg_rdata[22]_lut_out = K1L285 # K1L206 & K1L517 & LE1_start_address[22];
K1_reg_rdata[22] = DFFE(K1_reg_rdata[22]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[23] is slaveregister:inst_slaveregister|reg_rdata[23] at LC2_2_O3
--operation mode is normal

K1_reg_rdata[23]_lut_out = K1L675 # K1L506 & (K1L775 # K1L975);
K1_reg_rdata[23] = DFFE(K1_reg_rdata[23]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[24] is slaveregister:inst_slaveregister|reg_rdata[24] at LC8_4_Y3
--operation mode is normal

K1_reg_rdata[24]_lut_out = K1L575 # K1L917 & K1L306 & K1L524;
K1_reg_rdata[24] = DFFE(K1_reg_rdata[24]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[25] is slaveregister:inst_slaveregister|reg_rdata[25] at LC6_7_O3
--operation mode is normal

K1_reg_rdata[25]_lut_out = K1L375 # K1L475 # K1_DAQ_ctrl_local.COMPR_mode[1] & K1L827;
K1_reg_rdata[25] = DFFE(K1_reg_rdata[25]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[26] is slaveregister:inst_slaveregister|reg_rdata[26] at LC1_8_O3
--operation mode is normal

K1_reg_rdata[26]_lut_out = K1L206 & (K1L175 # K1L075 & K1L914);
K1_reg_rdata[26] = DFFE(K1_reg_rdata[26]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[27] is slaveregister:inst_slaveregister|reg_rdata[27] at LC9_11_O3
--operation mode is normal

K1_reg_rdata[27]_lut_out = K1L206 & (K1L965 # K1L517 & LE1_start_address[27]);
K1_reg_rdata[27] = DFFE(K1_reg_rdata[27]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[28] is slaveregister:inst_slaveregister|reg_rdata[28] at LC1_8_Y3
--operation mode is normal

K1_reg_rdata[28]_lut_out = K1L365 # K1L465 & (K1L565 # K1L765);
K1_reg_rdata[28] = DFFE(K1_reg_rdata[28]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[29] is slaveregister:inst_slaveregister|reg_rdata[29] at LC10_9_Y3
--operation mode is normal

K1_reg_rdata[29]_lut_out = K1L165 & (K1L455 # K1L625 & K1L955);
K1_reg_rdata[29] = DFFE(K1_reg_rdata[29]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[30] is slaveregister:inst_slaveregister|reg_rdata[30] at LC2_10_Y3
--operation mode is normal

K1_reg_rdata[30]_lut_out = (K1L255 # K1L625 & (K1L293 # K1L193)) & CASCADE(K1L865);
K1_reg_rdata[30] = DFFE(K1_reg_rdata[30]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--K1_reg_rdata[31] is slaveregister:inst_slaveregister|reg_rdata[31] at LC10_6_Y3
--operation mode is normal

K1_reg_rdata[31]_lut_out = K1L165 & (K1L055 # K1L545);
K1_reg_rdata[31] = DFFE(K1_reg_rdata[31]_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--XB1L42Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~reg at LC9_6_A4
--operation mode is normal

XB1L42Q_lut_out = !XB1L3Q & XB1L2Q & XB1L91;
XB1L42Q = DFFE(XB1L42Q_lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , );


--PB1_CMD_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT at LC5_14_E3
--operation mode is normal

PB1_CMD_WAIT_lut_out = !SB1L81Q & (PB1L41 # PB1L21);
PB1_CMD_WAIT = DFFE(PB1_CMD_WAIT_lut_out, GLOBAL(AF1_outclock0), , , );


--SB1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|RES~reg at LC8_3_S4
--operation mode is normal

SB1L81Q_lut_out = (V72_sload_path[1] & V72_sload_path[3] & V72_sload_path[2] & !V72_sload_path[0]) & CASCADE(SB1L71);
SB1L81Q = DFFE(SB1L81Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--AC1_CTRL_OK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CTRL_OK at LC10_7_A4
--operation mode is normal

AC1_CTRL_OK_lut_out = HC1L11Q & !HC1L92Q & AC1_EOF_WAIT & !CC1L7;
AC1_CTRL_OK = DFFE(AC1_CTRL_OK_lut_out, GLOBAL(AF1_outclock0), , , );


--XB1_domlev_up_rq_ is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_up_rq_ at LC7_2_A4
--operation mode is normal

XB1_domlev_up_rq__lut_out = CB5_dffs[7];
XB1_domlev_up_rq_ = DFFE(XB1_domlev_up_rq__lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , AC1L1);


--SD1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_up~0 at LC4_2_A4
--operation mode is normal

SD1L61 = !SD1L2 & AC1_CTRL_OK & XB1_domlev_up_rq_;


--PB1_CLR_BUF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CLR_BUF at LC8_4_E3
--operation mode is normal

PB1_CLR_BUF_lut_out = XB1L7Q & !SB1L81Q & (PB1_CMD_WAIT # PB1_CRES_WAIT);
PB1_CLR_BUF = DFFE(PB1_CLR_BUF_lut_out, GLOBAL(AF1_outclock0), , , );


--SD1_daclev_adj is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_adj at LC8_2_A4
--operation mode is normal

SD1_daclev_adj = SD1L51 # !SD1L2 & AC1_CTRL_OK & XB1_domlev_up_rq_;


--BE1L4Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~reg at LC6_11_Z4
--operation mode is normal

BE1L4Q_lut_out = !BE1L3 & (!BE1_TXSHFT & BE1L7Q # !BE1L5);
BE1L4Q = DFFE(BE1L4Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--BE1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~reg at LC9_11_Z4
--operation mode is normal

BE1L7Q_lut_out = BE1L7Q & (!V12L11 # !BE1_TXSHFT) # !BE1L5;
BE1L7Q = DFFE(BE1L7Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--V02_pre_sclr is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr at LC8_5_Z4
--operation mode is normal

V02_pre_sclr = JB13_aeb_out # !BE1L7Q;


--CB8_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC3_1_I3
--operation mode is normal

CB8_dffs[1]_lut_out = CB8_dffs[2] & (QD1L31 # !BE1L9Q) # !CB8_dffs[2] & BE1L9Q & QD1L31;
CB8_dffs[1] = DFFE(CB8_dffs[1]_lut_out, GLOBAL(AF1_outclock0), BE1L7Q, , BE1L8Q);


--BE1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_load~reg at LC10_11_Z4
--operation mode is normal

BE1L9Q_lut_out = !BE1L5 & (BE1_TXSHFT & V12L11 # !BE1L7Q);
BE1L9Q = DFFE(BE1L9Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--BE1L8Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_ena~reg at LC1_11_Z4
--operation mode is normal

BE1L8Q_lut_out = BE1L1 # BE1L6 & (WD1L93Q # WD1L94Q);
BE1L8Q = DFFE(BE1L8Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--PB1_SND_PULSE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_PULSE at LC4_5_E3
--operation mode is normal

PB1_SND_PULSE_lut_out = !SB1L81Q & (PB1L94 # SB1L31Q & PB1_SEND_WT);
PB1_SND_PULSE = DFFE(PB1_SND_PULSE_lut_out, GLOBAL(AF1_outclock0), , , );


--SB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~93 at LC9_3_Z4
--operation mode is normal

SB1L7 = !V82_sload_path[11] & !V82_sload_path[12] & !V82_sload_path[13] & !V82_sload_path[14];


--SB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~94 at LC7_3_Z4
--operation mode is normal

SB1L8 = !V82_sload_path[7] & !V82_sload_path[9] & V82_sload_path[8] & !V82_sload_path[10];


--SB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~95 at LC9_2_Z4
--operation mode is normal

SB1L9 = V82_sload_path[5] & V82_sload_path[3] & !V82_sload_path[6];


--SB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~96 at LC6_2_Z4
--operation mode is normal

SB1L01 = SB1L9 & SB1L8 & !V82_sload_path[0] & SB1L7;

--SB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~104 at LC6_2_Z4
--operation mode is normal

SB1L21 = SB1L9 & SB1L8 & !V82_sload_path[0] & SB1L7;


--SB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~99 at LC9_7_Z4
--operation mode is normal

SB1L1 = V82_sload_path[4] & !V82_sload_path[2] & !V82_sload_path[1] & SB1L01;


--PB1_SEND_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SEND_WT at LC5_5_E3
--operation mode is normal

PB1_SEND_WT_lut_out = !SB1L81Q & (PB1L83 # !SB1L31Q & PB1_SEND_WT);
PB1_SEND_WT = DFFE(PB1_SEND_WT_lut_out, GLOBAL(AF1_outclock0), , , );


--PB1_REC_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|REC_WT at LC3_5_E3
--operation mode is normal

PB1_REC_WT_lut_out = !SB1L81Q & (PB1L33 # !SB1L31Q & PB1_REC_WT);
PB1_REC_WT = DFFE(PB1_REC_WT_lut_out, GLOBAL(AF1_outclock0), , , );


--PB1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|timer_clrn~21 at LC3_6_E3
--operation mode is normal

PB1L25 = !PB1_SND_PULSE & !PB1_REC_WT & !PB1_SEND_WT;


--SB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~100 at LC8_7_Z4
--operation mode is normal

SB1L2 = V82_sload_path[4] & !V82_sload_path[1] & !V82_sload_path[2];


--ME1_launch_mode_A[1] is daq:inst_daq|trigger:inst_trigger|launch_mode_A[1] at LC5_12_Z2
--operation mode is normal

ME1_launch_mode_A[1]_lut_out = !SE1L76Q & (ME1_ATWDTrigger_A_sig # !ME1L12 & ME1L51);
ME1_launch_mode_A[1] = DFFE(ME1_launch_mode_A[1]_lut_out, !GLOBAL(AF1_outclock1), !J1L4Q, , );


--ME1_launch_mode_A[0] is daq:inst_daq|trigger:inst_trigger|launch_mode_A[0] at LC10_12_Z2
--operation mode is normal

ME1_launch_mode_A[0]_lut_out = !SE1L76Q & (ME1_ATWDTrigger_A_sig # ME1L32 & ME1L51);
ME1_launch_mode_A[0] = DFFE(ME1_launch_mode_A[0]_lut_out, !GLOBAL(AF1_outclock1), !J1L4Q, , );


--ME1_discMPE is daq:inst_daq|trigger:inst_trigger|discMPE at LC3_16_Y4
--operation mode is normal

ME1_discMPE_lut_out = VCC;
ME1_discMPE = DFFE(ME1_discMPE_lut_out, GLOBAL(MultiSPE), !ME1_i78, , );


--ME1_discSPE is daq:inst_daq|trigger:inst_trigger|discSPE at LC6_7_T4
--operation mode is normal

ME1_discSPE_lut_out = VCC;
ME1_discSPE = DFFE(ME1_discSPE_lut_out, GLOBAL(OneSPE), !ME1_i66, , );


--J1L4Q is ROC:inst_ROC|RST~reg0 at LC6_11_F2
--operation mode is normal

J1L4Q_lut_out = !J1L3Q;
J1L4Q = DFFE(J1L4Q_lut_out, GLOBAL(AF1_outclock0), , , );


--VE1L813Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~24 at LC8_9_O1
--operation mode is normal

VE1L813Q_lut_out = VE1L16 & VE1L813Q & VE1L26 # !VE1L16 & (VE1L523Q # VE1L813Q & VE1L26);
VE1L813Q = DFFE(VE1L813Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L713Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~23 at LC3_8_O1
--operation mode is normal

VE1L713Q_lut_out = VE1L423Q & (K1_DAQ_ctrl_local.ATWD_mode[1] # !VE1L95);
VE1L713Q = DFFE(VE1L713Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L513Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~21 at LC2_13_O1
--operation mode is normal

VE1L513Q_lut_out = VE1L913Q # VE1L67 # VE1L513Q & !VE1L552;
VE1L513Q = DFFE(VE1L513Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L122 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7326 at LC3_12_O1
--operation mode is normal

VE1L122 = !VE1L713Q & !VE1L513Q;


--VE1L223Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~28 at LC1_11_O1
--operation mode is normal

VE1L223Q_lut_out = VE1L123Q;
VE1L223Q = DFFE(VE1L223Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L123Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~27 at LC5_11_O1
--operation mode is normal

VE1L123Q_lut_out = VE1L023Q;
VE1L123Q = DFFE(VE1L123Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L623Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~32 at LC10_13_O1
--operation mode is normal

VE1L623Q_lut_out = TriggerComplete_0 & (VE1L623Q # VE1L513Q & VE1L552) # !TriggerComplete_0 & VE1L513Q & VE1L552;
VE1L623Q = DFFE(VE1L623Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L523Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~31 at LC6_3_S1
--operation mode is normal

VE1L523Q_lut_out = VE1L613Q # VE1L523Q & (VE1L452 # VE1L942);
VE1L523Q = DFFE(VE1L523Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L222 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7327 at LC2_11_O1
--operation mode is normal

VE1L222 = !VE1L223Q & !VE1L123Q & !VE1L623Q & !VE1L523Q;


--VE1L913Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~25 at LC6_12_O1
--operation mode is normal

VE1L913Q_lut_out = !VE1L413Q;
VE1L913Q = DFFE(VE1L913Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L613Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~22 at LC9_11_O1
--operation mode is normal

VE1L613Q_lut_out = VE1L713Q # VE1L623Q & !TriggerComplete_0;
VE1L613Q = DFFE(VE1L613Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L322 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7328 at LC7_11_O1
--operation mode is normal

VE1L322 = !VE1L913Q & VE1L122 & !VE1L613Q & VE1L222;


--VE1L323Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~29 at LC7_13_O1
--operation mode is normal

VE1L323Q_lut_out = VE1L223Q;
VE1L323Q = DFFE(VE1L323Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L023Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~26 at LC5_9_O1
--operation mode is normal

VE1L023Q_lut_out = VE1L86 # !VE1L442 & VE1L813Q & !VE1L932;
VE1L023Q = DFFE(VE1L023Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L422 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7329 at LC9_8_O1
--operation mode is normal

VE1L422 = !VE1L323Q & !VE1L023Q;


--VE1_counterclk_high is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_high at LC6_9_O1
--operation mode is normal

VE1_counterclk_high_lut_out = VE1L96 # VE1L813Q & !VE1L26 # !VE1L422;
VE1_counterclk_high = DFFE(VE1_counterclk_high_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_counterclk_low is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_low at LC9_13_O1
--operation mode is normal

VE1_counterclk_low_lut_out = VE1L852 # VE1_counterclk_low & (VE1L713Q # !VE1L062);
VE1_counterclk_low = DFFE(VE1_counterclk_low_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_counter_clock_cclk is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counter_clock_cclk at LC3_7_O1
--operation mode is normal

VE1_counter_clock_cclk_lut_out = VE1_counterclk_high # !VE1_counter_clock_cclk & !VE1_counterclk_low;
VE1_counter_clock_cclk = DFFE(VE1_counter_clock_cclk_lut_out, GLOBAL(AF2_outclock1), , , !J1L4Q);


--VE1L522 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7330 at LC9_12_O1
--operation mode is normal

VE1L522 = !VE1L913Q & !VE1L513Q & !VE1L713Q & !VE1L813Q;


--VE1L622 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7331 at LC3_13_O1
--operation mode is normal

VE1L622 = VE1L613Q # VE1L523Q # VE1L623Q # !VE1L522;


--VE1L423Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~30 at LC10_9_O1
--operation mode is normal

VE1L423Q_lut_out = !VE1L752 & !VE1L652 & VE1L323Q;
VE1L423Q = DFFE(VE1L423Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L722 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7333 at LC8_12_O1
--operation mode is normal

VE1L722 = !VE1L323Q & !VE1L423Q & !VE1L023Q;


--VE1L413Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~20 at LC5_8_K1
--operation mode is normal

VE1L413Q_lut_out = VCC;
VE1L413Q = DFFE(VE1L413Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L76 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~245 at LC2_16_O1
--operation mode is normal

VE1L76 = VE1L713Q & (VE1_channel[0] $ VE1_channel[1]);


--VE1L822 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7334 at LC5_12_O1
--operation mode is normal

VE1L822 = !VE1L913Q & !VE1L813Q & VE1L222 & !VE1L613Q;


--VE1L922 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7336 at LC6_6_O1
--operation mode is normal

VE1L922 = VE1L623Q # VE1L513Q;


--VE1L032 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7337 at LC5_10_O1
--operation mode is normal

VE1L032 = !VE1L423Q & !VE1L613Q & !VE1L323Q & !VE1L023Q;

--VE1L662 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7380 at LC5_10_O1
--operation mode is normal

VE1L662 = !VE1L423Q & !VE1L613Q & !VE1L323Q & !VE1L023Q;


--VE1L132 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7338 at LC3_10_O1
--operation mode is normal

VE1L132 = !VE1L813Q & !VE1L913Q;


--VE1L232 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7339 at LC10_10_O1
--operation mode is normal

VE1L232 = VE1L132 & !VE1L123Q & VE1L032 & !VE1L223Q;


--VE1L332 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7340 at LC1_12_O1
--operation mode is normal

VE1L332 = VE1L913Q # VE1L813Q # VE1L513Q # !VE1L222;


--VE1L432 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7341 at LC10_8_O1
--operation mode is normal

VE1L432 = !VE1L323Q & !VE1L423Q & VE1L413Q & !VE1L023Q;


--VE1L36 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~37 at LC4_13_O1
--operation mode is normal

VE1L36 = VE1L713Q # VE1L513Q # !VE1L413Q;


--ME1_launch_mode_B[0] is daq:inst_daq|trigger:inst_trigger|launch_mode_B[0] at LC3_12_Z2
--operation mode is normal

ME1_launch_mode_B[0]_lut_out = !SE2L76Q & (ME1_ATWDTrigger_B_sig # ME1L32 & ME1L81);
ME1_launch_mode_B[0] = DFFE(ME1_launch_mode_B[0]_lut_out, !GLOBAL(AF1_outclock1), !J1L4Q, , );


--ME1_launch_mode_B[1] is daq:inst_daq|trigger:inst_trigger|launch_mode_B[1] at LC4_12_Z2
--operation mode is normal

ME1_launch_mode_B[1]_lut_out = !SE2L76Q & (ME1_ATWDTrigger_B_sig # !ME1L12 & ME1L81);
ME1_launch_mode_B[1] = DFFE(ME1_launch_mode_B[1]_lut_out, !GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L913Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~24 at LC9_1_F3
--operation mode is normal

VE2L913Q_lut_out = VE2L16 & VE2L913Q & VE2L26 # !VE2L16 & (VE2L523Q # VE2L913Q & VE2L26);
VE2L913Q = DFFE(VE2L913Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L623Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~32 at LC6_12_K1
--operation mode is normal

VE2L623Q_lut_out = VE2L613Q & (VE2L352 # TriggerComplete_1 & VE2L623Q) # !VE2L613Q & TriggerComplete_1 & VE2L623Q;
VE2L623Q = DFFE(VE2L623Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L223Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~28 at LC10_14_K1
--operation mode is normal

VE2L223Q_lut_out = VE2L123Q;
VE2L223Q = DFFE(VE2L223Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L123Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~27 at LC3_14_K1
--operation mode is normal

VE2L123Q_lut_out = VE2L023Q;
VE2L123Q = DFFE(VE2L123Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L122 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7381 at LC4_14_K1
--operation mode is normal

VE2L122 = !VE2L223Q & !VE2L623Q & !VE2L123Q;


--VE2L813Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~23 at LC10_12_K1
--operation mode is normal

VE2L813Q_lut_out = VE2L423Q & (K1_DAQ_ctrl_local.ATWD_mode[1] # !VE2L95);
VE2L813Q = DFFE(VE2L813Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L613Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~21 at LC8_12_K1
--operation mode is normal

VE2L613Q_lut_out = VE1L913Q # VE2L57 # VE2L613Q & !VE2L352;
VE2L613Q = DFFE(VE2L613Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L713Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~22 at LC3_9_K1
--operation mode is normal

VE2L713Q_lut_out = VE2L813Q # VE2L623Q & !TriggerComplete_1;
VE2L713Q = DFFE(VE2L713Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L222 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7382 at LC9_7_K1
--operation mode is normal

VE2L222 = !VE2L613Q & !VE2L713Q & !VE2L813Q;


--VE2L523Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~31 at LC6_1_F3
--operation mode is normal

VE2L523Q_lut_out = VE2L713Q # VE2L523Q & (VE2L742 # VE2L252);
VE2L523Q = DFFE(VE2L523Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L322 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7383 at LC3_8_K1
--operation mode is normal

VE2L322 = VE2L122 & VE2L222 & !VE1L913Q & !VE2L523Q;


--VE2L323Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~29 at LC5_11_K1
--operation mode is normal

VE2L323Q_lut_out = VE2L223Q;
VE2L323Q = DFFE(VE2L323Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L023Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~26 at LC10_13_K1
--operation mode is normal

VE2L023Q_lut_out = VE2L76 # !VE2L242 & VE2L913Q & !VE2L732;
VE2L023Q = DFFE(VE2L023Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L422 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7384 at LC2_14_K1
--operation mode is normal

VE2L422 = !VE2L023Q & !VE2L323Q;


--VE2_counterclk_high is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_high at LC9_11_K1
--operation mode is normal

VE2_counterclk_high_lut_out = VE2L86 # VE2L913Q & !VE2L26 # !VE2L422;
VE2_counterclk_high = DFFE(VE2_counterclk_high_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_counterclk_low is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_low at LC1_13_K1
--operation mode is normal

VE2_counterclk_low_lut_out = VE2L652 # VE2_counterclk_low & (VE2L813Q # !VE2L752);
VE2_counterclk_low = DFFE(VE2_counterclk_low_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_counter_clock_cclk is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counter_clock_cclk at LC3_1_K1
--operation mode is normal

VE2_counter_clock_cclk_lut_out = VE2_counterclk_high # !VE2_counter_clock_cclk & !VE2_counterclk_low;
VE2_counter_clock_cclk = DFFE(VE2_counter_clock_cclk_lut_out, GLOBAL(AF2_outclock1), , , !J1L4Q);


--VE2L423Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~30 at LC2_13_K1
--operation mode is normal

VE2L423Q_lut_out = !VE2L552 & VE2L323Q & !VE2L452;
VE2L423Q = DFFE(VE2L423Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L522 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7385 at LC3_13_K1
--operation mode is normal

VE2L522 = !VE2L423Q & !VE2L323Q & !VE2L023Q;


--VE2L622 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7386 at LC4_12_K1
--operation mode is normal

VE2L622 = !VE2L713Q & !VE2L913Q;


--VE2L722 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7387 at LC2_8_K1
--operation mode is normal

VE2L722 = !VE1L913Q & !VE2L523Q;


--VE2L36 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~48 at LC7_11_K1
--operation mode is normal

VE2L36 = !VE2L622 # !VE2L522 # !VE2L722 # !VE2L122;


--VE2L822 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7388 at LC6_11_K1
--operation mode is normal

VE2L822 = VE2L122 & !VE2L913Q & !VE2L713Q & VE2L722;


--VE2L922 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7390 at LC3_11_K1
--operation mode is normal

VE2L922 = VE2L423Q # VE2L613Q # VE2L223Q # VE2L623Q;


--VE2L032 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7391 at LC6_8_K1
--operation mode is normal

VE2L032 = VE2L613Q # VE2L913Q;


--VE2L132 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7392 at LC7_8_K1
--operation mode is normal

VE2L132 = VE2L1Q & (VE2L032 # !VE2L122 # !VE2L722);


--VE2L232 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7394 at LC5_9_K1
--operation mode is normal

VE2L232 = VE2L713Q # VE2L523Q;


--VE2L46 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~257 at LC4_8_K1
--operation mode is normal

VE2L46 = VE2L42Q & (VE2L232 # !VE2L122 # !VE2L522);


--K1_CS_ctrl_local.CS_enable[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1] at LC3_1_Z3
--operation mode is normal

K1_CS_ctrl_local.CS_enable[1]_lut_out = MF1_MASTERHWDATA[1];
K1_CS_ctrl_local.CS_enable[1] = DFFE(K1_CS_ctrl_local.CS_enable[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--C1_now_action is calibration_sources:inst_calibration_sources|now_action at LC3_9_W2
--operation mode is normal

C1_now_action_lut_out = V6_sload_path[3] & !V6_sload_path[2] & !V6_sload_path[1] & !V6_sload_path[0];
C1_now_action = DFFE(C1_now_action_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--C1L67 is calibration_sources:inst_calibration_sources|i~460 at LC3_9_Z2
--operation mode is normal

C1L67 = V7_sload_path[0] & V7_sload_path[1];


--C1L77 is calibration_sources:inst_calibration_sources|i~461 at LC8_9_Z2
--operation mode is normal

C1L77 = V7_sload_path[4] # V7_sload_path[3] & (V7_sload_path[2] # C1L67);


--C1L02Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[3]~reg0 at LC8_14_R4
--operation mode is normal

C1L02Q_lut_out = C1L57 & (C1L45 & MB31_q[7] # !C1L45 & C1L55) # !C1L57 & C1L55;
C1L02Q = DFFE(C1L02Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1_i474 is calibration_sources:inst_calibration_sources|i474 at LC1_10_R4
--operation mode is normal

C1_i474_lut_out = C1L87 # C1L97 # !V5_q[5] # !V5_q[4];
C1_i474 = DFFE(C1_i474_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--C1L91Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[2]~reg0 at LC1_14_R4
--operation mode is normal

C1L91Q_lut_out = C1L45 & (C1L57 & MB31_q[6] # !C1L57 & C1L65) # !C1L45 & C1L65;
C1L91Q = DFFE(C1L91Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1L81Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[1]~reg0 at LC5_15_R4
--operation mode is normal

C1L81Q_lut_out = C1L57 & (C1L45 & MB31_q[5] # !C1L45 & C1L75) # !C1L57 & C1L75;
C1L81Q = DFFE(C1L81Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1L71Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[0]~reg0 at LC7_14_R4
--operation mode is normal

C1L71Q_lut_out = C1L45 & (C1L57 & MB31_q[4] # !C1L57 & C1L85) # !C1L45 & C1L85;
C1L71Q = DFFE(C1L71Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1L61Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[3]~reg0 at LC6_5_R4
--operation mode is normal

C1L61Q_lut_out = C1L45 & (C1L57 & MB31_q[3] # !C1L57 & C1L95) # !C1L45 & C1L95;
C1L61Q = DFFE(C1L61Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1L51Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[2]~reg0 at LC7_5_R4
--operation mode is normal

C1L51Q_lut_out = C1L45 & (C1L57 & MB31_q[2] # !C1L57 & C1L06) # !C1L45 & C1L06;
C1L51Q = DFFE(C1L51Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1L41Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[1]~reg0 at LC9_5_R4
--operation mode is normal

C1L41Q_lut_out = C1L45 & (C1L57 & MB31_q[1] # !C1L57 & C1L16) # !C1L45 & C1L16;
C1L41Q = DFFE(C1L41Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1L31Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[0]~reg0 at LC7_16_R4
--operation mode is normal

C1L31Q_lut_out = C1L45 & (C1L57 & MB31_q[0] # !C1L57 & C1L26) # !C1L45 & C1L26;
C1L31Q = DFFE(C1L31Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1L69Q is calibration_sources:inst_calibration_sources|R2BUS[7]~reg0 at LC2_14_R4
--operation mode is normal

C1L69Q_lut_out = C1L36 & MB31_q[7] # !C1L36 & (C1L69Q # !C1_i474);
C1L69Q = DFFE(C1L69Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1L59Q is calibration_sources:inst_calibration_sources|R2BUS[6]~reg0 at LC10_14_R4
--operation mode is normal

C1L59Q_lut_out = C1L36 & MB31_q[6] # !C1L36 & (C1L59Q # !C1_i474);
C1L59Q = DFFE(C1L59Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1L49Q is calibration_sources:inst_calibration_sources|R2BUS[5]~reg0 at LC6_15_R4
--operation mode is normal

C1L49Q_lut_out = C1L36 & MB31_q[5] # !C1L36 & (C1L49Q # !C1_i474);
C1L49Q = DFFE(C1L49Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1L39Q is calibration_sources:inst_calibration_sources|R2BUS[4]~reg0 at LC5_14_R4
--operation mode is normal

C1L39Q_lut_out = C1L36 & MB31_q[4] # !C1L36 & (C1L39Q # !C1_i474);
C1L39Q = DFFE(C1L39Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1L29Q is calibration_sources:inst_calibration_sources|R2BUS[3]~reg0 at LC9_14_R4
--operation mode is normal

C1L29Q_lut_out = C1L36 & MB31_q[3] # !C1L36 & (C1L29Q # !C1_i474);
C1L29Q = DFFE(C1L29Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1L19Q is calibration_sources:inst_calibration_sources|R2BUS[2]~reg0 at LC4_14_R4
--operation mode is normal

C1L19Q_lut_out = C1L36 & MB31_q[2] # !C1L36 & (C1L19Q # !C1_i474);
C1L19Q = DFFE(C1L19Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1L09Q is calibration_sources:inst_calibration_sources|R2BUS[1]~reg0 at LC10_5_R4
--operation mode is normal

C1L09Q_lut_out = C1L36 & MB31_q[1] # !C1L36 & (C1L09Q # !C1_i474);
C1L09Q = DFFE(C1L09Q_lut_out, GLOBAL(AF1_outclock1), , , );


--C1L98Q is calibration_sources:inst_calibration_sources|R2BUS[0]~reg0 at LC1_16_R4
--operation mode is normal

C1L98Q_lut_out = C1L36 & MB31_q[0] # !C1L36 & (C1L98Q # !C1_i474);
C1L98Q = DFFE(C1L98Q_lut_out, GLOBAL(AF1_outclock1), , , );


--K1_CS_ctrl_local.CS_enable[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[2] at LC10_5_Z3
--operation mode is normal

K1_CS_ctrl_local.CS_enable[2]_lut_out = MF1_MASTERHWDATA[2];
K1_CS_ctrl_local.CS_enable[2] = DFFE(K1_CS_ctrl_local.CS_enable[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1_CS_ctrl_local.CS_enable[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[3] at LC7_5_Z3
--operation mode is normal

K1_CS_ctrl_local.CS_enable[3]_lut_out = MF1_MASTERHWDATA[3];
K1_CS_ctrl_local.CS_enable[3] = DFFE(K1_CS_ctrl_local.CS_enable[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--C1L74 is calibration_sources:inst_calibration_sources|i322~53 at LC3_8_Z2
--operation mode is normal

C1L74 = !V7_sload_path[1] & !V7_sload_path[0];


--C1L35 is calibration_sources:inst_calibration_sources|i344~13 at LC9_8_Z2
--operation mode is normal

C1L35 = !V7_sload_path[3] & (C1L74 # !V7_sload_path[2]) # !V7_sload_path[4];


--HC1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|data_stb~reg at LC9_8_G4
--operation mode is normal

HC1L01Q_lut_out = HC1_rxcteq5 & (HC1L12Q # HC1L52Q & PC1L62Q);
HC1L01Q = DFFE(HC1L01Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--AC1_DAT_MSG is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|DAT_MSG at LC1_8_A4
--operation mode is normal

AC1_DAT_MSG_lut_out = XB1L5 & (AC1L3 # AC1L2 & AC1_DAT_MSG) # !XB1L5 & AC1L2 & AC1_DAT_MSG;
AC1_DAT_MSG = DFFE(AC1_DAT_MSG_lut_out, GLOBAL(AF1_outclock0), !SB1L81Q, , );


--AC1_BYTE0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0 at LC2_9_A4
--operation mode is normal

AC1_BYTE0_lut_out = !HC1L92Q & (AC1L5 # HC1L01Q & AC1L6);
AC1_BYTE0 = DFFE(AC1_BYTE0_lut_out, GLOBAL(AF1_outclock0), , , );


--HC1L92Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|stf_stb~reg at LC6_1_A4
--operation mode is normal

HC1L92Q_lut_out = HC1L3 & HC1L2 & HC1L1 & !CB5_dffs[3];
HC1L92Q = DFFE(HC1L92Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--QB1_inst45[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[0] at LC4_11_A4
--operation mode is normal

QB1_inst45[0]_lut_out = CB5_dffs[0];
QB1_inst45[0] = DFFE(QB1_inst45[0]_lut_out, GLOBAL(AF1_outclock0), , , AC1L01);


--AC1_MTYPE_LEN1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|MTYPE_LEN1 at LC7_16_A4
--operation mode is normal

AC1_MTYPE_LEN1_lut_out = !HC1L92Q & (HC1L01Q & AC1_LEN0 # !HC1L01Q & AC1_MTYPE_LEN1);
AC1_MTYPE_LEN1 = DFFE(AC1_MTYPE_LEN1_lut_out, GLOBAL(AF1_outclock0), , , );


--AC1_BYTE1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE1 at LC5_16_A4
--operation mode is normal

AC1_BYTE1_lut_out = !HC1L92Q & (AC1_DPR_DAT_WR # !HC1L01Q & AC1_BYTE1);
AC1_BYTE1 = DFFE(AC1_BYTE1_lut_out, GLOBAL(AF1_outclock0), , , );


--AC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0b~0 at LC9_16_A4
--operation mode is normal

AC1L11 = AC1_BYTE1 # AC1_MTYPE_LEN1;


--QB1_inst45[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[1] at LC8_11_A4
--operation mode is normal

QB1_inst45[1]_lut_out = CB5_dffs[1];
QB1_inst45[1] = DFFE(QB1_inst45[1]_lut_out, GLOBAL(AF1_outclock0), , , AC1L01);


--QB1_inst45[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[2] at LC6_12_A4
--operation mode is normal

QB1_inst45[2]_lut_out = CB5_dffs[2];
QB1_inst45[2] = DFFE(QB1_inst45[2]_lut_out, GLOBAL(AF1_outclock0), , , AC1L01);


--QB1_inst45[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[3] at LC5_12_A4
--operation mode is normal

QB1_inst45[3]_lut_out = CB5_dffs[3];
QB1_inst45[3] = DFFE(QB1_inst45[3]_lut_out, GLOBAL(AF1_outclock0), , , AC1L01);


--QB1_inst45[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[4] at LC9_12_A4
--operation mode is normal

QB1_inst45[4]_lut_out = CB5_dffs[4];
QB1_inst45[4] = DFFE(QB1_inst45[4]_lut_out, GLOBAL(AF1_outclock0), , , AC1L01);


--QB1_inst45[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[5] at LC10_11_A4
--operation mode is normal

QB1_inst45[5]_lut_out = CB5_dffs[5];
QB1_inst45[5] = DFFE(QB1_inst45[5]_lut_out, GLOBAL(AF1_outclock0), , , AC1L01);


--QB1_inst45[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[6] at LC5_11_A4
--operation mode is normal

QB1_inst45[6]_lut_out = CB5_dffs[6];
QB1_inst45[6] = DFFE(QB1_inst45[6]_lut_out, GLOBAL(AF1_outclock0), , , AC1L01);


--QB1_inst45[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[7] at LC3_12_A4
--operation mode is normal

QB1_inst45[7]_lut_out = CB5_dffs[7];
QB1_inst45[7] = DFFE(QB1_inst45[7]_lut_out, GLOBAL(AF1_outclock0), , , AC1L01);


--CB5_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC5_10_A4
--operation mode is normal

CB5_dffs[0]_lut_out = CB5_dffs[1];
CB5_dffs[0] = DFFE(CB5_dffs[0]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , HC1L02Q);


--CB5_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC9_1_A4
--operation mode is normal

CB5_dffs[1]_lut_out = CB5_dffs[2];
CB5_dffs[1] = DFFE(CB5_dffs[1]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , HC1L02Q);


--CB5_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC10_1_A4
--operation mode is normal

CB5_dffs[2]_lut_out = CB5_dffs[3];
CB5_dffs[2] = DFFE(CB5_dffs[2]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , HC1L02Q);


--CB5_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC9_12_K4
--operation mode is normal

CB5_dffs[3]_lut_out = CB5_dffs[4];
CB5_dffs[3] = DFFE(CB5_dffs[3]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , HC1L02Q);


--CB5_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC3_1_A4
--operation mode is normal

CB5_dffs[4]_lut_out = CB5_dffs[5];
CB5_dffs[4] = DFFE(CB5_dffs[4]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , HC1L02Q);


--CB5_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC7_1_A4
--operation mode is normal

CB5_dffs[5]_lut_out = CB5_dffs[6];
CB5_dffs[5] = DFFE(CB5_dffs[5]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , HC1L02Q);


--CB5_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC8_10_A4
--operation mode is normal

CB5_dffs[6]_lut_out = CB5_dffs[7];
CB5_dffs[6] = DFFE(CB5_dffs[6]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , HC1L02Q);


--CB5_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC6_7_G4
--operation mode is normal

CB5_dffs[7]_lut_out = HC1L91Q;
CB5_dffs[7] = DFFE(CB5_dffs[7]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , HC1L02Q);


--AC1_PTYPE_SEQ0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|PTYPE_SEQ0 at LC10_16_A4
--operation mode is normal

AC1_PTYPE_SEQ0_lut_out = !HC1L92Q & (HC1L01Q & AC1_MTYPE_LEN1 # !HC1L01Q & AC1_PTYPE_SEQ0);
AC1_PTYPE_SEQ0 = DFFE(AC1_PTYPE_SEQ0_lut_out, GLOBAL(AF1_outclock0), , , );


--AC1_BYTE2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE2 at LC4_16_A4
--operation mode is normal

AC1_BYTE2_lut_out = !HC1L92Q & (HC1L01Q & AC1_BYTE1 # !HC1L01Q & AC1_BYTE2);
AC1_BYTE2 = DFFE(AC1_BYTE2_lut_out, GLOBAL(AF1_outclock0), , , );


--AC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena2~0 at LC2_14_A4
--operation mode is normal

AC1L21 = AC1_PTYPE_SEQ0 # AC1_BYTE2;


--AC1_DCMD_SEQ1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|DCMD_SEQ1 at LC10_9_A4
--operation mode is normal

AC1_DCMD_SEQ1_lut_out = !HC1L92Q & (HC1L01Q & AC1_PTYPE_SEQ0 # !HC1L01Q & AC1_DCMD_SEQ1);
AC1_DCMD_SEQ1 = DFFE(AC1_DCMD_SEQ1_lut_out, GLOBAL(AF1_outclock0), , , );


--AC1_BYTE3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE3 at LC4_9_A4
--operation mode is normal

AC1_BYTE3_lut_out = !HC1L92Q & (HC1L01Q & AC1_BYTE2 # !HC1L01Q & AC1_BYTE3);
AC1_BYTE3 = DFFE(AC1_BYTE3_lut_out, GLOBAL(AF1_outclock0), , , );


--AC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena3~0 at LC2_8_A4
--operation mode is normal

AC1L31 = AC1_DCMD_SEQ1 # AC1_BYTE3;


--QB1_inst40[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[0] at LC3_3_A3
--operation mode is normal

QB1_inst40[0]_lut_out = V41_q[0];
QB1_inst40[0] = DFFE(QB1_inst40[0]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--AC1_CRC_ERR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR at LC7_7_A4
--operation mode is normal

AC1_CRC_ERR_lut_out = AC1_DAT_MSG & (HC1L92Q # HC1L11Q & AC1L51);
AC1_CRC_ERR = DFFE(AC1_CRC_ERR_lut_out, GLOBAL(AF1_outclock0), !SB1L81Q, , );


--QB1_inst5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst5 at LC7_8_A4
--operation mode is normal

QB1_inst5 = AC1_CRC_ERR # AC1_DPR_DAT_WR;


--QB1_inst40[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[1] at LC6_1_A3
--operation mode is normal

QB1_inst40[1]_lut_out = V41_q[1];
QB1_inst40[1] = DFFE(QB1_inst40[1]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--QB1_inst40[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[2] at LC5_1_A3
--operation mode is normal

QB1_inst40[2]_lut_out = V41_q[2];
QB1_inst40[2] = DFFE(QB1_inst40[2]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--QB1_inst40[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[3] at LC3_1_A3
--operation mode is normal

QB1_inst40[3]_lut_out = V41_q[3];
QB1_inst40[3] = DFFE(QB1_inst40[3]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--QB1_inst40[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[4] at LC9_1_A3
--operation mode is normal

QB1_inst40[4]_lut_out = V41_q[4];
QB1_inst40[4] = DFFE(QB1_inst40[4]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--QB1_inst40[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[5] at LC7_1_A3
--operation mode is normal

QB1_inst40[5]_lut_out = V41_q[5];
QB1_inst40[5] = DFFE(QB1_inst40[5]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--QB1_inst40[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[6] at LC9_3_A3
--operation mode is normal

QB1_inst40[6]_lut_out = V41_q[6];
QB1_inst40[6] = DFFE(QB1_inst40[6]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--QB1_inst40[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[7] at LC10_1_A3
--operation mode is normal

QB1_inst40[7]_lut_out = V41_q[7];
QB1_inst40[7] = DFFE(QB1_inst40[7]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--QB1_inst40[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[8] at LC6_3_A3
--operation mode is normal

QB1_inst40[8]_lut_out = V41_q[8];
QB1_inst40[8] = DFFE(QB1_inst40[8]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--QB1_inst40[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[9] at LC10_3_A3
--operation mode is normal

QB1_inst40[9]_lut_out = V41_q[9];
QB1_inst40[9] = DFFE(QB1_inst40[9]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--QB1_inst40[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[10] at LC1_3_A3
--operation mode is normal

QB1_inst40[10]_lut_out = V41_q[10];
QB1_inst40[10] = DFFE(QB1_inst40[10]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--QB1_inst40[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[11] at LC3_6_A3
--operation mode is normal

QB1_inst40[11]_lut_out = V41_q[11];
QB1_inst40[11] = DFFE(QB1_inst40[11]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--QB1_inst40[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[12] at LC3_5_A3
--operation mode is normal

QB1_inst40[12]_lut_out = V41_q[12];
QB1_inst40[12] = DFFE(QB1_inst40[12]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--WD1L45Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~reg at LC7_3_M3
--operation mode is normal

WD1L45Q_lut_out = WD1_BYT3 & BE1L9Q;
WD1L45Q = DFFE(WD1L45Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--JE1L381Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~21 at LC4_5_O2
--operation mode is normal

JE1L381Q_lut_out = JE1L76 # JE1L821 & (!MF1_SLAVEHREADYO # !LE1L1Q);
JE1L381Q = DFFE(JE1L381Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L821 is daq:inst_daq|ahb_master:inst_ahb_master|i~9583 at LC4_8_Q2
--operation mode is normal

JE1L821 = JE1L381Q & (MF1_SLAVEHRESP[1] # !MF1_SLAVEHRESP[0]);

--JE1L181 is daq:inst_daq|ahb_master:inst_ahb_master|i~9704 at LC4_8_Q2
--operation mode is normal

JE1L181 = JE1L381Q & (MF1_SLAVEHRESP[1] # !MF1_SLAVEHRESP[0]);


--LE1L1Q is daq:inst_daq|mem_interface:inst_mem_interface|abort_trans~reg0 at LC2_4_J2
--operation mode is normal

LE1L1Q_lut_out = LE1L244 # LE1L844 # LE1L315Q & LE1L9;
LE1L1Q = DFFE(LE1L1Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L921 is daq:inst_daq|ahb_master:inst_ahb_master|i~9584 at LC8_5_O2
--operation mode is normal

JE1L921 = !LE1L1Q # !MF1_SLAVEHREADYO;


--LE1L794Q is daq:inst_daq|mem_interface:inst_mem_interface|start_trans~reg0 at LC7_3_H2
--operation mode is normal

LE1L794Q_lut_out = LE1L705Q # LE1L944 # LE1L664 & LE1L94;
LE1L794Q = DFFE(LE1L794Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L281Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~20 at LC7_2_J2
--operation mode is normal

JE1L281Q_lut_out = !JE1L86 & (!JE1L481Q & !JE1L771 # !MF1_SLAVEHREADYO);
JE1L281Q = DFFE(JE1L281Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L35Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~24 at LC1_10_P3
--operation mode is normal

BF1L35Q_lut_out = !MF1_MASTERHWRITE & (BF1L11 # BF1L21 & BF1L7);
BF1L35Q = DFFE(BF1L35Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L25Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~23 at LC9_16_P3
--operation mode is normal

BF1L25Q_lut_out = !BF1L94Q & !BF1L1 & (MF1_MASTERHTRANS[1] # MF1_MASTERHTRANS[0]);
BF1L25Q = DFFE(BF1L25Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L15Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~22 at LC2_10_P3
--operation mode is normal

BF1L15Q_lut_out = BF1L41 # MF1_MASTERHWRITE & (BF1L51 # BF1L5);
BF1L15Q = DFFE(BF1L15Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L8 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6582 at LC3_15_P3
--operation mode is normal

BF1L8 = BF1L25Q # BF1L15Q & (MF1_MASTERHWRITE # !MF1_MASTERHTRANS[1]);


--BF1L05Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~21 at LC8_11_P3
--operation mode is normal

BF1L05Q_lut_out = (BF1L71 # MF1_MASTERHWRITE & BF1L52 & BF1L1) & CASCADE(BF1L23);
BF1L05Q = DFFE(BF1L05Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L3 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i465~0 at LC6_11_P3
--operation mode is normal

BF1L3 = MF1_MASTERHBURST[1] # MF1_MASTERHBURST[2] # !MF1_MASTERHBURST[0] # !MF1_MASTERHTRANS[1];


--BF1L9 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6583 at LC10_15_P3
--operation mode is normal

BF1L9 = BF1L8 # BF1L05Q & (BF1L3 # MF1_MASTERHWRITE);


--BF1L01 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6584 at LC8_16_P3
--operation mode is normal

BF1L01 = BF1L13 # !MF1_MASTERHTRANS[0] & !MF1_MASTERHTRANS[1];


--BF1L94Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~20 at LC1_11_P3
--operation mode is normal

BF1L94Q_lut_out = !BF1L25Q & !BF1L61 & (BF1L7 # !BF1L81);
BF1L94Q = DFFE(BF1L94Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L481Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~22 at LC5_4_O2
--operation mode is normal

JE1L481Q_lut_out = JE1L66 & JE1L481Q & !MF1_SLAVEHREADYO # !JE1L66 & (JE1L381Q # JE1L481Q & !MF1_SLAVEHREADYO);
JE1L481Q = DFFE(JE1L481Q_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L031 is daq:inst_daq|ahb_master:inst_ahb_master|i~9586 at LC3_7_O2
--operation mode is normal

JE1L031 = JE1L481Q # !JE1L281Q & MF1_SLAVEHREADYO & LE1L794Q;


--JE1_haddr[2] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[2] at LC3_2_Z2
--operation mode is normal

JE1_haddr[2]_lut_out = JE1_haddr[2] & (JE1L031 # JE1L131 & JE1L821) # !JE1_haddr[2] & JE1L131 & JE1L821;
JE1_haddr[2] = DFFE(JE1_haddr[2]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L131 is daq:inst_daq|ahb_master:inst_ahb_master|i~9587 at LC5_2_Z2
--operation mode is normal

JE1L131 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[2] # !LE1L1Q & JE1L96) # !MF1_SLAVEHREADYO & JE1_haddr[2];


--JE1_haddr[3] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[3] at LC3_5_O2
--operation mode is normal

JE1_haddr[3]_lut_out = JE1L081 # JE1_haddr[3] & (JE1L481Q # JE1L76);
JE1_haddr[3] = DFFE(JE1_haddr[3]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L76 is daq:inst_daq|ahb_master:inst_ahb_master|i~45 at LC9_6_O2
--operation mode is normal

JE1L76 = !JE1L281Q & MF1_SLAVEHREADYO & LE1L794Q;


--JE1_haddr[4] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[4] at LC10_1_Z2
--operation mode is normal

JE1_haddr[4]_lut_out = JE1L821 & (JE1L231 # JE1_haddr[4] & JE1L031) # !JE1L821 & JE1_haddr[4] & JE1L031;
JE1_haddr[4] = DFFE(JE1_haddr[4]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L231 is daq:inst_daq|ahb_master:inst_ahb_master|i~9590 at LC6_2_Z2
--operation mode is normal

JE1L231 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[4] # !LE1L1Q & JE1L37) # !MF1_SLAVEHREADYO & JE1_haddr[4];


--JE1_haddr[5] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[5] at LC4_6_Z2
--operation mode is normal

JE1_haddr[5]_lut_out = JE1_haddr[5] & (JE1L031 # JE1L331 & JE1L821) # !JE1_haddr[5] & JE1L331 & JE1L821;
JE1_haddr[5] = DFFE(JE1_haddr[5]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L331 is daq:inst_daq|ahb_master:inst_ahb_master|i~9592 at LC8_7_Z2
--operation mode is normal

JE1L331 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[5] # !LE1L1Q & JE1L57) # !MF1_SLAVEHREADYO & JE1_haddr[5];


--JE1_haddr[6] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[6] at LC10_6_Z2
--operation mode is normal

JE1_haddr[6]_lut_out = JE1_haddr[6] & (JE1L031 # JE1L431 & JE1L821) # !JE1_haddr[6] & JE1L431 & JE1L821;
JE1_haddr[6] = DFFE(JE1_haddr[6]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L431 is daq:inst_daq|ahb_master:inst_ahb_master|i~9594 at LC1_7_Z2
--operation mode is normal

JE1L431 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[6] # !LE1L1Q & JE1L77) # !MF1_SLAVEHREADYO & JE1_haddr[6];


--JE1_haddr[7] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[7] at LC4_1_O2
--operation mode is normal

JE1_haddr[7]_lut_out = JE1_haddr[7] & (JE1L031 # JE1L531 & JE1L821) # !JE1_haddr[7] & JE1L531 & JE1L821;
JE1_haddr[7] = DFFE(JE1_haddr[7]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L531 is daq:inst_daq|ahb_master:inst_ahb_master|i~9596 at LC8_2_O2
--operation mode is normal

JE1L531 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[7] # !LE1L1Q & JE1L97) # !MF1_SLAVEHREADYO & JE1_haddr[7];


--JE1_haddr[8] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[8] at LC5_1_O2
--operation mode is normal

JE1_haddr[8]_lut_out = JE1L821 & (JE1L631 # JE1_haddr[8] & JE1L031) # !JE1L821 & JE1_haddr[8] & JE1L031;
JE1_haddr[8] = DFFE(JE1_haddr[8]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L631 is daq:inst_daq|ahb_master:inst_ahb_master|i~9598 at LC1_1_O2
--operation mode is normal

JE1L631 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[8] # !LE1L1Q & JE1L18) # !MF1_SLAVEHREADYO & JE1_haddr[8];


--JE1_haddr[9] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[9] at LC5_3_P2
--operation mode is normal

JE1_haddr[9]_lut_out = JE1L821 & (JE1L731 # JE1_haddr[9] & JE1L031) # !JE1L821 & JE1_haddr[9] & JE1L031;
JE1_haddr[9] = DFFE(JE1_haddr[9]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L731 is daq:inst_daq|ahb_master:inst_ahb_master|i~9600 at LC3_3_P2
--operation mode is normal

JE1L731 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[9] # !LE1L1Q & JE1L38) # !MF1_SLAVEHREADYO & JE1_haddr[9];


--JE1_haddr[10] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[10] at LC9_2_O2
--operation mode is normal

JE1_haddr[10]_lut_out = JE1_haddr[10] & (JE1L031 # JE1L821 & JE1L831) # !JE1_haddr[10] & JE1L821 & JE1L831;
JE1_haddr[10] = DFFE(JE1_haddr[10]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L831 is daq:inst_daq|ahb_master:inst_ahb_master|i~9602 at LC3_2_O2
--operation mode is normal

JE1L831 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[10] # !LE1L1Q & JE1L58) # !MF1_SLAVEHREADYO & JE1_haddr[10];


--LE1_start_address[11] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[11] at LC8_1_O3
--operation mode is normal

LE1_start_address[11]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L33 # !LE1L744 & LE1L704);
LE1_start_address[11] = DFFE(LE1_start_address[11]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L86 is daq:inst_daq|ahb_master:inst_ahb_master|i~56 at LC7_6_O2
--operation mode is normal

JE1L86 = !JE1L281Q & (!LE1L794Q # !MF1_SLAVEHREADYO);


--JE1L66 is daq:inst_daq|ahb_master:inst_ahb_master|i~0 at LC6_15_M2
--operation mode is normal

JE1L66 = MF1_SLAVEHRESP[1] # !MF1_SLAVEHRESP[0];


--JE1L931 is daq:inst_daq|ahb_master:inst_ahb_master|i~9604 at LC1_4_O2
--operation mode is normal

JE1L931 = LE1_start_address[11] & (JE1L86 # JE1L381Q & !JE1L66);


--JE1_haddr[11] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[11] at LC10_3_O2
--operation mode is normal

JE1_haddr[11]_lut_out = JE1L041 # JE1L931 # JE1_haddr[11] & JE1L031;
JE1_haddr[11] = DFFE(JE1_haddr[11]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L23 is daq:inst_daq|ahb_master:inst_ahb_master|i134~19 at LC6_9_O2
--operation mode is normal

JE1L23 = MF1_SLAVEHREADYO & !LE1L1Q;

--JE1L33 is daq:inst_daq|ahb_master:inst_ahb_master|i134~21 at LC6_9_O2
--operation mode is normal

JE1L33 = MF1_SLAVEHREADYO & !LE1L1Q;


--JE1L041 is daq:inst_daq|ahb_master:inst_ahb_master|i~9605 at LC2_4_O2
--operation mode is normal

JE1L041 = JE1L821 & (JE1L23 & JE1L78 # !JE1L23 & JE1_haddr[11]);


--LE1_start_address[12] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[12] at LC4_11_O2
--operation mode is normal

LE1_start_address[12]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L23 # !LE1L744 & LE1L904);
LE1_start_address[12] = DFFE(LE1_start_address[12]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L141 is daq:inst_daq|ahb_master:inst_ahb_master|i~9607 at LC1_10_O2
--operation mode is normal

JE1L141 = LE1_start_address[12] & (JE1L86 # !JE1L66 & JE1L381Q);


--JE1_haddr[12] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[12] at LC4_9_O2
--operation mode is normal

JE1_haddr[12]_lut_out = JE1L241 # JE1L141 # JE1_haddr[12] & JE1L031;
JE1_haddr[12] = DFFE(JE1_haddr[12]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L241 is daq:inst_daq|ahb_master:inst_ahb_master|i~9608 at LC9_10_O2
--operation mode is normal

JE1L241 = JE1L821 & (JE1L23 & JE1L98 # !JE1L23 & JE1_haddr[12]);


--LE1_start_address[13] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[13] at LC6_5_Z2
--operation mode is normal

LE1_start_address[13]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L13 # !LE1L744 & LE1L114);
LE1_start_address[13] = DFFE(LE1_start_address[13]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L341 is daq:inst_daq|ahb_master:inst_ahb_master|i~9610 at LC3_5_Z2
--operation mode is normal

JE1L341 = LE1_start_address[13] & (JE1L86 # JE1L381Q & !JE1L66);


--JE1_haddr[13] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[13] at LC6_4_Z2
--operation mode is normal

JE1_haddr[13]_lut_out = JE1L441 # JE1L341 # JE1_haddr[13] & JE1L031;
JE1_haddr[13] = DFFE(JE1_haddr[13]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L441 is daq:inst_daq|ahb_master:inst_ahb_master|i~9611 at LC5_5_Z2
--operation mode is normal

JE1L441 = JE1L821 & (JE1L23 & JE1L19 # !JE1L23 & JE1_haddr[13]);


--LE1_start_address[14] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[14] at LC10_11_O2
--operation mode is normal

LE1_start_address[14]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L03 # LE1L314 & !LE1L744);
LE1_start_address[14] = DFFE(LE1_start_address[14]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L541 is daq:inst_daq|ahb_master:inst_ahb_master|i~9613 at LC6_7_O2
--operation mode is normal

JE1L541 = LE1_start_address[14] & (JE1L86 # !JE1L66 & JE1L381Q);


--JE1_haddr[14] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[14] at LC5_7_O2
--operation mode is normal

JE1_haddr[14]_lut_out = JE1L641 # JE1L541 # JE1_haddr[14] & JE1L031;
JE1_haddr[14] = DFFE(JE1_haddr[14]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L641 is daq:inst_daq|ahb_master:inst_ahb_master|i~9614 at LC2_8_O2
--operation mode is normal

JE1L641 = JE1L821 & (JE1L23 & JE1L39 # !JE1L23 & JE1_haddr[14]);


--LE1_start_address[15] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[15] at LC9_6_O3
--operation mode is normal

LE1_start_address[15]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L92 # LE1L514 & !LE1L744);
LE1_start_address[15] = DFFE(LE1_start_address[15]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L741 is daq:inst_daq|ahb_master:inst_ahb_master|i~9616 at LC10_6_O2
--operation mode is normal

JE1L741 = LE1_start_address[15] & (JE1L86 # JE1L381Q & !JE1L66);


--JE1_haddr[15] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[15] at LC5_6_O2
--operation mode is normal

JE1_haddr[15]_lut_out = JE1L741 # JE1L841 # JE1_haddr[15] & JE1L031;
JE1_haddr[15] = DFFE(JE1_haddr[15]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L841 is daq:inst_daq|ahb_master:inst_ahb_master|i~9617 at LC4_7_O2
--operation mode is normal

JE1L841 = JE1L821 & (JE1L23 & JE1L59 # !JE1L23 & JE1_haddr[15]);


--LE1_start_address[16] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[16] at LC2_13_O2
--operation mode is normal

LE1_start_address[16]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L82 # !LE1L744 & LE1L714);
LE1_start_address[16] = DFFE(LE1_start_address[16]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L941 is daq:inst_daq|ahb_master:inst_ahb_master|i~9619 at LC9_7_O2
--operation mode is normal

JE1L941 = LE1_start_address[16] & (JE1L86 # !JE1L66 & JE1L381Q);


--JE1_haddr[16] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[16] at LC10_7_O2
--operation mode is normal

JE1_haddr[16]_lut_out = JE1L051 # JE1L941 # JE1_haddr[16] & JE1L031;
JE1_haddr[16] = DFFE(JE1_haddr[16]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L051 is daq:inst_daq|ahb_master:inst_ahb_master|i~9620 at LC5_8_O2
--operation mode is normal

JE1L051 = JE1L821 & (JE1L23 & JE1L79 # !JE1L23 & JE1_haddr[16]);


--LE1_start_address[17] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[17] at LC7_11_O2
--operation mode is normal

LE1_start_address[17]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L72 # LE1L914 & !LE1L744);
LE1_start_address[17] = DFFE(LE1_start_address[17]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L151 is daq:inst_daq|ahb_master:inst_ahb_master|i~9622 at LC10_5_O2
--operation mode is normal

JE1L151 = LE1_start_address[17] & (JE1L86 # JE1L381Q & !JE1L66);


--JE1_haddr[17] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[17] at LC6_4_O2
--operation mode is normal

JE1_haddr[17]_lut_out = JE1L151 # JE1L251 # JE1_haddr[17] & JE1L031;
JE1_haddr[17] = DFFE(JE1_haddr[17]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L251 is daq:inst_daq|ahb_master:inst_ahb_master|i~9623 at LC8_4_O2
--operation mode is normal

JE1L251 = JE1L821 & (JE1L23 & JE1L99 # !JE1L23 & JE1_haddr[17]);


--LE1_start_address[18] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[18] at LC1_13_O2
--operation mode is normal

LE1_start_address[18]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L62 # !LE1L744 & LE1L124);
LE1_start_address[18] = DFFE(LE1_start_address[18]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L351 is daq:inst_daq|ahb_master:inst_ahb_master|i~9625 at LC9_8_O2
--operation mode is normal

JE1L351 = LE1_start_address[18] & (JE1L86 # !JE1L66 & JE1L381Q);


--JE1_haddr[18] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[18] at LC10_8_O2
--operation mode is normal

JE1_haddr[18]_lut_out = JE1L451 # JE1L351 # JE1_haddr[18] & JE1L031;
JE1_haddr[18] = DFFE(JE1_haddr[18]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L451 is daq:inst_daq|ahb_master:inst_ahb_master|i~9626 at LC4_8_O2
--operation mode is normal

JE1L451 = JE1L821 & (JE1L23 & JE1L101 # !JE1L23 & JE1_haddr[18]);


--LE1_start_address[19] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[19] at LC2_11_O2
--operation mode is normal

LE1_start_address[19]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L52 # LE1L324 & !LE1L744);
LE1_start_address[19] = DFFE(LE1_start_address[19]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L551 is daq:inst_daq|ahb_master:inst_ahb_master|i~9628 at LC3_10_O2
--operation mode is normal

JE1L551 = LE1_start_address[19] & (JE1L86 # !JE1L66 & JE1L381Q);


--JE1_haddr[19] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[19] at LC6_10_O2
--operation mode is normal

JE1_haddr[19]_lut_out = JE1L651 # JE1L551 # JE1L031 & JE1_haddr[19];
JE1_haddr[19] = DFFE(JE1_haddr[19]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L651 is daq:inst_daq|ahb_master:inst_ahb_master|i~9629 at LC10_10_O2
--operation mode is normal

JE1L651 = JE1L821 & (JE1L23 & JE1L301 # !JE1L23 & JE1_haddr[19]);


--LE1_start_address[20] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[20] at LC6_11_O2
--operation mode is normal

LE1_start_address[20]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L42 # LE1L524 & !LE1L744);
LE1_start_address[20] = DFFE(LE1_start_address[20]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L751 is daq:inst_daq|ahb_master:inst_ahb_master|i~9631 at LC7_4_O2
--operation mode is normal

JE1L751 = LE1_start_address[20] & (JE1L86 # JE1L381Q & !JE1L66);


--JE1_haddr[20] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[20] at LC8_3_O2
--operation mode is normal

JE1_haddr[20]_lut_out = JE1L851 # JE1L751 # JE1_haddr[20] & JE1L031;
JE1_haddr[20] = DFFE(JE1_haddr[20]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L851 is daq:inst_daq|ahb_master:inst_ahb_master|i~9632 at LC9_3_O2
--operation mode is normal

JE1L851 = JE1L821 & (JE1L23 & JE1L501 # !JE1L23 & JE1_haddr[20]);


--LE1_start_address[21] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[21] at LC2_6_O3
--operation mode is normal

LE1_start_address[21]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L32 # LE1L724 & !LE1L744);
LE1_start_address[21] = DFFE(LE1_start_address[21]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L951 is daq:inst_daq|ahb_master:inst_ahb_master|i~9634 at LC2_6_O2
--operation mode is normal

JE1L951 = LE1_start_address[21] & (JE1L86 # JE1L381Q & !JE1L66);


--JE1_haddr[21] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[21] at LC1_6_O2
--operation mode is normal

JE1_haddr[21]_lut_out = JE1L951 # JE1L061 # JE1_haddr[21] & JE1L031;
JE1_haddr[21] = DFFE(JE1_haddr[21]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L061 is daq:inst_daq|ahb_master:inst_ahb_master|i~9635 at LC8_7_O2
--operation mode is normal

JE1L061 = JE1L821 & (JE1L23 & JE1L701 # !JE1L23 & JE1_haddr[21]);


--LE1_start_address[22] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[22] at LC2_15_O3
--operation mode is normal

LE1_start_address[22]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L22 # LE1L924 & !LE1L744);
LE1_start_address[22] = DFFE(LE1_start_address[22]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L161 is daq:inst_daq|ahb_master:inst_ahb_master|i~9637 at LC3_9_O2
--operation mode is normal

JE1L161 = LE1_start_address[22] & (JE1L86 # !JE1L66 & JE1L381Q);


--JE1_haddr[22] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[22] at LC8_9_O2
--operation mode is normal

JE1_haddr[22]_lut_out = JE1L261 # JE1L161 # JE1_haddr[22] & JE1L031;
JE1_haddr[22] = DFFE(JE1_haddr[22]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L261 is daq:inst_daq|ahb_master:inst_ahb_master|i~9638 at LC5_9_O2
--operation mode is normal

JE1L261 = JE1L821 & (JE1L23 & JE1L901 # !JE1L23 & JE1_haddr[22]);


--LE1_start_address[23] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[23] at LC9_1_O3
--operation mode is normal

LE1_start_address[23]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L12 # !LE1L744 & LE1L134);
LE1_start_address[23] = DFFE(LE1_start_address[23]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L361 is daq:inst_daq|ahb_master:inst_ahb_master|i~9640 at LC7_8_O2
--operation mode is normal

JE1L361 = LE1_start_address[23] & (JE1L86 # JE1L381Q & !JE1L66);


--JE1_haddr[23] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[23] at LC7_7_O2
--operation mode is normal

JE1_haddr[23]_lut_out = JE1L461 # JE1L361 # JE1_haddr[23] & JE1L031;
JE1_haddr[23] = DFFE(JE1_haddr[23]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L461 is daq:inst_daq|ahb_master:inst_ahb_master|i~9641 at LC1_8_O2
--operation mode is normal

JE1L461 = JE1L821 & (JE1L23 & JE1L111 # !JE1L23 & JE1_haddr[23]);


--JE1_haddr[24] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[24] at LC5_5_O2
--operation mode is normal

JE1_haddr[24]_lut_out = JE1L661 # JE1L86 # JE1L381Q & JE1L761;
JE1_haddr[24] = DFFE(JE1_haddr[24]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L561 is daq:inst_daq|ahb_master:inst_ahb_master|i~9643 at LC6_5_O2
--operation mode is normal

JE1L561 = JE1L381Q & (LE1L1Q # !MF1_SLAVEHREADYO);


--JE1L661 is daq:inst_daq|ahb_master:inst_ahb_master|i~9644 at LC2_5_O2
--operation mode is normal

JE1L661 = JE1_haddr[24] & (JE1L481Q # JE1L561 # !JE1L281Q);


--JE1L761 is daq:inst_daq|ahb_master:inst_ahb_master|i~9645 at LC3_6_O2
--operation mode is normal

JE1L761 = JE1L311 & MF1_SLAVEHREADYO & !LE1L1Q # !JE1L66;


--JE1_haddr[25] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[25] at LC6_2_O2
--operation mode is normal

JE1_haddr[25]_lut_out = JE1L821 & (JE1L861 # JE1_haddr[25] & JE1L031) # !JE1L821 & JE1_haddr[25] & JE1L031;
JE1_haddr[25] = DFFE(JE1_haddr[25]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L861 is daq:inst_daq|ahb_master:inst_ahb_master|i~9647 at LC2_2_O2
--operation mode is normal

JE1L861 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[25] # !LE1L1Q & JE1L511) # !MF1_SLAVEHREADYO & JE1_haddr[25];


--JE1_haddr[26] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[26] at LC9_3_W2
--operation mode is normal

JE1_haddr[26]_lut_out = JE1L821 & (JE1L961 # JE1_haddr[26] & JE1L031) # !JE1L821 & JE1_haddr[26] & JE1L031;
JE1_haddr[26] = DFFE(JE1_haddr[26]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L961 is daq:inst_daq|ahb_master:inst_ahb_master|i~9649 at LC3_3_W2
--operation mode is normal

JE1L961 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[26] # !LE1L1Q & JE1L711) # !MF1_SLAVEHREADYO & JE1_haddr[26];


--JE1_haddr[27] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[27] at LC5_3_W2
--operation mode is normal

JE1_haddr[27]_lut_out = JE1L821 & (JE1L071 # JE1_haddr[27] & JE1L031) # !JE1L821 & JE1_haddr[27] & JE1L031;
JE1_haddr[27] = DFFE(JE1_haddr[27]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L071 is daq:inst_daq|ahb_master:inst_ahb_master|i~9651 at LC6_3_W2
--operation mode is normal

JE1L071 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[27] # !LE1L1Q & JE1L911) # !MF1_SLAVEHREADYO & JE1_haddr[27];


--JE1_haddr[28] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[28] at LC7_1_O2
--operation mode is normal

JE1_haddr[28]_lut_out = JE1L031 & (JE1_haddr[28] # JE1L821 & JE1L171) # !JE1L031 & JE1L821 & JE1L171;
JE1_haddr[28] = DFFE(JE1_haddr[28]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L171 is daq:inst_daq|ahb_master:inst_ahb_master|i~9653 at LC1_2_O2
--operation mode is normal

JE1L171 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[28] # !LE1L1Q & JE1L121) # !MF1_SLAVEHREADYO & JE1_haddr[28];


--JE1_haddr[29] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[29] at LC9_1_O2
--operation mode is normal

JE1_haddr[29]_lut_out = JE1L031 & (JE1_haddr[29] # JE1L821 & JE1L271) # !JE1L031 & JE1L821 & JE1L271;
JE1_haddr[29] = DFFE(JE1_haddr[29]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L271 is daq:inst_daq|ahb_master:inst_ahb_master|i~9655 at LC7_2_O2
--operation mode is normal

JE1L271 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[29] # !LE1L1Q & JE1L321) # !MF1_SLAVEHREADYO & JE1_haddr[29];


--JE1_haddr[30] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[30] at LC6_6_Z2
--operation mode is normal

JE1_haddr[30]_lut_out = JE1L031 & (JE1_haddr[30] # JE1L821 & JE1L371) # !JE1L031 & JE1L821 & JE1L371;
JE1_haddr[30] = DFFE(JE1_haddr[30]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L371 is daq:inst_daq|ahb_master:inst_ahb_master|i~9657 at LC2_7_Z2
--operation mode is normal

JE1L371 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[30] # !LE1L1Q & JE1L521) # !MF1_SLAVEHREADYO & JE1_haddr[30];


--JE1_haddr[31] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[31] at LC9_1_Z2
--operation mode is normal

JE1_haddr[31]_lut_out = JE1L821 & (JE1L471 # JE1_haddr[31] & JE1L031) # !JE1L821 & JE1_haddr[31] & JE1L031;
JE1_haddr[31] = DFFE(JE1_haddr[31]_lut_out, !GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L471 is daq:inst_daq|ahb_master:inst_ahb_master|i~9659 at LC1_2_Z2
--operation mode is normal

JE1L471 = MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[31] # !LE1L1Q & JE1L721) # !MF1_SLAVEHREADYO & JE1_haddr[31];


--JE1L571 is daq:inst_daq|ahb_master:inst_ahb_master|i~9661 at LC5_1_Z2
--operation mode is normal

JE1L571 = JE1_haddr[3] # JE1_haddr[2] # JE1_haddr[5] # JE1_haddr[4];


--JE1L671 is daq:inst_daq|ahb_master:inst_ahb_master|i~9662 at LC10_1_O2
--operation mode is normal

JE1L671 = JE1_haddr[9] # JE1_haddr[6] # JE1_haddr[7] # JE1_haddr[8];


--JE1L43 is daq:inst_daq|ahb_master:inst_ahb_master|i247~233 at LC10_9_O2
--operation mode is normal

JE1L43 = !MF1_SLAVEHREADYO & (JE1L571 # JE1L671);


--JE1L46 is daq:inst_daq|ahb_master:inst_ahb_master|i345~22 at LC3_6_M2
--operation mode is normal

JE1L46 = JE1L381Q & JE1L612Q & JE1L66 & !MF1_SLAVEHREADYO;


--LE1L894Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~23 at LC5_12_E2
--operation mode is normal

LE1L894Q_lut_out = LE1L805Q;
LE1L894Q = DFFE(LE1L894Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--JE1L63 is daq:inst_daq|ahb_master:inst_ahb_master|i283~489 at LC1_14_B2
--operation mode is normal

JE1L63 = !LE1L894Q & (MF1_SLAVEHREADYO # !JE1L66 # !JE1L381Q);

--JE1L83 is daq:inst_daq|ahb_master:inst_ahb_master|i283~492 at LC1_14_B2
--operation mode is normal

JE1L83 = !LE1L894Q & (MF1_SLAVEHREADYO # !JE1L66 # !JE1L381Q);


--LE1L994Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~24 at LC10_12_E2
--operation mode is normal

LE1L994Q_lut_out = LE1L905Q;
LE1L994Q = DFFE(LE1L994Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L005Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~25 at LC3_13_E2
--operation mode is normal

LE1L005Q_lut_out = LE1L015Q;
LE1L005Q = DFFE(LE1L005Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L963 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~868 at LC6_12_E2
--operation mode is normal

LE1L963 = !LE1L994Q & !LE1L005Q;


--RE1_header_1.timestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[16] at LC5_12_H2
--operation mode is normal

RE1_header_1.timestamp[16]_lut_out = SE1_HEADER_data.timestamp[16]~reg0;
RE1_header_1.timestamp[16] = DFFE(RE1_header_1.timestamp[16]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[16] at LC6_12_H2
--operation mode is normal

RE1_header_0.timestamp[16]_lut_out = SE1_HEADER_data.timestamp[16]~reg0;
RE1_header_0.timestamp[16] = DFFE(RE1_header_0.timestamp[16]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--RE1_rd_ptr[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[0] at LC6_11_D2
--operation mode is normal

RE1_rd_ptr[0]_lut_out = !RE1_rd_ptr[0];
RE1_rd_ptr[0] = DFFE(RE1_rd_ptr[0]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , LE1L15);


--LE1L542 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~961 at LC10_11_H2
--operation mode is normal

LE1L542 = RE1_header_1.timestamp[16] & (RE1_rd_ptr[0] # RE1_header_0.timestamp[16]) # !RE1_header_1.timestamp[16] & !RE1_rd_ptr[0] & RE1_header_0.timestamp[16];


--RE2_header_1.timestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[16] at LC6_9_G2
--operation mode is normal

RE2_header_1.timestamp[16]_lut_out = SE2_HEADER_data.timestamp[16]~reg0;
RE2_header_1.timestamp[16] = DFFE(RE2_header_1.timestamp[16]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[16] at LC1_9_G2
--operation mode is normal

RE2_header_0.timestamp[16]_lut_out = SE2_HEADER_data.timestamp[16]~reg0;
RE2_header_0.timestamp[16] = DFFE(RE2_header_0.timestamp[16]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--RE2_rd_ptr[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[0] at LC10_8_G2
--operation mode is normal

RE2_rd_ptr[0]_lut_out = !RE2_rd_ptr[0];
RE2_rd_ptr[0] = DFFE(RE2_rd_ptr[0]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , LE1L25);


--LE1L642 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~962 at LC4_8_G2
--operation mode is normal

LE1L642 = RE2_header_0.timestamp[16] & (RE2_header_1.timestamp[16] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[16] & RE2_rd_ptr[0] & RE2_header_1.timestamp[16];


--LE1_AnB is daq:inst_daq|mem_interface:inst_mem_interface|AnB at LC7_13_H2
--operation mode is normal

LE1_AnB_lut_out = LE1_AnB & LE1L4 # !LE1_AnB & !LE1L84;
LE1_AnB = DFFE(LE1_AnB_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , LE1L605Q);


--LE1L742 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~963 at LC10_7_M2
--operation mode is normal

LE1L742 = LE1_AnB & LE1L542 # !LE1_AnB & LE1L642;


--MB5_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[0] at EC4_1_K2
MB5_q[0]_data_in = KE1L1Q;
MB5_q[0]_write_enable = RE1_i951;
MB5_q[0]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[0]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[0]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[0] = MEMORY_SEGMENT(MB5_q[0]_data_in, MB5_q[0]_write_enable, MB5_q[0]_clock_0, , , , , , VCC, MB5_q[0]_write_address, MB5_q[0]_read_address);


--MB9_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[0] at EC7_1_E2
MB9_q[0]_data_in = KE1L1Q;
MB9_q[0]_write_enable = RE2_i951;
MB9_q[0]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[0]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[0]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[0] = MEMORY_SEGMENT(MB9_q[0]_data_in, MB9_q[0]_write_enable, MB9_q[0]_clock_0, , , , , , VCC, MB9_q[0]_write_address, MB9_q[0]_read_address);


--LE1L842 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~964 at LC3_8_M2
--operation mode is normal

LE1L842 = LE1_AnB & MB5_q[0] # !LE1_AnB & MB9_q[0];


--QE2L1Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[0]~reg0 at LC6_7_M2
--operation mode is normal

QE2L1Q_lut_out = LE1_rdaddr[0] # !QE2L21 & !LE1_rdaddr[8] & !QE2L11;
QE2L1Q = DFFE(QE2L1Q_lut_out, GLOBAL(AF1_outclock1), , , );


--LE1L615Q is daq:inst_daq|mem_interface:inst_mem_interface|state~32 at LC6_13_H2
--operation mode is normal

LE1L615Q_lut_out = LE1L764 # LE1L615Q & (LE1L683 # JE1L281Q);
LE1L615Q = DFFE(LE1L615Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L305Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~28 at LC5_15_E2
--operation mode is normal

LE1L305Q_lut_out = LE1L315Q;
LE1L305Q = DFFE(LE1L305Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L942 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~965 at LC9_8_M2
--operation mode is normal

LE1L942 = !LE1L305Q & (QE2L1Q # !LE1L615Q);


--MB3_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[0] at EC3_1_M2
MB3_q[0]_data_in = XE1L1;
MB3_q[0]_write_enable = RE1_i930;
MB3_q[0]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[0]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[0]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[0] = MEMORY_SEGMENT(MB3_q[0]_data_in, MB3_q[0]_write_enable, MB3_q[0]_clock_0, , , , , , VCC, MB3_q[0]_write_address, MB3_q[0]_read_address);


--MB7_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[0] at EC3_1_M1
MB7_q[0]_data_in = XE2L1;
MB7_q[0]_write_enable = RE2_i930;
MB7_q[0]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[0]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[0]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[0] = MEMORY_SEGMENT(MB7_q[0]_data_in, MB7_q[0]_write_enable, MB7_q[0]_clock_0, , , , , , VCC, MB7_q[0]_write_address, MB7_q[0]_read_address);


--LE1L052 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~966 at LC8_7_M2
--operation mode is normal

LE1L052 = LE1L305Q & (LE1_AnB & MB3_q[0] # !LE1_AnB & MB7_q[0]);


--LE1L205Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~27 at LC10_13_D2
--operation mode is normal

LE1L205Q_lut_out = LE1L215Q;
LE1L205Q = DFFE(LE1L205Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L152 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~967 at LC9_7_M2
--operation mode is normal

LE1L152 = LE1L205Q & LE1L842 # !LE1L205Q & (LE1L942 # LE1L052);


--LE1L105Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~26 at LC4_14_D2
--operation mode is normal

LE1L105Q_lut_out = LE1L115Q;
LE1L105Q = DFFE(LE1L105Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L353 is daq:inst_daq|mem_interface:inst_mem_interface|i1542~835 at LC6_6_M2
--operation mode is normal

LE1L353 = LE1L963 & (LE1L105Q & LE1L742 # !LE1L105Q & LE1L152);


--RE2_header_1.trigger_word[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[0] at LC10_9_G2
--operation mode is normal

RE2_header_1.trigger_word[0]_lut_out = SE2_HEADER_data.trigger_word[0]~reg0;
RE2_header_1.trigger_word[0] = DFFE(RE2_header_1.trigger_word[0]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.trigger_word[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[0] at LC9_9_G2
--operation mode is normal

RE2_header_0.trigger_word[0]_lut_out = SE2_HEADER_data.trigger_word[0]~reg0;
RE2_header_0.trigger_word[0] = DFFE(RE2_header_0.trigger_word[0]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L453 is daq:inst_daq|mem_interface:inst_mem_interface|i1542~836 at LC9_8_G2
--operation mode is normal

LE1L453 = LE1L005Q & (RE2_rd_ptr[0] & RE2_header_1.trigger_word[0] # !RE2_rd_ptr[0] & RE2_header_0.trigger_word[0]);


--LE1L553 is daq:inst_daq|mem_interface:inst_mem_interface|i1542~837 at LC7_7_M2
--operation mode is normal

LE1L553 = LE1L753 # !LE1_AnB & (LE1L994Q # LE1L453);


--JE1L36 is daq:inst_daq|ahb_master:inst_ahb_master|i343~22 at LC1_11_M2
--operation mode is normal

JE1L36 = !MF1_SLAVEHREADYO & JE1L381Q & JE1L712Q & JE1L66;


--JE1L75 is daq:inst_daq|ahb_master:inst_ahb_master|i331~500 at LC10_11_A2
--operation mode is normal

JE1L75 = !LE1L894Q & !LE1L994Q & (MF1_SLAVEHREADYO # !JE1L821);


--RE1_header_1.timestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[17] at LC3_9_M2
--operation mode is normal

RE1_header_1.timestamp[17]_lut_out = SE1_HEADER_data.timestamp[17]~reg0;
RE1_header_1.timestamp[17] = DFFE(RE1_header_1.timestamp[17]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[17] at LC6_9_M2
--operation mode is normal

RE1_header_0.timestamp[17]_lut_out = SE1_HEADER_data.timestamp[17]~reg0;
RE1_header_0.timestamp[17] = DFFE(RE1_header_0.timestamp[17]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L832 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~945 at LC5_9_M2
--operation mode is normal

LE1L832 = RE1_rd_ptr[0] & RE1_header_1.timestamp[17] # !RE1_rd_ptr[0] & RE1_header_0.timestamp[17];


--RE2_header_1.timestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[17] at LC5_11_M2
--operation mode is normal

RE2_header_1.timestamp[17]_lut_out = SE2_HEADER_data.timestamp[17]~reg0;
RE2_header_1.timestamp[17] = DFFE(RE2_header_1.timestamp[17]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[17] at LC7_11_M2
--operation mode is normal

RE2_header_0.timestamp[17]_lut_out = SE2_HEADER_data.timestamp[17]~reg0;
RE2_header_0.timestamp[17] = DFFE(RE2_header_0.timestamp[17]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L932 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~946 at LC4_10_M2
--operation mode is normal

LE1L932 = RE2_header_0.timestamp[17] & (RE2_header_1.timestamp[17] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[17] & RE2_rd_ptr[0] & RE2_header_1.timestamp[17];


--LE1L042 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~947 at LC7_9_M2
--operation mode is normal

LE1L042 = LE1_AnB & LE1L832 # !LE1_AnB & LE1L932;


--MB5_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[1] at EC2_1_L2
MB5_q[1]_data_in = KE1L2Q;
MB5_q[1]_write_enable = RE1_i951;
MB5_q[1]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[1]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[1]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[1] = MEMORY_SEGMENT(MB5_q[1]_data_in, MB5_q[1]_write_enable, MB5_q[1]_clock_0, , , , , , VCC, MB5_q[1]_write_address, MB5_q[1]_read_address);


--MB9_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[1] at EC5_1_A2
MB9_q[1]_data_in = KE1L2Q;
MB9_q[1]_write_enable = RE2_i951;
MB9_q[1]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[1]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[1]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[1] = MEMORY_SEGMENT(MB9_q[1]_data_in, MB9_q[1]_write_enable, MB9_q[1]_clock_0, , , , , , VCC, MB9_q[1]_write_address, MB9_q[1]_read_address);


--LE1L142 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~948 at LC6_11_M2
--operation mode is normal

LE1L142 = LE1_AnB & MB5_q[1] # !LE1_AnB & MB9_q[1];


--QE2L2Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[1]~reg0 at LC10_15_M2
--operation mode is normal

QE2L2Q_lut_out = LE1_rdaddr[1] # !LE1_rdaddr[8] & !QE2L11 & !QE2L21;
QE2L2Q = DFFE(QE2L2Q_lut_out, GLOBAL(AF1_outclock1), , , );


--LE1L242 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~949 at LC8_10_M2
--operation mode is normal

LE1L242 = !LE1L305Q & (QE2L2Q # !LE1L615Q);


--MB3_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[1] at EC2_1_M2
MB3_q[1]_data_in = XE1L3;
MB3_q[1]_write_enable = RE1_i930;
MB3_q[1]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[1]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[1]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[1] = MEMORY_SEGMENT(MB3_q[1]_data_in, MB3_q[1]_write_enable, MB3_q[1]_clock_0, , , , , , VCC, MB3_q[1]_write_address, MB3_q[1]_read_address);


--MB7_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[1] at EC4_1_M1
MB7_q[1]_data_in = XE2L3;
MB7_q[1]_write_enable = RE2_i930;
MB7_q[1]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[1]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[1]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[1] = MEMORY_SEGMENT(MB7_q[1]_data_in, MB7_q[1]_write_enable, MB7_q[1]_clock_0, , , , , , VCC, MB7_q[1]_write_address, MB7_q[1]_read_address);


--LE1L342 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~950 at LC4_11_M2
--operation mode is normal

LE1L342 = LE1L305Q & (LE1_AnB & MB3_q[1] # !LE1_AnB & MB7_q[1]);


--LE1L442 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~951 at LC2_10_M2
--operation mode is normal

LE1L442 = LE1L205Q & LE1L142 # !LE1L205Q & (LE1L342 # LE1L242);


--LE1L572 is daq:inst_daq|mem_interface:inst_mem_interface|i1508~835 at LC9_10_M2
--operation mode is normal

LE1L572 = !LE1L005Q & (LE1L105Q & LE1L042 # !LE1L105Q & LE1L442);


--RE1_header_1.trigger_word[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[1] at LC6_2_H2
--operation mode is normal

RE1_header_1.trigger_word[1]_lut_out = SE1_HEADER_data.trigger_word[1]~reg0;
RE1_header_1.trigger_word[1] = DFFE(RE1_header_1.trigger_word[1]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.trigger_word[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[1] at LC8_2_H2
--operation mode is normal

RE1_header_0.trigger_word[1]_lut_out = SE1_HEADER_data.trigger_word[1]~reg0;
RE1_header_0.trigger_word[1] = DFFE(RE1_header_0.trigger_word[1]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L672 is daq:inst_daq|mem_interface:inst_mem_interface|i1508~836 at LC4_2_H2
--operation mode is normal

LE1L672 = RE1_header_0.trigger_word[1] & (RE1_header_1.trigger_word[1] # !RE1_rd_ptr[0]) # !RE1_header_0.trigger_word[1] & RE1_header_1.trigger_word[1] & RE1_rd_ptr[0];


--RE2_header_1.trigger_word[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[1] at LC8_11_M2
--operation mode is normal

RE2_header_1.trigger_word[1]_lut_out = SE2_HEADER_data.trigger_word[1]~reg0;
RE2_header_1.trigger_word[1] = DFFE(RE2_header_1.trigger_word[1]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.trigger_word[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[1] at LC10_11_M2
--operation mode is normal

RE2_header_0.trigger_word[1]_lut_out = SE2_HEADER_data.trigger_word[1]~reg0;
RE2_header_0.trigger_word[1] = DFFE(RE2_header_0.trigger_word[1]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L772 is daq:inst_daq|mem_interface:inst_mem_interface|i1508~837 at LC10_10_M2
--operation mode is normal

LE1L772 = RE2_header_0.trigger_word[1] & (RE2_header_1.trigger_word[1] # !RE2_rd_ptr[0]) # !RE2_header_0.trigger_word[1] & RE2_rd_ptr[0] & RE2_header_1.trigger_word[1];


--LE1L872 is daq:inst_daq|mem_interface:inst_mem_interface|i1508~838 at LC1_10_M2
--operation mode is normal

LE1L872 = LE1L005Q & (LE1_AnB & LE1L672 # !LE1_AnB & LE1L772);


--JE1L26 is daq:inst_daq|ahb_master:inst_ahb_master|i341~22 at LC10_13_M2
--operation mode is normal

JE1L26 = !MF1_SLAVEHREADYO & JE1L381Q & JE1L812Q & JE1L66;


--RE1_header_1.timestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[18] at LC1_13_M2
--operation mode is normal

RE1_header_1.timestamp[18]_lut_out = SE1_HEADER_data.timestamp[18]~reg0;
RE1_header_1.timestamp[18] = DFFE(RE1_header_1.timestamp[18]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[18] at LC2_13_M2
--operation mode is normal

RE1_header_0.timestamp[18]_lut_out = SE1_HEADER_data.timestamp[18]~reg0;
RE1_header_0.timestamp[18] = DFFE(RE1_header_0.timestamp[18]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L132 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~945 at LC3_12_M2
--operation mode is normal

LE1L132 = RE1_header_0.timestamp[18] & (RE1_header_1.timestamp[18] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[18] & RE1_rd_ptr[0] & RE1_header_1.timestamp[18];


--RE2_header_1.timestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[18] at LC3_16_M2
--operation mode is normal

RE2_header_1.timestamp[18]_lut_out = SE2_HEADER_data.timestamp[18]~reg0;
RE2_header_1.timestamp[18] = DFFE(RE2_header_1.timestamp[18]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[18] at LC10_16_M2
--operation mode is normal

RE2_header_0.timestamp[18]_lut_out = SE2_HEADER_data.timestamp[18]~reg0;
RE2_header_0.timestamp[18] = DFFE(RE2_header_0.timestamp[18]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L232 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~946 at LC3_15_M2
--operation mode is normal

LE1L232 = RE2_header_1.timestamp[18] & (RE2_rd_ptr[0] # RE2_header_0.timestamp[18]) # !RE2_header_1.timestamp[18] & !RE2_rd_ptr[0] & RE2_header_0.timestamp[18];


--LE1L332 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~947 at LC1_12_M2
--operation mode is normal

LE1L332 = LE1_AnB & LE1L132 # !LE1_AnB & LE1L232;


--MB5_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[2] at EC8_1_L2
MB5_q[2]_data_in = KE1L3Q;
MB5_q[2]_write_enable = RE1_i951;
MB5_q[2]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[2]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[2]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[2] = MEMORY_SEGMENT(MB5_q[2]_data_in, MB5_q[2]_write_enable, MB5_q[2]_clock_0, , , , , , VCC, MB5_q[2]_write_address, MB5_q[2]_read_address);


--MB9_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[2] at EC7_1_A2
MB9_q[2]_data_in = KE1L3Q;
MB9_q[2]_write_enable = RE2_i951;
MB9_q[2]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[2]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[2]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[2] = MEMORY_SEGMENT(MB9_q[2]_data_in, MB9_q[2]_write_enable, MB9_q[2]_clock_0, , , , , , VCC, MB9_q[2]_write_address, MB9_q[2]_read_address);


--LE1L432 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~948 at LC9_13_M2
--operation mode is normal

LE1L432 = MB5_q[2] & (LE1_AnB # MB9_q[2]) # !MB5_q[2] & !LE1_AnB & MB9_q[2];


--QE2L3Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[2]~reg0 at LC5_15_M2
--operation mode is normal

QE2L3Q_lut_out = LE1_rdaddr[2] # !QE2L21 & !QE2L11 & !LE1_rdaddr[8];
QE2L3Q = DFFE(QE2L3Q_lut_out, GLOBAL(AF1_outclock1), , , );


--LE1L532 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~949 at LC9_12_M2
--operation mode is normal

LE1L532 = !LE1L305Q & (QE2L3Q # !LE1L615Q);


--MB3_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[2] at EC4_1_M2
MB3_q[2]_data_in = XE1L5;
MB3_q[2]_write_enable = RE1_i930;
MB3_q[2]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[2]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[2]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[2] = MEMORY_SEGMENT(MB3_q[2]_data_in, MB3_q[2]_write_enable, MB3_q[2]_clock_0, , , , , , VCC, MB3_q[2]_write_address, MB3_q[2]_read_address);


--MB7_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[2] at EC2_1_M1
MB7_q[2]_data_in = XE2L5;
MB7_q[2]_write_enable = RE2_i930;
MB7_q[2]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[2]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[2]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[2] = MEMORY_SEGMENT(MB7_q[2]_data_in, MB7_q[2]_write_enable, MB7_q[2]_clock_0, , , , , , VCC, MB7_q[2]_write_address, MB7_q[2]_read_address);


--LE1L632 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~950 at LC4_13_M2
--operation mode is normal

LE1L632 = LE1L305Q & (LE1_AnB & MB3_q[2] # !LE1_AnB & MB7_q[2]);


--LE1L732 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~951 at LC6_12_M2
--operation mode is normal

LE1L732 = LE1L205Q & LE1L432 # !LE1L205Q & (LE1L632 # LE1L532);


--LE1L172 is daq:inst_daq|mem_interface:inst_mem_interface|i1507~835 at LC7_12_M2
--operation mode is normal

LE1L172 = !LE1L005Q & (LE1L105Q & LE1L332 # !LE1L105Q & LE1L732);


--RE1_header_1.trigger_word[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[2] at LC3_13_M2
--operation mode is normal

RE1_header_1.trigger_word[2]_lut_out = SE1_HEADER_data.trigger_word[2]~reg0;
RE1_header_1.trigger_word[2] = DFFE(RE1_header_1.trigger_word[2]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.trigger_word[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[2] at LC8_13_M2
--operation mode is normal

RE1_header_0.trigger_word[2]_lut_out = SE1_HEADER_data.trigger_word[2]~reg0;
RE1_header_0.trigger_word[2] = DFFE(RE1_header_0.trigger_word[2]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L272 is daq:inst_daq|mem_interface:inst_mem_interface|i1507~836 at LC10_12_M2
--operation mode is normal

LE1L272 = RE1_header_0.trigger_word[2] & (RE1_header_1.trigger_word[2] # !RE1_rd_ptr[0]) # !RE1_header_0.trigger_word[2] & RE1_rd_ptr[0] & RE1_header_1.trigger_word[2];


--RE2_header_1.trigger_word[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[2] at LC9_16_M2
--operation mode is normal

RE2_header_1.trigger_word[2]_lut_out = SE2_HEADER_data.trigger_word[2]~reg0;
RE2_header_1.trigger_word[2] = DFFE(RE2_header_1.trigger_word[2]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.trigger_word[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[2] at LC6_16_M2
--operation mode is normal

RE2_header_0.trigger_word[2]_lut_out = SE2_HEADER_data.trigger_word[2]~reg0;
RE2_header_0.trigger_word[2] = DFFE(RE2_header_0.trigger_word[2]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L372 is daq:inst_daq|mem_interface:inst_mem_interface|i1507~837 at LC8_15_M2
--operation mode is normal

LE1L372 = RE2_header_0.trigger_word[2] & (RE2_header_1.trigger_word[2] # !RE2_rd_ptr[0]) # !RE2_header_0.trigger_word[2] & RE2_rd_ptr[0] & RE2_header_1.trigger_word[2];


--LE1L472 is daq:inst_daq|mem_interface:inst_mem_interface|i1507~838 at LC8_12_M2
--operation mode is normal

LE1L472 = LE1L005Q & (LE1_AnB & LE1L272 # !LE1_AnB & LE1L372);


--JE1L16 is daq:inst_daq|ahb_master:inst_ahb_master|i339~22 at LC1_14_M2
--operation mode is normal

JE1L16 = JE1L381Q & JE1L912Q & JE1L66 & !MF1_SLAVEHREADYO;


--RE1_header_1.timestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[19] at LC5_8_M2
--operation mode is normal

RE1_header_1.timestamp[19]_lut_out = SE1_HEADER_data.timestamp[19]~reg0;
RE1_header_1.timestamp[19] = DFFE(RE1_header_1.timestamp[19]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[19] at LC10_8_M2
--operation mode is normal

RE1_header_0.timestamp[19]_lut_out = SE1_HEADER_data.timestamp[19]~reg0;
RE1_header_0.timestamp[19] = DFFE(RE1_header_0.timestamp[19]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L422 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~945 at LC8_8_M2
--operation mode is normal

LE1L422 = RE1_header_0.timestamp[19] & (RE1_header_1.timestamp[19] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[19] & RE1_header_1.timestamp[19] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[19] at LC3_5_M2
--operation mode is normal

RE2_header_1.timestamp[19]_lut_out = SE2_HEADER_data.timestamp[19]~reg0;
RE2_header_1.timestamp[19] = DFFE(RE2_header_1.timestamp[19]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[19] at LC7_5_M2
--operation mode is normal

RE2_header_0.timestamp[19]_lut_out = SE2_HEADER_data.timestamp[19]~reg0;
RE2_header_0.timestamp[19] = DFFE(RE2_header_0.timestamp[19]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L522 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~946 at LC5_5_M2
--operation mode is normal

LE1L522 = RE2_header_0.timestamp[19] & (RE2_header_1.timestamp[19] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[19] & RE2_header_1.timestamp[19] & RE2_rd_ptr[0];


--LE1L622 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~947 at LC4_14_M2
--operation mode is normal

LE1L622 = LE1_AnB & LE1L422 # !LE1_AnB & LE1L522;


--MB5_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[3] at EC1_1_L2
MB5_q[3]_data_in = KE1L4Q;
MB5_q[3]_write_enable = RE1_i951;
MB5_q[3]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[3]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[3]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[3] = MEMORY_SEGMENT(MB5_q[3]_data_in, MB5_q[3]_write_enable, MB5_q[3]_clock_0, , , , , , VCC, MB5_q[3]_write_address, MB5_q[3]_read_address);


--MB9_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[3] at EC4_1_A2
MB9_q[3]_data_in = KE1L4Q;
MB9_q[3]_write_enable = RE2_i951;
MB9_q[3]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[3]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[3]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[3] = MEMORY_SEGMENT(MB9_q[3]_data_in, MB9_q[3]_write_enable, MB9_q[3]_clock_0, , , , , , VCC, MB9_q[3]_write_address, MB9_q[3]_read_address);


--LE1L722 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~948 at LC9_15_M2
--operation mode is normal

LE1L722 = MB5_q[3] & (LE1_AnB # MB9_q[3]) # !MB5_q[3] & !LE1_AnB & MB9_q[3];


--QE2L4Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[3]~reg0 at LC4_15_M2
--operation mode is normal

QE2L4Q_lut_out = LE1_rdaddr[3] # !LE1_rdaddr[8] & !QE2L21 & !QE2L11;
QE2L4Q = DFFE(QE2L4Q_lut_out, GLOBAL(AF1_outclock1), , , );


--LE1L822 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~949 at LC8_14_M2
--operation mode is normal

LE1L822 = !LE1L305Q & (QE2L4Q # !LE1L615Q);


--MB3_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[3] at EC1_1_M2
MB3_q[3]_data_in = XE1L7;
MB3_q[3]_write_enable = RE1_i930;
MB3_q[3]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[3]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[3]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[3] = MEMORY_SEGMENT(MB3_q[3]_data_in, MB3_q[3]_write_enable, MB3_q[3]_clock_0, , , , , , VCC, MB3_q[3]_write_address, MB3_q[3]_read_address);


--MB7_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[3] at EC1_1_M1
MB7_q[3]_data_in = XE2L7;
MB7_q[3]_write_enable = RE2_i930;
MB7_q[3]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[3]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[3]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[3] = MEMORY_SEGMENT(MB7_q[3]_data_in, MB7_q[3]_write_enable, MB7_q[3]_clock_0, , , , , , VCC, MB7_q[3]_write_address, MB7_q[3]_read_address);


--LE1L922 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~950 at LC3_14_M2
--operation mode is normal

LE1L922 = LE1L305Q & (LE1_AnB & MB3_q[3] # !LE1_AnB & MB7_q[3]);


--LE1L032 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~951 at LC6_14_M2
--operation mode is normal

LE1L032 = LE1L205Q & LE1L722 # !LE1L205Q & (LE1L822 # LE1L922);


--LE1L762 is daq:inst_daq|mem_interface:inst_mem_interface|i1506~835 at LC5_14_M2
--operation mode is normal

LE1L762 = !LE1L005Q & (LE1L105Q & LE1L622 # !LE1L105Q & LE1L032);


--RE1_header_1.trigger_word[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[3] at LC6_15_H2
--operation mode is normal

RE1_header_1.trigger_word[3]_lut_out = SE1_HEADER_data.trigger_word[3]~reg0;
RE1_header_1.trigger_word[3] = DFFE(RE1_header_1.trigger_word[3]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.trigger_word[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[3] at LC4_16_H2
--operation mode is normal

RE1_header_0.trigger_word[3]_lut_out = SE1_HEADER_data.trigger_word[3]~reg0;
RE1_header_0.trigger_word[3] = DFFE(RE1_header_0.trigger_word[3]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L862 is daq:inst_daq|mem_interface:inst_mem_interface|i1506~836 at LC2_15_H2
--operation mode is normal

LE1L862 = RE1_header_0.trigger_word[3] & (RE1_header_1.trigger_word[3] # !RE1_rd_ptr[0]) # !RE1_header_0.trigger_word[3] & RE1_header_1.trigger_word[3] & RE1_rd_ptr[0];


--RE2_header_1.trigger_word[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[3] at LC4_7_D2
--operation mode is normal

RE2_header_1.trigger_word[3]_lut_out = SE2_HEADER_data.trigger_word[3]~reg0;
RE2_header_1.trigger_word[3] = DFFE(RE2_header_1.trigger_word[3]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.trigger_word[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[3] at LC5_7_D2
--operation mode is normal

RE2_header_0.trigger_word[3]_lut_out = SE2_HEADER_data.trigger_word[3]~reg0;
RE2_header_0.trigger_word[3] = DFFE(RE2_header_0.trigger_word[3]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L962 is daq:inst_daq|mem_interface:inst_mem_interface|i1506~837 at LC4_6_D2
--operation mode is normal

LE1L962 = RE2_header_1.trigger_word[3] & (RE2_rd_ptr[0] # RE2_header_0.trigger_word[3]) # !RE2_header_1.trigger_word[3] & !RE2_rd_ptr[0] & RE2_header_0.trigger_word[3];


--LE1L072 is daq:inst_daq|mem_interface:inst_mem_interface|i1506~838 at LC9_14_M2
--operation mode is normal

LE1L072 = LE1L005Q & (LE1_AnB & LE1L862 # !LE1_AnB & LE1L962);


--RE1_header_1.trigger_word[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[4] at LC9_15_H2
--operation mode is normal

RE1_header_1.trigger_word[4]_lut_out = SE1_HEADER_data.trigger_word[4]~reg0;
RE1_header_1.trigger_word[4] = DFFE(RE1_header_1.trigger_word[4]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.trigger_word[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[4] at LC5_16_H2
--operation mode is normal

RE1_header_0.trigger_word[4]_lut_out = SE1_HEADER_data.trigger_word[4]~reg0;
RE1_header_0.trigger_word[4] = DFFE(RE1_header_0.trigger_word[4]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L462 is daq:inst_daq|mem_interface:inst_mem_interface|i1505~835 at LC1_15_H2
--operation mode is normal

LE1L462 = RE1_header_0.trigger_word[4] & (RE1_header_1.trigger_word[4] # !RE1_rd_ptr[0]) # !RE1_header_0.trigger_word[4] & RE1_header_1.trigger_word[4] & RE1_rd_ptr[0];


--RE2_header_1.trigger_word[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[4] at LC6_7_D2
--operation mode is normal

RE2_header_1.trigger_word[4]_lut_out = SE2_HEADER_data.trigger_word[4]~reg0;
RE2_header_1.trigger_word[4] = DFFE(RE2_header_1.trigger_word[4]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.trigger_word[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[4] at LC7_7_D2
--operation mode is normal

RE2_header_0.trigger_word[4]_lut_out = SE2_HEADER_data.trigger_word[4]~reg0;
RE2_header_0.trigger_word[4] = DFFE(RE2_header_0.trigger_word[4]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L562 is daq:inst_daq|mem_interface:inst_mem_interface|i1505~836 at LC10_6_D2
--operation mode is normal

LE1L562 = RE2_header_0.trigger_word[4] & (RE2_header_1.trigger_word[4] # !RE2_rd_ptr[0]) # !RE2_header_0.trigger_word[4] & RE2_rd_ptr[0] & RE2_header_1.trigger_word[4];


--LE1L662 is daq:inst_daq|mem_interface:inst_mem_interface|i1505~837 at LC8_15_H2
--operation mode is normal

LE1L662 = LE1_AnB & LE1L462 # !LE1_AnB & LE1L562;


--RE1_header_1.timestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[20] at LC3_16_D2
--operation mode is normal

RE1_header_1.timestamp[20]_lut_out = SE1_HEADER_data.timestamp[20]~reg0;
RE1_header_1.timestamp[20] = DFFE(RE1_header_1.timestamp[20]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[20] at LC10_16_D2
--operation mode is normal

RE1_header_0.timestamp[20]_lut_out = SE1_HEADER_data.timestamp[20]~reg0;
RE1_header_0.timestamp[20] = DFFE(RE1_header_0.timestamp[20]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L612 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~808 at LC8_16_D2
--operation mode is normal

LE1L612 = RE1_header_1.timestamp[20] & (RE1_header_0.timestamp[20] # RE1_rd_ptr[0]) # !RE1_header_1.timestamp[20] & RE1_header_0.timestamp[20] & !RE1_rd_ptr[0];


--RE2_header_1.timestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[20] at LC4_5_D2
--operation mode is normal

RE2_header_1.timestamp[20]_lut_out = SE2_HEADER_data.timestamp[20]~reg0;
RE2_header_1.timestamp[20] = DFFE(RE2_header_1.timestamp[20]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[20] at LC1_5_D2
--operation mode is normal

RE2_header_0.timestamp[20]_lut_out = SE2_HEADER_data.timestamp[20]~reg0;
RE2_header_0.timestamp[20] = DFFE(RE2_header_0.timestamp[20]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L712 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~809 at LC9_5_D2
--operation mode is normal

LE1L712 = RE2_header_0.timestamp[20] & (RE2_header_1.timestamp[20] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[20] & RE2_header_1.timestamp[20] & RE2_rd_ptr[0];


--LE1L812 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~810 at LC3_15_H2
--operation mode is normal

LE1L812 = LE1_AnB & LE1L612 # !LE1_AnB & LE1L712;


--MB5_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[4] at EC3_1_L2
MB5_q[4]_data_in = KE1L5Q;
MB5_q[4]_write_enable = RE1_i951;
MB5_q[4]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[4]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[4]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[4] = MEMORY_SEGMENT(MB5_q[4]_data_in, MB5_q[4]_write_enable, MB5_q[4]_clock_0, , , , , , VCC, MB5_q[4]_write_address, MB5_q[4]_read_address);


--MB9_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[4] at EC3_1_A2
MB9_q[4]_data_in = KE1L5Q;
MB9_q[4]_write_enable = RE2_i951;
MB9_q[4]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[4]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[4]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[4] = MEMORY_SEGMENT(MB9_q[4]_data_in, MB9_q[4]_write_enable, MB9_q[4]_clock_0, , , , , , VCC, MB9_q[4]_write_address, MB9_q[4]_read_address);


--LE1L912 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~811 at LC8_16_H2
--operation mode is normal

LE1L912 = MB9_q[4] & (MB5_q[4] # !LE1_AnB) # !MB9_q[4] & LE1_AnB & MB5_q[4];


--QE2L5Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[4]~reg0 at LC3_16_H2
--operation mode is normal

QE2L5Q_lut_out = LE1_rdaddr[4];
QE2L5Q = DFFE(QE2L5Q_lut_out, GLOBAL(AF1_outclock1), , , );


--LE1L022 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~812 at LC9_16_H2
--operation mode is normal

LE1L022 = !LE1L305Q & (QE2L5Q # !LE1L615Q);


--MB3_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[4] at EC1_1_H2
MB3_q[4]_data_in = XE1L9;
MB3_q[4]_write_enable = RE1_i930;
MB3_q[4]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[4]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[4]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[4] = MEMORY_SEGMENT(MB3_q[4]_data_in, MB3_q[4]_write_enable, MB3_q[4]_clock_0, , , , , , VCC, MB3_q[4]_write_address, MB3_q[4]_read_address);


--MB7_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[4] at EC4_1_H1
MB7_q[4]_data_in = XE2L9;
MB7_q[4]_write_enable = RE2_i930;
MB7_q[4]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[4]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[4]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[4] = MEMORY_SEGMENT(MB7_q[4]_data_in, MB7_q[4]_write_enable, MB7_q[4]_clock_0, , , , , , VCC, MB7_q[4]_write_address, MB7_q[4]_read_address);


--LE1L122 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~813 at LC6_16_H2
--operation mode is normal

LE1L122 = LE1L305Q & (LE1_AnB & MB3_q[4] # !LE1_AnB & MB7_q[4]);


--LE1L222 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~814 at LC7_16_H2
--operation mode is normal

LE1L222 = LE1L205Q & LE1L912 # !LE1L205Q & (LE1L122 # LE1L022);


--LE1L322 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~815 at LC10_15_H2
--operation mode is normal

LE1L322 = LE1L812 & (LE1L105Q # LE1L222) # !LE1L812 & !LE1L105Q & LE1L222;


--JE1L06 is daq:inst_daq|ahb_master:inst_ahb_master|i337~742 at LC5_15_H2
--operation mode is normal

JE1L06 = !LE1L994Q & (LE1L005Q & LE1L662 # !LE1L005Q & LE1L322);


--JE1L56 is daq:inst_daq|ahb_master:inst_ahb_master|i345~507 at LC7_6_M2
--operation mode is normal

JE1L56 = JE1L381Q & !MF1_SLAVEHREADYO & (MF1_SLAVEHRESP[1] # !MF1_SLAVEHRESP[0]);


--JE1L95 is daq:inst_daq|ahb_master:inst_ahb_master|i335~22 at LC10_8_A2
--operation mode is normal

JE1L95 = JE1L381Q & JE1L122Q & !MF1_SLAVEHREADYO & JE1L66;


--RE1_header_1.timestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[21] at LC2_16_D2
--operation mode is normal

RE1_header_1.timestamp[21]_lut_out = SE1_HEADER_data.timestamp[21]~reg0;
RE1_header_1.timestamp[21] = DFFE(RE1_header_1.timestamp[21]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[21] at LC1_16_D2
--operation mode is normal

RE1_header_0.timestamp[21]_lut_out = SE1_HEADER_data.timestamp[21]~reg0;
RE1_header_0.timestamp[21] = DFFE(RE1_header_0.timestamp[21]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L902 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~945 at LC9_15_D2
--operation mode is normal

LE1L902 = RE1_header_0.timestamp[21] & (RE1_header_1.timestamp[21] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[21] & RE1_rd_ptr[0] & RE1_header_1.timestamp[21];


--RE2_header_1.timestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[21] at LC5_5_D2
--operation mode is normal

RE2_header_1.timestamp[21]_lut_out = SE2_HEADER_data.timestamp[21]~reg0;
RE2_header_1.timestamp[21] = DFFE(RE2_header_1.timestamp[21]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[21] at LC8_5_D2
--operation mode is normal

RE2_header_0.timestamp[21]_lut_out = SE2_HEADER_data.timestamp[21]~reg0;
RE2_header_0.timestamp[21] = DFFE(RE2_header_0.timestamp[21]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L012 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~946 at LC2_5_D2
--operation mode is normal

LE1L012 = RE2_header_1.timestamp[21] & (RE2_header_0.timestamp[21] # RE2_rd_ptr[0]) # !RE2_header_1.timestamp[21] & RE2_header_0.timestamp[21] & !RE2_rd_ptr[0];


--LE1L112 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~947 at LC3_9_A2
--operation mode is normal

LE1L112 = LE1_AnB & LE1L902 # !LE1_AnB & LE1L012;


--MB5_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[5] at EC5_1_L2
MB5_q[5]_data_in = KE1L6Q;
MB5_q[5]_write_enable = RE1_i951;
MB5_q[5]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[5]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[5]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[5] = MEMORY_SEGMENT(MB5_q[5]_data_in, MB5_q[5]_write_enable, MB5_q[5]_clock_0, , , , , , VCC, MB5_q[5]_write_address, MB5_q[5]_read_address);


--MB9_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[5] at EC8_1_A2
MB9_q[5]_data_in = KE1L6Q;
MB9_q[5]_write_enable = RE2_i951;
MB9_q[5]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[5]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[5]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[5] = MEMORY_SEGMENT(MB9_q[5]_data_in, MB9_q[5]_write_enable, MB9_q[5]_clock_0, , , , , , VCC, MB9_q[5]_write_address, MB9_q[5]_read_address);


--LE1L212 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~948 at LC9_9_A2
--operation mode is normal

LE1L212 = LE1_AnB & MB5_q[5] # !LE1_AnB & MB9_q[5];


--QE2L6Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[5]~reg0 at LC1_9_A2
--operation mode is normal

QE2L6Q_lut_out = LE1_rdaddr[5] # !LE1_rdaddr[8] & !QE2L21 & !QE2L11;
QE2L6Q = DFFE(QE2L6Q_lut_out, GLOBAL(AF1_outclock1), , , );


--LE1L312 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~949 at LC2_8_A2
--operation mode is normal

LE1L312 = !LE1L305Q & (QE2L6Q # !LE1L615Q);


--MB3_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[5] at EC4_1_O2
MB3_q[5]_data_in = XE1L11;
MB3_q[5]_write_enable = RE1_i930;
MB3_q[5]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[5]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[5]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[5] = MEMORY_SEGMENT(MB3_q[5]_data_in, MB3_q[5]_write_enable, MB3_q[5]_clock_0, , , , , , VCC, MB3_q[5]_write_address, MB3_q[5]_read_address);


--MB7_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[5] at EC1_1_A1
MB7_q[5]_data_in = XE2L11;
MB7_q[5]_write_enable = RE2_i930;
MB7_q[5]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[5]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[5]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[5] = MEMORY_SEGMENT(MB7_q[5]_data_in, MB7_q[5]_write_enable, MB7_q[5]_clock_0, , , , , , VCC, MB7_q[5]_write_address, MB7_q[5]_read_address);


--LE1L412 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~950 at LC5_9_A2
--operation mode is normal

LE1L412 = LE1L305Q & (LE1_AnB & MB3_q[5] # !LE1_AnB & MB7_q[5]);


--LE1L512 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~951 at LC4_8_A2
--operation mode is normal

LE1L512 = LE1L205Q & LE1L212 # !LE1L205Q & (LE1L312 # LE1L412);


--LE1L062 is daq:inst_daq|mem_interface:inst_mem_interface|i1504~835 at LC6_8_A2
--operation mode is normal

LE1L062 = !LE1L005Q & (LE1L105Q & LE1L112 # !LE1L105Q & LE1L512);


--RE1_header_1.trigger_word[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[5] at LC4_8_M2
--operation mode is normal

RE1_header_1.trigger_word[5]_lut_out = SE1_HEADER_data.trigger_word[5]~reg0;
RE1_header_1.trigger_word[5] = DFFE(RE1_header_1.trigger_word[5]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.trigger_word[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[5] at LC2_8_M2
--operation mode is normal

RE1_header_0.trigger_word[5]_lut_out = SE1_HEADER_data.trigger_word[5]~reg0;
RE1_header_0.trigger_word[5] = DFFE(RE1_header_0.trigger_word[5]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L162 is daq:inst_daq|mem_interface:inst_mem_interface|i1504~836 at LC6_8_M2
--operation mode is normal

LE1L162 = RE1_header_0.trigger_word[5] & (RE1_header_1.trigger_word[5] # !RE1_rd_ptr[0]) # !RE1_header_0.trigger_word[5] & RE1_header_1.trigger_word[5] & RE1_rd_ptr[0];


--RE2_header_1.trigger_word[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[5] at LC3_7_A2
--operation mode is normal

RE2_header_1.trigger_word[5]_lut_out = SE2_HEADER_data.trigger_word[5]~reg0;
RE2_header_1.trigger_word[5] = DFFE(RE2_header_1.trigger_word[5]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.trigger_word[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[5] at LC5_7_A2
--operation mode is normal

RE2_header_0.trigger_word[5]_lut_out = SE2_HEADER_data.trigger_word[5]~reg0;
RE2_header_0.trigger_word[5] = DFFE(RE2_header_0.trigger_word[5]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L262 is daq:inst_daq|mem_interface:inst_mem_interface|i1504~837 at LC6_7_A2
--operation mode is normal

LE1L262 = RE2_header_0.trigger_word[5] & (RE2_header_1.trigger_word[5] # !RE2_rd_ptr[0]) # !RE2_header_0.trigger_word[5] & RE2_rd_ptr[0] & RE2_header_1.trigger_word[5];


--LE1L362 is daq:inst_daq|mem_interface:inst_mem_interface|i1504~838 at LC1_8_A2
--operation mode is normal

LE1L362 = LE1L005Q & (LE1_AnB & LE1L162 # !LE1_AnB & LE1L262);


--JE1L85 is daq:inst_daq|ahb_master:inst_ahb_master|i333~22 at LC7_13_A2
--operation mode is normal

JE1L85 = JE1L66 & JE1L381Q & JE1L222Q & !MF1_SLAVEHREADYO;


--RE1_header_1.timestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[22] at LC8_13_A2
--operation mode is normal

RE1_header_1.timestamp[22]_lut_out = SE1_HEADER_data.timestamp[22]~reg0;
RE1_header_1.timestamp[22] = DFFE(RE1_header_1.timestamp[22]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[22] at LC5_13_A2
--operation mode is normal

RE1_header_0.timestamp[22]_lut_out = SE1_HEADER_data.timestamp[22]~reg0;
RE1_header_0.timestamp[22] = DFFE(RE1_header_0.timestamp[22]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L202 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~945 at LC1_12_A2
--operation mode is normal

LE1L202 = RE1_header_0.timestamp[22] & (RE1_header_1.timestamp[22] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[22] & RE1_rd_ptr[0] & RE1_header_1.timestamp[22];


--RE2_header_1.timestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[22] at LC3_11_A2
--operation mode is normal

RE2_header_1.timestamp[22]_lut_out = SE2_HEADER_data.timestamp[22]~reg0;
RE2_header_1.timestamp[22] = DFFE(RE2_header_1.timestamp[22]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[22] at LC7_11_A2
--operation mode is normal

RE2_header_0.timestamp[22]_lut_out = SE2_HEADER_data.timestamp[22]~reg0;
RE2_header_0.timestamp[22] = DFFE(RE2_header_0.timestamp[22]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L302 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~946 at LC2_11_A2
--operation mode is normal

LE1L302 = RE2_header_1.timestamp[22] & (RE2_header_0.timestamp[22] # RE2_rd_ptr[0]) # !RE2_header_1.timestamp[22] & RE2_header_0.timestamp[22] & !RE2_rd_ptr[0];


--LE1L402 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~947 at LC6_11_A2
--operation mode is normal

LE1L402 = LE1_AnB & LE1L202 # !LE1_AnB & LE1L302;


--MB5_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[6] at EC7_1_L2
MB5_q[6]_data_in = KE1L7Q;
MB5_q[6]_write_enable = RE1_i951;
MB5_q[6]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[6]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[6]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[6] = MEMORY_SEGMENT(MB5_q[6]_data_in, MB5_q[6]_write_enable, MB5_q[6]_clock_0, , , , , , VCC, MB5_q[6]_write_address, MB5_q[6]_read_address);


--MB9_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[6] at EC1_1_A2
MB9_q[6]_data_in = KE1L7Q;
MB9_q[6]_write_enable = RE2_i951;
MB9_q[6]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[6]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[6]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[6] = MEMORY_SEGMENT(MB9_q[6]_data_in, MB9_q[6]_write_enable, MB9_q[6]_clock_0, , , , , , VCC, MB9_q[6]_write_address, MB9_q[6]_read_address);


--LE1L502 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~948 at LC2_12_A2
--operation mode is normal

LE1L502 = LE1_AnB & MB5_q[6] # !LE1_AnB & MB9_q[6];


--QE2L7Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[6]~reg0 at LC5_10_A2
--operation mode is normal

QE2L7Q_lut_out = LE1_rdaddr[6] # !QE2L21 & !QE2L11 & !LE1_rdaddr[8];
QE2L7Q = DFFE(QE2L7Q_lut_out, GLOBAL(AF1_outclock1), , , );


--LE1L602 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~949 at LC9_13_A2
--operation mode is normal

LE1L602 = !LE1L305Q & (QE2L7Q # !LE1L615Q);


--MB3_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[6] at EC2_1_O2
MB3_q[6]_data_in = XE1L31;
MB3_q[6]_write_enable = RE1_i930;
MB3_q[6]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[6]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[6]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[6] = MEMORY_SEGMENT(MB3_q[6]_data_in, MB3_q[6]_write_enable, MB3_q[6]_clock_0, , , , , , VCC, MB3_q[6]_write_address, MB3_q[6]_read_address);


--MB7_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[6] at EC3_1_A1
MB7_q[6]_data_in = XE2L31;
MB7_q[6]_write_enable = RE2_i930;
MB7_q[6]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[6]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[6]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[6] = MEMORY_SEGMENT(MB7_q[6]_data_in, MB7_q[6]_write_enable, MB7_q[6]_clock_0, , , , , , VCC, MB7_q[6]_write_address, MB7_q[6]_read_address);


--LE1L702 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~950 at LC2_13_A2
--operation mode is normal

LE1L702 = LE1L305Q & (LE1_AnB & MB3_q[6] # !LE1_AnB & MB7_q[6]);


--LE1L802 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~951 at LC6_12_A2
--operation mode is normal

LE1L802 = LE1L205Q & LE1L502 # !LE1L205Q & (LE1L602 # LE1L702);


--LE1L652 is daq:inst_daq|mem_interface:inst_mem_interface|i1503~835 at LC10_12_A2
--operation mode is normal

LE1L652 = !LE1L005Q & (LE1L105Q & LE1L402 # !LE1L105Q & LE1L802);


--RE1_header_1.trigger_word[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[6] at LC1_13_A2
--operation mode is normal

RE1_header_1.trigger_word[6]_lut_out = SE1_HEADER_data.trigger_word[6]~reg0;
RE1_header_1.trigger_word[6] = DFFE(RE1_header_1.trigger_word[6]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.trigger_word[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[6] at LC3_13_A2
--operation mode is normal

RE1_header_0.trigger_word[6]_lut_out = SE1_HEADER_data.trigger_word[6]~reg0;
RE1_header_0.trigger_word[6] = DFFE(RE1_header_0.trigger_word[6]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L752 is daq:inst_daq|mem_interface:inst_mem_interface|i1503~836 at LC7_12_A2
--operation mode is normal

LE1L752 = RE1_header_0.trigger_word[6] & (RE1_header_1.trigger_word[6] # !RE1_rd_ptr[0]) # !RE1_header_0.trigger_word[6] & RE1_rd_ptr[0] & RE1_header_1.trigger_word[6];


--RE2_header_1.trigger_word[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[6] at LC9_11_A2
--operation mode is normal

RE2_header_1.trigger_word[6]_lut_out = SE2_HEADER_data.trigger_word[6]~reg0;
RE2_header_1.trigger_word[6] = DFFE(RE2_header_1.trigger_word[6]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.trigger_word[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[6] at LC4_11_A2
--operation mode is normal

RE2_header_0.trigger_word[6]_lut_out = SE2_HEADER_data.trigger_word[6]~reg0;
RE2_header_0.trigger_word[6] = DFFE(RE2_header_0.trigger_word[6]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L852 is daq:inst_daq|mem_interface:inst_mem_interface|i1503~837 at LC8_11_A2
--operation mode is normal

LE1L852 = RE2_rd_ptr[0] & RE2_header_1.trigger_word[6] # !RE2_rd_ptr[0] & RE2_header_0.trigger_word[6];


--LE1L952 is daq:inst_daq|mem_interface:inst_mem_interface|i1503~838 at LC5_12_A2
--operation mode is normal

LE1L952 = LE1L005Q & (LE1_AnB & LE1L752 # !LE1_AnB & LE1L852);


--JE1L65 is daq:inst_daq|ahb_master:inst_ahb_master|i331~22 at LC3_14_A2
--operation mode is normal

JE1L65 = JE1L66 & JE1L322Q & !MF1_SLAVEHREADYO & JE1L381Q;


--RE1_header_1.timestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[23] at LC6_13_A2
--operation mode is normal

RE1_header_1.timestamp[23]_lut_out = SE1_HEADER_data.timestamp[23]~reg0;
RE1_header_1.timestamp[23] = DFFE(RE1_header_1.timestamp[23]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[23] at LC4_13_A2
--operation mode is normal

RE1_header_0.timestamp[23]_lut_out = SE1_HEADER_data.timestamp[23]~reg0;
RE1_header_0.timestamp[23] = DFFE(RE1_header_0.timestamp[23]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L591 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~945 at LC10_13_A2
--operation mode is normal

LE1L591 = RE1_header_1.timestamp[23] & (RE1_rd_ptr[0] # RE1_header_0.timestamp[23]) # !RE1_header_1.timestamp[23] & !RE1_rd_ptr[0] & RE1_header_0.timestamp[23];


--RE2_header_1.timestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[23] at LC9_15_A2
--operation mode is normal

RE2_header_1.timestamp[23]_lut_out = SE2_HEADER_data.timestamp[23]~reg0;
RE2_header_1.timestamp[23] = DFFE(RE2_header_1.timestamp[23]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[23] at LC5_15_A2
--operation mode is normal

RE2_header_0.timestamp[23]_lut_out = SE2_HEADER_data.timestamp[23]~reg0;
RE2_header_0.timestamp[23] = DFFE(RE2_header_0.timestamp[23]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L691 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~946 at LC10_14_A2
--operation mode is normal

LE1L691 = RE2_header_1.timestamp[23] & (RE2_rd_ptr[0] # RE2_header_0.timestamp[23]) # !RE2_header_1.timestamp[23] & !RE2_rd_ptr[0] & RE2_header_0.timestamp[23];


--LE1L791 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~947 at LC9_14_A2
--operation mode is normal

LE1L791 = LE1_AnB & LE1L591 # !LE1_AnB & LE1L691;


--MB5_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[7] at EC4_1_L2
MB5_q[7]_data_in = KE1L8Q;
MB5_q[7]_write_enable = RE1_i951;
MB5_q[7]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[7]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[7]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[7] = MEMORY_SEGMENT(MB5_q[7]_data_in, MB5_q[7]_write_enable, MB5_q[7]_clock_0, , , , , , VCC, MB5_q[7]_write_address, MB5_q[7]_read_address);


--MB9_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[7] at EC2_1_A2
MB9_q[7]_data_in = KE1L8Q;
MB9_q[7]_write_enable = RE2_i951;
MB9_q[7]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[7]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[7]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[7] = MEMORY_SEGMENT(MB9_q[7]_data_in, MB9_q[7]_write_enable, MB9_q[7]_clock_0, , , , , , VCC, MB9_q[7]_write_address, MB9_q[7]_read_address);


--LE1L891 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~948 at LC5_16_A2
--operation mode is normal

LE1L891 = MB9_q[7] & (MB5_q[7] # !LE1_AnB) # !MB9_q[7] & LE1_AnB & MB5_q[7];


--QE2L8Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[7]~reg0 at LC1_15_M2
--operation mode is normal

QE2L8Q_lut_out = LE1_rdaddr[7] # !LE1_rdaddr[8] & !QE2L21 & !QE2L11;
QE2L8Q = DFFE(QE2L8Q_lut_out, GLOBAL(AF1_outclock1), , , );


--LE1L991 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~949 at LC3_16_A2
--operation mode is normal

LE1L991 = !LE1L305Q & (QE2L8Q # !LE1L615Q);


--MB3_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[7] at EC1_1_O2
MB3_q[7]_data_in = XE1L51;
MB3_q[7]_write_enable = RE1_i930;
MB3_q[7]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[7]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[7]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[7] = MEMORY_SEGMENT(MB3_q[7]_data_in, MB3_q[7]_write_enable, MB3_q[7]_clock_0, , , , , , VCC, MB3_q[7]_write_address, MB3_q[7]_read_address);


--MB7_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[7] at EC4_1_A1
MB7_q[7]_data_in = XE2L51;
MB7_q[7]_write_enable = RE2_i930;
MB7_q[7]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[7]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[7]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[7] = MEMORY_SEGMENT(MB7_q[7]_data_in, MB7_q[7]_write_enable, MB7_q[7]_clock_0, , , , , , VCC, MB7_q[7]_write_address, MB7_q[7]_read_address);


--LE1L002 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~950 at LC6_16_A2
--operation mode is normal

LE1L002 = LE1L305Q & (LE1_AnB & MB3_q[7] # !LE1_AnB & MB7_q[7]);


--LE1L102 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~951 at LC6_15_A2
--operation mode is normal

LE1L102 = LE1L205Q & LE1L891 # !LE1L205Q & (LE1L991 # LE1L002);


--LE1L252 is daq:inst_daq|mem_interface:inst_mem_interface|i1502~835 at LC2_14_A2
--operation mode is normal

LE1L252 = !LE1L005Q & (LE1L105Q & LE1L791 # !LE1L105Q & LE1L102);


--RE1_header_1.trigger_word[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[7] at LC6_11_E2
--operation mode is normal

RE1_header_1.trigger_word[7]_lut_out = SE1_HEADER_data.trigger_word[7]~reg0;
RE1_header_1.trigger_word[7] = DFFE(RE1_header_1.trigger_word[7]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.trigger_word[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[7] at LC1_11_E2
--operation mode is normal

RE1_header_0.trigger_word[7]_lut_out = SE1_HEADER_data.trigger_word[7]~reg0;
RE1_header_0.trigger_word[7] = DFFE(RE1_header_0.trigger_word[7]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L352 is daq:inst_daq|mem_interface:inst_mem_interface|i1502~836 at LC6_10_E2
--operation mode is normal

LE1L352 = RE1_header_0.trigger_word[7] & (RE1_header_1.trigger_word[7] # !RE1_rd_ptr[0]) # !RE1_header_0.trigger_word[7] & RE1_rd_ptr[0] & RE1_header_1.trigger_word[7];


--RE2_header_1.trigger_word[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[7] at LC7_15_A2
--operation mode is normal

RE2_header_1.trigger_word[7]_lut_out = SE2_HEADER_data.trigger_word[7]~reg0;
RE2_header_1.trigger_word[7] = DFFE(RE2_header_1.trigger_word[7]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.trigger_word[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[7] at LC8_15_A2
--operation mode is normal

RE2_header_0.trigger_word[7]_lut_out = SE2_HEADER_data.trigger_word[7]~reg0;
RE2_header_0.trigger_word[7] = DFFE(RE2_header_0.trigger_word[7]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L452 is daq:inst_daq|mem_interface:inst_mem_interface|i1502~837 at LC4_15_A2
--operation mode is normal

LE1L452 = RE2_header_1.trigger_word[7] & (RE2_rd_ptr[0] # RE2_header_0.trigger_word[7]) # !RE2_header_1.trigger_word[7] & !RE2_rd_ptr[0] & RE2_header_0.trigger_word[7];


--LE1L552 is daq:inst_daq|mem_interface:inst_mem_interface|i1502~838 at LC1_14_A2
--operation mode is normal

LE1L552 = LE1L005Q & (LE1_AnB & LE1L352 # !LE1_AnB & LE1L452);


--RE1_header_1.ATWDavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDavail at LC3_5_H2
--operation mode is normal

RE1_header_1.ATWDavail_lut_out = !SE1_eventtype[0] & !K1_DAQ_ctrl_local.DAQ_mode[1] & !K1_DAQ_ctrl_local.DAQ_mode[0];
RE1_header_1.ATWDavail = DFFE(RE1_header_1.ATWDavail_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.ATWDavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDavail at LC9_5_H2
--operation mode is normal

RE1_header_0.ATWDavail_lut_out = !SE1_eventtype[0] & !K1_DAQ_ctrl_local.DAQ_mode[1] & !K1_DAQ_ctrl_local.DAQ_mode[0];
RE1_header_0.ATWDavail = DFFE(RE1_header_0.ATWDavail_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L43 is daq:inst_daq|mem_interface:inst_mem_interface|i843~205 at LC2_5_H2
--operation mode is normal

LE1L43 = LE1_AnB & (RE1_rd_ptr[0] & RE1_header_1.ATWDavail # !RE1_rd_ptr[0] & RE1_header_0.ATWDavail);


--RE2_header_1.ATWDavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDavail at LC9_6_H2
--operation mode is normal

RE2_header_1.ATWDavail_lut_out = !SE2_eventtype[0] & !K1_DAQ_ctrl_local.DAQ_mode[1] & !K1_DAQ_ctrl_local.DAQ_mode[0];
RE2_header_1.ATWDavail = DFFE(RE2_header_1.ATWDavail_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.ATWDavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDavail at LC7_6_H2
--operation mode is normal

RE2_header_0.ATWDavail_lut_out = !SE2_eventtype[0] & !K1_DAQ_ctrl_local.DAQ_mode[1] & !K1_DAQ_ctrl_local.DAQ_mode[0];
RE2_header_0.ATWDavail = DFFE(RE2_header_0.ATWDavail_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L53 is daq:inst_daq|mem_interface:inst_mem_interface|i843~206 at LC10_6_H2
--operation mode is normal

LE1L53 = !LE1_AnB & (RE2_rd_ptr[0] & RE2_header_1.ATWDavail # !RE2_rd_ptr[0] & RE2_header_0.ATWDavail);


--LE1L63 is daq:inst_daq|mem_interface:inst_mem_interface|i843~207 at LC8_5_H2
--operation mode is normal

LE1L63 = LE1L43 # LE1L53;


--RE1_header_1.ATWDsize[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDsize[0] at LC2_9_H2
--operation mode is normal

RE1_header_1.ATWDsize[0]_lut_out = VE1L51Q;
RE1_header_1.ATWDsize[0] = DFFE(RE1_header_1.ATWDsize[0]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.ATWDsize[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDsize[0] at LC7_9_H2
--operation mode is normal

RE1_header_0.ATWDsize[0]_lut_out = VE1L51Q;
RE1_header_0.ATWDsize[0] = DFFE(RE1_header_0.ATWDsize[0]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L34 is daq:inst_daq|mem_interface:inst_mem_interface|i846~203 at LC3_9_H2
--operation mode is normal

LE1L34 = RE1_header_1.ATWDsize[0] & (RE1_header_0.ATWDsize[0] # RE1_rd_ptr[0]) # !RE1_header_1.ATWDsize[0] & RE1_header_0.ATWDsize[0] & !RE1_rd_ptr[0];


--RE2_header_1.ATWDsize[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDsize[0] at LC2_10_H2
--operation mode is normal

RE2_header_1.ATWDsize[0]_lut_out = VE2L51Q;
RE2_header_1.ATWDsize[0] = DFFE(RE2_header_1.ATWDsize[0]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.ATWDsize[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDsize[0] at LC9_10_H2
--operation mode is normal

RE2_header_0.ATWDsize[0]_lut_out = VE2L51Q;
RE2_header_0.ATWDsize[0] = DFFE(RE2_header_0.ATWDsize[0]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L44 is daq:inst_daq|mem_interface:inst_mem_interface|i846~204 at LC4_10_H2
--operation mode is normal

LE1L44 = RE2_header_1.ATWDsize[0] & (RE2_header_0.ATWDsize[0] # RE2_rd_ptr[0]) # !RE2_header_1.ATWDsize[0] & RE2_header_0.ATWDsize[0] & !RE2_rd_ptr[0];


--LE1L54 is daq:inst_daq|mem_interface:inst_mem_interface|i846~205 at LC8_9_H2
--operation mode is normal

LE1L54 = LE1_AnB & LE1L34 # !LE1_AnB & LE1L44;


--RE1_header_1.FADCavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.FADCavail at LC1_8_H2
--operation mode is normal

RE1_header_1.FADCavail_lut_out = !SE1_eventtype[0] & !K1_DAQ_ctrl_local.DAQ_mode[1];
RE1_header_1.FADCavail = DFFE(RE1_header_1.FADCavail_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.FADCavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.FADCavail at LC8_7_H2
--operation mode is normal

RE1_header_0.FADCavail_lut_out = !K1_DAQ_ctrl_local.DAQ_mode[1] & !SE1_eventtype[0];
RE1_header_0.FADCavail = DFFE(RE1_header_0.FADCavail_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L73 is daq:inst_daq|mem_interface:inst_mem_interface|i844~199 at LC9_7_H2
--operation mode is normal

LE1L73 = LE1_AnB & (RE1_rd_ptr[0] & RE1_header_1.FADCavail # !RE1_rd_ptr[0] & RE1_header_0.FADCavail);


--RE2_header_1.FADCavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.FADCavail at LC2_6_H2
--operation mode is normal

RE2_header_1.FADCavail_lut_out = !K1_DAQ_ctrl_local.DAQ_mode[1] & !SE2_eventtype[0];
RE2_header_1.FADCavail = DFFE(RE2_header_1.FADCavail_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.FADCavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.FADCavail at LC5_6_H2
--operation mode is normal

RE2_header_0.FADCavail_lut_out = !K1_DAQ_ctrl_local.DAQ_mode[1] & !SE2_eventtype[0];
RE2_header_0.FADCavail = DFFE(RE2_header_0.FADCavail_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L83 is daq:inst_daq|mem_interface:inst_mem_interface|i844~200 at LC10_7_H2
--operation mode is normal

LE1L83 = !LE1_AnB & (RE2_rd_ptr[0] & RE2_header_1.FADCavail # !RE2_rd_ptr[0] & RE2_header_0.FADCavail);


--JE1L94 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1528 at LC4_7_H2
--operation mode is normal

JE1L94 = LE1L994Q & (LE1L83 # LE1L73);


--RE1_header_1.timestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[24] at LC9_2_H2
--operation mode is normal

RE1_header_1.timestamp[24]_lut_out = SE1_HEADER_data.timestamp[24]~reg0;
RE1_header_1.timestamp[24] = DFFE(RE1_header_1.timestamp[24]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[24] at LC5_2_H2
--operation mode is normal

RE1_header_0.timestamp[24]_lut_out = SE1_HEADER_data.timestamp[24]~reg0;
RE1_header_0.timestamp[24] = DFFE(RE1_header_0.timestamp[24]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L881 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~808 at LC1_2_H2
--operation mode is normal

LE1L881 = RE1_header_0.timestamp[24] & (RE1_header_1.timestamp[24] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[24] & RE1_header_1.timestamp[24] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[24] at LC1_10_H2
--operation mode is normal

RE2_header_1.timestamp[24]_lut_out = SE2_HEADER_data.timestamp[24]~reg0;
RE2_header_1.timestamp[24] = DFFE(RE2_header_1.timestamp[24]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[24] at LC8_10_H2
--operation mode is normal

RE2_header_0.timestamp[24]_lut_out = SE2_HEADER_data.timestamp[24]~reg0;
RE2_header_0.timestamp[24] = DFFE(RE2_header_0.timestamp[24]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L981 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~809 at LC10_10_H2
--operation mode is normal

LE1L981 = RE2_header_0.timestamp[24] & (RE2_header_1.timestamp[24] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[24] & RE2_header_1.timestamp[24] & RE2_rd_ptr[0];


--LE1L091 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~810 at LC3_2_H2
--operation mode is normal

LE1L091 = LE1_AnB & LE1L881 # !LE1_AnB & LE1L981;


--MB5_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[8] at EC6_1_L2
MB5_q[8]_data_in = KE1L9Q;
MB5_q[8]_write_enable = RE1_i951;
MB5_q[8]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[8]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[8]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[8] = MEMORY_SEGMENT(MB5_q[8]_data_in, MB5_q[8]_write_enable, MB5_q[8]_clock_0, , , , , , VCC, MB5_q[8]_write_address, MB5_q[8]_read_address);


--MB9_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[8] at EC6_1_A2
MB9_q[8]_data_in = KE1L9Q;
MB9_q[8]_write_enable = RE2_i951;
MB9_q[8]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[8]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[8]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[8] = MEMORY_SEGMENT(MB9_q[8]_data_in, MB9_q[8]_write_enable, MB9_q[8]_clock_0, , , , , , VCC, MB9_q[8]_write_address, MB9_q[8]_read_address);


--LE1L191 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~811 at LC10_9_H2
--operation mode is normal

LE1L191 = LE1_AnB & MB5_q[8] # !LE1_AnB & MB9_q[8];


--QE2L9Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[8]~reg0 at LC3_8_H2
--operation mode is normal

QE2L9Q_lut_out = LE1_rdaddr[8];
QE2L9Q = DFFE(QE2L9Q_lut_out, GLOBAL(AF1_outclock1), , , );


--LE1L291 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~812 at LC2_8_H2
--operation mode is normal

LE1L291 = !LE1L305Q & (QE2L9Q # !LE1L615Q);


--MB3_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[8] at EC2_1_H2
MB3_q[8]_data_in = XE1L71;
MB3_q[8]_write_enable = RE1_i930;
MB3_q[8]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[8]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[8]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[8] = MEMORY_SEGMENT(MB3_q[8]_data_in, MB3_q[8]_write_enable, MB3_q[8]_clock_0, , , , , , VCC, MB3_q[8]_write_address, MB3_q[8]_read_address);


--MB7_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[8] at EC3_1_H1
MB7_q[8]_data_in = XE2L71;
MB7_q[8]_write_enable = RE2_i930;
MB7_q[8]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[8]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[8]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[8] = MEMORY_SEGMENT(MB7_q[8]_data_in, MB7_q[8]_write_enable, MB7_q[8]_clock_0, , , , , , VCC, MB7_q[8]_write_address, MB7_q[8]_read_address);


--LE1L391 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~813 at LC5_8_H2
--operation mode is normal

LE1L391 = LE1L305Q & (LE1_AnB & MB3_q[8] # !LE1_AnB & MB7_q[8]);


--LE1L491 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~814 at LC6_8_H2
--operation mode is normal

LE1L491 = LE1L205Q & LE1L191 # !LE1L205Q & (LE1L291 # LE1L391);


--JE1L45 is daq:inst_daq|ahb_master:inst_ahb_master|i329~1453 at LC4_8_H2
--operation mode is normal

JE1L45 = LE1L963 & (LE1L105Q & LE1L091 # !LE1L105Q & LE1L491);


--JE1L55 is daq:inst_daq|ahb_master:inst_ahb_master|i329~1454 at LC5_7_H2
--operation mode is normal

JE1L55 = JE1L35 # !LE1L894Q & (JE1L94 # JE1L45);


--LE1L93 is daq:inst_daq|mem_interface:inst_mem_interface|i844~201 at LC6_7_H2
--operation mode is normal

LE1L93 = LE1L83 # LE1L73;


--LE1L973 is daq:inst_daq|mem_interface:inst_mem_interface|i1566~1134 at LC10_5_H2
--operation mode is normal

LE1L973 = LE1L894Q & (LE1L53 # LE1L43) # !LE1L894Q & !LE1L994Q;


--RE1_header_1.ATWDsize[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDsize[1] at LC2_12_H2
--operation mode is normal

RE1_header_1.ATWDsize[1]_lut_out = VE1L61Q;
RE1_header_1.ATWDsize[1] = DFFE(RE1_header_1.ATWDsize[1]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.ATWDsize[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDsize[1] at LC1_12_H2
--operation mode is normal

RE1_header_0.ATWDsize[1]_lut_out = VE1L61Q;
RE1_header_0.ATWDsize[1] = DFFE(RE1_header_0.ATWDsize[1]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L04 is daq:inst_daq|mem_interface:inst_mem_interface|i845~203 at LC9_12_H2
--operation mode is normal

LE1L04 = LE1_AnB & (RE1_rd_ptr[0] & RE1_header_1.ATWDsize[1] # !RE1_rd_ptr[0] & RE1_header_0.ATWDsize[1]);


--RE2_header_1.ATWDsize[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDsize[1] at LC3_11_H2
--operation mode is normal

RE2_header_1.ATWDsize[1]_lut_out = VE2L61Q;
RE2_header_1.ATWDsize[1] = DFFE(RE2_header_1.ATWDsize[1]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.ATWDsize[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDsize[1] at LC4_11_H2
--operation mode is normal

RE2_header_0.ATWDsize[1]_lut_out = VE2L61Q;
RE2_header_0.ATWDsize[1] = DFFE(RE2_header_0.ATWDsize[1]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L14 is daq:inst_daq|mem_interface:inst_mem_interface|i845~204 at LC7_11_H2
--operation mode is normal

LE1L14 = !LE1_AnB & (RE2_rd_ptr[0] & RE2_header_1.ATWDsize[1] # !RE2_rd_ptr[0] & RE2_header_0.ATWDsize[1]);


--LE1L24 is daq:inst_daq|mem_interface:inst_mem_interface|i845~205 at LC9_11_H2
--operation mode is normal

LE1L24 = LE1L04 # LE1L14;


--LE1L083 is daq:inst_daq|mem_interface:inst_mem_interface|i1566~1135 at LC4_14_H2
--operation mode is normal

LE1L083 = LE1L894Q & (LE1L54 $ LE1L24 $ LE1L93);


--LE1L183 is daq:inst_daq|mem_interface:inst_mem_interface|i1566~1136 at LC6_14_H2
--operation mode is normal

LE1L183 = !LE1L005Q & !LE1L894Q;


--RE1_header_1.timestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[25] at LC4_15_H2
--operation mode is normal

RE1_header_1.timestamp[25]_lut_out = SE1_HEADER_data.timestamp[25]~reg0;
RE1_header_1.timestamp[25] = DFFE(RE1_header_1.timestamp[25]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[25] at LC1_16_H2
--operation mode is normal

RE1_header_0.timestamp[25]_lut_out = SE1_HEADER_data.timestamp[25]~reg0;
RE1_header_0.timestamp[25] = DFFE(RE1_header_0.timestamp[25]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L281 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~963 at LC7_15_H2
--operation mode is normal

LE1L281 = RE1_header_0.timestamp[25] & (RE1_header_1.timestamp[25] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[25] & RE1_header_1.timestamp[25] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[25] at LC1_5_B2
--operation mode is normal

RE2_header_1.timestamp[25]_lut_out = SE2_HEADER_data.timestamp[25]~reg0;
RE2_header_1.timestamp[25] = DFFE(RE2_header_1.timestamp[25]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[25] at LC9_5_B2
--operation mode is normal

RE2_header_0.timestamp[25]_lut_out = SE2_HEADER_data.timestamp[25]~reg0;
RE2_header_0.timestamp[25] = DFFE(RE2_header_0.timestamp[25]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L381 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~964 at LC10_5_B2
--operation mode is normal

LE1L381 = RE2_header_0.timestamp[25] & (RE2_header_1.timestamp[25] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[25] & RE2_header_1.timestamp[25] & RE2_rd_ptr[0];


--LE1L481 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~965 at LC9_14_H2
--operation mode is normal

LE1L481 = LE1L281 & (LE1_AnB # LE1L381) # !LE1L281 & !LE1_AnB & LE1L381;


--MB5_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[9] at EC6_1_K2
MB5_q[9]_data_in = KE1L01Q;
MB5_q[9]_write_enable = RE1_i951;
MB5_q[9]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[9]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[9]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[9] = MEMORY_SEGMENT(MB5_q[9]_data_in, MB5_q[9]_write_enable, MB5_q[9]_clock_0, , , , , , VCC, MB5_q[9]_write_address, MB5_q[9]_read_address);


--MB9_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[9] at EC4_1_E2
MB9_q[9]_data_in = KE1L01Q;
MB9_q[9]_write_enable = RE2_i951;
MB9_q[9]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[9]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[9]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[9] = MEMORY_SEGMENT(MB9_q[9]_data_in, MB9_q[9]_write_enable, MB9_q[9]_clock_0, , , , , , VCC, MB9_q[9]_write_address, MB9_q[9]_read_address);


--LE1L581 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~966 at LC1_14_H2
--operation mode is normal

LE1L581 = MB5_q[9] & (LE1_AnB # MB9_q[9]) # !MB5_q[9] & !LE1_AnB & MB9_q[9];


--QE2L01Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[24]~reg0 at LC3_2_D2
--operation mode is normal

QE2L01Q_lut_out = QE2L21 # LE1_rdaddr[8] # QE2L11;
QE2L01Q = DFFE(QE2L01Q_lut_out, GLOBAL(AF1_outclock1), , , );


--LE1L35 is daq:inst_daq|mem_interface:inst_mem_interface|i1401~141 at LC4_13_D2
--operation mode is normal

LE1L35 = !LE1L305Q & (!LE1L615Q # !QE2L01Q);


--MB3_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[9] at EC3_1_O2
MB3_q[9]_data_in = XE1L91;
MB3_q[9]_write_enable = RE1_i930;
MB3_q[9]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[9]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[9]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[9] = MEMORY_SEGMENT(MB3_q[9]_data_in, MB3_q[9]_write_enable, MB3_q[9]_clock_0, , , , , , VCC, MB3_q[9]_write_address, MB3_q[9]_read_address);


--MB7_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[9] at EC2_1_A1
MB7_q[9]_data_in = XE2L91;
MB7_q[9]_write_enable = RE2_i930;
MB7_q[9]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[9]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[9]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[9] = MEMORY_SEGMENT(MB7_q[9]_data_in, MB7_q[9]_write_enable, MB7_q[9]_clock_0, , , , , , VCC, MB7_q[9]_write_address, MB7_q[9]_read_address);


--LE1L681 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~967 at LC10_14_H2
--operation mode is normal

LE1L681 = LE1L305Q & (LE1_AnB & MB3_q[9] # !LE1_AnB & MB7_q[9]);


--LE1L781 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~968 at LC8_14_H2
--operation mode is normal

LE1L781 = LE1L205Q & LE1L581 # !LE1L205Q & (LE1L35 # LE1L681);


--LE1L283 is daq:inst_daq|mem_interface:inst_mem_interface|i1566~1137 at LC2_14_H2
--operation mode is normal

LE1L283 = LE1L183 & (LE1L105Q & LE1L481 # !LE1L105Q & LE1L781);


--LE1L383 is daq:inst_daq|mem_interface:inst_mem_interface|i1566~1138 at LC5_14_H2
--operation mode is normal

LE1L383 = LE1L973 & (LE1L083 # LE1L283) # !LE1L973 & LE1L93;


--LE1L483 is daq:inst_daq|mem_interface:inst_mem_interface|i1566~1139 at LC5_5_H2
--operation mode is normal

LE1L483 = LE1L894Q & (LE1L53 # LE1L43);


--JE1L05 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1529 at LC3_7_H2
--operation mode is normal

JE1L05 = LE1L483 & (LE1L93 & (LE1L54 # LE1L24) # !LE1L93 & LE1L54 & LE1L24);


--RE1_header_1.timestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[26] at LC5_11_E2
--operation mode is normal

RE1_header_1.timestamp[26]_lut_out = SE1_HEADER_data.timestamp[26]~reg0;
RE1_header_1.timestamp[26] = DFFE(RE1_header_1.timestamp[26]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[26] at LC7_11_E2
--operation mode is normal

RE1_header_0.timestamp[26]_lut_out = SE1_HEADER_data.timestamp[26]~reg0;
RE1_header_0.timestamp[26] = DFFE(RE1_header_0.timestamp[26]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L671 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~948 at LC10_10_E2
--operation mode is normal

LE1L671 = RE1_header_0.timestamp[26] & (RE1_header_1.timestamp[26] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[26] & RE1_rd_ptr[0] & RE1_header_1.timestamp[26];


--RE2_header_1.timestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[26] at LC3_5_B2
--operation mode is normal

RE2_header_1.timestamp[26]_lut_out = SE2_HEADER_data.timestamp[26]~reg0;
RE2_header_1.timestamp[26] = DFFE(RE2_header_1.timestamp[26]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[26] at LC5_5_B2
--operation mode is normal

RE2_header_0.timestamp[26]_lut_out = SE2_HEADER_data.timestamp[26]~reg0;
RE2_header_0.timestamp[26] = DFFE(RE2_header_0.timestamp[26]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L771 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~949 at LC7_5_B2
--operation mode is normal

LE1L771 = RE2_header_0.timestamp[26] & (RE2_header_1.timestamp[26] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[26] & RE2_header_1.timestamp[26] & RE2_rd_ptr[0];


--LE1L871 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~950 at LC8_10_E2
--operation mode is normal

LE1L871 = LE1_AnB & LE1L671 # !LE1_AnB & LE1L771;


--MB5_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[10] at EC3_1_K2
MB5_q[10]_data_in = KE1L11Q;
MB5_q[10]_write_enable = RE1_i951;
MB5_q[10]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[10]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[10]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[10] = MEMORY_SEGMENT(MB5_q[10]_data_in, MB5_q[10]_write_enable, MB5_q[10]_clock_0, , , , , , VCC, MB5_q[10]_write_address, MB5_q[10]_read_address);


--MB9_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[10] at EC6_1_E2
MB9_q[10]_data_in = KE1L11Q;
MB9_q[10]_write_enable = RE2_i951;
MB9_q[10]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[10]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[10]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[10] = MEMORY_SEGMENT(MB9_q[10]_data_in, MB9_q[10]_write_enable, MB9_q[10]_clock_0, , , , , , VCC, MB9_q[10]_write_address, MB9_q[10]_read_address);


--LE1L971 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~951 at LC4_11_E2
--operation mode is normal

LE1L971 = LE1_AnB & MB5_q[10] # !LE1_AnB & MB9_q[10];


--MB3_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[10] at EC3_1_I2
MB3_q[10]_data_in = ~GND;
MB3_q[10]_write_enable = RE1_i930;
MB3_q[10]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[10]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[10]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[10] = MEMORY_SEGMENT(MB3_q[10]_data_in, MB3_q[10]_write_enable, MB3_q[10]_clock_0, , , , , , VCC, MB3_q[10]_write_address, MB3_q[10]_read_address);


--MB7_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[10] at EC3_1_E1
MB7_q[10]_data_in = ~GND;
MB7_q[10]_write_enable = RE2_i930;
MB7_q[10]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[10]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[10]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[10] = MEMORY_SEGMENT(MB7_q[10]_data_in, MB7_q[10]_write_enable, MB7_q[10]_clock_0, , , , , , VCC, MB7_q[10]_write_address, MB7_q[10]_read_address);


--LE1L081 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~952 at LC3_12_E2
--operation mode is normal

LE1L081 = LE1L305Q & (LE1_AnB & MB3_q[10] # !LE1_AnB & MB7_q[10]);


--LE1L181 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~953 at LC10_11_E2
--operation mode is normal

LE1L181 = LE1L205Q & LE1L971 # !LE1L205Q & (LE1L35 # LE1L081);


--JE1L15 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1530 at LC4_10_E2
--operation mode is normal

JE1L15 = LE1L963 & (LE1L105Q & LE1L871 # !LE1L105Q & LE1L181);


--JE1L25 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1531 at LC2_10_E2
--operation mode is normal

JE1L25 = JE1L05 # !LE1L894Q & (JE1L94 # JE1L15);


--JE1L74 is daq:inst_daq|ahb_master:inst_ahb_master|i323~22 at LC9_14_E2
--operation mode is normal

JE1L74 = JE1L381Q & JE1L722Q & !MF1_SLAVEHREADYO & JE1L66;


--RE1_header_1.timestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[27] at LC3_4_E2
--operation mode is normal

RE1_header_1.timestamp[27]_lut_out = SE1_HEADER_data.timestamp[27]~reg0;
RE1_header_1.timestamp[27] = DFFE(RE1_header_1.timestamp[27]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[27] at LC5_4_E2
--operation mode is normal

RE1_header_0.timestamp[27]_lut_out = SE1_HEADER_data.timestamp[27]~reg0;
RE1_header_0.timestamp[27] = DFFE(RE1_header_0.timestamp[27]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L071 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~1064 at LC6_4_E2
--operation mode is normal

LE1L071 = RE1_header_0.timestamp[27] & (RE1_header_1.timestamp[27] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[27] & RE1_header_1.timestamp[27] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[27] at LC4_5_E2
--operation mode is normal

RE2_header_1.timestamp[27]_lut_out = SE2_HEADER_data.timestamp[27]~reg0;
RE2_header_1.timestamp[27] = DFFE(RE2_header_1.timestamp[27]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[27] at LC10_5_E2
--operation mode is normal

RE2_header_0.timestamp[27]_lut_out = SE2_HEADER_data.timestamp[27]~reg0;
RE2_header_0.timestamp[27] = DFFE(RE2_header_0.timestamp[27]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L171 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~1065 at LC6_5_E2
--operation mode is normal

LE1L171 = RE2_header_0.timestamp[27] & (RE2_header_1.timestamp[27] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[27] & RE2_header_1.timestamp[27] & RE2_rd_ptr[0];


--LE1L271 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~1066 at LC9_16_E2
--operation mode is normal

LE1L271 = LE1_AnB & LE1L071 # !LE1_AnB & LE1L171;


--MB5_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[11] at EC8_1_K2
MB5_q[11]_data_in = ~GND;
MB5_q[11]_write_enable = RE1_i951;
MB5_q[11]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[11]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[11]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[11] = MEMORY_SEGMENT(MB5_q[11]_data_in, MB5_q[11]_write_enable, MB5_q[11]_clock_0, , , , , , VCC, MB5_q[11]_write_address, MB5_q[11]_read_address);


--MB9_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[11] at EC2_1_E2
MB9_q[11]_data_in = ~GND;
MB9_q[11]_write_enable = RE2_i951;
MB9_q[11]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[11]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[11]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[11] = MEMORY_SEGMENT(MB9_q[11]_data_in, MB9_q[11]_write_enable, MB9_q[11]_clock_0, , , , , , VCC, MB9_q[11]_write_address, MB9_q[11]_read_address);


--LE1L371 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~1067 at LC6_16_E2
--operation mode is normal

LE1L371 = MB9_q[11] & (MB5_q[11] # !LE1_AnB) # !MB9_q[11] & LE1_AnB & MB5_q[11];


--MB3_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[11] at EC1_1_I2
MB3_q[11]_data_in = ~GND;
MB3_q[11]_write_enable = RE1_i930;
MB3_q[11]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[11]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[11]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[11] = MEMORY_SEGMENT(MB3_q[11]_data_in, MB3_q[11]_write_enable, MB3_q[11]_clock_0, , , , , , VCC, MB3_q[11]_write_address, MB3_q[11]_read_address);


--MB7_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[11] at EC4_1_E1
MB7_q[11]_data_in = ~GND;
MB7_q[11]_write_enable = RE2_i930;
MB7_q[11]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[11]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[11]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[11] = MEMORY_SEGMENT(MB7_q[11]_data_in, MB7_q[11]_write_enable, MB7_q[11]_clock_0, , , , , , VCC, MB7_q[11]_write_address, MB7_q[11]_read_address);


--LE1L471 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~1068 at LC5_16_E2
--operation mode is normal

LE1L471 = LE1L305Q & (LE1_AnB & MB3_q[11] # !LE1_AnB & MB7_q[11]);


--LE1L571 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~1069 at LC8_16_E2
--operation mode is normal

LE1L571 = LE1L205Q & LE1L371 # !LE1L205Q & (LE1L35 # LE1L471);


--JE1L84 is daq:inst_daq|ahb_master:inst_ahb_master|i323~890 at LC7_16_E2
--operation mode is normal

JE1L84 = LE1L963 & (LE1L105Q & LE1L271 # !LE1L105Q & LE1L571);


--JE1L54 is daq:inst_daq|ahb_master:inst_ahb_master|i321~22 at LC10_9_E2
--operation mode is normal

JE1L54 = JE1L381Q & JE1L66 & !MF1_SLAVEHREADYO & JE1L822Q;


--RE1_header_1.timestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[28] at LC2_8_E2
--operation mode is normal

RE1_header_1.timestamp[28]_lut_out = SE1_HEADER_data.timestamp[28]~reg0;
RE1_header_1.timestamp[28] = DFFE(RE1_header_1.timestamp[28]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[28] at LC6_8_E2
--operation mode is normal

RE1_header_0.timestamp[28]_lut_out = SE1_HEADER_data.timestamp[28]~reg0;
RE1_header_0.timestamp[28] = DFFE(RE1_header_0.timestamp[28]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L461 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~1064 at LC5_9_E2
--operation mode is normal

LE1L461 = RE1_header_0.timestamp[28] & (RE1_header_1.timestamp[28] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[28] & RE1_header_1.timestamp[28] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[28] at LC3_2_E2
--operation mode is normal

RE2_header_1.timestamp[28]_lut_out = SE2_HEADER_data.timestamp[28]~reg0;
RE2_header_1.timestamp[28] = DFFE(RE2_header_1.timestamp[28]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[28] at LC6_2_E2
--operation mode is normal

RE2_header_0.timestamp[28]_lut_out = SE2_HEADER_data.timestamp[28]~reg0;
RE2_header_0.timestamp[28] = DFFE(RE2_header_0.timestamp[28]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L561 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~1065 at LC5_2_E2
--operation mode is normal

LE1L561 = RE2_header_0.timestamp[28] & (RE2_header_1.timestamp[28] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[28] & RE2_header_1.timestamp[28] & RE2_rd_ptr[0];


--LE1L661 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~1066 at LC4_9_E2
--operation mode is normal

LE1L661 = LE1_AnB & LE1L461 # !LE1_AnB & LE1L561;


--MB5_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[12] at EC5_1_K2
MB5_q[12]_data_in = ~GND;
MB5_q[12]_write_enable = RE1_i951;
MB5_q[12]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[12]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[12]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[12] = MEMORY_SEGMENT(MB5_q[12]_data_in, MB5_q[12]_write_enable, MB5_q[12]_clock_0, , , , , , VCC, MB5_q[12]_write_address, MB5_q[12]_read_address);


--MB9_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[12] at EC3_1_E2
MB9_q[12]_data_in = ~GND;
MB9_q[12]_write_enable = RE2_i951;
MB9_q[12]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[12]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[12]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[12] = MEMORY_SEGMENT(MB9_q[12]_data_in, MB9_q[12]_write_enable, MB9_q[12]_clock_0, , , , , , VCC, MB9_q[12]_write_address, MB9_q[12]_read_address);


--LE1L761 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~1067 at LC3_16_E2
--operation mode is normal

LE1L761 = MB9_q[12] & (MB5_q[12] # !LE1_AnB) # !MB9_q[12] & LE1_AnB & MB5_q[12];


--MB3_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[12] at EC3_1_H2
MB3_q[12]_data_in = ~GND;
MB3_q[12]_write_enable = RE1_i930;
MB3_q[12]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[12]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[12]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[12] = MEMORY_SEGMENT(MB3_q[12]_data_in, MB3_q[12]_write_enable, MB3_q[12]_clock_0, , , , , , VCC, MB3_q[12]_write_address, MB3_q[12]_read_address);


--MB7_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[12] at EC2_1_H1
MB7_q[12]_data_in = ~GND;
MB7_q[12]_write_enable = RE2_i930;
MB7_q[12]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[12]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[12]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[12] = MEMORY_SEGMENT(MB7_q[12]_data_in, MB7_q[12]_write_enable, MB7_q[12]_clock_0, , , , , , VCC, MB7_q[12]_write_address, MB7_q[12]_read_address);


--LE1L861 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~1068 at LC3_9_E2
--operation mode is normal

LE1L861 = LE1L305Q & (LE1_AnB & MB3_q[12] # !LE1_AnB & MB7_q[12]);


--LE1L961 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~1069 at LC7_9_E2
--operation mode is normal

LE1L961 = LE1L205Q & LE1L761 # !LE1L205Q & (LE1L35 # LE1L861);


--JE1L64 is daq:inst_daq|ahb_master:inst_ahb_master|i321~890 at LC6_9_E2
--operation mode is normal

JE1L64 = LE1L963 & (LE1L105Q & LE1L661 # !LE1L105Q & LE1L961);


--JE1L34 is daq:inst_daq|ahb_master:inst_ahb_master|i319~22 at LC7_14_E2
--operation mode is normal

JE1L34 = JE1L381Q & JE1L922Q & !MF1_SLAVEHREADYO & JE1L66;


--RE1_header_1.timestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[29] at LC3_8_E2
--operation mode is normal

RE1_header_1.timestamp[29]_lut_out = SE1_HEADER_data.timestamp[29]~reg0;
RE1_header_1.timestamp[29] = DFFE(RE1_header_1.timestamp[29]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[29] at LC1_8_E2
--operation mode is normal

RE1_header_0.timestamp[29]_lut_out = SE1_HEADER_data.timestamp[29]~reg0;
RE1_header_0.timestamp[29] = DFFE(RE1_header_0.timestamp[29]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L851 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~1064 at LC8_7_E2
--operation mode is normal

LE1L851 = RE1_header_1.timestamp[29] & (RE1_rd_ptr[0] # RE1_header_0.timestamp[29]) # !RE1_header_1.timestamp[29] & !RE1_rd_ptr[0] & RE1_header_0.timestamp[29];


--RE2_header_1.timestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[29] at LC2_5_E2
--operation mode is normal

RE2_header_1.timestamp[29]_lut_out = SE2_HEADER_data.timestamp[29]~reg0;
RE2_header_1.timestamp[29] = DFFE(RE2_header_1.timestamp[29]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[29] at LC8_5_E2
--operation mode is normal

RE2_header_0.timestamp[29]_lut_out = SE2_HEADER_data.timestamp[29]~reg0;
RE2_header_0.timestamp[29] = DFFE(RE2_header_0.timestamp[29]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L951 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~1065 at LC7_5_E2
--operation mode is normal

LE1L951 = RE2_header_1.timestamp[29] & (RE2_header_0.timestamp[29] # RE2_rd_ptr[0]) # !RE2_header_1.timestamp[29] & RE2_header_0.timestamp[29] & !RE2_rd_ptr[0];


--LE1L061 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~1066 at LC10_14_E2
--operation mode is normal

LE1L061 = LE1_AnB & LE1L851 # !LE1_AnB & LE1L951;


--MB5_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[13] at EC2_1_K2
MB5_q[13]_data_in = ~GND;
MB5_q[13]_write_enable = RE1_i951;
MB5_q[13]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[13]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[13]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[13] = MEMORY_SEGMENT(MB5_q[13]_data_in, MB5_q[13]_write_enable, MB5_q[13]_clock_0, , , , , , VCC, MB5_q[13]_write_address, MB5_q[13]_read_address);


--MB9_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[13] at EC5_1_E2
MB9_q[13]_data_in = ~GND;
MB9_q[13]_write_enable = RE2_i951;
MB9_q[13]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[13]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[13]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[13] = MEMORY_SEGMENT(MB9_q[13]_data_in, MB9_q[13]_write_enable, MB9_q[13]_clock_0, , , , , , VCC, MB9_q[13]_write_address, MB9_q[13]_read_address);


--LE1L161 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~1067 at LC7_15_E2
--operation mode is normal

LE1L161 = LE1_AnB & MB5_q[13] # !LE1_AnB & MB9_q[13];


--MB3_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[13] at EC4_1_H2
MB3_q[13]_data_in = ~GND;
MB3_q[13]_write_enable = RE1_i930;
MB3_q[13]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[13]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[13]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[13] = MEMORY_SEGMENT(MB3_q[13]_data_in, MB3_q[13]_write_enable, MB3_q[13]_clock_0, , , , , , VCC, MB3_q[13]_write_address, MB3_q[13]_read_address);


--MB7_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[13] at EC1_1_H1
MB7_q[13]_data_in = ~GND;
MB7_q[13]_write_enable = RE2_i930;
MB7_q[13]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[13]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[13]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[13] = MEMORY_SEGMENT(MB7_q[13]_data_in, MB7_q[13]_write_enable, MB7_q[13]_clock_0, , , , , , VCC, MB7_q[13]_write_address, MB7_q[13]_read_address);


--LE1L261 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~1068 at LC2_14_E2
--operation mode is normal

LE1L261 = LE1L305Q & (LE1_AnB & MB3_q[13] # !LE1_AnB & MB7_q[13]);


--LE1L361 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~1069 at LC4_14_E2
--operation mode is normal

LE1L361 = LE1L205Q & LE1L161 # !LE1L205Q & (LE1L35 # LE1L261);


--JE1L44 is daq:inst_daq|ahb_master:inst_ahb_master|i319~890 at LC3_14_E2
--operation mode is normal

JE1L44 = LE1L963 & (LE1L105Q & LE1L061 # !LE1L105Q & LE1L361);


--JE1L14 is daq:inst_daq|ahb_master:inst_ahb_master|i317~22 at LC10_7_E2
--operation mode is normal

JE1L14 = JE1L381Q & JE1L032Q & !MF1_SLAVEHREADYO & JE1L66;


--RE1_header_1.timestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[30] at LC7_8_E2
--operation mode is normal

RE1_header_1.timestamp[30]_lut_out = SE1_HEADER_data.timestamp[30]~reg0;
RE1_header_1.timestamp[30] = DFFE(RE1_header_1.timestamp[30]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[30] at LC5_8_E2
--operation mode is normal

RE1_header_0.timestamp[30]_lut_out = SE1_HEADER_data.timestamp[30]~reg0;
RE1_header_0.timestamp[30] = DFFE(RE1_header_0.timestamp[30]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L151 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~835 at LC6_7_E2
--operation mode is normal

LE1L151 = RE1_header_1.timestamp[30] & (RE1_rd_ptr[0] # RE1_header_0.timestamp[30]) # !RE1_header_1.timestamp[30] & !RE1_rd_ptr[0] & RE1_header_0.timestamp[30];


--RE2_header_1.timestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[30] at LC7_6_E2
--operation mode is normal

RE2_header_1.timestamp[30]_lut_out = SE2_HEADER_data.timestamp[30]~reg0;
RE2_header_1.timestamp[30] = DFFE(RE2_header_1.timestamp[30]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[30] at LC5_6_E2
--operation mode is normal

RE2_header_0.timestamp[30]_lut_out = SE2_HEADER_data.timestamp[30]~reg0;
RE2_header_0.timestamp[30] = DFFE(RE2_header_0.timestamp[30]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L251 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~836 at LC8_6_E2
--operation mode is normal

LE1L251 = RE2_header_1.timestamp[30] & (RE2_header_0.timestamp[30] # RE2_rd_ptr[0]) # !RE2_header_1.timestamp[30] & RE2_header_0.timestamp[30] & !RE2_rd_ptr[0];


--LE1L351 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~837 at LC1_7_E2
--operation mode is normal

LE1L351 = LE1L151 & (LE1L251 # LE1_AnB) # !LE1L151 & LE1L251 & !LE1_AnB;


--MB5_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[14] at EC7_1_K2
MB5_q[14]_data_in = ~GND;
MB5_q[14]_write_enable = RE1_i951;
MB5_q[14]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[14]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[14]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[14] = MEMORY_SEGMENT(MB5_q[14]_data_in, MB5_q[14]_write_enable, MB5_q[14]_clock_0, , , , , , VCC, MB5_q[14]_write_address, MB5_q[14]_read_address);


--MB9_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[14] at EC8_1_E2
MB9_q[14]_data_in = ~GND;
MB9_q[14]_write_enable = RE2_i951;
MB9_q[14]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[14]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[14]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[14] = MEMORY_SEGMENT(MB9_q[14]_data_in, MB9_q[14]_write_enable, MB9_q[14]_clock_0, , , , , , VCC, MB9_q[14]_write_address, MB9_q[14]_read_address);


--LE1L451 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~838 at LC5_7_E2
--operation mode is normal

LE1L451 = LE1_AnB & MB5_q[14] # !LE1_AnB & MB9_q[14];


--LE1L551 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~839 at LC6_8_D2
--operation mode is normal

LE1L551 = !LE1L305Q & !LE1L615Q;


--MB3_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[14] at EC4_1_I2
MB3_q[14]_data_in = ~GND;
MB3_q[14]_write_enable = RE1_i930;
MB3_q[14]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[14]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[14]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[14] = MEMORY_SEGMENT(MB3_q[14]_data_in, MB3_q[14]_write_enable, MB3_q[14]_clock_0, , , , , , VCC, MB3_q[14]_write_address, MB3_q[14]_read_address);


--MB7_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[14] at EC2_1_E1
MB7_q[14]_data_in = ~GND;
MB7_q[14]_write_enable = RE2_i930;
MB7_q[14]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[14]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[14]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[14] = MEMORY_SEGMENT(MB7_q[14]_data_in, MB7_q[14]_write_enable, MB7_q[14]_clock_0, , , , , , VCC, MB7_q[14]_write_address, MB7_q[14]_read_address);


--LE1L651 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~840 at LC8_8_E2
--operation mode is normal

LE1L651 = LE1L305Q & (LE1_AnB & MB3_q[14] # !LE1_AnB & MB7_q[14]);


--LE1L751 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~841 at LC4_7_E2
--operation mode is normal

LE1L751 = LE1L205Q & LE1L451 # !LE1L205Q & (LE1L551 # LE1L651);


--JE1L24 is daq:inst_daq|ahb_master:inst_ahb_master|i317~790 at LC9_7_E2
--operation mode is normal

JE1L24 = LE1L963 & (LE1L105Q & LE1L351 # !LE1L105Q & LE1L751);


--JE1L93 is daq:inst_daq|ahb_master:inst_ahb_master|i315~22 at LC6_14_E2
--operation mode is normal

JE1L93 = JE1L381Q & JE1L132Q & !MF1_SLAVEHREADYO & JE1L66;


--RE1_header_1.timestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[31] at LC2_13_F2
--operation mode is normal

RE1_header_1.timestamp[31]_lut_out = SE1_HEADER_data.timestamp[31]~reg0;
RE1_header_1.timestamp[31] = DFFE(RE1_header_1.timestamp[31]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[31] at LC7_13_F2
--operation mode is normal

RE1_header_0.timestamp[31]_lut_out = SE1_HEADER_data.timestamp[31]~reg0;
RE1_header_0.timestamp[31] = DFFE(RE1_header_0.timestamp[31]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L541 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1064 at LC2_12_F2
--operation mode is normal

LE1L541 = RE1_header_0.timestamp[31] & (RE1_header_1.timestamp[31] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[31] & RE1_rd_ptr[0] & RE1_header_1.timestamp[31];


--RE2_header_1.timestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[31] at LC1_6_E2
--operation mode is normal

RE2_header_1.timestamp[31]_lut_out = SE2_HEADER_data.timestamp[31]~reg0;
RE2_header_1.timestamp[31] = DFFE(RE2_header_1.timestamp[31]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[31] at LC4_6_E2
--operation mode is normal

RE2_header_0.timestamp[31]_lut_out = SE2_HEADER_data.timestamp[31]~reg0;
RE2_header_0.timestamp[31] = DFFE(RE2_header_0.timestamp[31]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L641 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1065 at LC10_6_E2
--operation mode is normal

LE1L641 = RE2_rd_ptr[0] & RE2_header_1.timestamp[31] # !RE2_rd_ptr[0] & RE2_header_0.timestamp[31];


--LE1L741 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1066 at LC10_15_E2
--operation mode is normal

LE1L741 = LE1_AnB & LE1L541 # !LE1_AnB & LE1L641;


--MB5_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[15] at EC1_1_K2
MB5_q[15]_data_in = ~GND;
MB5_q[15]_write_enable = RE1_i951;
MB5_q[15]_clock_0 = GLOBAL(AF1_outclock1);
MB5_q[15]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB5_q[15]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB5_q[15] = MEMORY_SEGMENT(MB5_q[15]_data_in, MB5_q[15]_write_enable, MB5_q[15]_clock_0, , , , , , VCC, MB5_q[15]_write_address, MB5_q[15]_read_address);


--MB9_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[15] at EC1_1_E2
MB9_q[15]_data_in = ~GND;
MB9_q[15]_write_enable = RE2_i951;
MB9_q[15]_clock_0 = GLOBAL(AF1_outclock1);
MB9_q[15]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB9_q[15]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB9_q[15] = MEMORY_SEGMENT(MB9_q[15]_data_in, MB9_q[15]_write_enable, MB9_q[15]_clock_0, , , , , , VCC, MB9_q[15]_write_address, MB9_q[15]_read_address);


--LE1L841 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1067 at LC4_16_E2
--operation mode is normal

LE1L841 = MB9_q[15] & (MB5_q[15] # !LE1_AnB) # !MB9_q[15] & LE1_AnB & MB5_q[15];


--MB3_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[15] at EC2_1_I2
MB3_q[15]_data_in = ~GND;
MB3_q[15]_write_enable = RE1_i930;
MB3_q[15]_clock_0 = GLOBAL(AF1_outclock1);
MB3_q[15]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB3_q[15]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB3_q[15] = MEMORY_SEGMENT(MB3_q[15]_data_in, MB3_q[15]_write_enable, MB3_q[15]_clock_0, , , , , , VCC, MB3_q[15]_write_address, MB3_q[15]_read_address);


--MB7_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[15] at EC1_1_E1
MB7_q[15]_data_in = ~GND;
MB7_q[15]_write_enable = RE2_i930;
MB7_q[15]_clock_0 = GLOBAL(AF1_outclock1);
MB7_q[15]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB7_q[15]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB7_q[15] = MEMORY_SEGMENT(MB7_q[15]_data_in, MB7_q[15]_write_enable, MB7_q[15]_clock_0, , , , , , VCC, MB7_q[15]_write_address, MB7_q[15]_read_address);


--LE1L941 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1068 at LC3_15_E2
--operation mode is normal

LE1L941 = LE1L305Q & (LE1_AnB & MB3_q[15] # !LE1_AnB & MB7_q[15]);


--LE1L051 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1069 at LC1_15_E2
--operation mode is normal

LE1L051 = LE1L205Q & LE1L841 # !LE1L205Q & (LE1L35 # LE1L941);


--JE1L04 is daq:inst_daq|ahb_master:inst_ahb_master|i315~890 at LC6_15_E2
--operation mode is normal

JE1L04 = LE1L963 & (LE1L105Q & LE1L741 # !LE1L105Q & LE1L051);


--LE1L073 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~869 at LC3_14_F2
--operation mode is normal

LE1L073 = !LE1L894Q & !LE1L005Q & !LE1L994Q;


--RE1_header_1.timestamp[32] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[32] at LC8_11_E2
--operation mode is normal

RE1_header_1.timestamp[32]_lut_out = SE1_HEADER_data.timestamp[32]~reg0;
RE1_header_1.timestamp[32] = DFFE(RE1_header_1.timestamp[32]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[32] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[32] at LC3_11_E2
--operation mode is normal

RE1_header_0.timestamp[32]_lut_out = SE1_HEADER_data.timestamp[32]~reg0;
RE1_header_0.timestamp[32] = DFFE(RE1_header_0.timestamp[32]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L931 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1079 at LC7_10_E2
--operation mode is normal

LE1L931 = RE1_header_0.timestamp[32] & (RE1_header_1.timestamp[32] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[32] & RE1_rd_ptr[0] & RE1_header_1.timestamp[32];


--RE2_header_1.timestamp[32] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[32] at LC7_15_F2
--operation mode is normal

RE2_header_1.timestamp[32]_lut_out = SE2_HEADER_data.timestamp[32]~reg0;
RE2_header_1.timestamp[32] = DFFE(RE2_header_1.timestamp[32]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[32] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[32] at LC1_15_F2
--operation mode is normal

RE2_header_0.timestamp[32]_lut_out = SE2_HEADER_data.timestamp[32]~reg0;
RE2_header_0.timestamp[32] = DFFE(RE2_header_0.timestamp[32]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L041 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1080 at LC9_15_F2
--operation mode is normal

LE1L041 = RE2_header_1.timestamp[32] & (RE2_header_0.timestamp[32] # RE2_rd_ptr[0]) # !RE2_header_1.timestamp[32] & RE2_header_0.timestamp[32] & !RE2_rd_ptr[0];


--LE1L141 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1081 at LC10_14_F2
--operation mode is normal

LE1L141 = LE1_AnB & LE1L931 # !LE1_AnB & LE1L041;


--MB6_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[0] at EC5_1_B2
MB6_q[0]_data_in = KE1L1Q;
MB6_q[0]_write_enable = RE1L821;
MB6_q[0]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[0]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[0]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[0] = MEMORY_SEGMENT(MB6_q[0]_data_in, MB6_q[0]_write_enable, MB6_q[0]_clock_0, , , , , , VCC, MB6_q[0]_write_address, MB6_q[0]_read_address);


--MB01_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[0] at EC1_1_C2
MB01_q[0]_data_in = KE1L1Q;
MB01_q[0]_write_enable = RE2L821;
MB01_q[0]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[0]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[0]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[0] = MEMORY_SEGMENT(MB01_q[0]_data_in, MB01_q[0]_write_enable, MB01_q[0]_clock_0, , , , , , VCC, MB01_q[0]_write_address, MB01_q[0]_read_address);


--LE1L241 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1082 at LC8_15_F2
--operation mode is normal

LE1L241 = LE1_AnB & MB6_q[0] # !LE1_AnB & MB01_q[0];


--MB4_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[0] at EC1_1_P2
MB4_q[0]_data_in = XE1L1;
MB4_q[0]_write_enable = RE1_i932;
MB4_q[0]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[0]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[0]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[0] = MEMORY_SEGMENT(MB4_q[0]_data_in, MB4_q[0]_write_enable, MB4_q[0]_clock_0, , , , , , VCC, MB4_q[0]_write_address, MB4_q[0]_read_address);


--MB8_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[0] at EC1_1_F1
MB8_q[0]_data_in = XE2L1;
MB8_q[0]_write_enable = RE2_i932;
MB8_q[0]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[0]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[0]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[0] = MEMORY_SEGMENT(MB8_q[0]_data_in, MB8_q[0]_write_enable, MB8_q[0]_clock_0, , , , , , VCC, MB8_q[0]_write_address, MB8_q[0]_read_address);


--LE1L341 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1083 at LC5_14_F2
--operation mode is normal

LE1L341 = LE1L305Q & (LE1_AnB & MB4_q[0] # !LE1_AnB & MB8_q[0]);


--LE1L441 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1084 at LC6_14_F2
--operation mode is normal

LE1L441 = LE1L205Q & LE1L241 # !LE1L205Q & (LE1L35 # LE1L341);


--LE1L173 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~870 at LC7_14_F2
--operation mode is normal

LE1L173 = LE1L073 & (LE1L105Q & LE1L141 # !LE1L105Q & LE1L441);


--LE1L405 is daq:inst_daq|mem_interface:inst_mem_interface|state_old~70 at LC8_12_E2
--operation mode is normal

LE1L405 = !LE1L994Q & !LE1L894Q;


--RE2_header_1.timestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[0] at LC3_15_F2
--operation mode is normal

RE2_header_1.timestamp[0]_lut_out = SE2_HEADER_data.timestamp[0]~reg0;
RE2_header_1.timestamp[0] = DFFE(RE2_header_1.timestamp[0]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[0] at LC5_15_F2
--operation mode is normal

RE2_header_0.timestamp[0]_lut_out = SE2_HEADER_data.timestamp[0]~reg0;
RE2_header_0.timestamp[0] = DFFE(RE2_header_0.timestamp[0]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L273 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~871 at LC6_15_F2
--operation mode is normal

LE1L273 = !LE1_AnB & (RE2_rd_ptr[0] & RE2_header_1.timestamp[0] # !RE2_rd_ptr[0] & RE2_header_0.timestamp[0]);


--RE1_header_1.timestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[0] at LC9_8_E2
--operation mode is normal

RE1_header_1.timestamp[0]_lut_out = SE1_HEADER_data.timestamp[0]~reg0;
RE1_header_1.timestamp[0] = DFFE(RE1_header_1.timestamp[0]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[0] at LC10_8_E2
--operation mode is normal

RE1_header_0.timestamp[0]_lut_out = SE1_HEADER_data.timestamp[0]~reg0;
RE1_header_0.timestamp[0] = DFFE(RE1_header_0.timestamp[0]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L373 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~872 at LC4_8_E2
--operation mode is normal

LE1L373 = LE1_AnB & (RE1_rd_ptr[0] & RE1_header_1.timestamp[0] # !RE1_rd_ptr[0] & RE1_header_0.timestamp[0]);


--LE1L473 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~873 at LC7_12_E2
--operation mode is normal

LE1L473 = LE1L005Q & LE1L405 & (LE1L373 # LE1L273);


--RE1_header_1.eventtype[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.eventtype[0] at LC8_13_F2
--operation mode is normal

RE1_header_1.eventtype[0]_lut_out = !SE1_eventtype[0];
RE1_header_1.eventtype[0] = DFFE(RE1_header_1.eventtype[0]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.eventtype[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.eventtype[0] at LC5_13_F2
--operation mode is normal

RE1_header_0.eventtype[0]_lut_out = !SE1_eventtype[0];
RE1_header_0.eventtype[0] = DFFE(RE1_header_0.eventtype[0]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L573 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~874 at LC1_13_F2
--operation mode is normal

LE1L573 = RE1_header_0.eventtype[0] & (RE1_header_1.eventtype[0] # !RE1_rd_ptr[0]) # !RE1_header_0.eventtype[0] & RE1_rd_ptr[0] & RE1_header_1.eventtype[0];


--RE2_header_1.eventtype[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.eventtype[0] at LC8_6_H2
--operation mode is normal

RE2_header_1.eventtype[0]_lut_out = !SE2_eventtype[0];
RE2_header_1.eventtype[0] = DFFE(RE2_header_1.eventtype[0]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.eventtype[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.eventtype[0] at LC4_6_H2
--operation mode is normal

RE2_header_0.eventtype[0]_lut_out = !SE2_eventtype[0];
RE2_header_0.eventtype[0] = DFFE(RE2_header_0.eventtype[0]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L673 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~875 at LC1_5_H2
--operation mode is normal

LE1L673 = RE2_header_1.eventtype[0] & (RE2_rd_ptr[0] # RE2_header_0.eventtype[0]) # !RE2_header_1.eventtype[0] & !RE2_rd_ptr[0] & RE2_header_0.eventtype[0];


--LE1L773 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~876 at LC9_14_F2
--operation mode is normal

LE1L773 = LE1_AnB & LE1L573 # !LE1_AnB & LE1L673;


--LE1L392 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1584 at LC5_9_H2
--operation mode is normal

LE1L392 = LE1L994Q & (LE1L43 # LE1L53);

--LE1L003 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1592 at LC5_9_H2
--operation mode is normal

LE1L003 = LE1L994Q & (LE1L43 # LE1L53);


--LE1L873 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~877 at LC2_14_F2
--operation mode is normal

LE1L873 = LE1L473 # LE1L894Q & LE1L773 # !LE1L894Q & LE1L392;


--RE1_header_1.timestamp[33] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[33] at LC6_3_F2
--operation mode is normal

RE1_header_1.timestamp[33]_lut_out = SE1_HEADER_data.timestamp[33]~reg0;
RE1_header_1.timestamp[33] = DFFE(RE1_header_1.timestamp[33]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[33] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[33] at LC3_4_F2
--operation mode is normal

RE1_header_0.timestamp[33]_lut_out = SE1_HEADER_data.timestamp[33]~reg0;
RE1_header_0.timestamp[33] = DFFE(RE1_header_0.timestamp[33]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L853 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1185 at LC5_4_F2
--operation mode is normal

LE1L853 = RE1_header_0.timestamp[33] & (RE1_header_1.timestamp[33] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[33] & RE1_header_1.timestamp[33] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[33] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[33] at LC2_15_F2
--operation mode is normal

RE2_header_1.timestamp[33]_lut_out = SE2_HEADER_data.timestamp[33]~reg0;
RE2_header_1.timestamp[33] = DFFE(RE2_header_1.timestamp[33]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[33] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[33] at LC10_15_F2
--operation mode is normal

RE2_header_0.timestamp[33]_lut_out = SE2_HEADER_data.timestamp[33]~reg0;
RE2_header_0.timestamp[33] = DFFE(RE2_header_0.timestamp[33]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L953 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1186 at LC4_15_F2
--operation mode is normal

LE1L953 = RE2_header_1.timestamp[33] & (RE2_header_0.timestamp[33] # RE2_rd_ptr[0]) # !RE2_header_1.timestamp[33] & RE2_header_0.timestamp[33] & !RE2_rd_ptr[0];


--LE1L063 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1187 at LC3_5_F2
--operation mode is normal

LE1L063 = LE1_AnB & LE1L853 # !LE1_AnB & LE1L953;


--MB6_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[1] at EC4_1_D2
MB6_q[1]_data_in = KE1L2Q;
MB6_q[1]_write_enable = RE1L821;
MB6_q[1]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[1]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[1]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[1] = MEMORY_SEGMENT(MB6_q[1]_data_in, MB6_q[1]_write_enable, MB6_q[1]_clock_0, , , , , , VCC, MB6_q[1]_write_address, MB6_q[1]_read_address);


--MB01_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[1] at EC8_1_F2
MB01_q[1]_data_in = KE1L2Q;
MB01_q[1]_write_enable = RE2L821;
MB01_q[1]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[1]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[1]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[1] = MEMORY_SEGMENT(MB01_q[1]_data_in, MB01_q[1]_write_enable, MB01_q[1]_clock_0, , , , , , VCC, MB01_q[1]_write_address, MB01_q[1]_read_address);


--LE1L163 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1188 at LC6_5_F2
--operation mode is normal

LE1L163 = LE1_AnB & MB6_q[1] # !LE1_AnB & MB01_q[1];


--MB4_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[1] at EC3_1_P2
MB4_q[1]_data_in = XE1L3;
MB4_q[1]_write_enable = RE1_i932;
MB4_q[1]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[1]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[1]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[1] = MEMORY_SEGMENT(MB4_q[1]_data_in, MB4_q[1]_write_enable, MB4_q[1]_clock_0, , , , , , VCC, MB4_q[1]_write_address, MB4_q[1]_read_address);


--MB8_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[1] at EC2_1_F1
MB8_q[1]_data_in = XE2L3;
MB8_q[1]_write_enable = RE2_i932;
MB8_q[1]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[1]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[1]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[1] = MEMORY_SEGMENT(MB8_q[1]_data_in, MB8_q[1]_write_enable, MB8_q[1]_clock_0, , , , , , VCC, MB8_q[1]_write_address, MB8_q[1]_read_address);


--LE1L263 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1189 at LC4_6_F2
--operation mode is normal

LE1L263 = LE1L305Q & (LE1_AnB & MB4_q[1] # !LE1_AnB & MB8_q[1]);


--LE1L363 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1190 at LC10_5_F2
--operation mode is normal

LE1L363 = LE1L205Q & LE1L163 # !LE1L205Q & (LE1L551 # LE1L263);


--LE1L463 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1191 at LC5_5_F2
--operation mode is normal

LE1L463 = !LE1L005Q & (LE1L105Q & LE1L063 # !LE1L105Q & LE1L363);


--RE1_header_1.timestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[1] at LC10_6_F2
--operation mode is normal

RE1_header_1.timestamp[1]_lut_out = SE1_HEADER_data.timestamp[1]~reg0;
RE1_header_1.timestamp[1] = DFFE(RE1_header_1.timestamp[1]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[1] at LC8_6_F2
--operation mode is normal

RE1_header_0.timestamp[1]_lut_out = SE1_HEADER_data.timestamp[1]~reg0;
RE1_header_0.timestamp[1] = DFFE(RE1_header_0.timestamp[1]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L563 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1192 at LC3_6_F2
--operation mode is normal

LE1L563 = RE1_header_1.timestamp[1] & (RE1_header_0.timestamp[1] # RE1_rd_ptr[0]) # !RE1_header_1.timestamp[1] & RE1_header_0.timestamp[1] & !RE1_rd_ptr[0];


--RE2_header_1.timestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[1] at LC3_7_F2
--operation mode is normal

RE2_header_1.timestamp[1]_lut_out = SE2_HEADER_data.timestamp[1]~reg0;
RE2_header_1.timestamp[1] = DFFE(RE2_header_1.timestamp[1]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[1] at LC9_7_F2
--operation mode is normal

RE2_header_0.timestamp[1]_lut_out = SE2_HEADER_data.timestamp[1]~reg0;
RE2_header_0.timestamp[1] = DFFE(RE2_header_0.timestamp[1]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L663 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1193 at LC4_7_F2
--operation mode is normal

LE1L663 = RE2_header_1.timestamp[1] & (RE2_header_0.timestamp[1] # RE2_rd_ptr[0]) # !RE2_header_1.timestamp[1] & RE2_header_0.timestamp[1] & !RE2_rd_ptr[0];


--LE1L763 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1194 at LC1_6_F2
--operation mode is normal

LE1L763 = LE1L005Q & (LE1_AnB & LE1L563 # !LE1_AnB & LE1L663);


--LE1L863 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1195 at LC7_5_F2
--operation mode is normal

LE1L863 = LE1L994Q & LE1L63 # !LE1L994Q & (LE1L763 # LE1L463);


--RE1_header_1.timestamp[34] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[34] at LC10_13_F2
--operation mode is normal

RE1_header_1.timestamp[34]_lut_out = SE1_HEADER_data.timestamp[34]~reg0;
RE1_header_1.timestamp[34] = DFFE(RE1_header_1.timestamp[34]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[34] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[34] at LC6_13_F2
--operation mode is normal

RE1_header_0.timestamp[34]_lut_out = SE1_HEADER_data.timestamp[34]~reg0;
RE1_header_0.timestamp[34] = DFFE(RE1_header_0.timestamp[34]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L331 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~948 at LC4_12_F2
--operation mode is normal

LE1L331 = RE1_header_1.timestamp[34] & (RE1_rd_ptr[0] # RE1_header_0.timestamp[34]) # !RE1_header_1.timestamp[34] & !RE1_rd_ptr[0] & RE1_header_0.timestamp[34];


--RE2_header_1.timestamp[34] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[34] at LC1_8_F2
--operation mode is normal

RE2_header_1.timestamp[34]_lut_out = SE2_HEADER_data.timestamp[34]~reg0;
RE2_header_1.timestamp[34] = DFFE(RE2_header_1.timestamp[34]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[34] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[34] at LC5_8_F2
--operation mode is normal

RE2_header_0.timestamp[34]_lut_out = SE2_HEADER_data.timestamp[34]~reg0;
RE2_header_0.timestamp[34] = DFFE(RE2_header_0.timestamp[34]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L431 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~949 at LC5_7_F2
--operation mode is normal

LE1L431 = RE2_header_0.timestamp[34] & (RE2_header_1.timestamp[34] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[34] & RE2_rd_ptr[0] & RE2_header_1.timestamp[34];


--LE1L531 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~950 at LC10_12_F2
--operation mode is normal

LE1L531 = LE1_AnB & LE1L331 # !LE1_AnB & LE1L431;


--MB6_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[2] at EC3_1_D2
MB6_q[2]_data_in = KE1L3Q;
MB6_q[2]_write_enable = RE1L821;
MB6_q[2]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[2]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[2]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[2] = MEMORY_SEGMENT(MB6_q[2]_data_in, MB6_q[2]_write_enable, MB6_q[2]_clock_0, , , , , , VCC, MB6_q[2]_write_address, MB6_q[2]_read_address);


--MB01_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[2] at EC2_1_F2
MB01_q[2]_data_in = KE1L3Q;
MB01_q[2]_write_enable = RE2L821;
MB01_q[2]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[2]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[2]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[2] = MEMORY_SEGMENT(MB01_q[2]_data_in, MB01_q[2]_write_enable, MB01_q[2]_clock_0, , , , , , VCC, MB01_q[2]_write_address, MB01_q[2]_read_address);


--LE1L631 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~951 at LC3_13_F2
--operation mode is normal

LE1L631 = LE1_AnB & MB6_q[2] # !LE1_AnB & MB01_q[2];


--MB4_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[2] at EC4_1_P2
MB4_q[2]_data_in = XE1L5;
MB4_q[2]_write_enable = RE1_i932;
MB4_q[2]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[2]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[2]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[2] = MEMORY_SEGMENT(MB4_q[2]_data_in, MB4_q[2]_write_enable, MB4_q[2]_clock_0, , , , , , VCC, MB4_q[2]_write_address, MB4_q[2]_read_address);


--MB8_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[2] at EC4_1_F1
MB8_q[2]_data_in = XE2L5;
MB8_q[2]_write_enable = RE2_i932;
MB8_q[2]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[2]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[2]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[2] = MEMORY_SEGMENT(MB8_q[2]_data_in, MB8_q[2]_write_enable, MB8_q[2]_clock_0, , , , , , VCC, MB8_q[2]_write_address, MB8_q[2]_read_address);


--LE1L731 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~952 at LC4_13_F2
--operation mode is normal

LE1L731 = LE1L305Q & (LE1_AnB & MB4_q[2] # !LE1_AnB & MB8_q[2]);


--LE1L831 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~953 at LC5_12_F2
--operation mode is normal

LE1L831 = LE1L205Q & LE1L631 # !LE1L205Q & (LE1L35 # LE1L731);


--LE1L843 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1512 at LC1_12_F2
--operation mode is normal

LE1L843 = !LE1L005Q & (LE1L105Q & LE1L531 # !LE1L105Q & LE1L831);


--RE1_header_1.timestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[2] at LC2_6_F2
--operation mode is normal

RE1_header_1.timestamp[2]_lut_out = SE1_HEADER_data.timestamp[2]~reg0;
RE1_header_1.timestamp[2] = DFFE(RE1_header_1.timestamp[2]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[2] at LC9_6_F2
--operation mode is normal

RE1_header_0.timestamp[2]_lut_out = SE1_HEADER_data.timestamp[2]~reg0;
RE1_header_0.timestamp[2] = DFFE(RE1_header_0.timestamp[2]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L943 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1513 at LC7_6_F2
--operation mode is normal

LE1L943 = RE1_header_1.timestamp[2] & (RE1_header_0.timestamp[2] # RE1_rd_ptr[0]) # !RE1_header_1.timestamp[2] & RE1_header_0.timestamp[2] & !RE1_rd_ptr[0];


--RE2_header_1.timestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[2] at LC6_8_F2
--operation mode is normal

RE2_header_1.timestamp[2]_lut_out = SE2_HEADER_data.timestamp[2]~reg0;
RE2_header_1.timestamp[2] = DFFE(RE2_header_1.timestamp[2]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[2] at LC7_8_F2
--operation mode is normal

RE2_header_0.timestamp[2]_lut_out = SE2_HEADER_data.timestamp[2]~reg0;
RE2_header_0.timestamp[2] = DFFE(RE2_header_0.timestamp[2]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L053 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1514 at LC6_7_F2
--operation mode is normal

LE1L053 = RE2_header_1.timestamp[2] & (RE2_rd_ptr[0] # RE2_header_0.timestamp[2]) # !RE2_header_1.timestamp[2] & !RE2_rd_ptr[0] & RE2_header_0.timestamp[2];


--LE1L153 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1515 at LC6_6_F2
--operation mode is normal

LE1L153 = LE1L005Q & (LE1_AnB & LE1L943 # !LE1_AnB & LE1L053);


--LE1L253 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1516 at LC9_12_F2
--operation mode is normal

LE1L253 = LE1L994Q & LE1L63 # !LE1L994Q & (LE1L153 # LE1L843);


--RE1_header_1.timestamp[35] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[35] at LC4_16_G2
--operation mode is normal

RE1_header_1.timestamp[35]_lut_out = SE1_HEADER_data.timestamp[35]~reg0;
RE1_header_1.timestamp[35] = DFFE(RE1_header_1.timestamp[35]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[35] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[35] at LC5_16_G2
--operation mode is normal

RE1_header_0.timestamp[35]_lut_out = SE1_HEADER_data.timestamp[35]~reg0;
RE1_header_0.timestamp[35] = DFFE(RE1_header_0.timestamp[35]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L721 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~948 at LC3_15_G2
--operation mode is normal

LE1L721 = RE1_header_1.timestamp[35] & (RE1_rd_ptr[0] # RE1_header_0.timestamp[35]) # !RE1_header_1.timestamp[35] & !RE1_rd_ptr[0] & RE1_header_0.timestamp[35];


--RE2_header_1.timestamp[35] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[35] at LC7_9_G2
--operation mode is normal

RE2_header_1.timestamp[35]_lut_out = SE2_HEADER_data.timestamp[35]~reg0;
RE2_header_1.timestamp[35] = DFFE(RE2_header_1.timestamp[35]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[35] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[35] at LC4_9_G2
--operation mode is normal

RE2_header_0.timestamp[35]_lut_out = SE2_HEADER_data.timestamp[35]~reg0;
RE2_header_0.timestamp[35] = DFFE(RE2_header_0.timestamp[35]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L821 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~949 at LC6_8_G2
--operation mode is normal

LE1L821 = RE2_header_0.timestamp[35] & (RE2_header_1.timestamp[35] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[35] & RE2_rd_ptr[0] & RE2_header_1.timestamp[35];


--LE1L921 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~950 at LC2_15_G2
--operation mode is normal

LE1L921 = LE1_AnB & LE1L721 # !LE1_AnB & LE1L821;


--MB6_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[3] at EC5_1_D2
MB6_q[3]_data_in = KE1L4Q;
MB6_q[3]_write_enable = RE1L821;
MB6_q[3]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[3]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[3]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[3] = MEMORY_SEGMENT(MB6_q[3]_data_in, MB6_q[3]_write_enable, MB6_q[3]_clock_0, , , , , , VCC, MB6_q[3]_write_address, MB6_q[3]_read_address);


--MB01_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[3] at EC1_1_F2
MB01_q[3]_data_in = KE1L4Q;
MB01_q[3]_write_enable = RE2L821;
MB01_q[3]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[3]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[3]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[3] = MEMORY_SEGMENT(MB01_q[3]_data_in, MB01_q[3]_write_enable, MB01_q[3]_clock_0, , , , , , VCC, MB01_q[3]_write_address, MB01_q[3]_read_address);


--LE1L031 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~951 at LC6_16_G2
--operation mode is normal

LE1L031 = LE1_AnB & MB6_q[3] # !LE1_AnB & MB01_q[3];


--MB4_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[3] at EC2_1_P2
MB4_q[3]_data_in = XE1L7;
MB4_q[3]_write_enable = RE1_i932;
MB4_q[3]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[3]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[3]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[3] = MEMORY_SEGMENT(MB4_q[3]_data_in, MB4_q[3]_write_enable, MB4_q[3]_clock_0, , , , , , VCC, MB4_q[3]_write_address, MB4_q[3]_read_address);


--MB8_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[3] at EC3_1_F1
MB8_q[3]_data_in = XE2L7;
MB8_q[3]_write_enable = RE2_i932;
MB8_q[3]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[3]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[3]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[3] = MEMORY_SEGMENT(MB8_q[3]_data_in, MB8_q[3]_write_enable, MB8_q[3]_clock_0, , , , , , VCC, MB8_q[3]_write_address, MB8_q[3]_read_address);


--LE1L131 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~952 at LC7_16_G2
--operation mode is normal

LE1L131 = LE1L305Q & (LE1_AnB & MB4_q[3] # !LE1_AnB & MB8_q[3]);


--LE1L231 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~953 at LC1_15_G2
--operation mode is normal

LE1L231 = LE1L205Q & LE1L031 # !LE1L205Q & (LE1L35 # LE1L131);


--LE1L343 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1512 at LC10_15_G2
--operation mode is normal

LE1L343 = !LE1L005Q & (LE1L105Q & LE1L921 # !LE1L105Q & LE1L231);


--RE1_header_1.timestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[3] at LC5_10_G2
--operation mode is normal

RE1_header_1.timestamp[3]_lut_out = SE1_HEADER_data.timestamp[3]~reg0;
RE1_header_1.timestamp[3] = DFFE(RE1_header_1.timestamp[3]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[3] at LC5_11_G2
--operation mode is normal

RE1_header_0.timestamp[3]_lut_out = SE1_HEADER_data.timestamp[3]~reg0;
RE1_header_0.timestamp[3] = DFFE(RE1_header_0.timestamp[3]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L443 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1513 at LC9_10_G2
--operation mode is normal

LE1L443 = RE1_header_0.timestamp[3] & (RE1_header_1.timestamp[3] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[3] & RE1_header_1.timestamp[3] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[3] at LC8_9_G2
--operation mode is normal

RE2_header_1.timestamp[3]_lut_out = SE2_HEADER_data.timestamp[3]~reg0;
RE2_header_1.timestamp[3] = DFFE(RE2_header_1.timestamp[3]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[3] at LC8_12_G2
--operation mode is normal

RE2_header_0.timestamp[3]_lut_out = SE2_HEADER_data.timestamp[3]~reg0;
RE2_header_0.timestamp[3] = DFFE(RE2_header_0.timestamp[3]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L543 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1514 at LC10_10_G2
--operation mode is normal

LE1L543 = RE2_rd_ptr[0] & RE2_header_1.timestamp[3] # !RE2_rd_ptr[0] & RE2_header_0.timestamp[3];


--LE1L643 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1515 at LC6_10_G2
--operation mode is normal

LE1L643 = LE1L005Q & (LE1_AnB & LE1L443 # !LE1_AnB & LE1L543);


--LE1L743 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1516 at LC8_15_G2
--operation mode is normal

LE1L743 = LE1L994Q & LE1L63 # !LE1L994Q & (LE1L643 # LE1L343);


--RE1_header_1.timestamp[36] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[36] at LC1_9_D2
--operation mode is normal

RE1_header_1.timestamp[36]_lut_out = SE1_HEADER_data.timestamp[36]~reg0;
RE1_header_1.timestamp[36] = DFFE(RE1_header_1.timestamp[36]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[36] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[36] at LC10_11_D2
--operation mode is normal

RE1_header_0.timestamp[36]_lut_out = SE1_HEADER_data.timestamp[36]~reg0;
RE1_header_0.timestamp[36] = DFFE(RE1_header_0.timestamp[36]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L121 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~719 at LC3_10_D2
--operation mode is normal

LE1L121 = RE1_rd_ptr[0] & RE1_header_1.timestamp[36] # !RE1_rd_ptr[0] & RE1_header_0.timestamp[36];


--RE2_header_1.timestamp[36] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[36] at LC2_11_M2
--operation mode is normal

RE2_header_1.timestamp[36]_lut_out = SE2_HEADER_data.timestamp[36]~reg0;
RE2_header_1.timestamp[36] = DFFE(RE2_header_1.timestamp[36]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[36] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[36] at LC3_11_M2
--operation mode is normal

RE2_header_0.timestamp[36]_lut_out = SE2_HEADER_data.timestamp[36]~reg0;
RE2_header_0.timestamp[36] = DFFE(RE2_header_0.timestamp[36]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L221 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~720 at LC9_11_M2
--operation mode is normal

LE1L221 = RE2_header_1.timestamp[36] & (RE2_header_0.timestamp[36] # RE2_rd_ptr[0]) # !RE2_header_1.timestamp[36] & RE2_header_0.timestamp[36] & !RE2_rd_ptr[0];


--LE1L321 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~721 at LC3_7_D2
--operation mode is normal

LE1L321 = LE1_AnB & LE1L121 # !LE1_AnB & LE1L221;


--MB6_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[4] at EC1_1_D2
MB6_q[4]_data_in = KE1L5Q;
MB6_q[4]_write_enable = RE1L821;
MB6_q[4]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[4]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[4]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[4] = MEMORY_SEGMENT(MB6_q[4]_data_in, MB6_q[4]_write_enable, MB6_q[4]_clock_0, , , , , , VCC, MB6_q[4]_write_address, MB6_q[4]_read_address);


--MB01_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[4] at EC3_1_F2
MB01_q[4]_data_in = KE1L5Q;
MB01_q[4]_write_enable = RE2L821;
MB01_q[4]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[4]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[4]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[4] = MEMORY_SEGMENT(MB01_q[4]_data_in, MB01_q[4]_write_enable, MB01_q[4]_clock_0, , , , , , VCC, MB01_q[4]_write_address, MB01_q[4]_read_address);


--LE1L421 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~722 at LC2_7_D2
--operation mode is normal

LE1L421 = LE1_AnB & MB6_q[4] # !LE1_AnB & MB01_q[4];


--MB4_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[4] at EC4_1_J2
MB4_q[4]_data_in = XE1L9;
MB4_q[4]_write_enable = RE1_i932;
MB4_q[4]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[4]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[4]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[4] = MEMORY_SEGMENT(MB4_q[4]_data_in, MB4_q[4]_write_enable, MB4_q[4]_clock_0, , , , , , VCC, MB4_q[4]_write_address, MB4_q[4]_read_address);


--MB8_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[4] at EC3_1_C1
MB8_q[4]_data_in = XE2L9;
MB8_q[4]_write_enable = RE2_i932;
MB8_q[4]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[4]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[4]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[4] = MEMORY_SEGMENT(MB8_q[4]_data_in, MB8_q[4]_write_enable, MB8_q[4]_clock_0, , , , , , VCC, MB8_q[4]_write_address, MB8_q[4]_read_address);


--LE1L521 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~723 at LC10_7_D2
--operation mode is normal

LE1L521 = LE1L305Q & (LE1_AnB & MB4_q[4] # !LE1_AnB & MB8_q[4]);


--LE1L621 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~724 at LC1_6_D2
--operation mode is normal

LE1L621 = LE1L205Q & LE1L421 # !LE1L205Q & (LE1L551 # LE1L521);


--LE1L733 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1374 at LC8_6_D2
--operation mode is normal

LE1L733 = !LE1L005Q & (LE1L105Q & LE1L321 # !LE1L105Q & LE1L621);


--RE1_header_1.timestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[4] at LC10_11_G2
--operation mode is normal

RE1_header_1.timestamp[4]_lut_out = SE1_HEADER_data.timestamp[4]~reg0;
RE1_header_1.timestamp[4] = DFFE(RE1_header_1.timestamp[4]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[4] at LC4_11_G2
--operation mode is normal

RE1_header_0.timestamp[4]_lut_out = SE1_HEADER_data.timestamp[4]~reg0;
RE1_header_0.timestamp[4] = DFFE(RE1_header_0.timestamp[4]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L833 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1375 at LC2_10_G2
--operation mode is normal

LE1L833 = RE1_header_0.timestamp[4] & (RE1_header_1.timestamp[4] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[4] & RE1_rd_ptr[0] & RE1_header_1.timestamp[4];


--RE2_header_1.timestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[4] at LC10_12_G2
--operation mode is normal

RE2_header_1.timestamp[4]_lut_out = SE2_HEADER_data.timestamp[4]~reg0;
RE2_header_1.timestamp[4] = DFFE(RE2_header_1.timestamp[4]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[4] at LC4_12_G2
--operation mode is normal

RE2_header_0.timestamp[4]_lut_out = SE2_HEADER_data.timestamp[4]~reg0;
RE2_header_0.timestamp[4] = DFFE(RE2_header_0.timestamp[4]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L933 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1376 at LC7_11_G2
--operation mode is normal

LE1L933 = RE2_header_0.timestamp[4] & (RE2_header_1.timestamp[4] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[4] & RE2_rd_ptr[0] & RE2_header_1.timestamp[4];


--LE1L043 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1377 at LC7_10_G2
--operation mode is normal

LE1L043 = LE1L005Q & (LE1_AnB & LE1L833 # !LE1_AnB & LE1L933);


--LE1L143 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1378 at LC9_6_D2
--operation mode is normal

LE1L143 = LE1L243 # !LE1L994Q & (LE1L043 # LE1L733);


--RE1_header_1.timestamp[37] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[37] at LC5_9_D2
--operation mode is normal

RE1_header_1.timestamp[37]_lut_out = SE1_HEADER_data.timestamp[37]~reg0;
RE1_header_1.timestamp[37] = DFFE(RE1_header_1.timestamp[37]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[37] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[37] at LC5_11_D2
--operation mode is normal

RE1_header_0.timestamp[37]_lut_out = SE1_HEADER_data.timestamp[37]~reg0;
RE1_header_0.timestamp[37] = DFFE(RE1_header_0.timestamp[37]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L511 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~948 at LC1_10_D2
--operation mode is normal

LE1L511 = RE1_rd_ptr[0] & RE1_header_1.timestamp[37] # !RE1_rd_ptr[0] & RE1_header_0.timestamp[37];


--RE2_header_1.timestamp[37] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[37] at LC8_16_M2
--operation mode is normal

RE2_header_1.timestamp[37]_lut_out = SE2_HEADER_data.timestamp[37]~reg0;
RE2_header_1.timestamp[37] = DFFE(RE2_header_1.timestamp[37]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[37] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[37] at LC7_16_M2
--operation mode is normal

RE2_header_0.timestamp[37]_lut_out = SE2_HEADER_data.timestamp[37]~reg0;
RE2_header_0.timestamp[37] = DFFE(RE2_header_0.timestamp[37]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L611 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~949 at LC7_15_M2
--operation mode is normal

LE1L611 = RE2_header_1.timestamp[37] & (RE2_rd_ptr[0] # RE2_header_0.timestamp[37]) # !RE2_header_1.timestamp[37] & !RE2_rd_ptr[0] & RE2_header_0.timestamp[37];


--LE1L711 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~950 at LC9_14_D2
--operation mode is normal

LE1L711 = LE1_AnB & LE1L511 # !LE1_AnB & LE1L611;


--MB6_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[5] at EC2_1_D2
MB6_q[5]_data_in = KE1L6Q;
MB6_q[5]_write_enable = RE1L821;
MB6_q[5]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[5]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[5]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[5] = MEMORY_SEGMENT(MB6_q[5]_data_in, MB6_q[5]_write_enable, MB6_q[5]_clock_0, , , , , , VCC, MB6_q[5]_write_address, MB6_q[5]_read_address);


--MB01_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[5] at EC4_1_F2
MB01_q[5]_data_in = KE1L6Q;
MB01_q[5]_write_enable = RE2L821;
MB01_q[5]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[5]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[5]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[5] = MEMORY_SEGMENT(MB01_q[5]_data_in, MB01_q[5]_write_enable, MB01_q[5]_clock_0, , , , , , VCC, MB01_q[5]_write_address, MB01_q[5]_read_address);


--LE1L811 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~951 at LC7_14_D2
--operation mode is normal

LE1L811 = LE1_AnB & MB6_q[5] # !LE1_AnB & MB01_q[5];


--MB4_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[5] at EC1_1_N2
MB4_q[5]_data_in = XE1L11;
MB4_q[5]_write_enable = RE1_i932;
MB4_q[5]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[5]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[5]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[5] = MEMORY_SEGMENT(MB4_q[5]_data_in, MB4_q[5]_write_enable, MB4_q[5]_clock_0, , , , , , VCC, MB4_q[5]_write_address, MB4_q[5]_read_address);


--MB8_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[5] at EC1_1_D1
MB8_q[5]_data_in = XE2L11;
MB8_q[5]_write_enable = RE2_i932;
MB8_q[5]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[5]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[5]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[5] = MEMORY_SEGMENT(MB8_q[5]_data_in, MB8_q[5]_write_enable, MB8_q[5]_clock_0, , , , , , VCC, MB8_q[5]_write_address, MB8_q[5]_read_address);


--LE1L911 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~952 at LC3_13_D2
--operation mode is normal

LE1L911 = LE1L305Q & (LE1_AnB & MB4_q[5] # !LE1_AnB & MB8_q[5]);


--LE1L021 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~953 at LC5_13_D2
--operation mode is normal

LE1L021 = LE1L205Q & LE1L811 # !LE1L205Q & (LE1L35 # LE1L911);


--LE1L233 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1513 at LC6_13_D2
--operation mode is normal

LE1L233 = !LE1L005Q & (LE1L105Q & LE1L711 # !LE1L105Q & LE1L021);


--RE1_header_1.timestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[5] at LC2_11_G2
--operation mode is normal

RE1_header_1.timestamp[5]_lut_out = SE1_HEADER_data.timestamp[5]~reg0;
RE1_header_1.timestamp[5] = DFFE(RE1_header_1.timestamp[5]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[5] at LC8_11_G2
--operation mode is normal

RE1_header_0.timestamp[5]_lut_out = SE1_HEADER_data.timestamp[5]~reg0;
RE1_header_0.timestamp[5] = DFFE(RE1_header_0.timestamp[5]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L333 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1514 at LC1_11_G2
--operation mode is normal

LE1L333 = RE1_header_0.timestamp[5] & (RE1_header_1.timestamp[5] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[5] & RE1_rd_ptr[0] & RE1_header_1.timestamp[5];


--RE2_header_1.timestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[5] at LC6_12_G2
--operation mode is normal

RE2_header_1.timestamp[5]_lut_out = SE2_HEADER_data.timestamp[5]~reg0;
RE2_header_1.timestamp[5] = DFFE(RE2_header_1.timestamp[5]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[5] at LC7_12_G2
--operation mode is normal

RE2_header_0.timestamp[5]_lut_out = SE2_HEADER_data.timestamp[5]~reg0;
RE2_header_0.timestamp[5] = DFFE(RE2_header_0.timestamp[5]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L433 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1515 at LC3_11_G2
--operation mode is normal

LE1L433 = RE2_header_0.timestamp[5] & (RE2_header_1.timestamp[5] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[5] & RE2_rd_ptr[0] & RE2_header_1.timestamp[5];


--LE1L533 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1516 at LC9_11_G2
--operation mode is normal

LE1L533 = LE1L005Q & (LE1_AnB & LE1L333 # !LE1_AnB & LE1L433);


--LE1L633 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1517 at LC2_13_D2
--operation mode is normal

LE1L633 = LE1L243 # !LE1L994Q & (LE1L533 # LE1L233);


--RE1_header_1.timestamp[38] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[38] at LC8_9_D2
--operation mode is normal

RE1_header_1.timestamp[38]_lut_out = SE1_HEADER_data.timestamp[38]~reg0;
RE1_header_1.timestamp[38] = DFFE(RE1_header_1.timestamp[38]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[38] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[38] at LC10_9_D2
--operation mode is normal

RE1_header_0.timestamp[38]_lut_out = SE1_HEADER_data.timestamp[38]~reg0;
RE1_header_0.timestamp[38] = DFFE(RE1_header_0.timestamp[38]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L901 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~719 at LC2_9_D2
--operation mode is normal

LE1L901 = RE1_rd_ptr[0] & RE1_header_1.timestamp[38] # !RE1_rd_ptr[0] & RE1_header_0.timestamp[38];


--RE2_header_1.timestamp[38] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[38] at LC1_7_D2
--operation mode is normal

RE2_header_1.timestamp[38]_lut_out = SE2_HEADER_data.timestamp[38]~reg0;
RE2_header_1.timestamp[38] = DFFE(RE2_header_1.timestamp[38]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[38] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[38] at LC9_7_D2
--operation mode is normal

RE2_header_0.timestamp[38]_lut_out = SE2_HEADER_data.timestamp[38]~reg0;
RE2_header_0.timestamp[38] = DFFE(RE2_header_0.timestamp[38]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L011 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~720 at LC8_7_D2
--operation mode is normal

LE1L011 = RE2_header_0.timestamp[38] & (RE2_header_1.timestamp[38] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[38] & RE2_rd_ptr[0] & RE2_header_1.timestamp[38];


--LE1L111 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~721 at LC7_8_D2
--operation mode is normal

LE1L111 = LE1_AnB & LE1L901 # !LE1_AnB & LE1L011;


--MB6_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[6] at EC6_1_D2
MB6_q[6]_data_in = KE1L7Q;
MB6_q[6]_write_enable = RE1L821;
MB6_q[6]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[6]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[6]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[6] = MEMORY_SEGMENT(MB6_q[6]_data_in, MB6_q[6]_write_enable, MB6_q[6]_clock_0, , , , , , VCC, MB6_q[6]_write_address, MB6_q[6]_read_address);


--MB01_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[6] at EC6_1_F2
MB01_q[6]_data_in = KE1L7Q;
MB01_q[6]_write_enable = RE2L821;
MB01_q[6]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[6]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[6]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[6] = MEMORY_SEGMENT(MB01_q[6]_data_in, MB01_q[6]_write_enable, MB01_q[6]_clock_0, , , , , , VCC, MB01_q[6]_write_address, MB01_q[6]_read_address);


--LE1L211 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~722 at LC4_9_D2
--operation mode is normal

LE1L211 = LE1_AnB & MB6_q[6] # !LE1_AnB & MB01_q[6];


--MB4_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[6] at EC3_1_N2
MB4_q[6]_data_in = XE1L31;
MB4_q[6]_write_enable = RE1_i932;
MB4_q[6]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[6]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[6]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[6] = MEMORY_SEGMENT(MB4_q[6]_data_in, MB4_q[6]_write_enable, MB4_q[6]_clock_0, , , , , , VCC, MB4_q[6]_write_address, MB4_q[6]_read_address);


--MB8_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[6] at EC2_1_D1
MB8_q[6]_data_in = XE2L31;
MB8_q[6]_write_enable = RE2_i932;
MB8_q[6]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[6]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[6]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[6] = MEMORY_SEGMENT(MB8_q[6]_data_in, MB8_q[6]_write_enable, MB8_q[6]_clock_0, , , , , , VCC, MB8_q[6]_write_address, MB8_q[6]_read_address);


--LE1L311 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~723 at LC3_9_D2
--operation mode is normal

LE1L311 = LE1L305Q & (LE1_AnB & MB4_q[6] # !LE1_AnB & MB8_q[6]);


--LE1L411 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~724 at LC1_8_D2
--operation mode is normal

LE1L411 = LE1L205Q & LE1L211 # !LE1L205Q & (LE1L551 # LE1L311);


--LE1L723 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1199 at LC9_8_D2
--operation mode is normal

LE1L723 = !LE1L005Q & (LE1L105Q & LE1L111 # !LE1L105Q & LE1L411);


--RE1_header_1.timestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[6] at LC3_13_G2
--operation mode is normal

RE1_header_1.timestamp[6]_lut_out = SE1_HEADER_data.timestamp[6]~reg0;
RE1_header_1.timestamp[6] = DFFE(RE1_header_1.timestamp[6]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[6] at LC10_13_G2
--operation mode is normal

RE1_header_0.timestamp[6]_lut_out = SE1_HEADER_data.timestamp[6]~reg0;
RE1_header_0.timestamp[6] = DFFE(RE1_header_0.timestamp[6]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L823 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1200 at LC4_13_G2
--operation mode is normal

LE1L823 = RE1_header_0.timestamp[6] & (RE1_header_1.timestamp[6] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[6] & RE1_header_1.timestamp[6] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[6] at LC1_14_G2
--operation mode is normal

RE2_header_1.timestamp[6]_lut_out = SE2_HEADER_data.timestamp[6]~reg0;
RE2_header_1.timestamp[6] = DFFE(RE2_header_1.timestamp[6]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[6] at LC5_14_G2
--operation mode is normal

RE2_header_0.timestamp[6]_lut_out = SE2_HEADER_data.timestamp[6]~reg0;
RE2_header_0.timestamp[6] = DFFE(RE2_header_0.timestamp[6]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L923 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1201 at LC5_13_G2
--operation mode is normal

LE1L923 = RE2_header_0.timestamp[6] & (RE2_header_1.timestamp[6] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[6] & RE2_rd_ptr[0] & RE2_header_1.timestamp[6];


--LE1L033 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1202 at LC2_12_G2
--operation mode is normal

LE1L033 = LE1L005Q & (LE1_AnB & LE1L823 # !LE1_AnB & LE1L923);


--LE1L133 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1203 at LC5_8_D2
--operation mode is normal

LE1L133 = LE1L243 # !LE1L994Q & (LE1L033 # LE1L723);


--RE1_header_1.timestamp[39] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[39] at LC6_9_D2
--operation mode is normal

RE1_header_1.timestamp[39]_lut_out = SE1_HEADER_data.timestamp[39]~reg0;
RE1_header_1.timestamp[39] = DFFE(RE1_header_1.timestamp[39]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[39] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[39] at LC9_9_D2
--operation mode is normal

RE1_header_0.timestamp[39]_lut_out = SE1_HEADER_data.timestamp[39]~reg0;
RE1_header_0.timestamp[39] = DFFE(RE1_header_0.timestamp[39]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L301 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~948 at LC2_10_D2
--operation mode is normal

LE1L301 = RE1_header_0.timestamp[39] & (RE1_header_1.timestamp[39] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[39] & RE1_header_1.timestamp[39] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[39] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[39] at LC10_5_D2
--operation mode is normal

RE2_header_1.timestamp[39]_lut_out = SE2_HEADER_data.timestamp[39]~reg0;
RE2_header_1.timestamp[39] = DFFE(RE2_header_1.timestamp[39]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[39] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[39] at LC3_5_D2
--operation mode is normal

RE2_header_0.timestamp[39]_lut_out = SE2_HEADER_data.timestamp[39]~reg0;
RE2_header_0.timestamp[39] = DFFE(RE2_header_0.timestamp[39]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L401 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~949 at LC7_5_D2
--operation mode is normal

LE1L401 = RE2_header_1.timestamp[39] & (RE2_header_0.timestamp[39] # RE2_rd_ptr[0]) # !RE2_header_1.timestamp[39] & RE2_header_0.timestamp[39] & !RE2_rd_ptr[0];


--LE1L501 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~950 at LC10_10_D2
--operation mode is normal

LE1L501 = LE1_AnB & LE1L301 # !LE1_AnB & LE1L401;


--MB6_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[7] at EC8_1_D2
MB6_q[7]_data_in = KE1L8Q;
MB6_q[7]_write_enable = RE1L821;
MB6_q[7]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[7]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[7]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[7] = MEMORY_SEGMENT(MB6_q[7]_data_in, MB6_q[7]_write_enable, MB6_q[7]_clock_0, , , , , , VCC, MB6_q[7]_write_address, MB6_q[7]_read_address);


--MB01_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[7] at EC5_1_F2
MB01_q[7]_data_in = KE1L8Q;
MB01_q[7]_write_enable = RE2L821;
MB01_q[7]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[7]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[7]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[7] = MEMORY_SEGMENT(MB01_q[7]_data_in, MB01_q[7]_write_enable, MB01_q[7]_clock_0, , , , , , VCC, MB01_q[7]_write_address, MB01_q[7]_read_address);


--LE1L601 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~951 at LC9_11_D2
--operation mode is normal

LE1L601 = LE1_AnB & MB6_q[7] # !LE1_AnB & MB01_q[7];


--MB4_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[7] at EC2_1_N2
MB4_q[7]_data_in = XE1L51;
MB4_q[7]_write_enable = RE1_i932;
MB4_q[7]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[7]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[7]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[7] = MEMORY_SEGMENT(MB4_q[7]_data_in, MB4_q[7]_write_enable, MB4_q[7]_clock_0, , , , , , VCC, MB4_q[7]_write_address, MB4_q[7]_read_address);


--MB8_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[7] at EC3_1_D1
MB8_q[7]_data_in = XE2L51;
MB8_q[7]_write_enable = RE2_i932;
MB8_q[7]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[7]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[7]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[7] = MEMORY_SEGMENT(MB8_q[7]_data_in, MB8_q[7]_write_enable, MB8_q[7]_clock_0, , , , , , VCC, MB8_q[7]_write_address, MB8_q[7]_read_address);


--LE1L701 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~952 at LC6_12_D2
--operation mode is normal

LE1L701 = LE1L305Q & (LE1_AnB & MB4_q[7] # !LE1_AnB & MB8_q[7]);


--LE1L801 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~953 at LC3_11_D2
--operation mode is normal

LE1L801 = LE1L205Q & LE1L601 # !LE1L205Q & (LE1L35 # LE1L701);


--LE1L223 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1513 at LC9_10_D2
--operation mode is normal

LE1L223 = !LE1L005Q & (LE1L105Q & LE1L501 # !LE1L105Q & LE1L801);


--RE1_header_1.timestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[7] at LC9_13_G2
--operation mode is normal

RE1_header_1.timestamp[7]_lut_out = SE1_HEADER_data.timestamp[7]~reg0;
RE1_header_1.timestamp[7] = DFFE(RE1_header_1.timestamp[7]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[7] at LC8_13_G2
--operation mode is normal

RE1_header_0.timestamp[7]_lut_out = SE1_HEADER_data.timestamp[7]~reg0;
RE1_header_0.timestamp[7] = DFFE(RE1_header_0.timestamp[7]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L323 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1514 at LC6_13_G2
--operation mode is normal

LE1L323 = RE1_header_0.timestamp[7] & (RE1_header_1.timestamp[7] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[7] & RE1_header_1.timestamp[7] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[7] at LC6_14_G2
--operation mode is normal

RE2_header_1.timestamp[7]_lut_out = SE2_HEADER_data.timestamp[7]~reg0;
RE2_header_1.timestamp[7] = DFFE(RE2_header_1.timestamp[7]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[7] at LC7_14_G2
--operation mode is normal

RE2_header_0.timestamp[7]_lut_out = SE2_HEADER_data.timestamp[7]~reg0;
RE2_header_0.timestamp[7] = DFFE(RE2_header_0.timestamp[7]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L423 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1515 at LC7_13_G2
--operation mode is normal

LE1L423 = RE2_header_0.timestamp[7] & (RE2_header_1.timestamp[7] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[7] & RE2_rd_ptr[0] & RE2_header_1.timestamp[7];


--LE1L523 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1516 at LC9_12_G2
--operation mode is normal

LE1L523 = LE1L005Q & (LE1_AnB & LE1L323 # !LE1_AnB & LE1L423);


--LE1L623 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1517 at LC7_10_D2
--operation mode is normal

LE1L623 = LE1L243 # !LE1L994Q & (LE1L523 # LE1L223);


--RE1_header_1.timestamp[40] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[40] at LC5_13_M2
--operation mode is normal

RE1_header_1.timestamp[40]_lut_out = SE1_HEADER_data.timestamp[40]~reg0;
RE1_header_1.timestamp[40] = DFFE(RE1_header_1.timestamp[40]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[40] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[40] at LC6_13_M2
--operation mode is normal

RE1_header_0.timestamp[40]_lut_out = SE1_HEADER_data.timestamp[40]~reg0;
RE1_header_0.timestamp[40] = DFFE(RE1_header_0.timestamp[40]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L69 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~808 at LC7_13_M2
--operation mode is normal

LE1L69 = RE1_header_0.timestamp[40] & (RE1_header_1.timestamp[40] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[40] & RE1_header_1.timestamp[40] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[40] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[40] at LC5_11_A2
--operation mode is normal

RE2_header_1.timestamp[40]_lut_out = SE2_HEADER_data.timestamp[40]~reg0;
RE2_header_1.timestamp[40] = DFFE(RE2_header_1.timestamp[40]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[40] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[40] at LC3_10_A2
--operation mode is normal

RE2_header_0.timestamp[40]_lut_out = SE2_HEADER_data.timestamp[40]~reg0;
RE2_header_0.timestamp[40] = DFFE(RE2_header_0.timestamp[40]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L79 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~809 at LC2_10_A2
--operation mode is normal

LE1L79 = RE2_header_1.timestamp[40] & (RE2_header_0.timestamp[40] # RE2_rd_ptr[0]) # !RE2_header_1.timestamp[40] & RE2_header_0.timestamp[40] & !RE2_rd_ptr[0];


--LE1L89 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~810 at LC2_14_D2
--operation mode is normal

LE1L89 = LE1_AnB & LE1L69 # !LE1_AnB & LE1L79;


--MB6_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[8] at EC7_1_D2
MB6_q[8]_data_in = KE1L9Q;
MB6_q[8]_write_enable = RE1L821;
MB6_q[8]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[8]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[8]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[8] = MEMORY_SEGMENT(MB6_q[8]_data_in, MB6_q[8]_write_enable, MB6_q[8]_clock_0, , , , , , VCC, MB6_q[8]_write_address, MB6_q[8]_read_address);


--MB01_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[8] at EC7_1_F2
MB01_q[8]_data_in = KE1L9Q;
MB01_q[8]_write_enable = RE2L821;
MB01_q[8]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[8]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[8]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[8] = MEMORY_SEGMENT(MB01_q[8]_data_in, MB01_q[8]_write_enable, MB01_q[8]_clock_0, , , , , , VCC, MB01_q[8]_write_address, MB01_q[8]_read_address);


--LE1L99 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~811 at LC3_14_D2
--operation mode is normal

LE1L99 = LE1_AnB & MB6_q[8] # !LE1_AnB & MB01_q[8];


--LE1L001 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~812 at LC10_14_D2
--operation mode is normal

LE1L001 = !LE1L305Q & (QE2L01Q # !LE1L615Q);


--MB4_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[8] at EC1_1_J2
MB4_q[8]_data_in = XE1L71;
MB4_q[8]_write_enable = RE1_i932;
MB4_q[8]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[8]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[8]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[8] = MEMORY_SEGMENT(MB4_q[8]_data_in, MB4_q[8]_write_enable, MB4_q[8]_clock_0, , , , , , VCC, MB4_q[8]_write_address, MB4_q[8]_read_address);


--MB8_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[8] at EC2_1_C1
MB8_q[8]_data_in = XE2L71;
MB8_q[8]_write_enable = RE2_i932;
MB8_q[8]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[8]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[8]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[8] = MEMORY_SEGMENT(MB8_q[8]_data_in, MB8_q[8]_write_enable, MB8_q[8]_clock_0, , , , , , VCC, MB8_q[8]_write_address, MB8_q[8]_read_address);


--LE1L101 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~813 at LC4_15_D2
--operation mode is normal

LE1L101 = LE1L305Q & (LE1_AnB & MB4_q[8] # !LE1_AnB & MB8_q[8]);


--LE1L201 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~814 at LC1_14_D2
--operation mode is normal

LE1L201 = LE1L205Q & LE1L99 # !LE1L205Q & (LE1L001 # LE1L101);


--LE1L713 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1465 at LC5_14_D2
--operation mode is normal

LE1L713 = !LE1L005Q & (LE1L105Q & LE1L89 # !LE1L105Q & LE1L201);


--RE1_header_1.timestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[8] at LC4_16_D2
--operation mode is normal

RE1_header_1.timestamp[8]_lut_out = SE1_HEADER_data.timestamp[8]~reg0;
RE1_header_1.timestamp[8] = DFFE(RE1_header_1.timestamp[8]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[8] at LC6_16_D2
--operation mode is normal

RE1_header_0.timestamp[8]_lut_out = SE1_HEADER_data.timestamp[8]~reg0;
RE1_header_0.timestamp[8] = DFFE(RE1_header_0.timestamp[8]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L813 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1466 at LC10_15_D2
--operation mode is normal

LE1L813 = RE1_header_1.timestamp[8] & (RE1_rd_ptr[0] # RE1_header_0.timestamp[8]) # !RE1_header_1.timestamp[8] & !RE1_rd_ptr[0] & RE1_header_0.timestamp[8];


--RE2_header_1.timestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[8] at LC10_7_F2
--operation mode is normal

RE2_header_1.timestamp[8]_lut_out = SE2_HEADER_data.timestamp[8]~reg0;
RE2_header_1.timestamp[8] = DFFE(RE2_header_1.timestamp[8]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[8] at LC8_7_F2
--operation mode is normal

RE2_header_0.timestamp[8]_lut_out = SE2_HEADER_data.timestamp[8]~reg0;
RE2_header_0.timestamp[8] = DFFE(RE2_header_0.timestamp[8]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L913 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1467 at LC7_7_F2
--operation mode is normal

LE1L913 = RE2_header_1.timestamp[8] & (RE2_header_0.timestamp[8] # RE2_rd_ptr[0]) # !RE2_header_1.timestamp[8] & RE2_header_0.timestamp[8] & !RE2_rd_ptr[0];


--LE1L023 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1468 at LC8_14_D2
--operation mode is normal

LE1L023 = LE1L005Q & (LE1_AnB & LE1L813 # !LE1_AnB & LE1L913);


--LE1L123 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1469 at LC1_13_D2
--operation mode is normal

LE1L123 = LE1L613 # !LE1L994Q & (LE1L023 # LE1L713);


--RE1_header_1.timestamp[41] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[41] at LC7_9_D2
--operation mode is normal

RE1_header_1.timestamp[41]_lut_out = SE1_HEADER_data.timestamp[41]~reg0;
RE1_header_1.timestamp[41] = DFFE(RE1_header_1.timestamp[41]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[41] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[41] at LC2_11_D2
--operation mode is normal

RE1_header_0.timestamp[41]_lut_out = SE1_HEADER_data.timestamp[41]~reg0;
RE1_header_0.timestamp[41] = DFFE(RE1_header_0.timestamp[41]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L09 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~948 at LC7_11_D2
--operation mode is normal

LE1L09 = RE1_rd_ptr[0] & RE1_header_1.timestamp[41] # !RE1_rd_ptr[0] & RE1_header_0.timestamp[41];


--RE2_header_1.timestamp[41] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[41] at LC1_15_A2
--operation mode is normal

RE2_header_1.timestamp[41]_lut_out = SE2_HEADER_data.timestamp[41]~reg0;
RE2_header_1.timestamp[41] = DFFE(RE2_header_1.timestamp[41]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[41] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[41] at LC3_15_A2
--operation mode is normal

RE2_header_0.timestamp[41]_lut_out = SE2_HEADER_data.timestamp[41]~reg0;
RE2_header_0.timestamp[41] = DFFE(RE2_header_0.timestamp[41]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L19 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~949 at LC6_14_A2
--operation mode is normal

LE1L19 = RE2_header_1.timestamp[41] & (RE2_rd_ptr[0] # RE2_header_0.timestamp[41]) # !RE2_header_1.timestamp[41] & !RE2_rd_ptr[0] & RE2_header_0.timestamp[41];


--LE1L29 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~950 at LC4_12_D2
--operation mode is normal

LE1L29 = LE1_AnB & LE1L09 # !LE1_AnB & LE1L19;


--MB6_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[9] at EC7_1_B2
MB6_q[9]_data_in = KE1L01Q;
MB6_q[9]_write_enable = RE1L821;
MB6_q[9]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[9]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[9]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[9] = MEMORY_SEGMENT(MB6_q[9]_data_in, MB6_q[9]_write_enable, MB6_q[9]_clock_0, , , , , , VCC, MB6_q[9]_write_address, MB6_q[9]_read_address);


--MB01_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[9] at EC5_1_C2
MB01_q[9]_data_in = KE1L01Q;
MB01_q[9]_write_enable = RE2L821;
MB01_q[9]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[9]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[9]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[9] = MEMORY_SEGMENT(MB01_q[9]_data_in, MB01_q[9]_write_enable, MB01_q[9]_clock_0, , , , , , VCC, MB01_q[9]_write_address, MB01_q[9]_read_address);


--LE1L39 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~951 at LC5_12_D2
--operation mode is normal

LE1L39 = MB6_q[9] & (LE1_AnB # MB01_q[9]) # !MB6_q[9] & !LE1_AnB & MB01_q[9];


--MB4_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[9] at EC4_1_N2
MB4_q[9]_data_in = XE1L91;
MB4_q[9]_write_enable = RE1_i932;
MB4_q[9]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[9]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[9]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[9] = MEMORY_SEGMENT(MB4_q[9]_data_in, MB4_q[9]_write_enable, MB4_q[9]_clock_0, , , , , , VCC, MB4_q[9]_write_address, MB4_q[9]_read_address);


--MB8_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[9] at EC4_1_D1
MB8_q[9]_data_in = XE2L91;
MB8_q[9]_write_enable = RE2_i932;
MB8_q[9]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[9]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[9]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[9] = MEMORY_SEGMENT(MB8_q[9]_data_in, MB8_q[9]_write_enable, MB8_q[9]_clock_0, , , , , , VCC, MB8_q[9]_write_address, MB8_q[9]_read_address);


--LE1L49 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~952 at LC9_12_D2
--operation mode is normal

LE1L49 = LE1L305Q & (LE1_AnB & MB4_q[9] # !LE1_AnB & MB8_q[9]);


--LE1L59 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~953 at LC2_12_D2
--operation mode is normal

LE1L59 = LE1L205Q & LE1L39 # !LE1L205Q & (LE1L35 # LE1L49);


--LE1L113 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1512 at LC3_12_D2
--operation mode is normal

LE1L113 = !LE1L005Q & (LE1L105Q & LE1L29 # !LE1L105Q & LE1L59);


--RE1_header_1.timestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[9] at LC3_2_B2
--operation mode is normal

RE1_header_1.timestamp[9]_lut_out = SE1_HEADER_data.timestamp[9]~reg0;
RE1_header_1.timestamp[9] = DFFE(RE1_header_1.timestamp[9]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[9] at LC2_2_B2
--operation mode is normal

RE1_header_0.timestamp[9]_lut_out = SE1_HEADER_data.timestamp[9]~reg0;
RE1_header_0.timestamp[9] = DFFE(RE1_header_0.timestamp[9]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L213 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1513 at LC1_2_B2
--operation mode is normal

LE1L213 = RE1_header_0.timestamp[9] & (RE1_header_1.timestamp[9] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[9] & RE1_header_1.timestamp[9] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[9] at LC3_4_B2
--operation mode is normal

RE2_header_1.timestamp[9]_lut_out = SE2_HEADER_data.timestamp[9]~reg0;
RE2_header_1.timestamp[9] = DFFE(RE2_header_1.timestamp[9]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[9] at LC6_4_B2
--operation mode is normal

RE2_header_0.timestamp[9]_lut_out = SE2_HEADER_data.timestamp[9]~reg0;
RE2_header_0.timestamp[9] = DFFE(RE2_header_0.timestamp[9]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L313 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1514 at LC4_3_B2
--operation mode is normal

LE1L313 = RE2_header_1.timestamp[9] & (RE2_rd_ptr[0] # RE2_header_0.timestamp[9]) # !RE2_header_1.timestamp[9] & !RE2_rd_ptr[0] & RE2_header_0.timestamp[9];


--LE1L413 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1515 at LC6_2_B2
--operation mode is normal

LE1L413 = LE1L005Q & (LE1_AnB & LE1L213 # !LE1_AnB & LE1L313);


--LE1L513 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1516 at LC8_12_D2
--operation mode is normal

LE1L513 = LE1L613 # !LE1L994Q & (LE1L413 # LE1L113);


--RE1_header_1.timestamp[42] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[42] at LC10_12_B2
--operation mode is normal

RE1_header_1.timestamp[42]_lut_out = SE1_HEADER_data.timestamp[42]~reg0;
RE1_header_1.timestamp[42] = DFFE(RE1_header_1.timestamp[42]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[42] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[42] at LC1_12_B2
--operation mode is normal

RE1_header_0.timestamp[42]_lut_out = SE1_HEADER_data.timestamp[42]~reg0;
RE1_header_0.timestamp[42] = DFFE(RE1_header_0.timestamp[42]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L48 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~948 at LC7_12_B2
--operation mode is normal

LE1L48 = RE1_header_1.timestamp[42] & (RE1_header_0.timestamp[42] # RE1_rd_ptr[0]) # !RE1_header_1.timestamp[42] & RE1_header_0.timestamp[42] & !RE1_rd_ptr[0];


--RE2_header_1.timestamp[42] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[42] at LC1_6_H2
--operation mode is normal

RE2_header_1.timestamp[42]_lut_out = SE2_HEADER_data.timestamp[42]~reg0;
RE2_header_1.timestamp[42] = DFFE(RE2_header_1.timestamp[42]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[42] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[42] at LC3_6_H2
--operation mode is normal

RE2_header_0.timestamp[42]_lut_out = SE2_HEADER_data.timestamp[42]~reg0;
RE2_header_0.timestamp[42] = DFFE(RE2_header_0.timestamp[42]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L58 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~949 at LC6_6_H2
--operation mode is normal

LE1L58 = RE2_header_0.timestamp[42] & (RE2_header_1.timestamp[42] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[42] & RE2_header_1.timestamp[42] & RE2_rd_ptr[0];


--LE1L68 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~950 at LC3_13_B2
--operation mode is normal

LE1L68 = LE1_AnB & LE1L48 # !LE1_AnB & LE1L58;


--MB6_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[10] at EC4_1_B2
MB6_q[10]_data_in = KE1L11Q;
MB6_q[10]_write_enable = RE1L821;
MB6_q[10]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[10]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[10]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[10] = MEMORY_SEGMENT(MB6_q[10]_data_in, MB6_q[10]_write_enable, MB6_q[10]_clock_0, , , , , , VCC, MB6_q[10]_write_address, MB6_q[10]_read_address);


--MB01_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[10] at EC4_1_C2
MB01_q[10]_data_in = KE1L11Q;
MB01_q[10]_write_enable = RE2L821;
MB01_q[10]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[10]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[10]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[10] = MEMORY_SEGMENT(MB01_q[10]_data_in, MB01_q[10]_write_enable, MB01_q[10]_clock_0, , , , , , VCC, MB01_q[10]_write_address, MB01_q[10]_read_address);


--LE1L78 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~951 at LC8_13_B2
--operation mode is normal

LE1L78 = MB6_q[10] & (LE1_AnB # MB01_q[10]) # !MB6_q[10] & !LE1_AnB & MB01_q[10];


--MB4_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[10] at EC4_1_G2
MB4_q[10]_data_in = ~GND;
MB4_q[10]_write_enable = RE1_i932;
MB4_q[10]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[10]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[10]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[10] = MEMORY_SEGMENT(MB4_q[10]_data_in, MB4_q[10]_write_enable, MB4_q[10]_clock_0, , , , , , VCC, MB4_q[10]_write_address, MB4_q[10]_read_address);


--MB8_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[10] at EC2_1_B1
MB8_q[10]_data_in = ~GND;
MB8_q[10]_write_enable = RE2_i932;
MB8_q[10]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[10]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[10]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[10] = MEMORY_SEGMENT(MB8_q[10]_data_in, MB8_q[10]_write_enable, MB8_q[10]_clock_0, , , , , , VCC, MB8_q[10]_write_address, MB8_q[10]_read_address);


--LE1L88 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~952 at LC2_13_B2
--operation mode is normal

LE1L88 = LE1L305Q & (LE1_AnB & MB4_q[10] # !LE1_AnB & MB8_q[10]);


--LE1L98 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~953 at LC10_13_B2
--operation mode is normal

LE1L98 = LE1L205Q & LE1L78 # !LE1L205Q & (LE1L35 # LE1L88);


--LE1L603 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1512 at LC7_13_B2
--operation mode is normal

LE1L603 = !LE1L005Q & (LE1L105Q & LE1L68 # !LE1L105Q & LE1L98);


--RE1_header_1.timestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[10] at LC7_2_B2
--operation mode is normal

RE1_header_1.timestamp[10]_lut_out = SE1_HEADER_data.timestamp[10]~reg0;
RE1_header_1.timestamp[10] = DFFE(RE1_header_1.timestamp[10]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[10] at LC10_2_B2
--operation mode is normal

RE1_header_0.timestamp[10]_lut_out = SE1_HEADER_data.timestamp[10]~reg0;
RE1_header_0.timestamp[10] = DFFE(RE1_header_0.timestamp[10]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L703 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1513 at LC8_2_B2
--operation mode is normal

LE1L703 = RE1_header_0.timestamp[10] & (RE1_header_1.timestamp[10] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[10] & RE1_header_1.timestamp[10] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[10] at LC7_4_B2
--operation mode is normal

RE2_header_1.timestamp[10]_lut_out = SE2_HEADER_data.timestamp[10]~reg0;
RE2_header_1.timestamp[10] = DFFE(RE2_header_1.timestamp[10]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[10] at LC5_4_B2
--operation mode is normal

RE2_header_0.timestamp[10]_lut_out = SE2_HEADER_data.timestamp[10]~reg0;
RE2_header_0.timestamp[10] = DFFE(RE2_header_0.timestamp[10]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L803 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1514 at LC5_3_B2
--operation mode is normal

LE1L803 = RE2_header_1.timestamp[10] & (RE2_rd_ptr[0] # RE2_header_0.timestamp[10]) # !RE2_header_1.timestamp[10] & !RE2_rd_ptr[0] & RE2_header_0.timestamp[10];


--LE1L903 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1515 at LC9_2_B2
--operation mode is normal

LE1L903 = LE1L005Q & (LE1_AnB & LE1L703 # !LE1_AnB & LE1L803);


--LE1L013 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1516 at LC6_13_B2
--operation mode is normal

LE1L013 = LE1L613 # !LE1L994Q & (LE1L903 # LE1L603);


--RE1_header_1.timestamp[43] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[43] at LC9_12_B2
--operation mode is normal

RE1_header_1.timestamp[43]_lut_out = SE1_HEADER_data.timestamp[43]~reg0;
RE1_header_1.timestamp[43] = DFFE(RE1_header_1.timestamp[43]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[43] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[43] at LC5_16_B2
--operation mode is normal

RE1_header_0.timestamp[43]_lut_out = SE1_HEADER_data.timestamp[43]~reg0;
RE1_header_0.timestamp[43] = DFFE(RE1_header_0.timestamp[43]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L87 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~948 at LC6_15_B2
--operation mode is normal

LE1L87 = RE1_header_0.timestamp[43] & (RE1_header_1.timestamp[43] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[43] & RE1_header_1.timestamp[43] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[43] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[43] at LC7_10_H2
--operation mode is normal

RE2_header_1.timestamp[43]_lut_out = SE2_HEADER_data.timestamp[43]~reg0;
RE2_header_1.timestamp[43] = DFFE(RE2_header_1.timestamp[43]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[43] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[43] at LC3_10_H2
--operation mode is normal

RE2_header_0.timestamp[43]_lut_out = SE2_HEADER_data.timestamp[43]~reg0;
RE2_header_0.timestamp[43] = DFFE(RE2_header_0.timestamp[43]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L97 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~949 at LC5_10_H2
--operation mode is normal

LE1L97 = RE2_header_0.timestamp[43] & (RE2_header_1.timestamp[43] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[43] & RE2_header_1.timestamp[43] & RE2_rd_ptr[0];


--LE1L08 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~950 at LC10_15_B2
--operation mode is normal

LE1L08 = LE1_AnB & LE1L87 # !LE1_AnB & LE1L97;


--MB6_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[11] at EC2_1_B2
MB6_q[11]_data_in = ~GND;
MB6_q[11]_write_enable = RE1L821;
MB6_q[11]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[11]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[11]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[11] = MEMORY_SEGMENT(MB6_q[11]_data_in, MB6_q[11]_write_enable, MB6_q[11]_clock_0, , , , , , VCC, MB6_q[11]_write_address, MB6_q[11]_read_address);


--MB01_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[11] at EC8_1_C2
MB01_q[11]_data_in = ~GND;
MB01_q[11]_write_enable = RE2L821;
MB01_q[11]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[11]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[11]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[11] = MEMORY_SEGMENT(MB01_q[11]_data_in, MB01_q[11]_write_enable, MB01_q[11]_clock_0, , , , , , VCC, MB01_q[11]_write_address, MB01_q[11]_read_address);


--LE1L18 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~951 at LC9_16_B2
--operation mode is normal

LE1L18 = MB6_q[11] & (LE1_AnB # MB01_q[11]) # !MB6_q[11] & !LE1_AnB & MB01_q[11];


--MB4_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[11] at EC1_1_G2
MB4_q[11]_data_in = ~GND;
MB4_q[11]_write_enable = RE1_i932;
MB4_q[11]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[11]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[11]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[11] = MEMORY_SEGMENT(MB4_q[11]_data_in, MB4_q[11]_write_enable, MB4_q[11]_clock_0, , , , , , VCC, MB4_q[11]_write_address, MB4_q[11]_read_address);


--MB8_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[11] at EC4_1_B1
MB8_q[11]_data_in = ~GND;
MB8_q[11]_write_enable = RE2_i932;
MB8_q[11]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[11]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[11]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[11] = MEMORY_SEGMENT(MB8_q[11]_data_in, MB8_q[11]_write_enable, MB8_q[11]_clock_0, , , , , , VCC, MB8_q[11]_write_address, MB8_q[11]_read_address);


--LE1L28 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~952 at LC7_16_B2
--operation mode is normal

LE1L28 = LE1L305Q & (LE1_AnB & MB4_q[11] # !LE1_AnB & MB8_q[11]);


--LE1L38 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~953 at LC8_15_B2
--operation mode is normal

LE1L38 = LE1L205Q & LE1L18 # !LE1L205Q & (LE1L35 # LE1L28);


--LE1L103 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1512 at LC3_15_B2
--operation mode is normal

LE1L103 = !LE1L005Q & (LE1L105Q & LE1L08 # !LE1L105Q & LE1L38);


--RE1_header_1.timestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[11] at LC10_7_B2
--operation mode is normal

RE1_header_1.timestamp[11]_lut_out = SE1_HEADER_data.timestamp[11]~reg0;
RE1_header_1.timestamp[11] = DFFE(RE1_header_1.timestamp[11]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[11] at LC8_7_B2
--operation mode is normal

RE1_header_0.timestamp[11]_lut_out = SE1_HEADER_data.timestamp[11]~reg0;
RE1_header_0.timestamp[11] = DFFE(RE1_header_0.timestamp[11]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L203 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1513 at LC2_7_B2
--operation mode is normal

LE1L203 = RE1_header_0.timestamp[11] & (RE1_header_1.timestamp[11] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[11] & RE1_rd_ptr[0] & RE1_header_1.timestamp[11];


--RE2_header_1.timestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[11] at LC9_8_B2
--operation mode is normal

RE2_header_1.timestamp[11]_lut_out = SE2_HEADER_data.timestamp[11]~reg0;
RE2_header_1.timestamp[11] = DFFE(RE2_header_1.timestamp[11]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[11] at LC5_8_B2
--operation mode is normal

RE2_header_0.timestamp[11]_lut_out = SE2_HEADER_data.timestamp[11]~reg0;
RE2_header_0.timestamp[11] = DFFE(RE2_header_0.timestamp[11]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L303 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1514 at LC6_7_B2
--operation mode is normal

LE1L303 = RE2_header_1.timestamp[11] & (RE2_rd_ptr[0] # RE2_header_0.timestamp[11]) # !RE2_header_1.timestamp[11] & !RE2_rd_ptr[0] & RE2_header_0.timestamp[11];


--LE1L403 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1515 at LC1_7_B2
--operation mode is normal

LE1L403 = LE1L005Q & (LE1_AnB & LE1L203 # !LE1_AnB & LE1L303);


--LE1L503 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1516 at LC5_15_B2
--operation mode is normal

LE1L503 = LE1L613 # !LE1L994Q & (LE1L403 # LE1L103);


--LE1L492 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1585 at LC1_9_H2
--operation mode is normal

LE1L492 = LE1L54 & LE1L392 & (LE1L04 # LE1L14);


--RE1_header_1.timestamp[44] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[44] at LC3_6_B2
--operation mode is normal

RE1_header_1.timestamp[44]_lut_out = SE1_HEADER_data.timestamp[44]~reg0;
RE1_header_1.timestamp[44] = DFFE(RE1_header_1.timestamp[44]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[44] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[44] at LC6_3_B2
--operation mode is normal

RE1_header_0.timestamp[44]_lut_out = SE1_HEADER_data.timestamp[44]~reg0;
RE1_header_0.timestamp[44] = DFFE(RE1_header_0.timestamp[44]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L27 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~948 at LC10_6_B2
--operation mode is normal

LE1L27 = RE1_header_0.timestamp[44] & (RE1_header_1.timestamp[44] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[44] & RE1_header_1.timestamp[44] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[44] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[44] at LC2_5_B2
--operation mode is normal

RE2_header_1.timestamp[44]_lut_out = SE2_HEADER_data.timestamp[44]~reg0;
RE2_header_1.timestamp[44] = DFFE(RE2_header_1.timestamp[44]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[44] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[44] at LC4_5_B2
--operation mode is normal

RE2_header_0.timestamp[44]_lut_out = SE2_HEADER_data.timestamp[44]~reg0;
RE2_header_0.timestamp[44] = DFFE(RE2_header_0.timestamp[44]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L37 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~949 at LC8_5_B2
--operation mode is normal

LE1L37 = RE2_header_0.timestamp[44] & (RE2_header_1.timestamp[44] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[44] & RE2_header_1.timestamp[44] & RE2_rd_ptr[0];


--LE1L47 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~950 at LC1_6_B2
--operation mode is normal

LE1L47 = LE1_AnB & LE1L27 # !LE1_AnB & LE1L37;


--MB6_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[12] at EC3_1_B2
MB6_q[12]_data_in = ~GND;
MB6_q[12]_write_enable = RE1L821;
MB6_q[12]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[12]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[12]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[12] = MEMORY_SEGMENT(MB6_q[12]_data_in, MB6_q[12]_write_enable, MB6_q[12]_clock_0, , , , , , VCC, MB6_q[12]_write_address, MB6_q[12]_read_address);


--MB01_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[12] at EC3_1_C2
MB01_q[12]_data_in = ~GND;
MB01_q[12]_write_enable = RE2L821;
MB01_q[12]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[12]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[12]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[12] = MEMORY_SEGMENT(MB01_q[12]_data_in, MB01_q[12]_write_enable, MB01_q[12]_clock_0, , , , , , VCC, MB01_q[12]_write_address, MB01_q[12]_read_address);


--LE1L57 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~951 at LC9_7_B2
--operation mode is normal

LE1L57 = LE1_AnB & MB6_q[12] # !LE1_AnB & MB01_q[12];


--MB4_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[12] at EC3_1_J2
MB4_q[12]_data_in = ~GND;
MB4_q[12]_write_enable = RE1_i932;
MB4_q[12]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[12]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[12]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[12] = MEMORY_SEGMENT(MB4_q[12]_data_in, MB4_q[12]_write_enable, MB4_q[12]_clock_0, , , , , , VCC, MB4_q[12]_write_address, MB4_q[12]_read_address);


--MB8_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[12] at EC1_1_C1
MB8_q[12]_data_in = ~GND;
MB8_q[12]_write_enable = RE2_i932;
MB8_q[12]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[12]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[12]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[12] = MEMORY_SEGMENT(MB8_q[12]_data_in, MB8_q[12]_write_enable, MB8_q[12]_clock_0, , , , , , VCC, MB8_q[12]_write_address, MB8_q[12]_read_address);


--LE1L67 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~952 at LC5_7_B2
--operation mode is normal

LE1L67 = LE1L305Q & (LE1_AnB & MB4_q[12] # !LE1_AnB & MB8_q[12]);


--LE1L77 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~953 at LC6_6_B2
--operation mode is normal

LE1L77 = LE1L205Q & LE1L57 # !LE1L205Q & (LE1L35 # LE1L67);


--LE1L592 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1586 at LC2_6_B2
--operation mode is normal

LE1L592 = !LE1L005Q & (LE1L105Q & LE1L47 # !LE1L105Q & LE1L77);


--RE1_header_1.timestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[12] at LC7_7_B2
--operation mode is normal

RE1_header_1.timestamp[12]_lut_out = SE1_HEADER_data.timestamp[12]~reg0;
RE1_header_1.timestamp[12] = DFFE(RE1_header_1.timestamp[12]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[12] at LC3_7_B2
--operation mode is normal

RE1_header_0.timestamp[12]_lut_out = SE1_HEADER_data.timestamp[12]~reg0;
RE1_header_0.timestamp[12] = DFFE(RE1_header_0.timestamp[12]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L692 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1587 at LC9_6_B2
--operation mode is normal

LE1L692 = RE1_header_1.timestamp[12] & (RE1_rd_ptr[0] # RE1_header_0.timestamp[12]) # !RE1_header_1.timestamp[12] & !RE1_rd_ptr[0] & RE1_header_0.timestamp[12];


--RE2_header_1.timestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[12] at LC7_8_B2
--operation mode is normal

RE2_header_1.timestamp[12]_lut_out = SE2_HEADER_data.timestamp[12]~reg0;
RE2_header_1.timestamp[12] = DFFE(RE2_header_1.timestamp[12]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[12] at LC1_8_B2
--operation mode is normal

RE2_header_0.timestamp[12]_lut_out = SE2_HEADER_data.timestamp[12]~reg0;
RE2_header_0.timestamp[12] = DFFE(RE2_header_0.timestamp[12]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L792 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1588 at LC4_7_B2
--operation mode is normal

LE1L792 = RE2_header_1.timestamp[12] & (RE2_rd_ptr[0] # RE2_header_0.timestamp[12]) # !RE2_header_1.timestamp[12] & !RE2_rd_ptr[0] & RE2_header_0.timestamp[12];


--LE1L892 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1589 at LC5_6_B2
--operation mode is normal

LE1L892 = LE1L005Q & (LE1_AnB & LE1L692 # !LE1_AnB & LE1L792);


--LE1L992 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1590 at LC8_6_B2
--operation mode is normal

LE1L992 = LE1L492 # !LE1L994Q & (LE1L892 # LE1L592);


--RE1_header_1.timestamp[45] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[45] at LC8_12_B2
--operation mode is normal

RE1_header_1.timestamp[45]_lut_out = SE1_HEADER_data.timestamp[45]~reg0;
RE1_header_1.timestamp[45] = DFFE(RE1_header_1.timestamp[45]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[45] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[45] at LC3_12_B2
--operation mode is normal

RE1_header_0.timestamp[45]_lut_out = SE1_HEADER_data.timestamp[45]~reg0;
RE1_header_0.timestamp[45] = DFFE(RE1_header_0.timestamp[45]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L66 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~719 at LC3_11_B2
--operation mode is normal

LE1L66 = RE1_header_1.timestamp[45] & (RE1_rd_ptr[0] # RE1_header_0.timestamp[45]) # !RE1_header_1.timestamp[45] & !RE1_rd_ptr[0] & RE1_header_0.timestamp[45];


--RE2_header_1.timestamp[45] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[45] at LC3_5_E2
--operation mode is normal

RE2_header_1.timestamp[45]_lut_out = SE2_HEADER_data.timestamp[45]~reg0;
RE2_header_1.timestamp[45] = DFFE(RE2_header_1.timestamp[45]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[45] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[45] at LC9_5_E2
--operation mode is normal

RE2_header_0.timestamp[45]_lut_out = SE2_HEADER_data.timestamp[45]~reg0;
RE2_header_0.timestamp[45] = DFFE(RE2_header_0.timestamp[45]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L76 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~720 at LC1_5_E2
--operation mode is normal

LE1L76 = RE2_header_0.timestamp[45] & (RE2_header_1.timestamp[45] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[45] & RE2_header_1.timestamp[45] & RE2_rd_ptr[0];


--LE1L86 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~721 at LC4_10_B2
--operation mode is normal

LE1L86 = LE1L66 & (LE1_AnB # LE1L76) # !LE1L66 & !LE1_AnB & LE1L76;


--MB6_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[13] at EC8_1_B2
MB6_q[13]_data_in = ~GND;
MB6_q[13]_write_enable = RE1L821;
MB6_q[13]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[13]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[13]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[13] = MEMORY_SEGMENT(MB6_q[13]_data_in, MB6_q[13]_write_enable, MB6_q[13]_clock_0, , , , , , VCC, MB6_q[13]_write_address, MB6_q[13]_read_address);


--MB01_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[13] at EC6_1_C2
MB01_q[13]_data_in = ~GND;
MB01_q[13]_write_enable = RE2L821;
MB01_q[13]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[13]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[13]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[13] = MEMORY_SEGMENT(MB01_q[13]_data_in, MB01_q[13]_write_enable, MB01_q[13]_clock_0, , , , , , VCC, MB01_q[13]_write_address, MB01_q[13]_read_address);


--LE1L96 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~722 at LC3_10_B2
--operation mode is normal

LE1L96 = LE1_AnB & MB6_q[13] # !LE1_AnB & MB01_q[13];


--MB4_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[13] at EC2_1_J2
MB4_q[13]_data_in = ~GND;
MB4_q[13]_write_enable = RE1_i932;
MB4_q[13]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[13]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[13]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[13] = MEMORY_SEGMENT(MB4_q[13]_data_in, MB4_q[13]_write_enable, MB4_q[13]_clock_0, , , , , , VCC, MB4_q[13]_write_address, MB4_q[13]_read_address);


--MB8_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[13] at EC4_1_C1
MB8_q[13]_data_in = ~GND;
MB8_q[13]_write_enable = RE2_i932;
MB8_q[13]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[13]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[13]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[13] = MEMORY_SEGMENT(MB8_q[13]_data_in, MB8_q[13]_write_enable, MB8_q[13]_clock_0, , , , , , VCC, MB8_q[13]_write_address, MB8_q[13]_read_address);


--LE1L07 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~723 at LC9_11_B2
--operation mode is normal

LE1L07 = LE1L305Q & (LE1_AnB & MB4_q[13] # !LE1_AnB & MB8_q[13]);


--LE1L17 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~724 at LC7_10_B2
--operation mode is normal

LE1L17 = LE1L205Q & LE1L96 # !LE1L205Q & (LE1L551 # LE1L07);


--LE1L882 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1198 at LC1_10_B2
--operation mode is normal

LE1L882 = !LE1L005Q & (LE1L105Q & LE1L86 # !LE1L105Q & LE1L17);


--RE1_header_1.timestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[13] at LC10_9_B2
--operation mode is normal

RE1_header_1.timestamp[13]_lut_out = SE1_HEADER_data.timestamp[13]~reg0;
RE1_header_1.timestamp[13] = DFFE(RE1_header_1.timestamp[13]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[13] at LC7_9_B2
--operation mode is normal

RE1_header_0.timestamp[13]_lut_out = SE1_HEADER_data.timestamp[13]~reg0;
RE1_header_0.timestamp[13] = DFFE(RE1_header_0.timestamp[13]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L982 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1199 at LC1_9_B2
--operation mode is normal

LE1L982 = RE1_header_1.timestamp[13] & (RE1_header_0.timestamp[13] # RE1_rd_ptr[0]) # !RE1_header_1.timestamp[13] & RE1_header_0.timestamp[13] & !RE1_rd_ptr[0];


--RE2_header_1.timestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[13] at LC2_8_B2
--operation mode is normal

RE2_header_1.timestamp[13]_lut_out = SE2_HEADER_data.timestamp[13]~reg0;
RE2_header_1.timestamp[13] = DFFE(RE2_header_1.timestamp[13]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[13] at LC10_8_B2
--operation mode is normal

RE2_header_0.timestamp[13]_lut_out = SE2_HEADER_data.timestamp[13]~reg0;
RE2_header_0.timestamp[13] = DFFE(RE2_header_0.timestamp[13]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L092 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1200 at LC6_9_B2
--operation mode is normal

LE1L092 = RE2_header_1.timestamp[13] & (RE2_header_0.timestamp[13] # RE2_rd_ptr[0]) # !RE2_header_1.timestamp[13] & RE2_header_0.timestamp[13] & !RE2_rd_ptr[0];


--LE1L192 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1201 at LC8_9_B2
--operation mode is normal

LE1L192 = LE1L005Q & (LE1_AnB & LE1L982 # !LE1_AnB & LE1L092);


--LE1L292 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1202 at LC6_10_B2
--operation mode is normal

LE1L292 = LE1L492 # !LE1L994Q & (LE1L192 # LE1L882);


--RE1_header_1.timestamp[46] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[46] at LC4_11_B2
--operation mode is normal

RE1_header_1.timestamp[46]_lut_out = SE1_HEADER_data.timestamp[46]~reg0;
RE1_header_1.timestamp[46] = DFFE(RE1_header_1.timestamp[46]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[46] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[46] at LC6_11_B2
--operation mode is normal

RE1_header_0.timestamp[46]_lut_out = SE1_HEADER_data.timestamp[46]~reg0;
RE1_header_0.timestamp[46] = DFFE(RE1_header_0.timestamp[46]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L06 is daq:inst_daq|mem_interface:inst_mem_interface|i1446~948 at LC7_11_B2
--operation mode is normal

LE1L06 = RE1_header_0.timestamp[46] & (RE1_header_1.timestamp[46] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[46] & RE1_header_1.timestamp[46] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[46] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[46] at LC9_6_E2
--operation mode is normal

RE2_header_1.timestamp[46]_lut_out = SE2_HEADER_data.timestamp[46]~reg0;
RE2_header_1.timestamp[46] = DFFE(RE2_header_1.timestamp[46]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[46] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[46] at LC6_6_E2
--operation mode is normal

RE2_header_0.timestamp[46]_lut_out = SE2_HEADER_data.timestamp[46]~reg0;
RE2_header_0.timestamp[46] = DFFE(RE2_header_0.timestamp[46]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L16 is daq:inst_daq|mem_interface:inst_mem_interface|i1446~949 at LC2_6_E2
--operation mode is normal

LE1L16 = RE2_header_1.timestamp[46] & (RE2_header_0.timestamp[46] # RE2_rd_ptr[0]) # !RE2_header_1.timestamp[46] & RE2_header_0.timestamp[46] & !RE2_rd_ptr[0];


--LE1L26 is daq:inst_daq|mem_interface:inst_mem_interface|i1446~950 at LC10_11_B2
--operation mode is normal

LE1L26 = LE1L06 & (LE1_AnB # LE1L16) # !LE1L06 & !LE1_AnB & LE1L16;


--MB6_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[14] at EC6_1_B2
MB6_q[14]_data_in = ~GND;
MB6_q[14]_write_enable = RE1L821;
MB6_q[14]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[14]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[14]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[14] = MEMORY_SEGMENT(MB6_q[14]_data_in, MB6_q[14]_write_enable, MB6_q[14]_clock_0, , , , , , VCC, MB6_q[14]_write_address, MB6_q[14]_read_address);


--MB01_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[14] at EC7_1_C2
MB01_q[14]_data_in = ~GND;
MB01_q[14]_write_enable = RE2L821;
MB01_q[14]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[14]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[14]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[14] = MEMORY_SEGMENT(MB01_q[14]_data_in, MB01_q[14]_write_enable, MB01_q[14]_clock_0, , , , , , VCC, MB01_q[14]_write_address, MB01_q[14]_read_address);


--LE1L36 is daq:inst_daq|mem_interface:inst_mem_interface|i1446~951 at LC2_12_B2
--operation mode is normal

LE1L36 = MB6_q[14] & (LE1_AnB # MB01_q[14]) # !MB6_q[14] & !LE1_AnB & MB01_q[14];


--MB4_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[14] at EC3_1_G2
MB4_q[14]_data_in = ~GND;
MB4_q[14]_write_enable = RE1_i932;
MB4_q[14]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[14]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[14]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[14] = MEMORY_SEGMENT(MB4_q[14]_data_in, MB4_q[14]_write_enable, MB4_q[14]_clock_0, , , , , , VCC, MB4_q[14]_write_address, MB4_q[14]_read_address);


--MB8_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[14] at EC3_1_B1
MB8_q[14]_data_in = ~GND;
MB8_q[14]_write_enable = RE2_i932;
MB8_q[14]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[14]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[14]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[14] = MEMORY_SEGMENT(MB8_q[14]_data_in, MB8_q[14]_write_enable, MB8_q[14]_clock_0, , , , , , VCC, MB8_q[14]_write_address, MB8_q[14]_read_address);


--LE1L46 is daq:inst_daq|mem_interface:inst_mem_interface|i1446~952 at LC4_13_B2
--operation mode is normal

LE1L46 = LE1L305Q & (LE1_AnB & MB4_q[14] # !LE1_AnB & MB8_q[14]);


--LE1L56 is daq:inst_daq|mem_interface:inst_mem_interface|i1446~953 at LC4_12_B2
--operation mode is normal

LE1L56 = LE1L205Q & LE1L36 # !LE1L205Q & (LE1L35 # LE1L46);


--LE1L382 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1512 at LC8_11_B2
--operation mode is normal

LE1L382 = !LE1L005Q & (LE1L105Q & LE1L26 # !LE1L105Q & LE1L56);


--RE1_header_1.timestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[14] at LC5_9_B2
--operation mode is normal

RE1_header_1.timestamp[14]_lut_out = SE1_HEADER_data.timestamp[14]~reg0;
RE1_header_1.timestamp[14] = DFFE(RE1_header_1.timestamp[14]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[14] at LC9_9_B2
--operation mode is normal

RE1_header_0.timestamp[14]_lut_out = SE1_HEADER_data.timestamp[14]~reg0;
RE1_header_0.timestamp[14] = DFFE(RE1_header_0.timestamp[14]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L482 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1513 at LC4_9_B2
--operation mode is normal

LE1L482 = RE1_header_0.timestamp[14] & (RE1_header_1.timestamp[14] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[14] & RE1_header_1.timestamp[14] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[14] at LC6_8_B2
--operation mode is normal

RE2_header_1.timestamp[14]_lut_out = SE2_HEADER_data.timestamp[14]~reg0;
RE2_header_1.timestamp[14] = DFFE(RE2_header_1.timestamp[14]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[14] at LC8_8_B2
--operation mode is normal

RE2_header_0.timestamp[14]_lut_out = SE2_HEADER_data.timestamp[14]~reg0;
RE2_header_0.timestamp[14] = DFFE(RE2_header_0.timestamp[14]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L582 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1514 at LC3_8_B2
--operation mode is normal

LE1L582 = RE2_header_0.timestamp[14] & (RE2_header_1.timestamp[14] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[14] & RE2_rd_ptr[0] & RE2_header_1.timestamp[14];


--LE1L682 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1515 at LC4_8_B2
--operation mode is normal

LE1L682 = LE1L005Q & (LE1_AnB & LE1L482 # !LE1_AnB & LE1L582);


--LE1L782 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1516 at LC10_10_B2
--operation mode is normal

LE1L782 = LE1L492 # !LE1L994Q & (LE1L682 # LE1L382);


--BF1L54Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[12]~reg0 at LC4_15_P3
--operation mode is normal

BF1L54Q_lut_out = BF1L42 & BF1L12 & MF1_MASTERHADDR[12] # !BF1L42 & (BF1L54Q # BF1L12 & MF1_MASTERHADDR[12]);
BF1L54Q = DFFE(BF1L54Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L64Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[13]~reg0 at LC6_15_P3
--operation mode is normal

BF1L64Q_lut_out = BF1L42 & BF1L12 & MF1_MASTERHADDR[13] # !BF1L42 & (BF1L64Q # BF1L12 & MF1_MASTERHADDR[13]);
BF1L64Q = DFFE(BF1L64Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L44Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[11]~reg0 at LC8_15_P3
--operation mode is normal

BF1L44Q_lut_out = BF1L42 & BF1L12 & MF1_MASTERHADDR[11] # !BF1L42 & (BF1L44Q # BF1L12 & MF1_MASTERHADDR[11]);
BF1L44Q = DFFE(BF1L44Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L24Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[9]~reg0 at LC1_14_P3
--operation mode is normal

BF1L24Q_lut_out = BF1L24Q & (MF1_MASTERHADDR[9] & BF1L12 # !BF1L42) # !BF1L24Q & MF1_MASTERHADDR[9] & BF1L12;
BF1L24Q = DFFE(BF1L24Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L481 is slaveregister:inst_slaveregister|i38~19 at LC2_14_P3
--operation mode is normal

K1L481 = !BF1L24Q & !BF1L64Q & !BF1L44Q & !BF1L54Q;


--GF1_q[0] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0] at EC10_1_Z3
GF1_q[0]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[0]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[0] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[0]_write_address, GF1_q[0]_read_address);


--BF1L34Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[10]~reg0 at LC6_12_P3
--operation mode is normal

BF1L34Q_lut_out = MF1_MASTERHADDR[10] & (BF1L12 # BF1L34Q & !BF1L42) # !MF1_MASTERHADDR[10] & BF1L34Q & !BF1L42;
BF1L34Q = DFFE(BF1L34Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L527 is slaveregister:inst_slaveregister|i3848~120 at LC3_4_Z3
--operation mode is normal

K1L527 = !BF1L34Q & K1L481 & GF1_q[0];


--K1_i38 is slaveregister:inst_slaveregister|i38 at LC10_13_Z3
--operation mode is normal

K1_i38 = BF1L34Q # !K1L481;


--BF1L14Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[8]~reg0 at LC3_14_P3
--operation mode is normal

BF1L14Q_lut_out = MF1_MASTERHADDR[8] & (BF1L12 # !BF1L42 & BF1L14Q) # !MF1_MASTERHADDR[8] & !BF1L42 & BF1L14Q;
BF1L14Q = DFFE(BF1L14Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L04Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[7]~reg0 at LC8_12_P3
--operation mode is normal

BF1L04Q_lut_out = BF1L42 & MF1_MASTERHADDR[7] & BF1L12 # !BF1L42 & (BF1L04Q # MF1_MASTERHADDR[7] & BF1L12);
BF1L04Q = DFFE(BF1L04Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L93Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[6]~reg0 at LC9_15_P3
--operation mode is normal

BF1L93Q_lut_out = BF1L42 & BF1L12 & MF1_MASTERHADDR[6] # !BF1L42 & (BF1L93Q # BF1L12 & MF1_MASTERHADDR[6]);
BF1L93Q = DFFE(BF1L93Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L612 is slaveregister:inst_slaveregister|i1654~28 at LC3_6_O3
--operation mode is normal

K1L612 = !BF1L93Q & !BF1L04Q;


--K1_i306 is slaveregister:inst_slaveregister|i306 at LC1_6_O3
--operation mode is normal

K1_i306 = BF1L14Q # !K1L612 # !BF1L34Q # !K1L481;


--BF1L53Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[2]~reg0 at LC2_12_P3
--operation mode is normal

BF1L53Q_lut_out = BF1L42 & MF1_MASTERHADDR[2] & BF1L12 # !BF1L42 & (BF1L53Q # MF1_MASTERHADDR[2] & BF1L12);
BF1L53Q = DFFE(BF1L53Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L73Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[4]~reg0 at LC9_12_P3
--operation mode is normal

BF1L73Q_lut_out = MF1_MASTERHADDR[4] & (BF1L12 # BF1L73Q & !BF1L42) # !MF1_MASTERHADDR[4] & BF1L73Q & !BF1L42;
BF1L73Q = DFFE(BF1L73Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L63Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[3]~reg0 at LC10_12_P3
--operation mode is normal

BF1L63Q_lut_out = BF1L42 & MF1_MASTERHADDR[3] & BF1L12 # !BF1L42 & (BF1L63Q # MF1_MASTERHADDR[3] & BF1L12);
BF1L63Q = DFFE(BF1L63Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L83Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[5]~reg0 at LC3_12_P3
--operation mode is normal

BF1L83Q_lut_out = BF1L42 & MF1_MASTERHADDR[5] & BF1L12 # !BF1L42 & (BF1L83Q # MF1_MASTERHADDR[5] & BF1L12);
BF1L83Q = DFFE(BF1L83Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L902 is slaveregister:inst_slaveregister|i1238~29 at LC7_12_Y4
--operation mode is normal

K1L902 = !BF1L63Q & !BF1L83Q & !BF1L73Q;


--K1L706 is slaveregister:inst_slaveregister|i3832~99 at LC10_8_P3
--operation mode is normal

K1L706 = K1_i38 & (K1_i306 # BF1L53Q # !K1L902);


--K1_DAQ_ctrl_local.enable_DAQ is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_DAQ at LC10_13_Z2
--operation mode is normal

K1_DAQ_ctrl_local.enable_DAQ_lut_out = MF1_MASTERHWDATA[0];
K1_DAQ_ctrl_local.enable_DAQ = DFFE(K1_DAQ_ctrl_local.enable_DAQ_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L651);


--K1L712 is slaveregister:inst_slaveregister|i1654~29 at LC3_16_O3
--operation mode is normal

K1L712 = !BF1L93Q & !BF1L04Q & BF1L34Q & K1L481;


--K1L691 is slaveregister:inst_slaveregister|i852~20 at LC6_10_O3
--operation mode is normal

K1L691 = BF1L73Q & !BF1L53Q & !BF1L63Q;

--K1L891 is slaveregister:inst_slaveregister|i852~23 at LC6_10_O3
--operation mode is normal

K1L891 = BF1L73Q & !BF1L53Q & !BF1L63Q;


--K1_i334 is slaveregister:inst_slaveregister|i334 at LC10_10_O3
--operation mode is normal

K1_i334 = BF1L83Q # BF1L14Q # !K1L691 # !K1L712;


--K1L627 is slaveregister:inst_slaveregister|i3848~121 at LC7_4_Z3
--operation mode is normal

K1L627 = K1L527 # K1_DAQ_ctrl_local.enable_DAQ & !K1_i334 & K1L706;


--K1_DAQ_ctrl_local.trigger_enable[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0] at LC5_15_Z2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[0]_lut_out = MF1_MASTERHWDATA[0];
K1_DAQ_ctrl_local.trigger_enable[0] = DFFE(K1_DAQ_ctrl_local.trigger_enable[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L981 is slaveregister:inst_slaveregister|i424~29 at LC5_13_P3
--operation mode is normal

K1L981 = !BF1L63Q & !BF1L73Q;


--K1_i150 is slaveregister:inst_slaveregister|i150 at LC10_12_O3
--operation mode is normal

K1_i150 = BF1L83Q # BF1L53Q # K1_i306 # !K1L981;


--K1L727 is slaveregister:inst_slaveregister|i3848~122 at LC9_4_Z3
--operation mode is normal

K1L727 = K1L627 # K1_DAQ_ctrl_local.trigger_enable[0] & !K1_i150 & K1_i38;


--K1L306 is slaveregister:inst_slaveregister|i3830~437 at LC6_13_Z3
--operation mode is normal

K1L306 = K1_i334 & K1_i150 & (BF1L34Q # !K1L481);


--K1L817 is slaveregister:inst_slaveregister|i3847~131 at LC1_13_R3
--operation mode is normal

K1L817 = BF1L63Q # BF1L73Q & BF1L53Q;


--K1L917 is slaveregister:inst_slaveregister|i3847~132 at LC5_13_R3
--operation mode is normal

K1L917 = K1L817 # BF1L14Q # !BF1L83Q # !K1L712;


--K1L002 is slaveregister:inst_slaveregister|i908~32 at LC9_15_Z3
--operation mode is normal

K1L002 = BF1L04Q # !BF1L93Q;


--K1_i908 is slaveregister:inst_slaveregister|i908 at LC10_15_Z3
--operation mode is normal

K1_i908 = BF1L14Q # K1L002 # !BF1L34Q # !K1L481;


--K1L785 is slaveregister:inst_slaveregister|i3829~683 at LC5_12_Z3
--operation mode is normal

K1L785 = !K1_i908 & !BF1L73Q & BF1L83Q & !BF1L63Q;


--K1_CS_ctrl_local.CS_time[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0] at LC6_10_Z3
--operation mode is normal

K1_CS_ctrl_local.CS_time[0]_lut_out = MF1_MASTERHWDATA[0];
K1_CS_ctrl_local.CS_time[0] = DFFE(K1_CS_ctrl_local.CS_time[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1_CS_ctrl_local.CS_enable[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[0] at LC2_4_Z3
--operation mode is normal

K1_CS_ctrl_local.CS_enable[0]_lut_out = MF1_MASTERHWDATA[0];
K1_CS_ctrl_local.CS_enable[0] = DFFE(K1_CS_ctrl_local.CS_enable[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1L935 is slaveregister:inst_slaveregister|i3656~526 at LC3_5_Z3
--operation mode is normal

K1L935 = K1_CS_ctrl_local.CS_time[0] & (K1_CS_ctrl_local.CS_enable[0] # BF1L53Q) # !K1_CS_ctrl_local.CS_time[0] & K1_CS_ctrl_local.CS_enable[0] & !BF1L53Q;


--K1L045 is slaveregister:inst_slaveregister|i3656~527 at LC8_5_Z3
--operation mode is normal

K1L045 = BF1L53Q & V63_sload_path[32] # !BF1L53Q & V63_sload_path[0];


--K1_i761 is slaveregister:inst_slaveregister|i761 at LC4_4_O3
--operation mode is normal

K1_i761 = BF1L83Q # BF1L73Q # BF1L63Q # K1_i908;

--K1L491 is slaveregister:inst_slaveregister|i761~29 at LC4_4_O3
--operation mode is normal

K1L491 = BF1L83Q # BF1L73Q # BF1L63Q # K1_i908;


--K1L145 is slaveregister:inst_slaveregister|i3656~528 at LC6_5_Z3
--operation mode is normal

K1L145 = K1_i761 & K1L785 & K1L935 # !K1_i761 & K1L045;


--K1L202 is slaveregister:inst_slaveregister|i922~60 at LC10_12_Z3
--operation mode is normal

K1L202 = BF1L73Q # !BF1L83Q;


--K1L245 is slaveregister:inst_slaveregister|i3656~529 at LC7_4_V3
--operation mode is normal

K1L245 = BF1L53Q & BF1L63Q;


--K1L235 is slaveregister:inst_slaveregister|i3655~231 at LC3_5_V3
--operation mode is normal

K1L235 = K1_i908 # !K1L902 & (K1L202 # K1L245);

--K1L835 is slaveregister:inst_slaveregister|i3655~239 at LC3_5_V3
--operation mode is normal

K1L835 = K1_i908 # !K1L902 & (K1L202 # K1L245);


--K1L702 is slaveregister:inst_slaveregister|i1217~31 at LC3_15_Z3
--operation mode is normal

K1L702 = BF1L93Q # !BF1L04Q;


--K1_i1217 is slaveregister:inst_slaveregister|i1217 at LC6_15_Z3
--operation mode is normal

K1_i1217 = BF1L14Q # K1L702 # !BF1L34Q # !K1L481;


--K1_i1238 is slaveregister:inst_slaveregister|i1238 at LC3_12_W4
--operation mode is normal

K1_i1238 = BF1L73Q # BF1L63Q # BF1L83Q # K1_i1217;


--K1L112 is slaveregister:inst_slaveregister|i1425~26 at LC10_12_Y4
--operation mode is normal

K1L112 = BF1L83Q # BF1L73Q # BF1L53Q # !BF1L63Q;


--K1L103 is slaveregister:inst_slaveregister|i3431~541 at LC2_12_V3
--operation mode is normal

K1L103 = K1_i1217 # K1L112 & (!BF1L83Q # !K1L981);

--K1L213 is slaveregister:inst_slaveregister|i3431~564 at LC2_12_V3
--operation mode is normal

K1L213 = K1_i1217 # K1L112 & (!BF1L83Q # !K1L981);


--K1_i1661 is slaveregister:inst_slaveregister|i1661 at LC7_13_R3
--operation mode is normal

K1_i1661 = BF1L83Q # !K1L712 # !BF1L14Q;

--K1L912 is slaveregister:inst_slaveregister|i1661~48 at LC7_13_R3
--operation mode is normal

K1L912 = BF1L83Q # !K1L712 # !BF1L14Q;


--K1L473 is slaveregister:inst_slaveregister|i3496~582 at LC8_12_V3
--operation mode is normal

K1L473 = K1L103 & K1_i1238 & (K1_i1661 # !K1L981);


--RB1_inst16[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[0] at LC1_12_J3
--operation mode is normal

RB1_inst16[0]_lut_out = V32_q[0];
RB1_inst16[0] = DFFE(RB1_inst16[0]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1_COMM_ctrl_local.tx_head[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[0] at LC9_11_J3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[0]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[0] # !K1L337 & K1_COMM_ctrl_local.tx_head[0]);
K1_COMM_ctrl_local.tx_head[0] = DFFE(K1_COMM_ctrl_local.tx_head[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L492 is slaveregister:inst_slaveregister|i3272~955 at LC1_11_J3
--operation mode is normal

K1L492 = K1_COMM_ctrl_local.tx_head[0] & (RB1_inst16[0] # !BF1L53Q) # !K1_COMM_ctrl_local.tx_head[0] & BF1L53Q & RB1_inst16[0];


--K1_COMM_ctrl_local.rx_tail[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[0] at LC9_4_J3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[0]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[0] # !K1L437 & K1_COMM_ctrl_local.rx_tail[0]);
K1_COMM_ctrl_local.rx_tail[0] = DFFE(K1_COMM_ctrl_local.rx_tail[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L592 is slaveregister:inst_slaveregister|i3272~956 at LC3_4_J3
--operation mode is normal

K1L592 = K1_COMM_ctrl_local.rx_tail[0] & (V41_q[0] # !BF1L53Q) # !K1_COMM_ctrl_local.rx_tail[0] & BF1L53Q & V41_q[0];


--K1_i1654 is slaveregister:inst_slaveregister|i1654 at LC10_6_O3
--operation mode is normal

K1_i1654 = !K1L612 # !BF1L34Q # !K1L481 # !BF1L14Q;


--K1_i1945 is slaveregister:inst_slaveregister|i1945 at LC9_13_J3
--operation mode is normal

K1_i1945 = BF1L73Q # K1_i1654 # BF1L83Q # !BF1L63Q;


--K1_i2130 is slaveregister:inst_slaveregister|i2130 at LC6_9_J3
--operation mode is normal

K1_i2130 = BF1L63Q # BF1L83Q # K1_i1654 # !BF1L73Q;


--K1L692 is slaveregister:inst_slaveregister|i3272~957 at LC6_4_J3
--operation mode is normal

K1L692 = K1_i1945 & !K1_i2130 & K1L592 # !K1_i1945 & K1L492;


--K1L862 is slaveregister:inst_slaveregister|i3264~748 at LC6_8_H3
--operation mode is normal

K1L862 = BF1L83Q # K1_i1654 # BF1L63Q $ !BF1L73Q;

--K1L972 is slaveregister:inst_slaveregister|i3264~762 at LC6_8_H3
--operation mode is normal

K1L972 = BF1L83Q # K1_i1654 # BF1L63Q $ !BF1L73Q;


--K1L792 is slaveregister:inst_slaveregister|i3272~958 at LC4_1_H3
--operation mode is normal

K1L792 = V11_sload_path[0] & (BF1L53Q # V31_sload_path[0]) # !V11_sload_path[0] & !BF1L53Q & V31_sload_path[0];


--K1_i2298 is slaveregister:inst_slaveregister|i2298 at LC9_11_R3
--operation mode is normal

K1_i2298 = K1_i1654 # BF1L83Q # !BF1L73Q # !BF1L63Q;


--K1L722 is slaveregister:inst_slaveregister|i2499~32 at LC5_11_O3
--operation mode is normal

K1L722 = !BF1L63Q & BF1L73Q;


--K1L232 is slaveregister:inst_slaveregister|i3080~99 at LC8_11_R3
--operation mode is normal

K1L232 = K1L032 & (K1_i1654 # !K1L722 # !BF1L83Q);


--K1_COMM_ctrl_local.id[32] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32] at LC2_12_R3
--operation mode is normal

K1_COMM_ctrl_local.id[32]_lut_out = MF1_MASTERHWDATA[0];
K1_COMM_ctrl_local.id[32] = DFFE(K1_COMM_ctrl_local.id[32]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1_COMM_ctrl_local.id[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0] at LC6_1_J3
--operation mode is normal

K1_COMM_ctrl_local.id[0]_lut_out = MF1_MASTERHWDATA[0];
K1_COMM_ctrl_local.id[0] = DFFE(K1_COMM_ctrl_local.id[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L892 is slaveregister:inst_slaveregister|i3272~959 at LC6_12_R3
--operation mode is normal

K1L892 = K1_COMM_ctrl_local.id[0] & (K1_COMM_ctrl_local.id[32] # !BF1L53Q) # !K1_COMM_ctrl_local.id[0] & BF1L53Q & K1_COMM_ctrl_local.id[32];


--K1L992 is slaveregister:inst_slaveregister|i3272~960 at LC5_12_R3
--operation mode is normal

K1L992 = !K1_i1654 & BF1L83Q & K1L722 & K1L892;


--K1L003 is slaveregister:inst_slaveregister|i3272~961 at LC4_12_R3
--operation mode is normal

K1L003 = K1_i2298 & (K1L232 # K1L992) # !K1_i2298 & K1L792;


--K1L573 is slaveregister:inst_slaveregister|i3496~583 at LC5_5_Z3
--operation mode is normal

K1L573 = K1L473 & (K1L692 # K1L862 & K1L003);


--PB1_DOM_REBOOT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|DOM_REBOOT at LC6_3_E3
--operation mode is normal

PB1_DOM_REBOOT_lut_out = !SB1L81Q & (PB1_DOM_REBOOT # WD1L16Q & PB1_SND_DRBT);
PB1_DOM_REBOOT = DFFE(PB1_DOM_REBOOT_lut_out, GLOBAL(AF1_outclock0), , , );


--K1_COMM_ctrl_local.reboot_req is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req at LC1_10_E3
--operation mode is normal

K1_COMM_ctrl_local.reboot_req_lut_out = MF1_MASTERHWDATA[0];
K1_COMM_ctrl_local.reboot_req = DFFE(K1_COMM_ctrl_local.reboot_req_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L55);


--K1L673 is slaveregister:inst_slaveregister|i3496~584 at LC5_9_E3
--operation mode is normal

K1L673 = BF1L53Q & PB1_DOM_REBOOT # !BF1L53Q & K1_COMM_ctrl_local.reboot_req;


--K1L773 is slaveregister:inst_slaveregister|i3496~585 at LC3_3_V3
--operation mode is normal

K1L773 = K1L673 & (K1_i1217 # K1L112 & !K1L902);


--K1L312 is slaveregister:inst_slaveregister|i1502~27 at LC6_15_O3
--operation mode is normal

K1L312 = BF1L73Q # BF1L63Q # !BF1L83Q;


--K1_i1675 is slaveregister:inst_slaveregister|i1675 at LC6_16_O3
--operation mode is normal

K1_i1675 = BF1L83Q # !K1L712 # !BF1L14Q # !K1L981;


--K1L873 is slaveregister:inst_slaveregister|i3496~586 at LC8_3_V3
--operation mode is normal

K1L873 = !K1_i1675 & K1L773 & (K1L312 # K1_i1217);


--K1L973 is slaveregister:inst_slaveregister|i3496~587 at LC1_12_T3
--operation mode is normal

K1L973 = K1L981 & !K1_i1217 & BF1L83Q & K1L112;

--K1L783 is slaveregister:inst_slaveregister|i3496~596 at LC1_12_T3
--operation mode is normal

K1L783 = K1L981 & !K1_i1217 & BF1L83Q & K1L112;


--H1_RM_sn_data[0] is rate_meters:inst_rate_meters|RM_sn_data[0] at LC3_8_N3
--operation mode is normal

H1_RM_sn_data[0]_lut_out = H1_RM_sn_data_int[0];
H1_RM_sn_data[0] = DFFE(H1_RM_sn_data[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1_RM_ctrl_local.rm_sn_enable[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0] at LC8_4_N4
--operation mode is normal

K1_RM_ctrl_local.rm_sn_enable[0]_lut_out = MF1_MASTERHWDATA[0];
K1_RM_ctrl_local.rm_sn_enable[0] = DFFE(K1_RM_ctrl_local.rm_sn_enable[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L497);


--K1L083 is slaveregister:inst_slaveregister|i3496~588 at LC3_3_N4
--operation mode is normal

K1L083 = K1_RM_ctrl_local.rm_sn_enable[0] & (H1_RM_sn_data[0] # !BF1L53Q) # !K1_RM_ctrl_local.rm_sn_enable[0] & BF1L53Q & H1_RM_sn_data[0];


--H1_RM_rate_SPE[0] is rate_meters:inst_rate_meters|RM_rate_SPE[0] at LC9_11_T4
--operation mode is normal

H1_RM_rate_SPE[0]_lut_out = V43_q[0];
H1_RM_rate_SPE[0] = DFFE(H1_RM_rate_SPE[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1_RM_ctrl_local.rm_rate_enable[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0] at LC10_7_R4
--operation mode is normal

K1_RM_ctrl_local.rm_rate_enable[0]_lut_out = MF1_MASTERHWDATA[0];
K1_RM_ctrl_local.rm_rate_enable[0] = DFFE(K1_RM_ctrl_local.rm_rate_enable[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L687);


--K1L183 is slaveregister:inst_slaveregister|i3496~589 at LC3_10_T4
--operation mode is normal

K1L183 = BF1L53Q & H1_RM_rate_SPE[0] # !BF1L53Q & K1_RM_ctrl_local.rm_rate_enable[0];


--K1L283 is slaveregister:inst_slaveregister|i3496~590 at LC1_11_T4
--operation mode is normal

K1L283 = K1L973 & (K1L083 # !K1_i1238 & K1L183) # !K1L973 & !K1_i1238 & K1L183;


--H1_RM_rate_MPE[0] is rate_meters:inst_rate_meters|RM_rate_MPE[0] at LC6_3_Y4
--operation mode is normal

H1_RM_rate_MPE[0]_lut_out = V33_q[0];
H1_RM_rate_MPE[0] = DFFE(H1_RM_rate_MPE[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L383 is slaveregister:inst_slaveregister|i3496~591 at LC4_10_Y3
--operation mode is normal

K1L383 = !K1_i1217 & !K1L112 & (BF1L83Q # !K1L981);


--K1L483 is slaveregister:inst_slaveregister|i3496~592 at LC4_5_Y3
--operation mode is normal

K1L483 = K1L283 # K1L873 # H1_RM_rate_MPE[0] & K1L383;


--K1L345 is slaveregister:inst_slaveregister|i3656~530 at LC4_5_Z3
--operation mode is normal

K1L345 = K1L145 # K1L235 & (K1L483 # K1L573);


--GF1_q[1] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1] at EC16_1_Z3
GF1_q[1]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[1]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[1] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[1]_write_address, GF1_q[1]_read_address);


--K1L027 is slaveregister:inst_slaveregister|i3847~133 at LC8_13_Z3
--operation mode is normal

K1L027 = GF1_q[1] & K1L481 & !BF1L34Q;


--K1_DAQ_ctrl_local.enable_AB[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_AB[0] at LC5_13_Z2
--operation mode is normal

K1_DAQ_ctrl_local.enable_AB[0]_lut_out = MF1_MASTERHWDATA[1];
K1_DAQ_ctrl_local.enable_AB[0] = DFFE(K1_DAQ_ctrl_local.enable_AB[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L651);


--K1L127 is slaveregister:inst_slaveregister|i3847~134 at LC5_14_Z3
--operation mode is normal

K1L127 = K1L027 # K1L706 & !K1_i334 & K1_DAQ_ctrl_local.enable_AB[0];


--K1_DAQ_ctrl_local.trigger_enable[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[1] at LC7_14_Z2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[1]_lut_out = MF1_MASTERHWDATA[1];
K1_DAQ_ctrl_local.trigger_enable[1] = DFFE(K1_DAQ_ctrl_local.trigger_enable[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L227 is slaveregister:inst_slaveregister|i3847~135 at LC1_13_Z3
--operation mode is normal

K1L227 = K1L127 # K1_i38 & !K1_i150 & K1_DAQ_ctrl_local.trigger_enable[1];


--K1L791 is slaveregister:inst_slaveregister|i852~21 at LC3_2_P3
--operation mode is normal

K1L791 = BF1L73Q & !BF1L83Q & !BF1L53Q & !BF1L63Q;


--K1L327 is slaveregister:inst_slaveregister|i3847~136 at LC8_7_O3
--operation mode is normal

K1L327 = K1L917 & K1L706 & (K1_i306 # !K1L791);

--K1L427 is slaveregister:inst_slaveregister|i3847~139 at LC8_7_O3
--operation mode is normal

K1L427 = K1L917 & K1L706 & (K1_i306 # !K1L791);


--K1_CS_ctrl_local.CS_time[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[1] at LC5_1_Z3
--operation mode is normal

K1_CS_ctrl_local.CS_time[1]_lut_out = MF1_MASTERHWDATA[1];
K1_CS_ctrl_local.CS_time[1] = DFFE(K1_CS_ctrl_local.CS_time[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L335 is slaveregister:inst_slaveregister|i3655~232 at LC9_2_Z3
--operation mode is normal

K1L335 = K1_CS_ctrl_local.CS_enable[1] & (K1_CS_ctrl_local.CS_time[1] # !BF1L53Q) # !K1_CS_ctrl_local.CS_enable[1] & K1_CS_ctrl_local.CS_time[1] & BF1L53Q;


--K1L435 is slaveregister:inst_slaveregister|i3655~233 at LC7_13_Z3
--operation mode is normal

K1L435 = BF1L53Q & V63_sload_path[33] # !BF1L53Q & V63_sload_path[1];


--K1L535 is slaveregister:inst_slaveregister|i3655~234 at LC3_13_Z3
--operation mode is normal

K1L535 = K1_i761 & K1L335 & K1L785 # !K1_i761 & K1L435;


--GF1_q[2] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2] at EC7_1_Z3
GF1_q[2]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[2]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[2] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[2]_write_address, GF1_q[2]_read_address);


--K1L317 is slaveregister:inst_slaveregister|i3846~131 at LC5_15_Z3
--operation mode is normal

K1L317 = K1L481 & GF1_q[2] & !BF1L34Q;


--K1_DAQ_ctrl_local.enable_AB[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_AB[1] at LC6_13_Z2
--operation mode is normal

K1_DAQ_ctrl_local.enable_AB[1]_lut_out = MF1_MASTERHWDATA[2];
K1_DAQ_ctrl_local.enable_AB[1] = DFFE(K1_DAQ_ctrl_local.enable_AB[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L651);


--K1L417 is slaveregister:inst_slaveregister|i3846~132 at LC3_14_Z3
--operation mode is normal

K1L417 = K1L317 # K1L706 & !K1_i334 & K1_DAQ_ctrl_local.enable_AB[1];


--K1L517 is slaveregister:inst_slaveregister|i3846~133 at LC4_11_O3
--operation mode is normal

K1L517 = !K1_i306 & K1L981 & BF1L83Q & BF1L53Q;


--K1L617 is slaveregister:inst_slaveregister|i3846~134 at LC3_6_Z3
--operation mode is normal

K1L617 = K1L517 & JE1L581Q & (BF1L34Q # !K1L481);


--K1L561 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~18 at LC6_6_Z3
--operation mode is normal

K1L561 = !K1_i306 & K1_i38 & !BF1L53Q & K1L902;


--K1_DAQ_ctrl_local.trigger_enable[2] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[2] at LC9_15_Z2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[2]_lut_out = MF1_MASTERHWDATA[2];
K1_DAQ_ctrl_local.trigger_enable[2] = DFFE(K1_DAQ_ctrl_local.trigger_enable[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L717 is slaveregister:inst_slaveregister|i3846~135 at LC5_6_Z3
--operation mode is normal

K1L717 = K1L417 # K1L617 # K1L561 & K1_DAQ_ctrl_local.trigger_enable[2];


--K1L822 is slaveregister:inst_slaveregister|i2691~70 at LC5_14_Y4
--operation mode is normal

K1L822 = !BF1L53Q & BF1L63Q;


--K1L625 is slaveregister:inst_slaveregister|i3654~201 at LC7_6_Y3
--operation mode is normal

K1L625 = K1L065 & (K1_i908 # BF1L83Q # !K1L981);

--K1L135 is slaveregister:inst_slaveregister|i3654~207 at LC7_6_Y3
--operation mode is normal

K1L135 = K1L065 & (K1_i908 # BF1L83Q # !K1L981);


--RB1_inst16[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[2] at LC7_5_J3
--operation mode is normal

RB1_inst16[2]_lut_out = V32_q[2];
RB1_inst16[2] = DFFE(RB1_inst16[2]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1_COMM_ctrl_local.tx_head[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[2] at LC9_15_J3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[2]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[2] # !K1L337 & K1_COMM_ctrl_local.tx_head[2]);
K1_COMM_ctrl_local.tx_head[2] = DFFE(K1_COMM_ctrl_local.tx_head[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L782 is slaveregister:inst_slaveregister|i3270~954 at LC5_14_J3
--operation mode is normal

K1L782 = RB1_inst16[2] & (K1_COMM_ctrl_local.tx_head[2] # BF1L53Q) # !RB1_inst16[2] & K1_COMM_ctrl_local.tx_head[2] & !BF1L53Q;


--K1_COMM_ctrl_local.rx_tail[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[2] at LC3_15_J3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[2]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[2] # !K1L437 & K1_COMM_ctrl_local.rx_tail[2]);
K1_COMM_ctrl_local.rx_tail[2] = DFFE(K1_COMM_ctrl_local.rx_tail[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L882 is slaveregister:inst_slaveregister|i3270~955 at LC9_16_J3
--operation mode is normal

K1L882 = BF1L53Q & V41_q[2] # !BF1L53Q & K1_COMM_ctrl_local.rx_tail[2];


--K1L982 is slaveregister:inst_slaveregister|i3270~956 at LC5_15_J3
--operation mode is normal

K1L982 = K1_i1945 & !K1_i2130 & K1L882 # !K1_i1945 & K1L782;


--K1L092 is slaveregister:inst_slaveregister|i3270~957 at LC3_9_H3
--operation mode is normal

K1L092 = BF1L53Q & V11_sload_path[2] # !BF1L53Q & V31_pre_out[2];


--K1_COMM_ctrl_local.id[34] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[34] at LC2_8_H3
--operation mode is normal

K1_COMM_ctrl_local.id[34]_lut_out = MF1_MASTERHWDATA[2];
K1_COMM_ctrl_local.id[34] = DFFE(K1_COMM_ctrl_local.id[34]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1_COMM_ctrl_local.id[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[2] at LC6_2_I3
--operation mode is normal

K1_COMM_ctrl_local.id[2]_lut_out = MF1_MASTERHWDATA[2];
K1_COMM_ctrl_local.id[2] = DFFE(K1_COMM_ctrl_local.id[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L192 is slaveregister:inst_slaveregister|i3270~958 at LC9_9_H3
--operation mode is normal

K1L192 = BF1L53Q & K1_COMM_ctrl_local.id[34] # !BF1L53Q & K1_COMM_ctrl_local.id[2];


--K1L292 is slaveregister:inst_slaveregister|i3270~959 at LC2_9_H3
--operation mode is normal

K1L292 = K1L722 & BF1L83Q & !K1_i1654 & K1L192;


--K1L392 is slaveregister:inst_slaveregister|i3270~960 at LC8_9_H3
--operation mode is normal

K1L392 = K1_i2298 & (K1L232 # K1L292) # !K1_i2298 & K1L092;


--K1L893 is slaveregister:inst_slaveregister|i3526~220 at LC6_13_Y3
--operation mode is normal

K1L893 = K1L473 & (K1L982 # K1L392 & K1L862);


--K1L993 is slaveregister:inst_slaveregister|i3526~221 at LC9_12_Y3
--operation mode is normal

K1L993 = K1L981 & !K1_i1217 & !BF1L83Q & BF1L53Q;


--H1_RM_rate_MPE[2] is rate_meters:inst_rate_meters|RM_rate_MPE[2] at LC3_12_Y3
--operation mode is normal

H1_RM_rate_MPE[2]_lut_out = V33_q[2];
H1_RM_rate_MPE[2] = DFFE(H1_RM_rate_MPE[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--H1_RM_rate_SPE[2] is rate_meters:inst_rate_meters|RM_rate_SPE[2] at LC3_13_T4
--operation mode is normal

H1_RM_rate_SPE[2]_lut_out = V43_q[2];
H1_RM_rate_SPE[2] = DFFE(H1_RM_rate_SPE[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L004 is slaveregister:inst_slaveregister|i3526~222 at LC10_12_Y3
--operation mode is normal

K1L004 = K1L383 & (H1_RM_rate_MPE[2] # H1_RM_rate_SPE[2] & K1L993) # !K1L383 & H1_RM_rate_SPE[2] & K1L993;


--K1L725 is slaveregister:inst_slaveregister|i3654~202 at LC8_13_Y3
--operation mode is normal

K1L725 = K1L625 & (K1L004 # K1L404 # K1L893);


--K1_CS_ctrl_local.CS_time[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[2] at LC9_5_Z3
--operation mode is normal

K1_CS_ctrl_local.CS_time[2]_lut_out = MF1_MASTERHWDATA[2];
K1_CS_ctrl_local.CS_time[2] = DFFE(K1_CS_ctrl_local.CS_time[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L825 is slaveregister:inst_slaveregister|i3654~203 at LC7_6_Z3
--operation mode is normal

K1L825 = BF1L53Q & K1_CS_ctrl_local.CS_time[2] # !BF1L53Q & K1_CS_ctrl_local.CS_enable[2];


--K1L925 is slaveregister:inst_slaveregister|i3654~204 at LC10_6_Z3
--operation mode is normal

K1L925 = V63_sload_path[2] & (V63_sload_path[34] # !BF1L53Q) # !V63_sload_path[2] & BF1L53Q & V63_sload_path[34];


--K1L035 is slaveregister:inst_slaveregister|i3654~205 at LC1_6_Z3
--operation mode is normal

K1L035 = K1_i761 & K1L825 & K1L785 # !K1_i761 & K1L925;


--K1L546 is slaveregister:inst_slaveregister|i3841~1185 at LC6_6_O3
--operation mode is normal

K1L546 = BF1L53Q & (BF1L34Q # !K1L481);

--K1L466 is slaveregister:inst_slaveregister|i3841~1206 at LC6_6_O3
--operation mode is normal

K1L466 = BF1L53Q & (BF1L34Q # !K1L481);


--K1L096 is slaveregister:inst_slaveregister|i3845~1226 at LC8_6_O3
--operation mode is normal

K1L096 = K1L546 & (K1_i306 # !BF1L83Q # !K1L981);


--K1_CS_ctrl_local.CS_time[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[3] at LC7_10_Z3
--operation mode is normal

K1_CS_ctrl_local.CS_time[3]_lut_out = MF1_MASTERHWDATA[3];
K1_CS_ctrl_local.CS_time[3] = DFFE(K1_CS_ctrl_local.CS_time[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--H1_RM_rate_SPE[3] is rate_meters:inst_rate_meters|RM_rate_SPE[3] at LC5_5_T4
--operation mode is normal

H1_RM_rate_SPE[3]_lut_out = V43_q[3];
H1_RM_rate_SPE[3] = DFFE(H1_RM_rate_SPE[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L196 is slaveregister:inst_slaveregister|i3845~1227 at LC3_9_Z3
--operation mode is normal

K1L196 = K1L785 & K1_CS_ctrl_local.CS_time[3] # !K1L785 & H1_RM_rate_SPE[3] & !K1_i1238;


--K1L296 is slaveregister:inst_slaveregister|i3845~1228 at LC10_9_Z3
--operation mode is normal

K1L296 = K1L096 & (K1_i761 & K1L196 # !K1_i761 & V63_sload_path[35]);


--K1L396 is slaveregister:inst_slaveregister|i3845~1229 at LC7_7_O3
--operation mode is normal

K1L396 = !K1_i306 & K1L981 & K1L546 & BF1L83Q;


--K1_DAQ_ctrl_local.trigger_enable[3] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[3] at LC3_14_Z2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[3]_lut_out = MF1_MASTERHWDATA[3];
K1_DAQ_ctrl_local.trigger_enable[3] = DFFE(K1_DAQ_ctrl_local.trigger_enable[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L496 is slaveregister:inst_slaveregister|i3845~1230 at LC7_1_Z2
--operation mode is normal

K1L496 = K1L561 & (K1_DAQ_ctrl_local.trigger_enable[3] # K1L396 & JE1L681Q) # !K1L561 & K1L396 & JE1L681Q;


--K1_i600 is slaveregister:inst_slaveregister|i600 at LC8_10_O3
--operation mode is normal

K1_i600 = BF1L14Q # !K1L691 # !K1L712 # !BF1L83Q;


--K1L091 is slaveregister:inst_slaveregister|i424~30 at LC10_15_O3
--operation mode is normal

K1L091 = BF1L83Q & K1L712 & !BF1L14Q & K1L981;


--K1L766 is slaveregister:inst_slaveregister|i3843~298 at LC3_14_O3
--operation mode is normal

K1L766 = K1_i334 & !K1L091 & K1_i600 & K1L706;

--K1L076 is slaveregister:inst_slaveregister|i3843~303 at LC3_14_O3
--operation mode is normal

K1L076 = K1_i334 & !K1L091 & K1_i600 & K1L706;


--K1L596 is slaveregister:inst_slaveregister|i3845~1231 at LC3_8_Z3
--operation mode is normal

K1L596 = K1_i761 & K1_CS_ctrl_local.CS_enable[3] & K1L785 # !K1_i761 & V63_sload_path[3];


--K1L696 is slaveregister:inst_slaveregister|i3845~1232 at LC1_8_Z3
--operation mode is normal

K1L696 = K1L496 # K1L766 & !BF1L53Q & K1L596;


--GF1_q[3] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3] at EC11_1_Z3
GF1_q[3]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[3]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[3] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[3]_write_address, GF1_q[3]_read_address);


--K1L796 is slaveregister:inst_slaveregister|i3845~1233 at LC6_8_Z3
--operation mode is normal

K1L796 = K1L296 # K1L696 # GF1_q[3] & !K1_i38;


--K1L674 is slaveregister:inst_slaveregister|i3644~1106 at LC6_6_Y3
--operation mode is normal

K1L674 = K1L065 & (K1_i908 & K1_i1217 # !K1L902);


--H1_RM_rate_MPE[3] is rate_meters:inst_rate_meters|RM_rate_MPE[3] at LC6_15_Y4
--operation mode is normal

H1_RM_rate_MPE[3]_lut_out = V33_q[3];
H1_RM_rate_MPE[3] = DFFE(H1_RM_rate_MPE[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L896 is slaveregister:inst_slaveregister|i3845~1234 at LC3_16_H3
--operation mode is normal

K1L896 = !K1L112 & !K1_i1217 & H1_RM_rate_MPE[3];


--K1L996 is slaveregister:inst_slaveregister|i3845~1235 at LC6_12_V3
--operation mode is normal

K1L996 = K1_i1945 & K1L103 & (K1_i1661 # !K1L981);


--K1L007 is slaveregister:inst_slaveregister|i3845~1236 at LC8_16_H3
--operation mode is normal

K1L007 = V31_pre_out[3] & (V11_sload_path[3] # !BF1L53Q) # !V31_pre_out[3] & V11_sload_path[3] & BF1L53Q;


--K1L522 is slaveregister:inst_slaveregister|i2298~21 at LC9_11_P3
--operation mode is normal

K1L522 = !BF1L73Q # !BF1L63Q;


--K1L107 is slaveregister:inst_slaveregister|i3845~1237 at LC7_16_H3
--operation mode is normal

K1L107 = !BF1L83Q & !K1_i1654 & !K1L522 & K1L007;


--K1L962 is slaveregister:inst_slaveregister|i3264~749 at LC7_13_H3
--operation mode is normal

K1L962 = !BF1L63Q & BF1L73Q & BF1L83Q & !K1_i1654;

--K1L872 is slaveregister:inst_slaveregister|i3264~761 at LC7_13_H3
--operation mode is normal

K1L872 = !BF1L63Q & BF1L73Q & BF1L83Q & !K1_i1654;


--K1_COMM_ctrl_local.id[35] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[35] at LC2_16_H3
--operation mode is normal

K1_COMM_ctrl_local.id[35]_lut_out = MF1_MASTERHWDATA[3];
K1_COMM_ctrl_local.id[35] = DFFE(K1_COMM_ctrl_local.id[35]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1_COMM_ctrl_local.id[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[3] at LC5_11_I3
--operation mode is normal

K1_COMM_ctrl_local.id[3]_lut_out = MF1_MASTERHWDATA[3];
K1_COMM_ctrl_local.id[3] = DFFE(K1_COMM_ctrl_local.id[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L207 is slaveregister:inst_slaveregister|i3845~1238 at LC4_16_H3
--operation mode is normal

K1L207 = K1_COMM_ctrl_local.id[3] & (K1_COMM_ctrl_local.id[35] # !BF1L53Q) # !K1_COMM_ctrl_local.id[3] & K1_COMM_ctrl_local.id[35] & BF1L53Q;


--K1L307 is slaveregister:inst_slaveregister|i3845~1239 at LC10_16_H3
--operation mode is normal

K1L307 = K1_i2130 & (K1L107 # K1L962 & K1L207);


--K1_COMM_ctrl_local.rx_tail[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[3] at LC1_16_H3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[3]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[3] # !K1L437 & K1_COMM_ctrl_local.rx_tail[3]);
K1_COMM_ctrl_local.rx_tail[3] = DFFE(K1_COMM_ctrl_local.rx_tail[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L407 is slaveregister:inst_slaveregister|i3845~1240 at LC5_16_H3
--operation mode is normal

K1L407 = V41_q[3] & (K1_COMM_ctrl_local.rx_tail[3] # BF1L53Q) # !V41_q[3] & K1_COMM_ctrl_local.rx_tail[3] & !BF1L53Q;


--K1L507 is slaveregister:inst_slaveregister|i3845~1241 at LC6_16_H3
--operation mode is normal

K1L507 = K1L722 & !K1_i1654 & !BF1L83Q & K1L407;


--K1L607 is slaveregister:inst_slaveregister|i3845~1242 at LC9_16_H3
--operation mode is normal

K1L607 = K1L896 # K1L996 & (K1L307 # K1L507);


--K1_i1502 is slaveregister:inst_slaveregister|i1502 at LC6_13_P3
--operation mode is normal

K1_i1502 = BF1L73Q # BF1L63Q # K1_i1217 # !BF1L83Q;


--RB1_inst16[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[3] at LC5_6_L3
--operation mode is normal

RB1_inst16[3]_lut_out = V32_q[3];
RB1_inst16[3] = DFFE(RB1_inst16[3]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1L707 is slaveregister:inst_slaveregister|i3845~1243 at LC8_5_V3
--operation mode is normal

K1L707 = RB1_inst16[3] & !K1_i1945 & K1_i1675 & K1_i1502;


--H1_RM_sn_data[3] is rate_meters:inst_rate_meters|RM_sn_data[3] at LC10_9_V3
--operation mode is normal

H1_RM_sn_data[3]_lut_out = H1_RM_sn_data_int[3];
H1_RM_sn_data[3] = DFFE(H1_RM_sn_data[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L807 is slaveregister:inst_slaveregister|i3845~1244 at LC6_13_V3
--operation mode is normal

K1L807 = H1_RM_sn_data[3] & BF1L83Q & K1L981 & !K1_i1217;


--MC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|last_node[0]~15 at LC8_3_H3
--operation mode is normal

MC1L1 = V31_pre_out[14] # V31_pre_out[15] # MC1_or_node[0][6];


--K1L907 is slaveregister:inst_slaveregister|i3845~1245 at LC9_11_V3
--operation mode is normal

K1L907 = K1L981 & !K1_i1661 & K1_i1502 & MC1L1;


--K1L017 is slaveregister:inst_slaveregister|i3845~1246 at LC10_4_V3
--operation mode is normal

K1L017 = BF1L53Q & (K1L807 # K1L707 # K1L907);


--K1_COMM_ctrl_local.tx_head[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[3] at LC10_3_J3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[3]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[3] # !K1L337 & K1_COMM_ctrl_local.tx_head[3]);
K1_COMM_ctrl_local.tx_head[3] = DFFE(K1_COMM_ctrl_local.tx_head[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L117 is slaveregister:inst_slaveregister|i3845~1247 at LC7_7_V3
--operation mode is normal

K1L117 = K1_i1675 & !BF1L53Q & K1L103 & !K1_i1945;


--K1L217 is slaveregister:inst_slaveregister|i3845~1248 at LC5_4_V3
--operation mode is normal

K1L217 = K1L607 # K1L017 # K1_COMM_ctrl_local.tx_head[3] & K1L117;


--K1_CS_ctrl_local.CS_time[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[4] at LC5_10_Z3
--operation mode is normal

K1_CS_ctrl_local.CS_time[4]_lut_out = MF1_MASTERHWDATA[4];
K1_CS_ctrl_local.CS_time[4] = DFFE(K1_CS_ctrl_local.CS_time[4]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--H1_RM_rate_SPE[4] is rate_meters:inst_rate_meters|RM_rate_SPE[4] at LC1_5_T4
--operation mode is normal

H1_RM_rate_SPE[4]_lut_out = V43_q[4];
H1_RM_rate_SPE[4] = DFFE(H1_RM_rate_SPE[4]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L176 is slaveregister:inst_slaveregister|i3844~1164 at LC2_7_Z3
--operation mode is normal

K1L176 = K1L785 & K1_CS_ctrl_local.CS_time[4] # !K1L785 & H1_RM_rate_SPE[4] & !K1_i1238;


--K1L276 is slaveregister:inst_slaveregister|i3844~1165 at LC8_7_Z3
--operation mode is normal

K1L276 = K1L096 & (K1_i761 & K1L176 # !K1_i761 & V63_sload_path[36]);


--K1_DAQ_ctrl_local.trigger_enable[4] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[4] at LC7_8_Z2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[4]_lut_out = MF1_MASTERHWDATA[4];
K1_DAQ_ctrl_local.trigger_enable[4] = DFFE(K1_DAQ_ctrl_local.trigger_enable[4]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L376 is slaveregister:inst_slaveregister|i3844~1166 at LC7_7_Z3
--operation mode is normal

K1L376 = K1L396 & (JE1L781Q # K1_DAQ_ctrl_local.trigger_enable[4] & K1L561) # !K1L396 & K1_DAQ_ctrl_local.trigger_enable[4] & K1L561;


--K1_CS_ctrl_local.CS_enable[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[4] at LC5_4_Z3
--operation mode is normal

K1_CS_ctrl_local.CS_enable[4]_lut_out = MF1_MASTERHWDATA[4];
K1_CS_ctrl_local.CS_enable[4] = DFFE(K1_CS_ctrl_local.CS_enable[4]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1L476 is slaveregister:inst_slaveregister|i3844~1167 at LC4_7_Z3
--operation mode is normal

K1L476 = K1_i761 & K1L785 & K1_CS_ctrl_local.CS_enable[4] # !K1_i761 & V63_sload_path[4];


--K1L576 is slaveregister:inst_slaveregister|i3844~1168 at LC9_7_Z3
--operation mode is normal

K1L576 = K1L376 # !BF1L53Q & K1L766 & K1L476;


--GF1_q[4] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4] at EC6_1_Z3
GF1_q[4]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[4]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[4] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[4]_write_address, GF1_q[4]_read_address);


--K1L676 is slaveregister:inst_slaveregister|i3844~1169 at LC5_7_Z3
--operation mode is normal

K1L676 = K1L576 # K1L276 # !K1_i38 & GF1_q[4];


--H1_RM_rate_MPE[4] is rate_meters:inst_rate_meters|RM_rate_MPE[4] at LC8_6_Y4
--operation mode is normal

H1_RM_rate_MPE[4]_lut_out = V33_q[4];
H1_RM_rate_MPE[4] = DFFE(H1_RM_rate_MPE[4]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L776 is slaveregister:inst_slaveregister|i3844~1170 at LC1_10_J3
--operation mode is normal

K1L776 = !K1_i1217 & H1_RM_rate_MPE[4] & !K1L112;


--K1L876 is slaveregister:inst_slaveregister|i3844~1171 at LC5_13_H3
--operation mode is normal

K1L876 = V31_pre_out[4] & (V11_sload_path[4] # !BF1L53Q) # !V31_pre_out[4] & V11_sload_path[4] & BF1L53Q;


--K1L976 is slaveregister:inst_slaveregister|i3844~1172 at LC5_10_J3
--operation mode is normal

K1L976 = !K1_i1654 & !K1L522 & !BF1L83Q & K1L876;


--K1_COMM_ctrl_local.id[36] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[36] at LC2_8_J3
--operation mode is normal

K1_COMM_ctrl_local.id[36]_lut_out = MF1_MASTERHWDATA[4];
K1_COMM_ctrl_local.id[36] = DFFE(K1_COMM_ctrl_local.id[36]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1_COMM_ctrl_local.id[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[4] at LC5_8_J3
--operation mode is normal

K1_COMM_ctrl_local.id[4]_lut_out = MF1_MASTERHWDATA[4];
K1_COMM_ctrl_local.id[4] = DFFE(K1_COMM_ctrl_local.id[4]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L086 is slaveregister:inst_slaveregister|i3844~1173 at LC7_9_J3
--operation mode is normal

K1L086 = K1_COMM_ctrl_local.id[36] & (K1_COMM_ctrl_local.id[4] # BF1L53Q) # !K1_COMM_ctrl_local.id[36] & K1_COMM_ctrl_local.id[4] & !BF1L53Q;


--K1L186 is slaveregister:inst_slaveregister|i3844~1174 at LC3_9_J3
--operation mode is normal

K1L186 = K1_i2130 & (K1L976 # K1L962 & K1L086);


--K1_COMM_ctrl_local.rx_tail[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[4] at LC4_9_J3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[4]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[4] # !K1L437 & K1_COMM_ctrl_local.rx_tail[4]);
K1_COMM_ctrl_local.rx_tail[4] = DFFE(K1_COMM_ctrl_local.rx_tail[4]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L286 is slaveregister:inst_slaveregister|i3844~1175 at LC2_9_J3
--operation mode is normal

K1L286 = V41_q[4] & (BF1L53Q # K1_COMM_ctrl_local.rx_tail[4]) # !V41_q[4] & !BF1L53Q & K1_COMM_ctrl_local.rx_tail[4];


--K1L386 is slaveregister:inst_slaveregister|i3844~1176 at LC8_9_J3
--operation mode is normal

K1L386 = !BF1L83Q & K1L286 & K1L722 & !K1_i1654;


--K1L486 is slaveregister:inst_slaveregister|i3844~1177 at LC5_9_J3
--operation mode is normal

K1L486 = K1L776 # K1L996 & (K1L186 # K1L386);


--RB1_inst16[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[4] at LC2_16_J3
--operation mode is normal

RB1_inst16[4]_lut_out = V32_q[4];
RB1_inst16[4] = DFFE(RB1_inst16[4]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1L586 is slaveregister:inst_slaveregister|i3844~1178 at LC8_15_J3
--operation mode is normal

K1L586 = !K1_i1945 & RB1_inst16[4] & K1_i1675 & K1_i1502;


--H1_RM_sn_data[4] is rate_meters:inst_rate_meters|RM_sn_data[4] at LC8_8_V3
--operation mode is normal

H1_RM_sn_data[4]_lut_out = H1_RM_sn_data_int[4];
H1_RM_sn_data[4] = DFFE(H1_RM_sn_data[4]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L686 is slaveregister:inst_slaveregister|i3844~1179 at LC9_2_V3
--operation mode is normal

K1L686 = K1L981 & BF1L83Q & H1_RM_sn_data[4] & !K1_i1217;


--XB1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|comres_rcvd~reg at LC8_5_A4
--operation mode is normal

XB1L7Q_lut_out = XB1L02 & !XB1L4Q & XB1L6Q & XB1L61;
XB1L7Q = DFFE(XB1L7Q_lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , );


--K1L786 is slaveregister:inst_slaveregister|i3844~1180 at LC3_3_J3
--operation mode is normal

K1L786 = K1L981 & XB1L7Q & K1_i1502 & !K1_i1661;


--K1L886 is slaveregister:inst_slaveregister|i3844~1181 at LC8_3_J3
--operation mode is normal

K1L886 = BF1L53Q & (K1L686 # K1L586 # K1L786);


--K1_COMM_ctrl_local.tx_head[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[4] at LC5_3_J3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[4]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[4] # !K1L337 & K1_COMM_ctrl_local.tx_head[4]);
K1_COMM_ctrl_local.tx_head[4] = DFFE(K1_COMM_ctrl_local.tx_head[4]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L986 is slaveregister:inst_slaveregister|i3844~1182 at LC7_3_J3
--operation mode is normal

K1L986 = K1L486 # K1L886 # K1L117 & K1_COMM_ctrl_local.tx_head[4];


--K1_DAQ_ctrl_local.trigger_enable[5] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[5] at LC7_6_Z2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[5]_lut_out = MF1_MASTERHWDATA[5];
K1_DAQ_ctrl_local.trigger_enable[5] = DFFE(K1_DAQ_ctrl_local.trigger_enable[5]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L866 is slaveregister:inst_slaveregister|i3843~299 at LC5_7_Z2
--operation mode is normal

K1L866 = K1_DAQ_ctrl_local.trigger_enable[5] & (K1L561 # K1L396 & JE1L881Q) # !K1_DAQ_ctrl_local.trigger_enable[5] & K1L396 & JE1L881Q;


--GF1_q[5] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5] at EC12_1_Z3
GF1_q[5]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[5]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[5] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[5]_write_address, GF1_q[5]_read_address);


--K1L966 is slaveregister:inst_slaveregister|i3843~300 at LC5_6_Z2
--operation mode is normal

K1L966 = K1L866 # K1L481 & GF1_q[5] & !BF1L34Q;


--K1L787 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~46 at LC7_8_O3
--operation mode is normal

K1L787 = K1L706 & (K1_i306 # !K1L691);


--K1L583 is slaveregister:inst_slaveregister|i3496~593 at LC9_12_V3
--operation mode is normal

K1L583 = K1L103 & (BF1L83Q # K1_i1654 # !K1L981);


--K1L905 is slaveregister:inst_slaveregister|i3651~804 at LC10_3_H3
--operation mode is normal

K1L905 = V11_sload_path[5] & (V31_pre_out[5] # BF1L53Q) # !V11_sload_path[5] & V31_pre_out[5] & !BF1L53Q;


--K1L015 is slaveregister:inst_slaveregister|i3651~805 at LC3_7_L3
--operation mode is normal

K1L015 = !K1_i1654 & !K1L522 & !BF1L83Q & K1L905;


--K1_COMM_ctrl_local.id[37] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[37] at LC4_8_J3
--operation mode is normal

K1_COMM_ctrl_local.id[37]_lut_out = MF1_MASTERHWDATA[5];
K1_COMM_ctrl_local.id[37] = DFFE(K1_COMM_ctrl_local.id[37]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1_COMM_ctrl_local.id[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[5] at LC8_8_J3
--operation mode is normal

K1_COMM_ctrl_local.id[5]_lut_out = MF1_MASTERHWDATA[5];
K1_COMM_ctrl_local.id[5] = DFFE(K1_COMM_ctrl_local.id[5]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L115 is slaveregister:inst_slaveregister|i3651~806 at LC7_8_L3
--operation mode is normal

K1L115 = K1_COMM_ctrl_local.id[37] & (BF1L53Q # K1_COMM_ctrl_local.id[5]) # !K1_COMM_ctrl_local.id[37] & !BF1L53Q & K1_COMM_ctrl_local.id[5];


--K1L215 is slaveregister:inst_slaveregister|i3651~807 at LC8_7_L3
--operation mode is normal

K1L215 = K1L862 & (K1L015 # K1L962 & K1L115);


--RB1_inst16[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[5] at LC10_11_J3
--operation mode is normal

RB1_inst16[5]_lut_out = V32_q[5];
RB1_inst16[5] = DFFE(RB1_inst16[5]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1_COMM_ctrl_local.tx_head[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[5] at LC6_11_J3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[5]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[5] # !K1L337 & K1_COMM_ctrl_local.tx_head[5]);
K1_COMM_ctrl_local.tx_head[5] = DFFE(K1_COMM_ctrl_local.tx_head[5]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L315 is slaveregister:inst_slaveregister|i3651~808 at LC3_11_J3
--operation mode is normal

K1L315 = BF1L53Q & RB1_inst16[5] # !BF1L53Q & K1_COMM_ctrl_local.tx_head[5];


--K1_COMM_ctrl_local.rx_tail[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[5] at LC4_11_J3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[5]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[5] # !K1L437 & K1_COMM_ctrl_local.rx_tail[5]);
K1_COMM_ctrl_local.rx_tail[5] = DFFE(K1_COMM_ctrl_local.rx_tail[5]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L415 is slaveregister:inst_slaveregister|i3651~809 at LC5_11_J3
--operation mode is normal

K1L415 = BF1L53Q & V41_q[5] # !BF1L53Q & K1_COMM_ctrl_local.rx_tail[5];


--K1L515 is slaveregister:inst_slaveregister|i3651~810 at LC7_11_J3
--operation mode is normal

K1L515 = K1_i1945 & K1L415 & !K1_i2130 # !K1_i1945 & K1L315;


--K1L615 is slaveregister:inst_slaveregister|i3651~811 at LC1_2_Y3
--operation mode is normal

K1L615 = K1L674 & K1L583 & (K1L215 # K1L515);


--H1_RM_rate_MPE[5] is rate_meters:inst_rate_meters|RM_rate_MPE[5] at LC3_1_Y3
--operation mode is normal

H1_RM_rate_MPE[5]_lut_out = V33_q[5];
H1_RM_rate_MPE[5] = DFFE(H1_RM_rate_MPE[5]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L715 is slaveregister:inst_slaveregister|i3651~812 at LC6_1_Y3
--operation mode is normal

K1L715 = H1_RM_rate_MPE[5] & K1L065 & K1_i761 & K1L383;


--K1_CS_ctrl_local.CS_time[5] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[5] at LC1_1_R3
--operation mode is normal

K1_CS_ctrl_local.CS_time[5]_lut_out = MF1_MASTERHWDATA[5];
K1_CS_ctrl_local.CS_time[5] = DFFE(K1_CS_ctrl_local.CS_time[5]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1_CS_ctrl_local.CS_enable[5] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[5] at LC3_1_R3
--operation mode is normal

K1_CS_ctrl_local.CS_enable[5]_lut_out = MF1_MASTERHWDATA[5];
K1_CS_ctrl_local.CS_enable[5] = DFFE(K1_CS_ctrl_local.CS_enable[5]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1L815 is slaveregister:inst_slaveregister|i3651~813 at LC3_2_R3
--operation mode is normal

K1L815 = K1_CS_ctrl_local.CS_enable[5] & (K1_CS_ctrl_local.CS_time[5] # !BF1L53Q) # !K1_CS_ctrl_local.CS_enable[5] & K1_CS_ctrl_local.CS_time[5] & BF1L53Q;


--K1L915 is slaveregister:inst_slaveregister|i3651~814 at LC8_2_Y3
--operation mode is normal

K1L915 = V63_sload_path[5] & (V63_sload_path[37] # !BF1L53Q) # !V63_sload_path[5] & BF1L53Q & V63_sload_path[37];


--K1L025 is slaveregister:inst_slaveregister|i3651~815 at LC9_1_Y3
--operation mode is normal

K1L025 = K1_i761 & K1L815 & K1L785 # !K1_i761 & K1L915;


--K1L125 is slaveregister:inst_slaveregister|i3651~816 at LC5_1_Y3
--operation mode is normal

K1L125 = K1L525 # K1L615 # K1L715 # K1L025;


--K1_DAQ_ctrl_local.trigger_enable[6] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[6] at LC1_6_Z2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[6]_lut_out = MF1_MASTERHWDATA[6];
K1_DAQ_ctrl_local.trigger_enable[6] = DFFE(K1_DAQ_ctrl_local.trigger_enable[6]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L566 is slaveregister:inst_slaveregister|i3842~369 at LC9_7_Z2
--operation mode is normal

K1L566 = K1_DAQ_ctrl_local.trigger_enable[6] & (K1L561 # K1L396 & JE1L981Q) # !K1_DAQ_ctrl_local.trigger_enable[6] & K1L396 & JE1L981Q;


--GF1_q[6] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6] at EC5_1_Z3
GF1_q[6]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[6]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[6] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[6]_write_address, GF1_q[6]_read_address);


--K1L666 is slaveregister:inst_slaveregister|i3842~370 at LC2_6_Z2
--operation mode is normal

K1L666 = K1L566 # K1L481 & GF1_q[6] & !BF1L34Q;


--K1_CS_ctrl_local.CS_time[6] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[6] at LC5_7_R3
--operation mode is normal

K1_CS_ctrl_local.CS_time[6]_lut_out = MF1_MASTERHWDATA[6];
K1_CS_ctrl_local.CS_time[6] = DFFE(K1_CS_ctrl_local.CS_time[6]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L505 is slaveregister:inst_slaveregister|i3650~799 at LC3_2_Z3
--operation mode is normal

K1L505 = K1_i761 & K1_CS_ctrl_local.CS_time[6] & K1L785 # !K1_i761 & V63_sload_path[38];


--K1L605 is slaveregister:inst_slaveregister|i3650~800 at LC6_2_Z3
--operation mode is normal

K1L605 = BF1L53Q & K1L505 # !BF1L53Q & !K1_i761 & V63_sload_path[6];


--K1_i922 is slaveregister:inst_slaveregister|i922 at LC7_3_V3
--operation mode is normal

K1_i922 = K1_i908 # BF1L73Q # !BF1L83Q;


--K1L543 is slaveregister:inst_slaveregister|i3474~283 at LC10_13_V3
--operation mode is normal

K1L543 = !K1_i1217 & !BF1L53Q & K1L981 & !BF1L83Q;


--K1L105 is slaveregister:inst_slaveregister|i3648~690 at LC8_4_V3
--operation mode is normal

K1L105 = K1_i761 & (K1_i922 & !K1L543 # !K1_i922 & K1L245);


--K1L623 is slaveregister:inst_slaveregister|i3458~456 at LC3_11_V3
--operation mode is normal

K1L623 = K1L103 & !K1L993 & (K1_i1661 # !K1L981);


--RB1_inst16[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[6] at LC7_12_J3
--operation mode is normal

RB1_inst16[6]_lut_out = V32_q[6];
RB1_inst16[6] = DFFE(RB1_inst16[6]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1_COMM_ctrl_local.tx_head[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[6] at LC4_13_J3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[6]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[6] # !K1L337 & K1_COMM_ctrl_local.tx_head[6]);
K1_COMM_ctrl_local.tx_head[6] = DFFE(K1_COMM_ctrl_local.tx_head[6]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L082 is slaveregister:inst_slaveregister|i3266~954 at LC3_12_J3
--operation mode is normal

K1L082 = K1_COMM_ctrl_local.tx_head[6] & (RB1_inst16[6] # !BF1L53Q) # !K1_COMM_ctrl_local.tx_head[6] & BF1L53Q & RB1_inst16[6];


--K1_COMM_ctrl_local.rx_tail[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[6] at LC3_2_J3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[6]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[6] # !K1L437 & K1_COMM_ctrl_local.rx_tail[6]);
K1_COMM_ctrl_local.rx_tail[6] = DFFE(K1_COMM_ctrl_local.rx_tail[6]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L182 is slaveregister:inst_slaveregister|i3266~955 at LC5_1_J3
--operation mode is normal

K1L182 = V41_q[6] & (BF1L53Q # K1_COMM_ctrl_local.rx_tail[6]) # !V41_q[6] & !BF1L53Q & K1_COMM_ctrl_local.rx_tail[6];


--K1L282 is slaveregister:inst_slaveregister|i3266~956 at LC9_12_J3
--operation mode is normal

K1L282 = K1_i1945 & !K1_i2130 & K1L182 # !K1_i1945 & K1L082;


--K1L382 is slaveregister:inst_slaveregister|i3266~957 at LC9_3_H3
--operation mode is normal

K1L382 = BF1L53Q & V11_sload_path[6] # !BF1L53Q & V31_pre_out[6];


--K1_COMM_ctrl_local.id[38] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[38] at LC10_5_J3
--operation mode is normal

K1_COMM_ctrl_local.id[38]_lut_out = MF1_MASTERHWDATA[6];
K1_COMM_ctrl_local.id[38] = DFFE(K1_COMM_ctrl_local.id[38]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1_COMM_ctrl_local.id[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[6] at LC9_8_J3
--operation mode is normal

K1_COMM_ctrl_local.id[6]_lut_out = MF1_MASTERHWDATA[6];
K1_COMM_ctrl_local.id[6] = DFFE(K1_COMM_ctrl_local.id[6]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L482 is slaveregister:inst_slaveregister|i3266~958 at LC3_7_H3
--operation mode is normal

K1L482 = K1_COMM_ctrl_local.id[6] & (K1_COMM_ctrl_local.id[38] # !BF1L53Q) # !K1_COMM_ctrl_local.id[6] & BF1L53Q & K1_COMM_ctrl_local.id[38];


--K1L582 is slaveregister:inst_slaveregister|i3266~959 at LC8_7_H3
--operation mode is normal

K1L582 = !K1_i1654 & K1L482 & K1L722 & BF1L83Q;


--K1L682 is slaveregister:inst_slaveregister|i3266~960 at LC5_7_H3
--operation mode is normal

K1L682 = K1_i2298 & (K1L232 # K1L582) # !K1_i2298 & K1L382;


--K1L723 is slaveregister:inst_slaveregister|i3458~457 at LC8_11_J3
--operation mode is normal

K1L723 = K1L623 & (K1L282 # K1L862 & K1L682);


--H1_RM_rate_SPE[6] is rate_meters:inst_rate_meters|RM_rate_SPE[6] at LC7_12_Y3
--operation mode is normal

H1_RM_rate_SPE[6]_lut_out = V43_q[6];
H1_RM_rate_SPE[6] = DFFE(H1_RM_rate_SPE[6]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--H1_RM_rate_MPE[6] is rate_meters:inst_rate_meters|RM_rate_MPE[6] at LC6_12_Y3
--operation mode is normal

H1_RM_rate_MPE[6]_lut_out = V33_q[6];
H1_RM_rate_MPE[6] = DFFE(H1_RM_rate_MPE[6]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1_i1425 is slaveregister:inst_slaveregister|i1425 at LC6_14_Y4
--operation mode is normal

K1_i1425 = BF1L83Q # BF1L73Q # K1_i1217 # !K1L822;


--K1L823 is slaveregister:inst_slaveregister|i3458~458 at LC5_12_Y3
--operation mode is normal

K1L823 = K1L993 & H1_RM_rate_SPE[6] # !K1L993 & !K1_i1425 & H1_RM_rate_MPE[6];


--H1_RM_sn_data[6] is rate_meters:inst_rate_meters|RM_sn_data[6] at LC9_7_V3
--operation mode is normal

H1_RM_sn_data[6]_lut_out = H1_RM_sn_data_int[6];
H1_RM_sn_data[6] = DFFE(H1_RM_sn_data[6]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--PB1_COM_ON is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_ON at LC9_3_E3
--operation mode is normal

PB1_COM_ON_lut_out = !SB1L81Q & (PB1L91 # PB1L02 & PB1_COM_OFF);
PB1_COM_ON = DFFE(PB1_COM_ON_lut_out, GLOBAL(AF1_outclock0), , , );


--K1L923 is slaveregister:inst_slaveregister|i3458~459 at LC7_6_V3
--operation mode is normal

K1L923 = K1_i1502 & PB1_COM_ON & !K1_i1675 # !K1_i1502 & H1_RM_sn_data[6];


--K1L033 is slaveregister:inst_slaveregister|i3458~460 at LC7_11_Y3
--operation mode is normal

K1L033 = K1L823 # K1_i1238 & BF1L53Q & K1L923;


--K1L705 is slaveregister:inst_slaveregister|i3650~801 at LC5_2_Z3
--operation mode is normal

K1L705 = K1L605 # K1L105 & (K1L033 # K1L723);


--H1_RM_rate_SPE[7] is rate_meters:inst_rate_meters|RM_rate_SPE[7] at LC9_3_T4
--operation mode is normal

H1_RM_rate_SPE[7]_lut_out = V43_q[7];
H1_RM_rate_SPE[7] = DFFE(H1_RM_rate_SPE[7]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L646 is slaveregister:inst_slaveregister|i3841~1186 at LC3_5_O3
--operation mode is normal

K1L646 = H1_RM_rate_SPE[7] & K1L993 & K1L105 & K1L766;


--K1L746 is slaveregister:inst_slaveregister|i3841~1187 at LC8_13_N3
--operation mode is normal

K1L746 = K1L623 & K1L766 & (K1_i908 # !K1L902);


--K1L846 is slaveregister:inst_slaveregister|i3841~1188 at LC3_15_H3
--operation mode is normal

K1L846 = V11_sload_path[7] & !BF1L83Q & !K1_i1654 & !K1L522;


--K1_COMM_ctrl_local.id[39] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[39] at LC8_14_H3
--operation mode is normal

K1_COMM_ctrl_local.id[39]_lut_out = MF1_MASTERHWDATA[7];
K1_COMM_ctrl_local.id[39] = DFFE(K1_COMM_ctrl_local.id[39]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1L946 is slaveregister:inst_slaveregister|i3841~1189 at LC5_15_H3
--operation mode is normal

K1L946 = K1L862 & (K1L846 # K1L962 & K1_COMM_ctrl_local.id[39]);


--RB1_inst16[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[7] at LC5_5_J3
--operation mode is normal

RB1_inst16[7]_lut_out = V32_q[7];
RB1_inst16[7] = DFFE(RB1_inst16[7]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1L056 is slaveregister:inst_slaveregister|i3841~1190 at LC4_15_H3
--operation mode is normal

K1L056 = K1_i1945 & V41_q[7] & !K1_i2130 # !K1_i1945 & RB1_inst16[7];


--K1L156 is slaveregister:inst_slaveregister|i3841~1191 at LC2_15_H3
--operation mode is normal

K1L156 = BF1L53Q & !K1L785 & (K1L056 # K1L946);


--K1L805 is slaveregister:inst_slaveregister|i3650~802 at LC9_13_V3
--operation mode is normal

K1L805 = !K1L543 & (K1_i908 # BF1L73Q # !BF1L83Q);


--K1L256 is slaveregister:inst_slaveregister|i3841~1192 at LC1_7_L3
--operation mode is normal

K1L256 = !K1_i1654 & !K1L522 & !BF1L83Q & V31_pre_out[7];


--K1_COMM_ctrl_local.id[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[7] at LC2_8_L3
--operation mode is normal

K1_COMM_ctrl_local.id[7]_lut_out = MF1_MASTERHWDATA[7];
K1_COMM_ctrl_local.id[7] = DFFE(K1_COMM_ctrl_local.id[7]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L356 is slaveregister:inst_slaveregister|i3841~1193 at LC9_7_L3
--operation mode is normal

K1L356 = K1L862 & (K1L256 # K1L962 & K1_COMM_ctrl_local.id[7]);


--K1_COMM_ctrl_local.tx_head[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[7] at LC6_7_L3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[7]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[7] # !K1L337 & K1_COMM_ctrl_local.tx_head[7]);
K1_COMM_ctrl_local.tx_head[7] = DFFE(K1_COMM_ctrl_local.tx_head[7]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1_COMM_ctrl_local.rx_tail[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[7] at LC4_7_L3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[7]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[7] # !K1L437 & K1_COMM_ctrl_local.rx_tail[7]);
K1_COMM_ctrl_local.rx_tail[7] = DFFE(K1_COMM_ctrl_local.rx_tail[7]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L456 is slaveregister:inst_slaveregister|i3841~1194 at LC10_7_L3
--operation mode is normal

K1L456 = K1_i1945 & !K1_i2130 & K1_COMM_ctrl_local.rx_tail[7] # !K1_i1945 & K1_COMM_ctrl_local.tx_head[7];


--K1L556 is slaveregister:inst_slaveregister|i3841~1195 at LC5_7_L3
--operation mode is normal

K1L556 = K1L805 & !BF1L53Q & (K1L456 # K1L356);


--K1L656 is slaveregister:inst_slaveregister|i3841~1196 at LC9_5_O3
--operation mode is normal

K1L656 = K1L646 # K1L746 & (K1L556 # K1L156);


--K1L016 is slaveregister:inst_slaveregister|i3833~1174 at LC6_3_V3
--operation mode is normal

K1L016 = K1_i922 & (K1_i1217 # !K1L902);


--H1_RM_sn_data[7] is rate_meters:inst_rate_meters|RM_sn_data[7] at LC7_8_V3
--operation mode is normal

H1_RM_sn_data[7]_lut_out = H1_RM_sn_data_int[7];
H1_RM_sn_data[7] = DFFE(H1_RM_sn_data[7]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L223 is slaveregister:inst_slaveregister|i3456~330 at LC1_3_V3
--operation mode is normal

K1L223 = !K1_i1217 & K1L981 & BF1L53Q & BF1L83Q;


--H1_RM_rate_MPE[7] is rate_meters:inst_rate_meters|RM_rate_MPE[7] at LC7_4_Y4
--operation mode is normal

H1_RM_rate_MPE[7]_lut_out = V33_q[7];
H1_RM_rate_MPE[7] = DFFE(H1_RM_rate_MPE[7]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L756 is slaveregister:inst_slaveregister|i3841~1197 at LC10_7_V3
--operation mode is normal

K1L756 = K1_i1425 & K1L223 & H1_RM_sn_data[7] # !K1_i1425 & (H1_RM_rate_MPE[7] # K1L223 & H1_RM_sn_data[7]);


--K1L856 is slaveregister:inst_slaveregister|i3841~1198 at LC5_5_O3
--operation mode is normal

K1L856 = K1L016 & K1L766 & K1_i761 & K1L756;


--GF1_q[7] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7] at EC9_1_Z3
GF1_q[7]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[7]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[7] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[7]_write_address, GF1_q[7]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[7] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[7] at LC9_10_Z2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[7]_lut_out = MF1_MASTERHWDATA[7];
K1_DAQ_ctrl_local.trigger_enable[7] = DFFE(K1_DAQ_ctrl_local.trigger_enable[7]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L956 is slaveregister:inst_slaveregister|i3841~1199 at LC6_14_Z3
--operation mode is normal

K1L956 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[7] & !K1_i150 # !K1_i38 & GF1_q[7];


--K1L066 is slaveregister:inst_slaveregister|i3841~1200 at LC4_5_O3
--operation mode is normal

K1L066 = BF1L53Q & V63_sload_path[39] # !BF1L53Q & V63_sload_path[7];


--K1L166 is slaveregister:inst_slaveregister|i3841~1201 at LC7_5_O3
--operation mode is normal

K1L166 = K1L956 # !K1_i761 & K1L766 & K1L066;


--K1_CS_ctrl_local.CS_time[7] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[7] at LC3_4_O3
--operation mode is normal

K1_CS_ctrl_local.CS_time[7]_lut_out = MF1_MASTERHWDATA[7];
K1_CS_ctrl_local.CS_time[7] = DFFE(K1_CS_ctrl_local.CS_time[7]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L644 is slaveregister:inst_slaveregister|i3640~424 at LC5_12_T3
--operation mode is normal

K1L644 = !BF1L73Q & !BF1L63Q & BF1L83Q & !K1_i908;

--K1L054 is slaveregister:inst_slaveregister|i3640~429 at LC5_12_T3
--operation mode is normal

K1L054 = !BF1L73Q & !BF1L63Q & BF1L83Q & !K1_i908;


--K1L266 is slaveregister:inst_slaveregister|i3841~1202 at LC10_5_O3
--operation mode is normal

K1L266 = K1L091 & JE1L091Q # !K1L091 & K1L644 & K1_CS_ctrl_local.CS_time[7];


--K1L366 is slaveregister:inst_slaveregister|i3841~1203 at LC8_5_O3
--operation mode is normal

K1L366 = K1L856 # K1L166 # K1L546 & K1L266;


--GF1_q[8] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8] at EC3_1_Z3
GF1_q[8]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[8]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[8] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[8]_write_address, GF1_q[8]_read_address);


--K1L146 is slaveregister:inst_slaveregister|i3840~126 at LC5_16_Z3
--operation mode is normal

K1L146 = K1L481 & !BF1L34Q & GF1_q[8];


--K1_DAQ_ctrl_local.DAQ_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.DAQ_mode[0] at LC3_6_O1
--operation mode is normal

K1_DAQ_ctrl_local.DAQ_mode[0]_lut_out = MF1_MASTERHWDATA[8];
K1_DAQ_ctrl_local.DAQ_mode[0] = DFFE(K1_DAQ_ctrl_local.DAQ_mode[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L651);


--K1L246 is slaveregister:inst_slaveregister|i3840~127 at LC7_15_Z3
--operation mode is normal

K1L246 = K1L146 # K1_DAQ_ctrl_local.DAQ_mode[0] & K1L706 & !K1_i334;


--K1L346 is slaveregister:inst_slaveregister|i3840~128 at LC3_3_O3
--operation mode is normal

K1L346 = K1L517 & JE1L191Q & (BF1L34Q # !K1L481);


--K1_DAQ_ctrl_local.trigger_enable[8] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[8] at LC1_2_O3
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[8]_lut_out = MF1_MASTERHWDATA[8];
K1_DAQ_ctrl_local.trigger_enable[8] = DFFE(K1_DAQ_ctrl_local.trigger_enable[8]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L446 is slaveregister:inst_slaveregister|i3840~129 at LC5_3_O3
--operation mode is normal

K1L446 = K1L246 # K1L346 # K1L561 & K1_DAQ_ctrl_local.trigger_enable[8];


--K1_CS_ctrl_local.CS_time[8] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[8] at LC8_4_O3
--operation mode is normal

K1_CS_ctrl_local.CS_time[8]_lut_out = MF1_MASTERHWDATA[8];
K1_CS_ctrl_local.CS_time[8] = DFFE(K1_CS_ctrl_local.CS_time[8]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L205 is slaveregister:inst_slaveregister|i3648~691 at LC6_4_O3
--operation mode is normal

K1L205 = K1_i761 & K1L785 & K1_CS_ctrl_local.CS_time[8] # !K1_i761 & V63_sload_path[40];


--K1L305 is slaveregister:inst_slaveregister|i3648~692 at LC9_3_O3
--operation mode is normal

K1L305 = BF1L53Q & K1L205 # !BF1L53Q & !K1_i761 & V63_sload_path[8];


--H1_RM_sn_data[8] is rate_meters:inst_rate_meters|RM_sn_data[8] at LC5_9_V3
--operation mode is normal

H1_RM_sn_data[8]_lut_out = H1_RM_sn_data_int[8];
H1_RM_sn_data[8] = DFFE(H1_RM_sn_data[8]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--H1_RM_rate_MPE[8] is rate_meters:inst_rate_meters|RM_rate_MPE[8] at LC7_15_Y4
--operation mode is normal

H1_RM_rate_MPE[8]_lut_out = V33_q[8];
H1_RM_rate_MPE[8] = DFFE(H1_RM_rate_MPE[8]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L133 is slaveregister:inst_slaveregister|i3458~461 at LC10_2_V3
--operation mode is normal

K1L133 = !K1_i1217 & !K1L112 & (!BF1L53Q # !K1L902);


--K1L323 is slaveregister:inst_slaveregister|i3456~331 at LC3_6_V3
--operation mode is normal

K1L323 = K1L133 & (H1_RM_rate_MPE[8] # K1L223 & H1_RM_sn_data[8]) # !K1L133 & K1L223 & H1_RM_sn_data[8];


--K1L072 is slaveregister:inst_slaveregister|i3264~750 at LC3_13_H3
--operation mode is normal

K1L072 = V31_pre_out[8] & (V11_sload_path[8] # !BF1L53Q) # !V31_pre_out[8] & V11_sload_path[8] & BF1L53Q;


--K1L172 is slaveregister:inst_slaveregister|i3264~751 at LC9_13_H3
--operation mode is normal

K1L172 = !K1L522 & !K1_i1654 & !BF1L83Q & K1L072;


--K1_COMM_ctrl_local.id[40] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[40] at LC3_6_L3
--operation mode is normal

K1_COMM_ctrl_local.id[40]_lut_out = MF1_MASTERHWDATA[8];
K1_COMM_ctrl_local.id[40] = DFFE(K1_COMM_ctrl_local.id[40]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1_COMM_ctrl_local.id[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[8] at LC5_8_L3
--operation mode is normal

K1_COMM_ctrl_local.id[8]_lut_out = MF1_MASTERHWDATA[8];
K1_COMM_ctrl_local.id[8] = DFFE(K1_COMM_ctrl_local.id[8]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L272 is slaveregister:inst_slaveregister|i3264~752 at LC9_8_L3
--operation mode is normal

K1L272 = BF1L53Q & K1_COMM_ctrl_local.id[40] # !BF1L53Q & K1_COMM_ctrl_local.id[8];


--K1L372 is slaveregister:inst_slaveregister|i3264~753 at LC4_2_H3
--operation mode is normal

K1L372 = K1L862 & (K1L172 # K1L962 & K1L272);


--RB1_inst16[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[8] at LC6_5_J3
--operation mode is normal

RB1_inst16[8]_lut_out = V32_q[8];
RB1_inst16[8] = DFFE(RB1_inst16[8]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1_COMM_ctrl_local.tx_head[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[8] at LC4_3_J3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[8]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[8] # !K1L337 & K1_COMM_ctrl_local.tx_head[8]);
K1_COMM_ctrl_local.tx_head[8] = DFFE(K1_COMM_ctrl_local.tx_head[8]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L472 is slaveregister:inst_slaveregister|i3264~754 at LC7_4_J3
--operation mode is normal

K1L472 = BF1L53Q & RB1_inst16[8] # !BF1L53Q & K1_COMM_ctrl_local.tx_head[8];


--K1_COMM_ctrl_local.rx_tail[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[8] at LC2_3_J3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[8]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[8] # !K1L437 & K1_COMM_ctrl_local.rx_tail[8]);
K1_COMM_ctrl_local.rx_tail[8] = DFFE(K1_COMM_ctrl_local.rx_tail[8]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L572 is slaveregister:inst_slaveregister|i3264~755 at LC6_3_J3
--operation mode is normal

K1L572 = V41_q[8] & (BF1L53Q # K1_COMM_ctrl_local.rx_tail[8]) # !V41_q[8] & !BF1L53Q & K1_COMM_ctrl_local.rx_tail[8];


--K1L672 is slaveregister:inst_slaveregister|i3264~756 at LC9_3_J3
--operation mode is normal

K1L672 = K1_i1945 & K1L572 & !K1_i2130 # !K1_i1945 & K1L472;


--K1L423 is slaveregister:inst_slaveregister|i3456~332 at LC9_6_V3
--operation mode is normal

K1L423 = K1L323 # K1L623 & (K1L672 # K1L372);


--H1_RM_rate_SPE[8] is rate_meters:inst_rate_meters|RM_rate_SPE[8] at LC3_12_Y4
--operation mode is normal

H1_RM_rate_SPE[8]_lut_out = V43_q[8];
H1_RM_rate_SPE[8] = DFFE(H1_RM_rate_SPE[8]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L523 is slaveregister:inst_slaveregister|i3456~333 at LC5_12_Y4
--operation mode is normal

K1L523 = BF1L53Q & K1L902 & !K1_i1217 & H1_RM_rate_SPE[8];


--K1L405 is slaveregister:inst_slaveregister|i3648~693 at LC4_2_O3
--operation mode is normal

K1L405 = K1L305 # K1L105 & (K1L523 # K1L423);


--GF1_q[9] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9] at EC2_1_Z3
GF1_q[9]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[9]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[9] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[9]_write_address, GF1_q[9]_read_address);


--K1L736 is slaveregister:inst_slaveregister|i3839~126 at LC6_4_Z3
--operation mode is normal

K1L736 = GF1_q[9] & !BF1L34Q & K1L481;


--K1_DAQ_ctrl_local.DAQ_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.DAQ_mode[1] at LC3_15_K2
--operation mode is normal

K1_DAQ_ctrl_local.DAQ_mode[1]_lut_out = MF1_MASTERHWDATA[9];
K1_DAQ_ctrl_local.DAQ_mode[1] = DFFE(K1_DAQ_ctrl_local.DAQ_mode[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L651);


--K1L836 is slaveregister:inst_slaveregister|i3839~127 at LC8_4_Z3
--operation mode is normal

K1L836 = K1L736 # !K1_i334 & K1_DAQ_ctrl_local.DAQ_mode[1] & K1L706;


--K1L936 is slaveregister:inst_slaveregister|i3839~128 at LC3_4_P3
--operation mode is normal

K1L936 = K1L517 & JE1L291Q & (BF1L34Q # !K1L481);


--K1_DAQ_ctrl_local.trigger_enable[9] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[9] at LC5_5_P3
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[9]_lut_out = MF1_MASTERHWDATA[9];
K1_DAQ_ctrl_local.trigger_enable[9] = DFFE(K1_DAQ_ctrl_local.trigger_enable[9]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L046 is slaveregister:inst_slaveregister|i3839~129 at LC7_4_P3
--operation mode is normal

K1L046 = K1L836 # K1L936 # K1_DAQ_ctrl_local.trigger_enable[9] & K1L561;


--K1_CS_ctrl_local.CS_time[9] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[9] at LC3_5_P3
--operation mode is normal

K1_CS_ctrl_local.CS_time[9]_lut_out = MF1_MASTERHWDATA[9];
K1_CS_ctrl_local.CS_time[9] = DFFE(K1_CS_ctrl_local.CS_time[9]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L894 is slaveregister:inst_slaveregister|i3647~748 at LC6_6_P3
--operation mode is normal

K1L894 = K1_i761 & K1L785 & K1_CS_ctrl_local.CS_time[9] # !K1_i761 & V63_sload_path[41];


--K1L994 is slaveregister:inst_slaveregister|i3647~749 at LC6_5_P3
--operation mode is normal

K1L994 = BF1L53Q & K1L894 # !BF1L53Q & !K1_i761 & V63_sload_path[9];


--RB1_inst16[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[9] at LC9_5_J3
--operation mode is normal

RB1_inst16[9]_lut_out = V32_q[9];
RB1_inst16[9] = DFFE(RB1_inst16[9]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1_COMM_ctrl_local.tx_head[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[9] at LC4_11_H3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[9]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[9] # !K1L337 & K1_COMM_ctrl_local.tx_head[9]);
K1_COMM_ctrl_local.tx_head[9] = DFFE(K1_COMM_ctrl_local.tx_head[9]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L162 is slaveregister:inst_slaveregister|i3263~954 at LC3_11_H3
--operation mode is normal

K1L162 = K1_COMM_ctrl_local.tx_head[9] & (RB1_inst16[9] # !BF1L53Q) # !K1_COMM_ctrl_local.tx_head[9] & RB1_inst16[9] & BF1L53Q;


--K1_COMM_ctrl_local.rx_tail[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[9] at LC6_11_H3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[9]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[9] # !K1L437 & K1_COMM_ctrl_local.rx_tail[9]);
K1_COMM_ctrl_local.rx_tail[9] = DFFE(K1_COMM_ctrl_local.rx_tail[9]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L262 is slaveregister:inst_slaveregister|i3263~955 at LC8_11_H3
--operation mode is normal

K1L262 = BF1L53Q & V41_q[9] # !BF1L53Q & K1_COMM_ctrl_local.rx_tail[9];


--K1L362 is slaveregister:inst_slaveregister|i3263~956 at LC1_11_H3
--operation mode is normal

K1L362 = K1_i1945 & !K1_i2130 & K1L262 # !K1_i1945 & K1L162;


--K1L462 is slaveregister:inst_slaveregister|i3263~957 at LC9_11_H3
--operation mode is normal

K1L462 = V11_sload_path[9] & (V31_pre_out[9] # BF1L53Q) # !V11_sload_path[9] & V31_pre_out[9] & !BF1L53Q;


--K1_COMM_ctrl_local.id[41] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[41] at LC7_1_H3
--operation mode is normal

K1_COMM_ctrl_local.id[41]_lut_out = MF1_MASTERHWDATA[9];
K1_COMM_ctrl_local.id[41] = DFFE(K1_COMM_ctrl_local.id[41]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1_COMM_ctrl_local.id[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[9] at LC3_1_H3
--operation mode is normal

K1_COMM_ctrl_local.id[9]_lut_out = MF1_MASTERHWDATA[9];
K1_COMM_ctrl_local.id[9] = DFFE(K1_COMM_ctrl_local.id[9]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L562 is slaveregister:inst_slaveregister|i3263~958 at LC10_1_H3
--operation mode is normal

K1L562 = BF1L53Q & K1_COMM_ctrl_local.id[41] # !BF1L53Q & K1_COMM_ctrl_local.id[9];


--K1L662 is slaveregister:inst_slaveregister|i3263~959 at LC5_11_H3
--operation mode is normal

K1L662 = !K1_i1654 & BF1L83Q & K1L722 & K1L562;


--K1L762 is slaveregister:inst_slaveregister|i3263~960 at LC2_11_H3
--operation mode is normal

K1L762 = K1_i2298 & (K1L232 # K1L662) # !K1_i2298 & K1L462;


--K1L913 is slaveregister:inst_slaveregister|i3455~351 at LC10_11_H3
--operation mode is normal

K1L913 = K1L623 & (K1L362 # K1L862 & K1L762);


--H1_RM_sn_data[9] is rate_meters:inst_rate_meters|RM_sn_data[9] at LC3_2_V3
--operation mode is normal

H1_RM_sn_data[9]_lut_out = H1_RM_sn_data_int[9];
H1_RM_sn_data[9] = DFFE(H1_RM_sn_data[9]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--H1_RM_rate_MPE[9] is rate_meters:inst_rate_meters|RM_rate_MPE[9] at LC3_15_Y4
--operation mode is normal

H1_RM_rate_MPE[9]_lut_out = V33_q[9];
H1_RM_rate_MPE[9] = DFFE(H1_RM_rate_MPE[9]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L023 is slaveregister:inst_slaveregister|i3455~352 at LC6_2_V3
--operation mode is normal

K1L023 = H1_RM_sn_data[9] & (K1L223 # H1_RM_rate_MPE[9] & K1L133) # !H1_RM_sn_data[9] & H1_RM_rate_MPE[9] & K1L133;


--H1_RM_rate_SPE[9] is rate_meters:inst_rate_meters|RM_rate_SPE[9] at LC2_5_T4
--operation mode is normal

H1_RM_rate_SPE[9]_lut_out = V43_q[9];
H1_RM_rate_SPE[9] = DFFE(H1_RM_rate_SPE[9]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L123 is slaveregister:inst_slaveregister|i3455~353 at LC5_2_V3
--operation mode is normal

K1L123 = K1L023 # !K1_i1238 & H1_RM_rate_SPE[9] & BF1L53Q;


--K1L005 is slaveregister:inst_slaveregister|i3647~750 at LC9_4_P3
--operation mode is normal

K1L005 = K1L994 # K1L105 & (K1L123 # K1L913);


--K1_DAQ_ctrl_local.trigger_enable[10] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[10] at LC3_1_T3
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[10]_lut_out = MF1_MASTERHWDATA[10];
K1_DAQ_ctrl_local.trigger_enable[10] = DFFE(K1_DAQ_ctrl_local.trigger_enable[10]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L536 is slaveregister:inst_slaveregister|i3838~357 at LC8_1_T3
--operation mode is normal

K1L536 = K1_DAQ_ctrl_local.trigger_enable[10] & (K1L561 # K1L396 & JE1L391Q) # !K1_DAQ_ctrl_local.trigger_enable[10] & K1L396 & JE1L391Q;


--GF1_q[10] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10] at EC15_1_Z3
GF1_q[10]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[10]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[10] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[10]_write_address, GF1_q[10]_read_address);


--K1L636 is slaveregister:inst_slaveregister|i3838~358 at LC5_1_T3
--operation mode is normal

K1L636 = K1L536 # GF1_q[10] & !BF1L34Q & K1L481;


--K1_CS_ctrl_local.CS_time[10] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[10] at LC9_13_T3
--operation mode is normal

K1_CS_ctrl_local.CS_time[10]_lut_out = MF1_MASTERHWDATA[10];
K1_CS_ctrl_local.CS_time[10] = DFFE(K1_CS_ctrl_local.CS_time[10]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L594 is slaveregister:inst_slaveregister|i3646~738 at LC10_1_T3
--operation mode is normal

K1L594 = K1_i761 & K1L785 & K1_CS_ctrl_local.CS_time[10] # !K1_i761 & V63_sload_path[42];


--K1L694 is slaveregister:inst_slaveregister|i3646~739 at LC6_1_T3
--operation mode is normal

K1L694 = BF1L53Q & K1L594 # !BF1L53Q & !K1_i761 & V63_sload_path[10];


--RB1_inst16[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[10] at LC7_11_J4
--operation mode is normal

RB1_inst16[10]_lut_out = V32_q[10];
RB1_inst16[10] = DFFE(RB1_inst16[10]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1_COMM_ctrl_local.tx_head[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[10] at LC9_10_H3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[10]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[10] # !K1L337 & K1_COMM_ctrl_local.tx_head[10]);
K1_COMM_ctrl_local.tx_head[10] = DFFE(K1_COMM_ctrl_local.tx_head[10]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L452 is slaveregister:inst_slaveregister|i3262~954 at LC3_10_H3
--operation mode is normal

K1L452 = RB1_inst16[10] & (K1_COMM_ctrl_local.tx_head[10] # BF1L53Q) # !RB1_inst16[10] & K1_COMM_ctrl_local.tx_head[10] & !BF1L53Q;


--K1_COMM_ctrl_local.rx_tail[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[10] at LC2_10_H3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[10]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[10] # !K1L437 & K1_COMM_ctrl_local.rx_tail[10]);
K1_COMM_ctrl_local.rx_tail[10] = DFFE(K1_COMM_ctrl_local.rx_tail[10]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L552 is slaveregister:inst_slaveregister|i3262~955 at LC8_10_H3
--operation mode is normal

K1L552 = V41_q[10] & (BF1L53Q # K1_COMM_ctrl_local.rx_tail[10]) # !V41_q[10] & !BF1L53Q & K1_COMM_ctrl_local.rx_tail[10];


--K1L652 is slaveregister:inst_slaveregister|i3262~956 at LC7_10_H3
--operation mode is normal

K1L652 = K1_i1945 & !K1_i2130 & K1L552 # !K1_i1945 & K1L452;


--K1L752 is slaveregister:inst_slaveregister|i3262~957 at LC4_10_H3
--operation mode is normal

K1L752 = V31_pre_out[10] & (V11_sload_path[10] # !BF1L53Q) # !V31_pre_out[10] & V11_sload_path[10] & BF1L53Q;


--K1_COMM_ctrl_local.id[42] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[42] at LC5_1_H3
--operation mode is normal

K1_COMM_ctrl_local.id[42]_lut_out = MF1_MASTERHWDATA[10];
K1_COMM_ctrl_local.id[42] = DFFE(K1_COMM_ctrl_local.id[42]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1_COMM_ctrl_local.id[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[10] at LC9_1_H3
--operation mode is normal

K1_COMM_ctrl_local.id[10]_lut_out = MF1_MASTERHWDATA[10];
K1_COMM_ctrl_local.id[10] = DFFE(K1_COMM_ctrl_local.id[10]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L852 is slaveregister:inst_slaveregister|i3262~958 at LC2_1_H3
--operation mode is normal

K1L852 = BF1L53Q & K1_COMM_ctrl_local.id[42] # !BF1L53Q & K1_COMM_ctrl_local.id[10];


--K1L952 is slaveregister:inst_slaveregister|i3262~959 at LC6_10_H3
--operation mode is normal

K1L952 = BF1L83Q & !K1_i1654 & K1L722 & K1L852;


--K1L062 is slaveregister:inst_slaveregister|i3262~960 at LC10_10_H3
--operation mode is normal

K1L062 = K1_i2298 & (K1L952 # K1L232) # !K1_i2298 & K1L752;


--K1L613 is slaveregister:inst_slaveregister|i3454~351 at LC5_10_H3
--operation mode is normal

K1L613 = K1L623 & (K1L652 # K1L062 & K1L862);


--H1_RM_sn_data[10] is rate_meters:inst_rate_meters|RM_sn_data[10] at LC4_8_V3
--operation mode is normal

H1_RM_sn_data[10]_lut_out = H1_RM_sn_data_int[10];
H1_RM_sn_data[10] = DFFE(H1_RM_sn_data[10]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--H1_RM_rate_MPE[10] is rate_meters:inst_rate_meters|RM_rate_MPE[10] at LC5_8_Y4
--operation mode is normal

H1_RM_rate_MPE[10]_lut_out = V33_q[10];
H1_RM_rate_MPE[10] = DFFE(H1_RM_rate_MPE[10]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L713 is slaveregister:inst_slaveregister|i3454~352 at LC7_2_V3
--operation mode is normal

K1L713 = H1_RM_sn_data[10] & (K1L223 # H1_RM_rate_MPE[10] & K1L133) # !H1_RM_sn_data[10] & H1_RM_rate_MPE[10] & K1L133;


--H1_RM_rate_SPE[10] is rate_meters:inst_rate_meters|RM_rate_SPE[10] at LC5_14_T4
--operation mode is normal

H1_RM_rate_SPE[10]_lut_out = V43_q[10];
H1_RM_rate_SPE[10] = DFFE(H1_RM_rate_SPE[10]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L813 is slaveregister:inst_slaveregister|i3454~353 at LC10_15_T4
--operation mode is normal

K1L813 = K1L713 # BF1L53Q & !K1_i1238 & H1_RM_rate_SPE[10];


--K1L794 is slaveregister:inst_slaveregister|i3646~740 at LC9_1_T3
--operation mode is normal

K1L794 = K1L694 # K1L105 & (K1L613 # K1L813);


--K1_DAQ_ctrl_local.trigger_enable[11] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[11] at LC10_13_O3
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[11]_lut_out = MF1_MASTERHWDATA[11];
K1_DAQ_ctrl_local.trigger_enable[11] = DFFE(K1_DAQ_ctrl_local.trigger_enable[11]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L336 is slaveregister:inst_slaveregister|i3837~358 at LC1_13_O3
--operation mode is normal

K1L336 = K1L396 & (LE1_start_address[11] # K1L561 & K1_DAQ_ctrl_local.trigger_enable[11]) # !K1L396 & K1L561 & K1_DAQ_ctrl_local.trigger_enable[11];


--GF1_q[11] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11] at EC8_1_Z3
GF1_q[11]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[11]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[11] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[11]_write_address, GF1_q[11]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[12] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[12] at LC8_13_O3
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[12]_lut_out = MF1_MASTERHWDATA[12];
K1_DAQ_ctrl_local.trigger_enable[12] = DFFE(K1_DAQ_ctrl_local.trigger_enable[12]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L136 is slaveregister:inst_slaveregister|i3836~297 at LC6_13_O3
--operation mode is normal

K1L136 = K1L396 & (LE1_start_address[12] # K1_DAQ_ctrl_local.trigger_enable[12] & K1L561) # !K1L396 & K1_DAQ_ctrl_local.trigger_enable[12] & K1L561;


--GF1_q[12] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12] at EC13_1_Z3
GF1_q[12]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[12]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[12] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[12]_write_address, GF1_q[12]_read_address);


--K1L236 is slaveregister:inst_slaveregister|i3836~298 at LC7_13_O3
--operation mode is normal

K1L236 = K1L136 # K1L481 & GF1_q[12] & !BF1L34Q;


--K1L774 is slaveregister:inst_slaveregister|i3644~1107 at LC9_6_H3
--operation mode is normal

K1L774 = V31_pre_out[12] & (V11_sload_path[12] # !BF1L53Q) # !V31_pre_out[12] & BF1L53Q & V11_sload_path[12];


--K1L874 is slaveregister:inst_slaveregister|i3644~1108 at LC8_6_H3
--operation mode is normal

K1L874 = K1L774 & !K1_i1654 & !BF1L83Q & !K1L522;


--K1_COMM_ctrl_local.id[44] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[44] at LC9_7_H3
--operation mode is normal

K1_COMM_ctrl_local.id[44]_lut_out = MF1_MASTERHWDATA[12];
K1_COMM_ctrl_local.id[44] = DFFE(K1_COMM_ctrl_local.id[44]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1_COMM_ctrl_local.id[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[12] at LC5_13_O3
--operation mode is normal

K1_COMM_ctrl_local.id[12]_lut_out = MF1_MASTERHWDATA[12];
K1_COMM_ctrl_local.id[12] = DFFE(K1_COMM_ctrl_local.id[12]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L974 is slaveregister:inst_slaveregister|i3644~1109 at LC7_6_H3
--operation mode is normal

K1L974 = BF1L53Q & K1_COMM_ctrl_local.id[44] # !BF1L53Q & K1_COMM_ctrl_local.id[12];


--K1L084 is slaveregister:inst_slaveregister|i3644~1110 at LC10_6_H3
--operation mode is normal

K1L084 = K1L862 & (K1L874 # K1L962 & K1L974);


--RB1_inst16[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[12] at LC8_5_J3
--operation mode is normal

RB1_inst16[12]_lut_out = V32_q[12];
RB1_inst16[12] = DFFE(RB1_inst16[12]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1_COMM_ctrl_local.tx_head[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[12] at LC2_15_J3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[12]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[12] # !K1L337 & K1_COMM_ctrl_local.tx_head[12]);
K1_COMM_ctrl_local.tx_head[12] = DFFE(K1_COMM_ctrl_local.tx_head[12]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L184 is slaveregister:inst_slaveregister|i3644~1111 at LC10_15_J3
--operation mode is normal

K1L184 = K1_COMM_ctrl_local.tx_head[12] & (RB1_inst16[12] # !BF1L53Q) # !K1_COMM_ctrl_local.tx_head[12] & BF1L53Q & RB1_inst16[12];


--K1_COMM_ctrl_local.rx_tail[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[12] at LC1_15_J3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[12]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[12] # !K1L437 & K1_COMM_ctrl_local.rx_tail[12]);
K1_COMM_ctrl_local.rx_tail[12] = DFFE(K1_COMM_ctrl_local.rx_tail[12]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L284 is slaveregister:inst_slaveregister|i3644~1112 at LC8_14_J3
--operation mode is normal

K1L284 = V41_q[12] & (K1_COMM_ctrl_local.rx_tail[12] # BF1L53Q) # !V41_q[12] & K1_COMM_ctrl_local.rx_tail[12] & !BF1L53Q;


--K1L384 is slaveregister:inst_slaveregister|i3644~1113 at LC7_14_J3
--operation mode is normal

K1L384 = K1_i1945 & K1L284 & !K1_i2130 # !K1_i1945 & K1L184;


--K1L484 is slaveregister:inst_slaveregister|i3644~1114 at LC6_2_S3
--operation mode is normal

K1L484 = K1L674 & K1L583 & (K1L384 # K1L084);


--K1L584 is slaveregister:inst_slaveregister|i3644~1115 at LC9_2_S3
--operation mode is normal

K1L584 = !BF1L83Q & !K1_i908 & K1L981 & V63_sload_path[12];


--K1_CS_ctrl_local.CS_mode[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[0] at LC7_6_T3
--operation mode is normal

K1_CS_ctrl_local.CS_mode[0]_lut_out = MF1_MASTERHWDATA[12];
K1_CS_ctrl_local.CS_mode[0] = DFFE(K1_CS_ctrl_local.CS_mode[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1L684 is slaveregister:inst_slaveregister|i3644~1116 at LC2_2_S3
--operation mode is normal

K1L684 = !BF1L53Q & (K1L584 # K1L644 & K1_CS_ctrl_local.CS_mode[0]);


--H1_RM_rate_MPE[12] is rate_meters:inst_rate_meters|RM_rate_MPE[12] at LC5_13_Y4
--operation mode is normal

H1_RM_rate_MPE[12]_lut_out = V33_q[12];
H1_RM_rate_MPE[12] = DFFE(H1_RM_rate_MPE[12]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L784 is slaveregister:inst_slaveregister|i3644~1117 at LC2_12_Y4
--operation mode is normal

K1L784 = H1_RM_rate_MPE[12] & !K1_i1217 & !K1L112;


--H1_RM_sn_data[12] is rate_meters:inst_rate_meters|RM_sn_data[12] at LC3_10_N3
--operation mode is normal

H1_RM_sn_data[12]_lut_out = V53_q[0];
H1_RM_sn_data[12] = DFFE(H1_RM_sn_data[12]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L884 is slaveregister:inst_slaveregister|i3644~1118 at LC5_10_N3
--operation mode is normal

K1L884 = !K1_i1217 & H1_RM_sn_data[12] & BF1L53Q & !K1L312;


--K1L984 is slaveregister:inst_slaveregister|i3644~1119 at LC5_2_S3
--operation mode is normal

K1L984 = K1L684 # K1L674 & (K1L784 # K1L884);


--K1L094 is slaveregister:inst_slaveregister|i3644~1120 at LC1_2_S3
--operation mode is normal

K1L094 = K1L294 # !K1_i908 & K1L902 & V63_sload_path[44];


--K1L194 is slaveregister:inst_slaveregister|i3644~1121 at LC7_2_S3
--operation mode is normal

K1L194 = K1L484 # K1L984 # BF1L53Q & K1L094;


--K1_DAQ_ctrl_local.trigger_enable[13] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[13] at LC8_6_Z2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[13]_lut_out = MF1_MASTERHWDATA[13];
K1_DAQ_ctrl_local.trigger_enable[13] = DFFE(K1_DAQ_ctrl_local.trigger_enable[13]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L926 is slaveregister:inst_slaveregister|i3835~407 at LC9_6_Z2
--operation mode is normal

K1L926 = LE1_start_address[13] & (K1L396 # K1L561 & K1_DAQ_ctrl_local.trigger_enable[13]) # !LE1_start_address[13] & K1L561 & K1_DAQ_ctrl_local.trigger_enable[13];


--GF1_q[13] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13] at EC1_1_Z3
GF1_q[13]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[13]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[13] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[13]_write_address, GF1_q[13]_read_address);


--K1L036 is slaveregister:inst_slaveregister|i3835~408 at LC3_16_Z3
--operation mode is normal

K1L036 = K1L926 # !BF1L34Q & GF1_q[13] & K1L481;


--K1L164 is slaveregister:inst_slaveregister|i3643~916 at LC2_13_H3
--operation mode is normal

K1L164 = BF1L53Q & V11_sload_path[13] # !BF1L53Q & V31_pre_out[13];


--K1L264 is slaveregister:inst_slaveregister|i3643~917 at LC6_13_H3
--operation mode is normal

K1L264 = !K1L522 & !K1_i1654 & !BF1L83Q & K1L164;


--K1L364 is slaveregister:inst_slaveregister|i3643~918 at LC4_13_H3
--operation mode is normal

K1L364 = K1_i2130 & K1_i1945 & (K1L574 # K1L264);


--RB1_inst16[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[13] at LC5_12_J3
--operation mode is normal

RB1_inst16[13]_lut_out = V32_q[13];
RB1_inst16[13] = DFFE(RB1_inst16[13]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1_COMM_ctrl_local.tx_head[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[13] at LC2_12_J3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[13]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[13] # !K1L337 & K1_COMM_ctrl_local.tx_head[13]);
K1_COMM_ctrl_local.tx_head[13] = DFFE(K1_COMM_ctrl_local.tx_head[13]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L464 is slaveregister:inst_slaveregister|i3643~919 at LC6_12_J3
--operation mode is normal

K1L464 = K1_COMM_ctrl_local.tx_head[13] & (RB1_inst16[13] # !BF1L53Q) # !K1_COMM_ctrl_local.tx_head[13] & BF1L53Q & RB1_inst16[13];


--K1_COMM_ctrl_local.rx_tail[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[13] at LC2_11_J3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[13]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[13] # !K1L437 & K1_COMM_ctrl_local.rx_tail[13]);
K1_COMM_ctrl_local.rx_tail[13] = DFFE(K1_COMM_ctrl_local.rx_tail[13]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L564 is slaveregister:inst_slaveregister|i3643~920 at LC8_12_J3
--operation mode is normal

K1L564 = BF1L53Q & V41_q[13] # !BF1L53Q & K1_COMM_ctrl_local.rx_tail[13];


--K1L664 is slaveregister:inst_slaveregister|i3643~921 at LC4_12_J3
--operation mode is normal

K1L664 = K1_i1945 & !K1_i2130 & K1L564 # !K1_i1945 & K1L464;


--K1L764 is slaveregister:inst_slaveregister|i3643~922 at LC5_7_Y3
--operation mode is normal

K1L764 = K1L583 & K1L674 & (K1L364 # K1L664);


--K1L225 is slaveregister:inst_slaveregister|i3651~817 at LC9_4_V3
--operation mode is normal

K1L225 = BF1L53Q & (K1_i908 # BF1L63Q # K1L202);


--H1_RM_rate_SPE[13] is rate_meters:inst_rate_meters|RM_rate_SPE[13] at LC3_16_T3
--operation mode is normal

H1_RM_rate_SPE[13]_lut_out = V43_q[13];
H1_RM_rate_SPE[13] = DFFE(H1_RM_rate_SPE[13]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L864 is slaveregister:inst_slaveregister|i3643~923 at LC6_16_T3
--operation mode is normal

K1L864 = !K1_i1217 & H1_RM_rate_SPE[13] & !BF1L83Q & K1L981;


--H1_RM_sn_data[13] is rate_meters:inst_rate_meters|RM_sn_data[13] at LC3_7_V3
--operation mode is normal

H1_RM_sn_data[13]_lut_out = V53_q[1];
H1_RM_sn_data[13] = DFFE(H1_RM_sn_data[13]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L964 is slaveregister:inst_slaveregister|i3643~924 at LC5_3_Y3
--operation mode is normal

K1L964 = BF1L83Q & !K1_i1217 & K1L981 & H1_RM_sn_data[13];


--K1L074 is slaveregister:inst_slaveregister|i3643~925 at LC3_2_Y3
--operation mode is normal

K1L074 = K1L225 & K1_i761 & (K1L964 # K1L864);


--K1_CS_ctrl_local.CS_time[13] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[13] at LC5_2_T3
--operation mode is normal

K1_CS_ctrl_local.CS_time[13]_lut_out = MF1_MASTERHWDATA[13];
K1_CS_ctrl_local.CS_time[13] = DFFE(K1_CS_ctrl_local.CS_time[13]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1_CS_ctrl_local.CS_mode[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[1] at LC3_6_T3
--operation mode is normal

K1_CS_ctrl_local.CS_mode[1]_lut_out = MF1_MASTERHWDATA[13];
K1_CS_ctrl_local.CS_mode[1] = DFFE(K1_CS_ctrl_local.CS_mode[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1L174 is slaveregister:inst_slaveregister|i3643~926 at LC10_2_T3
--operation mode is normal

K1L174 = K1_CS_ctrl_local.CS_time[13] & (K1_CS_ctrl_local.CS_mode[1] # BF1L53Q) # !K1_CS_ctrl_local.CS_time[13] & K1_CS_ctrl_local.CS_mode[1] & !BF1L53Q;


--K1L274 is slaveregister:inst_slaveregister|i3643~927 at LC7_2_Y3
--operation mode is normal

K1L274 = V63_sload_path[45] & (BF1L53Q # V63_sload_path[13]) # !V63_sload_path[45] & !BF1L53Q & V63_sload_path[13];


--K1L374 is slaveregister:inst_slaveregister|i3643~928 at LC2_2_Y3
--operation mode is normal

K1L374 = K1L174 & (K1L644 # !K1_i761 & K1L274) # !K1L174 & !K1_i761 & K1L274;


--H1_RM_rate_MPE[13] is rate_meters:inst_rate_meters|RM_rate_MPE[13] at LC6_2_Y3
--operation mode is normal

H1_RM_rate_MPE[13]_lut_out = V33_q[13];
H1_RM_rate_MPE[13] = DFFE(H1_RM_rate_MPE[13]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L154 is slaveregister:inst_slaveregister|i3642~760 at LC2_6_Y3
--operation mode is normal

K1L154 = K1L065 & K1L383 & (K1_i908 # !K1L902);


--K1L474 is slaveregister:inst_slaveregister|i3643~929 at LC10_2_Y3
--operation mode is normal

K1L474 = K1L074 # K1L374 # H1_RM_rate_MPE[13] & K1L154;


--K1_DAQ_ctrl_local.trigger_enable[14] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[14] at LC2_13_O3
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[14]_lut_out = MF1_MASTERHWDATA[14];
K1_DAQ_ctrl_local.trigger_enable[14] = DFFE(K1_DAQ_ctrl_local.trigger_enable[14]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L726 is slaveregister:inst_slaveregister|i3834~293 at LC9_13_O3
--operation mode is normal

K1L726 = K1L561 & (K1_DAQ_ctrl_local.trigger_enable[14] # LE1_start_address[14] & K1L396) # !K1L561 & LE1_start_address[14] & K1L396;


--GF1_q[14] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14] at EC4_1_Z3
GF1_q[14]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[14]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[14] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[14]_write_address, GF1_q[14]_read_address);


--K1L826 is slaveregister:inst_slaveregister|i3834~294 at LC4_13_O3
--operation mode is normal

K1L826 = K1L726 # K1L481 & GF1_q[14] & !BF1L34Q;


--RB1_inst16[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[14] at LC10_12_J3
--operation mode is normal

RB1_inst16[14]_lut_out = V32_q[14];
RB1_inst16[14] = DFFE(RB1_inst16[14]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1_COMM_ctrl_local.tx_head[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[14] at LC7_13_J3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[14]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[14] # !K1L337 & K1_COMM_ctrl_local.tx_head[14]);
K1_COMM_ctrl_local.tx_head[14] = DFFE(K1_COMM_ctrl_local.tx_head[14]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L042 is slaveregister:inst_slaveregister|i3258~975 at LC3_13_J3
--operation mode is normal

K1L042 = BF1L53Q & RB1_inst16[14] # !BF1L53Q & K1_COMM_ctrl_local.tx_head[14];


--K1L142 is slaveregister:inst_slaveregister|i3258~976 at LC10_13_J3
--operation mode is normal

K1L142 = K1L642 # K1L042 & !K1_i1945;


--K1L254 is slaveregister:inst_slaveregister|i3642~761 at LC3_3_Y3
--operation mode is normal

K1L254 = K1L674 & K1L583 & (K1L142 # K1L542);


--K1L354 is slaveregister:inst_slaveregister|i3642~762 at LC5_4_Y3
--operation mode is normal

K1L354 = V63_sload_path[46] & (BF1L53Q # V63_sload_path[14]) # !V63_sload_path[46] & !BF1L53Q & V63_sload_path[14];


--K1L454 is slaveregister:inst_slaveregister|i3642~763 at LC7_3_Y3
--operation mode is normal

K1L454 = !BF1L83Q & !K1_i908 & K1L981 & K1L354;


--K1_CS_ctrl_local.CS_mode[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[2] at LC1_6_T3
--operation mode is normal

K1_CS_ctrl_local.CS_mode[2]_lut_out = MF1_MASTERHWDATA[14];
K1_CS_ctrl_local.CS_mode[2] = DFFE(K1_CS_ctrl_local.CS_mode[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1L554 is slaveregister:inst_slaveregister|i3642~764 at LC10_3_Y3
--operation mode is normal

K1L554 = K1L454 # !BF1L53Q & K1_CS_ctrl_local.CS_mode[2] & K1L644;


--H1_RM_rate_MPE[14] is rate_meters:inst_rate_meters|RM_rate_MPE[14] at LC9_3_Y3
--operation mode is normal

H1_RM_rate_MPE[14]_lut_out = V33_q[14];
H1_RM_rate_MPE[14] = DFFE(H1_RM_rate_MPE[14]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L654 is slaveregister:inst_slaveregister|i3642~765 at LC6_3_Y3
--operation mode is normal

K1L654 = K1L064 # K1L554 # K1L154 & H1_RM_rate_MPE[14];


--H1_RM_rate_SPE[15] is rate_meters:inst_rate_meters|RM_rate_SPE[15] at LC4_5_T4
--operation mode is normal

H1_RM_rate_SPE[15]_lut_out = V43_q[15];
H1_RM_rate_SPE[15] = DFFE(H1_RM_rate_SPE[15]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L116 is slaveregister:inst_slaveregister|i3833~1175 at LC3_16_N3
--operation mode is normal

K1L116 = K1L993 & H1_RM_rate_SPE[15] & K1L766 & K1L105;


--K1L216 is slaveregister:inst_slaveregister|i3833~1176 at LC10_15_H3
--operation mode is normal

K1L216 = V11_sload_path[15] & !K1L522 & !K1_i1654 & !BF1L83Q;


--K1_COMM_ctrl_local.id[47] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[47] at LC7_15_H3
--operation mode is normal

K1_COMM_ctrl_local.id[47]_lut_out = MF1_MASTERHWDATA[15];
K1_COMM_ctrl_local.id[47] = DFFE(K1_COMM_ctrl_local.id[47]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1L316 is slaveregister:inst_slaveregister|i3833~1177 at LC1_15_H3
--operation mode is normal

K1L316 = K1L862 & (K1L216 # K1_COMM_ctrl_local.id[47] & K1L962);


--RB1_inst16[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[15] at LC8_11_J4
--operation mode is normal

RB1_inst16[15]_lut_out = V32_q[15];
RB1_inst16[15] = DFFE(RB1_inst16[15]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1L416 is slaveregister:inst_slaveregister|i3833~1178 at LC5_16_A3
--operation mode is normal

K1L416 = K1_i1945 & V41_q[15] & !K1_i2130 # !K1_i1945 & RB1_inst16[15];


--K1L516 is slaveregister:inst_slaveregister|i3833~1179 at LC9_15_A3
--operation mode is normal

K1L516 = !K1L785 & BF1L53Q & (K1L316 # K1L416);


--K1L616 is slaveregister:inst_slaveregister|i3833~1180 at LC3_2_H3
--operation mode is normal

K1L616 = !K1_i1654 & !BF1L83Q & V31_pre_out[15] & !K1L522;


--K1_COMM_ctrl_local.id[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[15] at LC8_1_H3
--operation mode is normal

K1_COMM_ctrl_local.id[15]_lut_out = MF1_MASTERHWDATA[15];
K1_COMM_ctrl_local.id[15] = DFFE(K1_COMM_ctrl_local.id[15]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L716 is slaveregister:inst_slaveregister|i3833~1181 at LC7_2_H3
--operation mode is normal

K1L716 = K1L862 & (K1L616 # K1L962 & K1_COMM_ctrl_local.id[15]);


--K1_COMM_ctrl_local.tx_head[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[15] at LC9_15_H3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[15]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[15] # !K1L337 & K1_COMM_ctrl_local.tx_head[15]);
K1_COMM_ctrl_local.tx_head[15] = DFFE(K1_COMM_ctrl_local.tx_head[15]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1_COMM_ctrl_local.rx_tail[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[15] at LC8_15_H3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[15]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[15] # !K1L437 & K1_COMM_ctrl_local.rx_tail[15]);
K1_COMM_ctrl_local.rx_tail[15] = DFFE(K1_COMM_ctrl_local.rx_tail[15]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L816 is slaveregister:inst_slaveregister|i3833~1182 at LC6_15_H3
--operation mode is normal

K1L816 = K1_i1945 & K1_COMM_ctrl_local.rx_tail[15] & !K1_i2130 # !K1_i1945 & K1_COMM_ctrl_local.tx_head[15];


--K1L916 is slaveregister:inst_slaveregister|i3833~1183 at LC1_1_H3
--operation mode is normal

K1L916 = !BF1L53Q & K1L805 & (K1L816 # K1L716);


--K1L026 is slaveregister:inst_slaveregister|i3833~1184 at LC6_16_N3
--operation mode is normal

K1L026 = K1L116 # K1L746 & (K1L516 # K1L916);


--H1_RM_sn_data[15] is rate_meters:inst_rate_meters|RM_sn_data[15] at LC2_8_V3
--operation mode is normal

H1_RM_sn_data[15]_lut_out = V53_q[3];
H1_RM_sn_data[15] = DFFE(H1_RM_sn_data[15]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--H1_RM_rate_MPE[15] is rate_meters:inst_rate_meters|RM_rate_MPE[15] at LC6_6_Y4
--operation mode is normal

H1_RM_rate_MPE[15]_lut_out = V33_q[15];
H1_RM_rate_MPE[15] = DFFE(H1_RM_rate_MPE[15]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L126 is slaveregister:inst_slaveregister|i3833~1185 at LC3_1_V3
--operation mode is normal

K1L126 = H1_RM_sn_data[15] & (K1L223 # H1_RM_rate_MPE[15] & !K1_i1425) # !H1_RM_sn_data[15] & H1_RM_rate_MPE[15] & !K1_i1425;


--K1L226 is slaveregister:inst_slaveregister|i3833~1186 at LC7_16_N3
--operation mode is normal

K1L226 = K1L766 & K1L016 & K1_i761 & K1L126;


--GF1_q[15] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15] at EC14_1_Z3
GF1_q[15]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[15]_read_address = RD_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q);
GF1_q[15] = MEMORY_SEGMENT(, , , , , , , , , GF1_q[15]_write_address, GF1_q[15]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[15] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[15] at LC3_1_O3
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[15]_lut_out = MF1_MASTERHWDATA[15];
K1_DAQ_ctrl_local.trigger_enable[15] = DFFE(K1_DAQ_ctrl_local.trigger_enable[15]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L461);


--K1L326 is slaveregister:inst_slaveregister|i3833~1187 at LC7_1_O3
--operation mode is normal

K1L326 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[15] & !K1_i150 # !K1_i38 & GF1_q[15];


--K1L426 is slaveregister:inst_slaveregister|i3833~1188 at LC9_16_N3
--operation mode is normal

K1L426 = BF1L53Q & V63_sload_path[47] # !BF1L53Q & V63_sload_path[15];


--K1L526 is slaveregister:inst_slaveregister|i3833~1189 at LC5_16_N3
--operation mode is normal

K1L526 = K1L326 # K1L766 & !K1_i761 & K1L426;


--K1_DAQ_ctrl_local.LC_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LC_mode[0] at LC9_15_K2
--operation mode is normal

K1_DAQ_ctrl_local.LC_mode[0]_lut_out = MF1_MASTERHWDATA[16];
K1_DAQ_ctrl_local.LC_mode[0] = DFFE(K1_DAQ_ctrl_local.LC_mode[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L651);


--K1L806 is slaveregister:inst_slaveregister|i3832~100 at LC9_4_O2
--operation mode is normal

K1L806 = K1_i150 & K1L517 & (BF1L34Q # !K1L481);


--K1L827 is slaveregister:inst_slaveregister|i3848~124 at LC1_15_O3
--operation mode is normal

K1L827 = K1_i150 & !K1_i334 & (BF1L34Q # !K1L481);


--K1L906 is slaveregister:inst_slaveregister|i3832~101 at LC5_3_O2
--operation mode is normal

K1L906 = K1_DAQ_ctrl_local.LC_mode[0] & (K1L827 # LE1_start_address[16] & K1L806) # !K1_DAQ_ctrl_local.LC_mode[0] & LE1_start_address[16] & K1L806;


--H1_RM_rate_MPE[16] is rate_meters:inst_rate_meters|RM_rate_MPE[16] at LC4_12_Y3
--operation mode is normal

H1_RM_rate_MPE[16]_lut_out = V33_q[16];
H1_RM_rate_MPE[16] = DFFE(H1_RM_rate_MPE[16]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L463 is slaveregister:inst_slaveregister|i3480~360 at LC9_8_T3
--operation mode is normal

K1L463 = !K1L902 & !K1L112 & !K1_i1217 & H1_RM_rate_MPE[16];


--H1_RM_rate_SPE[16] is rate_meters:inst_rate_meters|RM_rate_SPE[16] at LC6_3_T4
--operation mode is normal

H1_RM_rate_SPE[16]_lut_out = V43_q[16];
H1_RM_rate_SPE[16] = DFFE(H1_RM_rate_SPE[16]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[0] at LC9_2_T4
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[0]_lut_out = MF1_MASTERHWDATA[16];
K1_RM_ctrl_local.rm_rate_dead[0] = DFFE(K1_RM_ctrl_local.rm_rate_dead[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L687);


--K1L563 is slaveregister:inst_slaveregister|i3480~361 at LC5_2_T4
--operation mode is normal

K1L563 = K1_RM_ctrl_local.rm_rate_dead[0] & (H1_RM_rate_SPE[16] # !BF1L53Q) # !K1_RM_ctrl_local.rm_rate_dead[0] & BF1L53Q & H1_RM_rate_SPE[16];


--K1L663 is slaveregister:inst_slaveregister|i3480~362 at LC4_8_T3
--operation mode is normal

K1L663 = K1L981 & !BF1L83Q & !K1_i1217 & K1L563;


--H1_RM_sn_data[16] is rate_meters:inst_rate_meters|RM_sn_data[16] at LC1_8_T3
--operation mode is normal

H1_RM_sn_data[16]_lut_out = H1_RM_sn_data_int[16];
H1_RM_sn_data[16] = DFFE(H1_RM_sn_data[16]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1_RM_ctrl_local.rm_sn_dead[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[0] at LC7_15_T4
--operation mode is normal

K1_RM_ctrl_local.rm_sn_dead[0]_lut_out = MF1_MASTERHWDATA[16];
K1_RM_ctrl_local.rm_sn_dead[0] = DFFE(K1_RM_ctrl_local.rm_sn_dead[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L497);


--K1L763 is slaveregister:inst_slaveregister|i3480~363 at LC7_8_T3
--operation mode is normal

K1L763 = BF1L53Q & H1_RM_sn_data[16] # !BF1L53Q & K1_RM_ctrl_local.rm_sn_dead[0];


--K1L863 is slaveregister:inst_slaveregister|i3480~364 at LC6_8_T3
--operation mode is normal

K1L863 = K1L663 # K1L463 # K1L973 & K1L763;


--K1_i2499 is slaveregister:inst_slaveregister|i2499 at LC6_11_R3
--operation mode is normal

K1_i2499 = K1_i1654 # BF1L63Q # !BF1L73Q # !BF1L83Q;


--K1_COMM_ctrl_local.id[16] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[16] at LC8_4_T3
--operation mode is normal

K1_COMM_ctrl_local.id[16]_lut_out = MF1_MASTERHWDATA[16];
K1_COMM_ctrl_local.id[16] = DFFE(K1_COMM_ctrl_local.id[16]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L963 is slaveregister:inst_slaveregister|i3480~365 at LC3_4_T3
--operation mode is normal

K1L963 = K1_i2499 & K1L032 # !K1_i2499 & K1_COMM_ctrl_local.id[16] & !BF1L53Q;


--K1L744 is slaveregister:inst_slaveregister|i3640~425 at LC7_4_T3
--operation mode is normal

K1L744 = K1L235 & (K1L863 # K1L073 & K1L963);


--K1L214 is slaveregister:inst_slaveregister|i3630~410 at LC5_8_O3
--operation mode is normal

K1L214 = K1L981 & !K1_i908 & !BF1L83Q & !BF1L53Q;

--K1L024 is slaveregister:inst_slaveregister|i3630~419 at LC5_8_O3
--operation mode is normal

K1L024 = K1L981 & !K1_i908 & !BF1L83Q & !BF1L53Q;


--K1_CS_ctrl_local.CS_time[16] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[16] at LC6_3_T3
--operation mode is normal

K1_CS_ctrl_local.CS_time[16]_lut_out = MF1_MASTERHWDATA[16];
K1_CS_ctrl_local.CS_time[16] = DFFE(K1_CS_ctrl_local.CS_time[16]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1_CS_ctrl_local.CS_offset[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[0] at LC6_15_T3
--operation mode is normal

K1_CS_ctrl_local.CS_offset[0]_lut_out = MF1_MASTERHWDATA[16];
K1_CS_ctrl_local.CS_offset[0] = DFFE(K1_CS_ctrl_local.CS_offset[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1L844 is slaveregister:inst_slaveregister|i3640~426 at LC7_3_T3
--operation mode is normal

K1L844 = K1_CS_ctrl_local.CS_offset[0] & (K1_CS_ctrl_local.CS_time[16] # !BF1L53Q) # !K1_CS_ctrl_local.CS_offset[0] & BF1L53Q & K1_CS_ctrl_local.CS_time[16];


--K1L944 is slaveregister:inst_slaveregister|i3640~427 at LC10_3_T3
--operation mode is normal

K1L944 = K1L844 & (K1L644 # K1L214 & V63_sload_path[16]) # !K1L844 & K1L214 & V63_sload_path[16];


--K1_DAQ_ctrl_local.LC_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LC_mode[1] at LC3_2_R2
--operation mode is normal

K1_DAQ_ctrl_local.LC_mode[1]_lut_out = MF1_MASTERHWDATA[17];
K1_DAQ_ctrl_local.LC_mode[1] = DFFE(K1_DAQ_ctrl_local.LC_mode[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L651);


--K1L606 is slaveregister:inst_slaveregister|i3831~54 at LC4_3_O2
--operation mode is normal

K1L606 = K1_DAQ_ctrl_local.LC_mode[1] & (K1L827 # LE1_start_address[17] & K1L806) # !K1_DAQ_ctrl_local.LC_mode[1] & LE1_start_address[17] & K1L806;


--H1_RM_rate_MPE[17] is rate_meters:inst_rate_meters|RM_rate_MPE[17] at LC5_6_Y4
--operation mode is normal

H1_RM_rate_MPE[17]_lut_out = V33_q[17];
H1_RM_rate_MPE[17] = DFFE(H1_RM_rate_MPE[17]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L853 is slaveregister:inst_slaveregister|i3479~348 at LC10_8_T3
--operation mode is normal

K1L853 = !K1L902 & !K1L112 & !K1_i1217 & H1_RM_rate_MPE[17];


--H1_RM_rate_SPE[17] is rate_meters:inst_rate_meters|RM_rate_SPE[17] at LC10_2_T4
--operation mode is normal

H1_RM_rate_SPE[17]_lut_out = V43_q[17];
H1_RM_rate_SPE[17] = DFFE(H1_RM_rate_SPE[17]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[1] at LC7_7_R4
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[1]_lut_out = MF1_MASTERHWDATA[17];
K1_RM_ctrl_local.rm_rate_dead[1] = DFFE(K1_RM_ctrl_local.rm_rate_dead[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L687);


--K1L953 is slaveregister:inst_slaveregister|i3479~349 at LC5_3_T4
--operation mode is normal

K1L953 = BF1L53Q & H1_RM_rate_SPE[17] # !BF1L53Q & K1_RM_ctrl_local.rm_rate_dead[1];


--K1L063 is slaveregister:inst_slaveregister|i3479~350 at LC5_8_T3
--operation mode is normal

K1L063 = K1L981 & !BF1L83Q & !K1_i1217 & K1L953;


--H1_RM_sn_data[17] is rate_meters:inst_rate_meters|RM_sn_data[17] at LC6_6_V3
--operation mode is normal

H1_RM_sn_data[17]_lut_out = H1_RM_sn_data_int[17];
H1_RM_sn_data[17] = DFFE(H1_RM_sn_data[17]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1_RM_ctrl_local.rm_sn_dead[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[1] at LC9_4_N4
--operation mode is normal

K1_RM_ctrl_local.rm_sn_dead[1]_lut_out = MF1_MASTERHWDATA[17];
K1_RM_ctrl_local.rm_sn_dead[1] = DFFE(K1_RM_ctrl_local.rm_sn_dead[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L497);


--K1L163 is slaveregister:inst_slaveregister|i3479~351 at LC2_9_T3
--operation mode is normal

K1L163 = H1_RM_sn_data[17] & (K1_RM_ctrl_local.rm_sn_dead[1] # BF1L53Q) # !H1_RM_sn_data[17] & K1_RM_ctrl_local.rm_sn_dead[1] & !BF1L53Q;


--K1L263 is slaveregister:inst_slaveregister|i3479~352 at LC8_8_T3
--operation mode is normal

K1L263 = K1L063 # K1L853 # K1L163 & K1L973;


--K1_COMM_ctrl_local.id[17] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[17] at LC3_4_R3
--operation mode is normal

K1_COMM_ctrl_local.id[17]_lut_out = MF1_MASTERHWDATA[17];
K1_COMM_ctrl_local.id[17] = DFFE(K1_COMM_ctrl_local.id[17]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L363 is slaveregister:inst_slaveregister|i3479~353 at LC9_4_T3
--operation mode is normal

K1L363 = K1_i2499 & K1L032 # !K1_i2499 & K1_COMM_ctrl_local.id[17] & !BF1L53Q;


--K1L344 is slaveregister:inst_slaveregister|i3639~417 at LC5_4_T3
--operation mode is normal

K1L344 = K1L235 & (K1L263 # K1L073 & K1L363);


--K1_CS_ctrl_local.CS_time[17] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[17] at LC3_4_N3
--operation mode is normal

K1_CS_ctrl_local.CS_time[17]_lut_out = MF1_MASTERHWDATA[17];
K1_CS_ctrl_local.CS_time[17] = DFFE(K1_CS_ctrl_local.CS_time[17]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1_CS_ctrl_local.CS_offset[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[1] at LC6_4_N3
--operation mode is normal

K1_CS_ctrl_local.CS_offset[1]_lut_out = MF1_MASTERHWDATA[17];
K1_CS_ctrl_local.CS_offset[1] = DFFE(K1_CS_ctrl_local.CS_offset[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1L444 is slaveregister:inst_slaveregister|i3639~418 at LC4_4_N3
--operation mode is normal

K1L444 = K1_CS_ctrl_local.CS_time[17] & (K1_CS_ctrl_local.CS_offset[1] # BF1L53Q) # !K1_CS_ctrl_local.CS_time[17] & K1_CS_ctrl_local.CS_offset[1] & !BF1L53Q;


--K1L544 is slaveregister:inst_slaveregister|i3639~419 at LC5_4_N3
--operation mode is normal

K1L544 = K1L444 & (K1L644 # K1L214 & V63_sload_path[17]) # !K1L444 & K1L214 & V63_sload_path[17];


--K1L406 is slaveregister:inst_slaveregister|i3830~438 at LC7_5_T3
--operation mode is normal

K1L406 = BF1L53Q & K1L306 & K1L091 & LE1_start_address[18];


--K1L506 is slaveregister:inst_slaveregister|i3830~439 at LC3_2_O3
--operation mode is normal

K1L506 = K1_i600 & !K1L091 & K1L306;


--H1_RM_rate_MPE[18] is rate_meters:inst_rate_meters|RM_rate_MPE[18] at LC9_12_Y4
--operation mode is normal

H1_RM_rate_MPE[18]_lut_out = V33_q[18];
H1_RM_rate_MPE[18] = DFFE(H1_RM_rate_MPE[18]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L353 is slaveregister:inst_slaveregister|i3478~407 at LC8_12_Y4
--operation mode is normal

K1L353 = H1_RM_rate_MPE[18] & !K1L902 & !K1_i1217 & !K1L112;


--H1_RM_rate_SPE[18] is rate_meters:inst_rate_meters|RM_rate_SPE[18] at LC4_15_T4
--operation mode is normal

H1_RM_rate_SPE[18]_lut_out = V43_q[18];
H1_RM_rate_SPE[18] = DFFE(H1_RM_rate_SPE[18]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[2] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[2] at LC9_14_T4
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[2]_lut_out = MF1_MASTERHWDATA[18];
K1_RM_ctrl_local.rm_rate_dead[2] = DFFE(K1_RM_ctrl_local.rm_rate_dead[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L687);


--K1L453 is slaveregister:inst_slaveregister|i3478~408 at LC3_14_T4
--operation mode is normal

K1L453 = BF1L53Q & H1_RM_rate_SPE[18] # !BF1L53Q & K1_RM_ctrl_local.rm_rate_dead[2];


--K1L553 is slaveregister:inst_slaveregister|i3478~409 at LC9_15_T4
--operation mode is normal

K1L553 = K1L753 # K1L353 # !K1_i1238 & K1L453;


--K1_COMM_ctrl_local.id[18] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[18] at LC8_12_T3
--operation mode is normal

K1_COMM_ctrl_local.id[18]_lut_out = MF1_MASTERHWDATA[18];
K1_COMM_ctrl_local.id[18] = DFFE(K1_COMM_ctrl_local.id[18]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L653 is slaveregister:inst_slaveregister|i3478~410 at LC6_4_T3
--operation mode is normal

K1L653 = K1_i2499 & K1L032 # !K1_i2499 & K1_COMM_ctrl_local.id[18] & !BF1L53Q;


--K1L044 is slaveregister:inst_slaveregister|i3638~420 at LC2_4_T3
--operation mode is normal

K1L044 = K1L235 & (K1L553 # K1L073 & K1L653);


--K1_CS_ctrl_local.CS_time[18] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[18] at LC6_13_T3
--operation mode is normal

K1_CS_ctrl_local.CS_time[18]_lut_out = MF1_MASTERHWDATA[18];
K1_CS_ctrl_local.CS_time[18] = DFFE(K1_CS_ctrl_local.CS_time[18]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1_CS_ctrl_local.CS_offset[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[2] at LC9_12_T3
--operation mode is normal

K1_CS_ctrl_local.CS_offset[2]_lut_out = MF1_MASTERHWDATA[18];
K1_CS_ctrl_local.CS_offset[2] = DFFE(K1_CS_ctrl_local.CS_offset[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1L144 is slaveregister:inst_slaveregister|i3638~421 at LC7_12_T3
--operation mode is normal

K1L144 = K1_CS_ctrl_local.CS_time[18] & (BF1L53Q # K1_CS_ctrl_local.CS_offset[2]) # !K1_CS_ctrl_local.CS_time[18] & !BF1L53Q & K1_CS_ctrl_local.CS_offset[2];


--K1L244 is slaveregister:inst_slaveregister|i3638~422 at LC10_4_T3
--operation mode is normal

K1L244 = K1L144 & (K1L644 # K1L214 & V63_sload_path[18]) # !K1L144 & K1L214 & V63_sload_path[18];


--K1_i431 is slaveregister:inst_slaveregister|i431 at LC2_8_O3
--operation mode is normal

K1_i431 = BF1L53Q # K1_i306 # !BF1L83Q # !K1L981;


--K1L206 is slaveregister:inst_slaveregister|i3830~0 at LC10_8_O3
--operation mode is normal

K1L206 = K1L706 & K1_i431 & (K1_i306 # !K1L791);


--K1L885 is slaveregister:inst_slaveregister|i3829~684 at LC3_8_O3
--operation mode is normal

K1L885 = K1L006 # K1L206 & K1L517 & LE1_start_address[19];


--K1_i410 is slaveregister:inst_slaveregister|i410 at LC7_16_O3
--operation mode is normal

K1_i410 = BF1L14Q # !BF1L83Q # !K1L712;


--K1L075 is slaveregister:inst_slaveregister|i3822~325 at LC7_11_O3
--operation mode is normal

K1L075 = K1_i410 # BF1L53Q & !K1L981 # !BF1L53Q & !K1L722;

--K1L275 is slaveregister:inst_slaveregister|i3822~329 at LC7_11_O3
--operation mode is normal

K1L275 = K1_i410 # BF1L53Q & !K1L981 # !BF1L53Q & !K1L722;


--K1L985 is slaveregister:inst_slaveregister|i3829~685 at LC8_8_O3
--operation mode is normal

K1L985 = K1L075 & K1L206 & (K1_i908 # !K1L902);


--K1_CS_ctrl_local.CS_time[19] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[19] at LC2_4_N3
--operation mode is normal

K1_CS_ctrl_local.CS_time[19]_lut_out = MF1_MASTERHWDATA[19];
K1_CS_ctrl_local.CS_time[19] = DFFE(K1_CS_ctrl_local.CS_time[19]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1_CS_ctrl_local.CS_offset[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[3] at LC8_4_N3
--operation mode is normal

K1_CS_ctrl_local.CS_offset[3]_lut_out = MF1_MASTERHWDATA[19];
K1_CS_ctrl_local.CS_offset[3] = DFFE(K1_CS_ctrl_local.CS_offset[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1L095 is slaveregister:inst_slaveregister|i3829~686 at LC7_4_N3
--operation mode is normal

K1L095 = K1_CS_ctrl_local.CS_offset[3] & (K1_CS_ctrl_local.CS_time[19] # !BF1L53Q) # !K1_CS_ctrl_local.CS_offset[3] & BF1L53Q & K1_CS_ctrl_local.CS_time[19];


--K1L195 is slaveregister:inst_slaveregister|i3829~687 at LC7_14_V3
--operation mode is normal

K1L195 = !BF1L63Q & !K1L202 & !K1_i908 & K1L095;


--H1_RM_rate_SPE[19] is rate_meters:inst_rate_meters|RM_rate_SPE[19] at LC6_16_T4
--operation mode is normal

H1_RM_rate_SPE[19]_lut_out = V43_q[19];
H1_RM_rate_SPE[19] = DFFE(H1_RM_rate_SPE[19]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L295 is slaveregister:inst_slaveregister|i3829~688 at LC4_4_V3
--operation mode is normal

K1L295 = K1L981 & !BF1L83Q & H1_RM_rate_SPE[19] & !K1_i1217;


--H1_RM_sn_data[19] is rate_meters:inst_rate_meters|RM_sn_data[19] at LC6_5_V3
--operation mode is normal

H1_RM_sn_data[19]_lut_out = H1_RM_sn_data_int[19];
H1_RM_sn_data[19] = DFFE(H1_RM_sn_data[19]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L395 is slaveregister:inst_slaveregister|i3829~689 at LC2_4_V3
--operation mode is normal

K1L395 = K1L981 & H1_RM_sn_data[19] & BF1L83Q & !K1_i1217;


--K1L495 is slaveregister:inst_slaveregister|i3829~690 at LC3_4_V3
--operation mode is normal

K1L495 = K1L195 # K1L225 & (K1L395 # K1L295);


--K1_RM_ctrl_local.rm_rate_dead[3] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[3] at LC3_6_V4
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[3]_lut_out = MF1_MASTERHWDATA[19];
K1_RM_ctrl_local.rm_rate_dead[3] = DFFE(K1_RM_ctrl_local.rm_rate_dead[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L687);


--K1L595 is slaveregister:inst_slaveregister|i3829~691 at LC6_4_V3
--operation mode is normal

K1L595 = K1L495 # K1L543 & K1_RM_ctrl_local.rm_rate_dead[3] & K1_i922;


--K1L585 is slaveregister:inst_slaveregister|i3828~442 at LC3_5_T3
--operation mode is normal

K1L585 = K1L091 & LE1_start_address[20] & BF1L53Q & K1L706;


--K1_DAQ_ctrl_local.LBM_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_mode[0] at LC2_3_H2
--operation mode is normal

K1_DAQ_ctrl_local.LBM_mode[0]_lut_out = MF1_MASTERHWDATA[20];
K1_DAQ_ctrl_local.LBM_mode[0] = DFFE(K1_DAQ_ctrl_local.LBM_mode[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L651);


--K1L685 is slaveregister:inst_slaveregister|i3828~443 at LC8_5_T3
--operation mode is normal

K1L685 = K1L585 # !K1_i334 & K1L706 & K1_DAQ_ctrl_local.LBM_mode[0];


--K1L334 is slaveregister:inst_slaveregister|i3636~394 at LC2_6_T3
--operation mode is normal

K1L334 = K1L902 & !BF1L53Q & !K1_i908 & V63_sload_path[20];


--K1_CS_ctrl_local.CS_time[20] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[20] at LC10_13_T3
--operation mode is normal

K1_CS_ctrl_local.CS_time[20]_lut_out = MF1_MASTERHWDATA[20];
K1_CS_ctrl_local.CS_time[20] = DFFE(K1_CS_ctrl_local.CS_time[20]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L434 is slaveregister:inst_slaveregister|i3636~395 at LC6_5_T3
--operation mode is normal

K1L434 = K1L334 # K1_CS_ctrl_local.CS_time[20] & K1L644 & BF1L53Q;


--K1L683 is slaveregister:inst_slaveregister|i3496~594 at LC5_10_Y3
--operation mode is normal

K1L683 = K1_i1217 # K1L112 & (BF1L83Q # !K1L981);


--H1_RM_sn_data[20] is rate_meters:inst_rate_meters|RM_sn_data[20] at LC3_9_T3
--operation mode is normal

H1_RM_sn_data[20]_lut_out = H1_RM_sn_data_int[20];
H1_RM_sn_data[20] = DFFE(H1_RM_sn_data[20]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L534 is slaveregister:inst_slaveregister|i3636~396 at LC7_9_T3
--operation mode is normal

K1L534 = !K1_i1217 & H1_RM_sn_data[20] & BF1L53Q & !K1L312;


--K1_COMM_ctrl_local.id[20] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[20] at LC4_12_T3
--operation mode is normal

K1_COMM_ctrl_local.id[20]_lut_out = MF1_MASTERHWDATA[20];
K1_COMM_ctrl_local.id[20] = DFFE(K1_COMM_ctrl_local.id[20]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L634 is slaveregister:inst_slaveregister|i3636~397 at LC6_9_T3
--operation mode is normal

K1L634 = K1L683 & (K1L534 # K1_COMM_ctrl_local.id[20] & K1L443);


--H1_RM_rate_SPE[20] is rate_meters:inst_rate_meters|RM_rate_SPE[20] at LC3_15_T4
--operation mode is normal

H1_RM_rate_SPE[20]_lut_out = V43_q[20];
H1_RM_rate_SPE[20] = DFFE(H1_RM_rate_SPE[20]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[4] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[4] at LC7_16_T4
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[4]_lut_out = MF1_MASTERHWDATA[20];
K1_RM_ctrl_local.rm_rate_dead[4] = DFFE(K1_RM_ctrl_local.rm_rate_dead[4]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L687);


--K1L734 is slaveregister:inst_slaveregister|i3636~398 at LC5_15_T4
--operation mode is normal

K1L734 = K1_RM_ctrl_local.rm_rate_dead[4] & (H1_RM_rate_SPE[20] # !BF1L53Q) # !K1_RM_ctrl_local.rm_rate_dead[4] & BF1L53Q & H1_RM_rate_SPE[20];


--H1_RM_rate_MPE[20] is rate_meters:inst_rate_meters|RM_rate_MPE[20] at LC3_2_Y4
--operation mode is normal

H1_RM_rate_MPE[20]_lut_out = V33_q[20];
H1_RM_rate_MPE[20] = DFFE(H1_RM_rate_MPE[20]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L834 is slaveregister:inst_slaveregister|i3636~399 at LC5_15_T3
--operation mode is normal

K1L834 = K1_i1238 & !K1_i1425 & H1_RM_rate_MPE[20] # !K1_i1238 & K1L734;


--K1L934 is slaveregister:inst_slaveregister|i3636~400 at LC9_5_T3
--operation mode is normal

K1L934 = K1L434 # K1L625 & (K1L634 # K1L834);


--K1L385 is slaveregister:inst_slaveregister|i3827~440 at LC3_9_R3
--operation mode is normal

K1L385 = K1L091 & BF1L53Q & LE1_start_address[21] & K1L706;


--K1_DAQ_ctrl_local.LBM_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_mode[1] at LC5_2_R2
--operation mode is normal

K1_DAQ_ctrl_local.LBM_mode[1]_lut_out = MF1_MASTERHWDATA[21];
K1_DAQ_ctrl_local.LBM_mode[1] = DFFE(K1_DAQ_ctrl_local.LBM_mode[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L651);


--K1L485 is slaveregister:inst_slaveregister|i3827~441 at LC9_9_R3
--operation mode is normal

K1L485 = K1L385 # K1_DAQ_ctrl_local.LBM_mode[1] & !K1_i334 & K1L706;


--K1L624 is slaveregister:inst_slaveregister|i3635~394 at LC7_9_R3
--operation mode is normal

K1L624 = !K1_i908 & !BF1L53Q & K1L902 & V63_sload_path[21];


--K1_CS_ctrl_local.CS_time[21] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[21] at LC5_8_R3
--operation mode is normal

K1_CS_ctrl_local.CS_time[21]_lut_out = MF1_MASTERHWDATA[21];
K1_CS_ctrl_local.CS_time[21] = DFFE(K1_CS_ctrl_local.CS_time[21]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L724 is slaveregister:inst_slaveregister|i3635~395 at LC10_9_R3
--operation mode is normal

K1L724 = K1L624 # K1L644 & BF1L53Q & K1_CS_ctrl_local.CS_time[21];


--H1_RM_sn_data[21] is rate_meters:inst_rate_meters|RM_sn_data[21] at LC3_8_T3
--operation mode is normal

H1_RM_sn_data[21]_lut_out = H1_RM_sn_data_int[21];
H1_RM_sn_data[21] = DFFE(H1_RM_sn_data[21]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L824 is slaveregister:inst_slaveregister|i3635~396 at LC9_9_T3
--operation mode is normal

K1L824 = BF1L53Q & !K1_i1217 & H1_RM_sn_data[21] & !K1L312;


--K1_COMM_ctrl_local.id[21] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[21] at LC5_6_R3
--operation mode is normal

K1_COMM_ctrl_local.id[21]_lut_out = MF1_MASTERHWDATA[21];
K1_COMM_ctrl_local.id[21] = DFFE(K1_COMM_ctrl_local.id[21]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L924 is slaveregister:inst_slaveregister|i3635~397 at LC8_9_R3
--operation mode is normal

K1L924 = K1L683 & (K1L824 # K1_COMM_ctrl_local.id[21] & K1L443);


--H1_RM_rate_SPE[21] is rate_meters:inst_rate_meters|RM_rate_SPE[21] at LC9_14_Y4
--operation mode is normal

H1_RM_rate_SPE[21]_lut_out = V43_q[21];
H1_RM_rate_SPE[21] = DFFE(H1_RM_rate_SPE[21]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[5] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[5] at LC3_7_R4
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[5]_lut_out = MF1_MASTERHWDATA[21];
K1_RM_ctrl_local.rm_rate_dead[5] = DFFE(K1_RM_ctrl_local.rm_rate_dead[5]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L687);


--K1L034 is slaveregister:inst_slaveregister|i3635~398 at LC8_14_Y4
--operation mode is normal

K1L034 = BF1L53Q & H1_RM_rate_SPE[21] # !BF1L53Q & K1_RM_ctrl_local.rm_rate_dead[5];


--H1_RM_rate_MPE[21] is rate_meters:inst_rate_meters|RM_rate_MPE[21] at LC10_14_Y4
--operation mode is normal

H1_RM_rate_MPE[21]_lut_out = V33_q[21];
H1_RM_rate_MPE[21] = DFFE(H1_RM_rate_MPE[21]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L134 is slaveregister:inst_slaveregister|i3635~399 at LC4_14_Y4
--operation mode is normal

K1L134 = K1_i1238 & H1_RM_rate_MPE[21] & !K1_i1425 # !K1_i1238 & K1L034;


--K1L234 is slaveregister:inst_slaveregister|i3635~400 at LC6_9_R3
--operation mode is normal

K1L234 = K1L724 # K1L625 & (K1L924 # K1L134);


--K1L085 is slaveregister:inst_slaveregister|i3826~445 at LC9_12_O3
--operation mode is normal

K1L085 = K1L902 & !K1_i908 & !BF1L53Q & V63_sload_path[22];


--K1_CS_ctrl_local.CS_time[22] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[22] at LC3_3_R3
--operation mode is normal

K1_CS_ctrl_local.CS_time[22]_lut_out = MF1_MASTERHWDATA[22];
K1_CS_ctrl_local.CS_time[22] = DFFE(K1_CS_ctrl_local.CS_time[22]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L185 is slaveregister:inst_slaveregister|i3826~446 at LC6_12_O3
--operation mode is normal

K1L185 = K1L085 # BF1L53Q & K1_CS_ctrl_local.CS_time[22] & K1L644;


--H1_RM_rate_MPE[22] is rate_meters:inst_rate_meters|RM_rate_MPE[22] at LC9_10_Y4
--operation mode is normal

H1_RM_rate_MPE[22]_lut_out = V33_q[22];
H1_RM_rate_MPE[22] = DFFE(H1_RM_rate_MPE[22]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L643 is slaveregister:inst_slaveregister|i3474~284 at LC2_12_O3
--operation mode is normal

K1L643 = !K1L902 & H1_RM_rate_MPE[22] & !K1_i1217 & !K1L112;


--H1_RM_rate_SPE[22] is rate_meters:inst_rate_meters|RM_rate_SPE[22] at LC6_11_T4
--operation mode is normal

H1_RM_rate_SPE[22]_lut_out = V43_q[22];
H1_RM_rate_SPE[22] = DFFE(H1_RM_rate_SPE[22]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L743 is slaveregister:inst_slaveregister|i3474~285 at LC4_12_O3
--operation mode is normal

K1L743 = K1L981 & H1_RM_rate_SPE[22] & !K1_i1217 & !BF1L83Q;


--H1_RM_sn_data[22] is rate_meters:inst_rate_meters|RM_sn_data[22] at LC5_7_T3
--operation mode is normal

H1_RM_sn_data[22]_lut_out = H1_RM_sn_data_int[22];
H1_RM_sn_data[22] = DFFE(H1_RM_sn_data[22]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L843 is slaveregister:inst_slaveregister|i3474~286 at LC3_12_O3
--operation mode is normal

K1L843 = K1L981 & H1_RM_sn_data[22] & !K1_i1217 & BF1L83Q;


--K1L943 is slaveregister:inst_slaveregister|i3474~287 at LC8_12_O3
--operation mode is normal

K1L943 = K1L643 # BF1L53Q & (K1L843 # K1L743);


--K1_RM_ctrl_local.rm_rate_dead[6] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[6] at LC9_7_R4
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[6]_lut_out = MF1_MASTERHWDATA[22];
K1_RM_ctrl_local.rm_rate_dead[6] = DFFE(K1_RM_ctrl_local.rm_rate_dead[6]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L687);


--K1L053 is slaveregister:inst_slaveregister|i3474~288 at LC5_12_O3
--operation mode is normal

K1L053 = K1L902 & K1_RM_ctrl_local.rm_rate_dead[6] & !K1_i1217 & !BF1L53Q;


--K1_COMM_ctrl_local.id[22] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[22] at LC5_4_R3
--operation mode is normal

K1_COMM_ctrl_local.id[22]_lut_out = MF1_MASTERHWDATA[22];
K1_COMM_ctrl_local.id[22] = DFFE(K1_COMM_ctrl_local.id[22]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L153 is slaveregister:inst_slaveregister|i3474~289 at LC5_3_R3
--operation mode is normal

K1L153 = K1_i2499 & K1L032 # !K1_i2499 & !BF1L53Q & K1_COMM_ctrl_local.id[22];


--K1L253 is slaveregister:inst_slaveregister|i3474~290 at LC7_12_O3
--operation mode is normal

K1L253 = K1L053 # K1L943 # K1L153 & K1L073;


--K1L285 is slaveregister:inst_slaveregister|i3826~447 at LC3_11_O3
--operation mode is normal

K1L285 = K1L506 & (K1L185 # K1L253 & K1L625);


--K1L675 is slaveregister:inst_slaveregister|i3825~403 at LC9_2_O3
--operation mode is normal

K1L675 = K1L091 & BF1L53Q & LE1_start_address[23] & K1L306;


--H1_RM_sn_data[23] is rate_meters:inst_rate_meters|RM_sn_data[23] at LC9_8_V3
--operation mode is normal

H1_RM_sn_data[23]_lut_out = H1_RM_sn_data_int[23];
H1_RM_sn_data[23] = DFFE(H1_RM_sn_data[23]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L043 is slaveregister:inst_slaveregister|i3473~322 at LC9_3_V3
--operation mode is normal

K1L043 = BF1L53Q & !K1L312 & !K1_i1217 & H1_RM_sn_data[23];


--K1_COMM_ctrl_local.id[23] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[23] at LC5_16_T3
--operation mode is normal

K1_COMM_ctrl_local.id[23]_lut_out = MF1_MASTERHWDATA[23];
K1_COMM_ctrl_local.id[23] = DFFE(K1_COMM_ctrl_local.id[23]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L143 is slaveregister:inst_slaveregister|i3473~323 at LC1_3_O3
--operation mode is normal

K1L143 = K1L683 & (K1L043 # K1_COMM_ctrl_local.id[23] & K1L443);


--H1_RM_rate_SPE[23] is rate_meters:inst_rate_meters|RM_rate_SPE[23] at LC3_12_T4
--operation mode is normal

H1_RM_rate_SPE[23]_lut_out = V43_q[23];
H1_RM_rate_SPE[23] = DFFE(H1_RM_rate_SPE[23]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[7] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[7] at LC9_12_T4
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[7]_lut_out = MF1_MASTERHWDATA[23];
K1_RM_ctrl_local.rm_rate_dead[7] = DFFE(K1_RM_ctrl_local.rm_rate_dead[7]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L687);


--K1L243 is slaveregister:inst_slaveregister|i3473~324 at LC6_12_T4
--operation mode is normal

K1L243 = BF1L53Q & H1_RM_rate_SPE[23] # !BF1L53Q & K1_RM_ctrl_local.rm_rate_dead[7];


--H1_RM_rate_MPE[23] is rate_meters:inst_rate_meters|RM_rate_MPE[23] at LC3_14_Y4
--operation mode is normal

H1_RM_rate_MPE[23]_lut_out = V33_q[23];
H1_RM_rate_MPE[23] = DFFE(H1_RM_rate_MPE[23]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L343 is slaveregister:inst_slaveregister|i3473~325 at LC7_14_Y4
--operation mode is normal

K1L343 = K1_i1238 & H1_RM_rate_MPE[23] & !K1_i1425 # !K1_i1238 & K1L243;


--K1L775 is slaveregister:inst_slaveregister|i3825~404 at LC7_3_O3
--operation mode is normal

K1L775 = K1L625 & (K1L343 # K1L143);


--K1L875 is slaveregister:inst_slaveregister|i3825~405 at LC10_2_O3
--operation mode is normal

K1L875 = !K1_i908 & !BF1L53Q & K1L902 & V63_sload_path[23];


--K1_CS_ctrl_local.CS_time[23] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[23] at LC8_2_T3
--operation mode is normal

K1_CS_ctrl_local.CS_time[23]_lut_out = MF1_MASTERHWDATA[23];
K1_CS_ctrl_local.CS_time[23] = DFFE(K1_CS_ctrl_local.CS_time[23]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L975 is slaveregister:inst_slaveregister|i3825~406 at LC6_2_O3
--operation mode is normal

K1L975 = K1L875 # K1_CS_ctrl_local.CS_time[23] & BF1L53Q & K1L644;


--K1_DAQ_ctrl_local.COMPR_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.COMPR_mode[0] at LC1_3_H2
--operation mode is normal

K1_DAQ_ctrl_local.COMPR_mode[0]_lut_out = MF1_MASTERHWDATA[24];
K1_DAQ_ctrl_local.COMPR_mode[0] = DFFE(K1_DAQ_ctrl_local.COMPR_mode[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L651);


--LE1_start_address[24] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[24] at LC5_14_R2
--operation mode is normal

LE1_start_address[24]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L02 # LE1L334 & !LE1L744);
LE1_start_address[24] = DFFE(LE1_start_address[24]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L575 is slaveregister:inst_slaveregister|i3824~572 at LC3_3_O2
--operation mode is normal

K1L575 = K1_DAQ_ctrl_local.COMPR_mode[0] & (K1L827 # LE1_start_address[24] & K1L806) # !K1_DAQ_ctrl_local.COMPR_mode[0] & LE1_start_address[24] & K1L806;


--K1_CS_ctrl_local.CS_time[24] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[24] at LC2_3_T3
--operation mode is normal

K1_CS_ctrl_local.CS_time[24]_lut_out = MF1_MASTERHWDATA[24];
K1_CS_ctrl_local.CS_time[24] = DFFE(K1_CS_ctrl_local.CS_time[24]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1_CS_ctrl_local.CS_rate[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[0] at LC1_11_T3
--operation mode is normal

K1_CS_ctrl_local.CS_rate[0]_lut_out = MF1_MASTERHWDATA[24];
K1_CS_ctrl_local.CS_rate[0] = DFFE(K1_CS_ctrl_local.CS_rate[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1L324 is slaveregister:inst_slaveregister|i3632~370 at LC5_3_T3
--operation mode is normal

K1L324 = K1_CS_ctrl_local.CS_time[24] & (BF1L53Q # K1_CS_ctrl_local.CS_rate[0]) # !K1_CS_ctrl_local.CS_time[24] & !BF1L53Q & K1_CS_ctrl_local.CS_rate[0];


--K1L424 is slaveregister:inst_slaveregister|i3632~371 at LC3_5_Y3
--operation mode is normal

K1L424 = K1L324 & (K1L644 # K1L214 & V63_sload_path[24]) # !K1L324 & K1L214 & V63_sload_path[24];


--H1_RM_sn_data[24] is rate_meters:inst_rate_meters|RM_sn_data[24] at LC6_7_V3
--operation mode is normal

H1_RM_sn_data[24]_lut_out = H1_RM_sn_data_int[24];
H1_RM_sn_data[24] = DFFE(H1_RM_sn_data[24]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L633 is slaveregister:inst_slaveregister|i3472~309 at LC5_3_V3
--operation mode is normal

K1L633 = BF1L53Q & !K1L312 & !K1_i1217 & H1_RM_sn_data[24];


--K1_COMM_ctrl_local.id[24] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[24] at LC3_10_R3
--operation mode is normal

K1_COMM_ctrl_local.id[24]_lut_out = MF1_MASTERHWDATA[24];
K1_COMM_ctrl_local.id[24] = DFFE(K1_COMM_ctrl_local.id[24]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L733 is slaveregister:inst_slaveregister|i3472~310 at LC8_10_R3
--operation mode is normal

K1L733 = K1L683 & (K1L633 # K1_COMM_ctrl_local.id[24] & K1L443);


--H1_RM_rate_SPE[24] is rate_meters:inst_rate_meters|RM_rate_SPE[24] at LC8_12_T4
--operation mode is normal

H1_RM_rate_SPE[24]_lut_out = V43_q[24];
H1_RM_rate_SPE[24] = DFFE(H1_RM_rate_SPE[24]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[8] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[8] at LC10_12_T4
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[8]_lut_out = MF1_MASTERHWDATA[24];
K1_RM_ctrl_local.rm_rate_dead[8] = DFFE(K1_RM_ctrl_local.rm_rate_dead[8]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L687);


--K1L833 is slaveregister:inst_slaveregister|i3472~311 at LC7_12_T4
--operation mode is normal

K1L833 = K1_RM_ctrl_local.rm_rate_dead[8] & (H1_RM_rate_SPE[24] # !BF1L53Q) # !K1_RM_ctrl_local.rm_rate_dead[8] & H1_RM_rate_SPE[24] & BF1L53Q;


--H1_RM_rate_MPE[24] is rate_meters:inst_rate_meters|RM_rate_MPE[24] at LC3_10_Y4
--operation mode is normal

H1_RM_rate_MPE[24]_lut_out = V33_q[24];
H1_RM_rate_MPE[24] = DFFE(H1_RM_rate_MPE[24]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L933 is slaveregister:inst_slaveregister|i3472~312 at LC5_5_Y3
--operation mode is normal

K1L933 = K1_i1238 & !K1_i1425 & H1_RM_rate_MPE[24] # !K1_i1238 & K1L833;


--K1L524 is slaveregister:inst_slaveregister|i3632~372 at LC7_5_Y3
--operation mode is normal

K1L524 = K1L424 # K1L235 & (K1L933 # K1L733);


--LE1_start_address[25] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[25] at LC10_1_O3
--operation mode is normal

LE1_start_address[25]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L91 # LE1L534 & !LE1L744);
LE1_start_address[25] = DFFE(LE1_start_address[25]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L375 is slaveregister:inst_slaveregister|i3823~557 at LC4_1_O3
--operation mode is normal

K1L375 = K1L517 & LE1_start_address[25] & K1_i38 & K1_i150;


--K1_DAQ_ctrl_local.COMPR_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.COMPR_mode[1] at LC5_6_O1
--operation mode is normal

K1_DAQ_ctrl_local.COMPR_mode[1]_lut_out = MF1_MASTERHWDATA[25];
K1_DAQ_ctrl_local.COMPR_mode[1] = DFFE(K1_DAQ_ctrl_local.COMPR_mode[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L651);


--LE1_start_address[26] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[26] at LC9_15_O3
--operation mode is normal

LE1_start_address[26]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L81 # LE1L734 & !LE1L744);
LE1_start_address[26] = DFFE(LE1_start_address[26]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L175 is slaveregister:inst_slaveregister|i3822~326 at LC3_15_O3
--operation mode is normal

K1L175 = K1L981 & LE1_start_address[26] & BF1L53Q & !K1_i410;


--K1_CS_ctrl_local.CS_time[26] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[26] at LC7_12_Z3
--operation mode is normal

K1_CS_ctrl_local.CS_time[26]_lut_out = MF1_MASTERHWDATA[26];
K1_CS_ctrl_local.CS_time[26] = DFFE(K1_CS_ctrl_local.CS_time[26]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1_CS_ctrl_local.CS_rate[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[2] at LC3_3_Z3
--operation mode is normal

K1_CS_ctrl_local.CS_rate[2]_lut_out = MF1_MASTERHWDATA[26];
K1_CS_ctrl_local.CS_rate[2] = DFFE(K1_CS_ctrl_local.CS_rate[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1L314 is slaveregister:inst_slaveregister|i3630~411 at LC9_9_O3
--operation mode is normal

K1L314 = K1_CS_ctrl_local.CS_time[26] & (K1_CS_ctrl_local.CS_rate[2] # BF1L53Q) # !K1_CS_ctrl_local.CS_time[26] & K1_CS_ctrl_local.CS_rate[2] & !BF1L53Q;


--K1L414 is slaveregister:inst_slaveregister|i3630~412 at LC1_9_O3
--operation mode is normal

K1L414 = K1L644 & (K1L314 # K1L214 & V63_sload_path[26]) # !K1L644 & K1L214 & V63_sload_path[26];


--H1_RM_sn_data[26] is rate_meters:inst_rate_meters|RM_sn_data[26] at LC2_9_O3
--operation mode is normal

H1_RM_sn_data[26]_lut_out = H1_RM_sn_data_int[26];
H1_RM_sn_data[26] = DFFE(H1_RM_sn_data[26]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L514 is slaveregister:inst_slaveregister|i3630~413 at LC6_9_O3
--operation mode is normal

K1L514 = H1_RM_sn_data[26] & BF1L53Q & !K1_i1217 & !K1L312;


--K1_COMM_ctrl_local.id[26] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[26] at LC8_15_Z3
--operation mode is normal

K1_COMM_ctrl_local.id[26]_lut_out = MF1_MASTERHWDATA[26];
K1_COMM_ctrl_local.id[26] = DFFE(K1_COMM_ctrl_local.id[26]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L614 is slaveregister:inst_slaveregister|i3630~414 at LC5_10_O3
--operation mode is normal

K1L614 = K1L683 & (K1L514 # K1L443 & K1_COMM_ctrl_local.id[26]);


--H1_RM_rate_SPE[26] is rate_meters:inst_rate_meters|RM_rate_SPE[26] at LC5_13_T4
--operation mode is normal

H1_RM_rate_SPE[26]_lut_out = V43_q[26];
H1_RM_rate_SPE[26] = DFFE(H1_RM_rate_SPE[26]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L714 is slaveregister:inst_slaveregister|i3630~415 at LC8_9_O3
--operation mode is normal

K1L714 = K1L902 & BF1L53Q & !K1_i1217 & H1_RM_rate_SPE[26];


--H1_RM_rate_MPE[26] is rate_meters:inst_rate_meters|RM_rate_MPE[26] at LC8_8_Y4
--operation mode is normal

H1_RM_rate_MPE[26]_lut_out = V33_q[26];
H1_RM_rate_MPE[26] = DFFE(H1_RM_rate_MPE[26]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L814 is slaveregister:inst_slaveregister|i3630~416 at LC7_9_O3
--operation mode is normal

K1L814 = K1L714 # !K1_i1425 & H1_RM_rate_MPE[26] & K1_i1238;


--K1L914 is slaveregister:inst_slaveregister|i3630~417 at LC10_9_O3
--operation mode is normal

K1L914 = K1L414 # K1L625 & (K1L814 # K1L614);


--LE1_start_address[27] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[27] at LC10_15_O2
--operation mode is normal

LE1_start_address[27]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (LE1L71 # !LE1L744 & LE1L934);
LE1_start_address[27] = DFFE(LE1_start_address[27]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L265 is slaveregister:inst_slaveregister|i3820~514 at LC4_10_O3
--operation mode is normal

K1L265 = K1L706 & K1_i334 & K1_i431 & K1_i600;


--K1L365 is slaveregister:inst_slaveregister|i3820~515 at LC7_8_Y3
--operation mode is normal

K1L365 = !K1L517 & K1L265 & K1L214 & V63_sload_path[28];


--K1L465 is slaveregister:inst_slaveregister|i3820~516 at LC6_8_Y3
--operation mode is normal

K1L465 = !K1L517 & K1L265 & (K1_i908 # !K1L902);


--H1_RM_rate_MPE[28] is rate_meters:inst_rate_meters|RM_rate_MPE[28] at LC4_2_Y3
--operation mode is normal

H1_RM_rate_MPE[28]_lut_out = V33_q[28];
H1_RM_rate_MPE[28] = DFFE(H1_RM_rate_MPE[28]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L393 is slaveregister:inst_slaveregister|i3500~241 at LC8_8_Y3
--operation mode is normal

K1L393 = H1_RM_rate_MPE[28] & !K1L902 & !K1L112 & !K1_i1217;


--H1_RM_rate_SPE[28] is rate_meters:inst_rate_meters|RM_rate_SPE[28] at LC6_14_T4
--operation mode is normal

H1_RM_rate_SPE[28]_lut_out = V43_q[28];
H1_RM_rate_SPE[28] = DFFE(H1_RM_rate_SPE[28]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L493 is slaveregister:inst_slaveregister|i3500~242 at LC8_7_Y3
--operation mode is normal

K1L493 = !K1_i1217 & !BF1L83Q & K1L981 & H1_RM_rate_SPE[28];


--H1_RM_sn_data[28] is rate_meters:inst_rate_meters|RM_sn_data[28] at LC2_7_Y3
--operation mode is normal

H1_RM_sn_data[28]_lut_out = H1_RM_sn_data_int[28];
H1_RM_sn_data[28] = DFFE(H1_RM_sn_data[28]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L593 is slaveregister:inst_slaveregister|i3500~243 at LC4_7_Y3
--operation mode is normal

K1L593 = !K1_i1217 & BF1L83Q & K1L981 & H1_RM_sn_data[28];


--K1L693 is slaveregister:inst_slaveregister|i3500~244 at LC7_7_Y3
--operation mode is normal

K1L693 = K1L393 # BF1L53Q & (K1L493 # K1L593);


--K1_COMM_ctrl_local.id[28] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[28] at LC3_11_R3
--operation mode is normal

K1_COMM_ctrl_local.id[28]_lut_out = MF1_MASTERHWDATA[28];
K1_COMM_ctrl_local.id[28] = DFFE(K1_COMM_ctrl_local.id[28]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L793 is slaveregister:inst_slaveregister|i3500~245 at LC4_11_R3
--operation mode is normal

K1L793 = K1_i2499 & K1L032 # !K1_i2499 & !BF1L53Q & K1_COMM_ctrl_local.id[28];


--K1L565 is slaveregister:inst_slaveregister|i3820~517 at LC3_8_Y3
--operation mode is normal

K1L565 = K1L065 & (K1L693 # K1L793 & K1L073);


--K1_CS_ctrl_local.CS_time[28] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[28] at LC6_8_R3
--operation mode is normal

K1_CS_ctrl_local.CS_time[28]_lut_out = MF1_MASTERHWDATA[28];
K1_CS_ctrl_local.CS_time[28] = DFFE(K1_CS_ctrl_local.CS_time[28]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1_CS_ctrl_local.CS_rate[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[4] at LC5_2_R3
--operation mode is normal

K1_CS_ctrl_local.CS_rate[4]_lut_out = MF1_MASTERHWDATA[28];
K1_CS_ctrl_local.CS_rate[4] = DFFE(K1_CS_ctrl_local.CS_rate[4]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1L665 is slaveregister:inst_slaveregister|i3820~518 at LC2_8_Y3
--operation mode is normal

K1L665 = K1_CS_ctrl_local.CS_time[28] & (BF1L53Q # K1_CS_ctrl_local.CS_rate[4]) # !K1_CS_ctrl_local.CS_time[28] & !BF1L53Q & K1_CS_ctrl_local.CS_rate[4];


--K1L765 is slaveregister:inst_slaveregister|i3820~519 at LC10_8_Y3
--operation mode is normal

K1L765 = !BF1L63Q & !K1L202 & !K1_i908 & K1L665;


--K1L355 is slaveregister:inst_slaveregister|i3819~498 at LC3_9_Y3
--operation mode is normal

K1L355 = !BF1L53Q & !K1_i908 & K1L902 & V63_sload_path[29];


--K1_CS_ctrl_local.CS_time[29] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[29] at LC9_10_Z3
--operation mode is normal

K1_CS_ctrl_local.CS_time[29]_lut_out = MF1_MASTERHWDATA[29];
K1_CS_ctrl_local.CS_time[29] = DFFE(K1_CS_ctrl_local.CS_time[29]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L455 is slaveregister:inst_slaveregister|i3819~499 at LC7_9_Y3
--operation mode is normal

K1L455 = K1L355 # BF1L53Q & K1L644 & K1_CS_ctrl_local.CS_time[29];


--H1_RM_rate_SPE[29] is rate_meters:inst_rate_meters|RM_rate_SPE[29] at LC5_9_Y3
--operation mode is normal

H1_RM_rate_SPE[29]_lut_out = V43_q[29];
H1_RM_rate_SPE[29] = DFFE(H1_RM_rate_SPE[29]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L555 is slaveregister:inst_slaveregister|i3819~500 at LC2_9_Y3
--operation mode is normal

K1L555 = !K1_i1217 & BF1L53Q & K1L902 & H1_RM_rate_SPE[29];


--H1_RM_rate_MPE[29] is rate_meters:inst_rate_meters|RM_rate_MPE[29] at LC8_2_Y4
--operation mode is normal

H1_RM_rate_MPE[29]_lut_out = V33_q[29];
H1_RM_rate_MPE[29] = DFFE(H1_RM_rate_MPE[29]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L655 is slaveregister:inst_slaveregister|i3819~501 at LC9_9_Y3
--operation mode is normal

K1L655 = !K1_i1217 & H1_RM_rate_MPE[29] & !K1L112;


--H1_RM_sn_data[29] is rate_meters:inst_rate_meters|RM_sn_data[29] at LC8_9_V3
--operation mode is normal

H1_RM_sn_data[29]_lut_out = H1_RM_sn_data_int[29];
H1_RM_sn_data[29] = DFFE(H1_RM_sn_data[29]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L755 is slaveregister:inst_slaveregister|i3819~502 at LC6_9_Y3
--operation mode is normal

K1L755 = H1_RM_sn_data[29] & !K1L312 & !K1_i1217 & BF1L53Q;


--K1_COMM_ctrl_local.id[29] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[29] at LC3_10_Z3
--operation mode is normal

K1_COMM_ctrl_local.id[29]_lut_out = MF1_MASTERHWDATA[29];
K1_COMM_ctrl_local.id[29] = DFFE(K1_COMM_ctrl_local.id[29]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L855 is slaveregister:inst_slaveregister|i3819~503 at LC8_9_Y3
--operation mode is normal

K1L855 = K1_i1425 & (K1L755 # K1L443 & K1_COMM_ctrl_local.id[29]);


--K1L955 is slaveregister:inst_slaveregister|i3819~504 at LC1_9_Y3
--operation mode is normal

K1L955 = K1L555 # K1_i1238 & (K1L855 # K1L655);


--K1L445 is slaveregister:inst_slaveregister|i3817~500 at LC3_6_Y3
--operation mode is normal

K1L445 = !K1_i908 & K1L902 & !BF1L53Q & V63_sload_path[31];


--K1_CS_ctrl_local.CS_time[31] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[31] at LC7_8_R3
--operation mode is normal

K1_CS_ctrl_local.CS_time[31]_lut_out = MF1_MASTERHWDATA[31];
K1_CS_ctrl_local.CS_time[31] = DFFE(K1_CS_ctrl_local.CS_time[31]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L545 is slaveregister:inst_slaveregister|i3817~501 at LC9_6_Y3
--operation mode is normal

K1L545 = K1L445 # BF1L53Q & K1_CS_ctrl_local.CS_time[31] & K1L644;


--BF1L43Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|masterhresp[0]~reg0 at LC4_16_P3
--operation mode is normal

BF1L43Q_lut_out = BF1L25Q # BF1L52 & (BF1L62 # !BF1L1);
BF1L43Q = DFFE(BF1L43Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--M1L3Q is sld_hub:sld_hub_inst|HUB_TDO~reg0 at LC8_2_P1
--operation mode is normal

M1L3Q = AMPP_FUNCTION(HF6L1Q, M1_jtag_debug_mode_usr1, M1L93, M1L83, !GLOBAL(A1L6), !JF1_state[8], M1_i299);


--XB1L2Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[0]~reg at LC4_5_A4
--operation mode is normal

XB1L2Q_lut_out = CB5_dffs[0];
XB1L2Q = DFFE(XB1L2Q_lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , XB1L5);


--XB1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~reg at LC8_6_A4
--operation mode is normal

XB1L01Q_lut_out = VCC;
XB1L01Q = DFFE(XB1L01Q_lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , XB1L9);


--XB1L4Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[2]~reg at LC7_5_A4
--operation mode is normal

XB1L4Q_lut_out = CB5_dffs[2];
XB1L4Q = DFFE(XB1L4Q_lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , XB1L5);


--XB1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~reg at LC9_5_A4
--operation mode is normal

XB1L6Q_lut_out = CB5_dffs[3];
XB1L6Q = DFFE(XB1L6Q_lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , XB1L5);


--XB1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~15 at LC6_6_A4
--operation mode is normal

XB1L91 = XB1L01Q & AC1_CTRL_OK & XB1L4Q & XB1L6Q;

--XB1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~18 at LC6_6_A4
--operation mode is normal

XB1L12 = XB1L01Q & AC1_CTRL_OK & XB1L4Q & XB1L6Q;


--XB1L3Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[1]~reg at LC2_5_A4
--operation mode is normal

XB1L3Q_lut_out = CB5_dffs[1];
XB1L3Q = DFFE(XB1L3Q_lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , XB1L5);


--PB1_REC_PULSE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|REC_PULSE at LC6_5_E3
--operation mode is normal

PB1_REC_PULSE_lut_out = !SB1L81Q & (PB1L13 # SB1L31Q & PB1_REC_WT);
PB1_REC_PULSE = DFFE(PB1_REC_PULSE_lut_out, GLOBAL(AF1_outclock0), , , );


--PB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~147 at LC3_15_E3
--operation mode is normal

PB1L11 = PB1_REC_PULSE & HC1L92Q;


--WD1L16Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|msg_sent~reg at LC8_12_M3
--operation mode is normal

WD1L16Q_lut_out = !BE1L7Q & WD1_EOF_WAIT;
WD1L16Q = DFFE(WD1L16Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--PB1_SND_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_IDLE at LC9_2_E3
--operation mode is normal

PB1_SND_IDLE_lut_out = !SB1L81Q & (PB1_CLR_BUF # PB1L44);
PB1_SND_IDLE = DFFE(PB1_SND_IDLE_lut_out, GLOBAL(AF1_outclock0), , , );


--PB1_SND_MRNB is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_MRNB at LC7_3_E3
--operation mode is normal

PB1_SND_MRNB_lut_out = PB1L4 # PB1L74 & (VB1L321 # VB1L421);
PB1_SND_MRNB = DFFE(PB1_SND_MRNB_lut_out, GLOBAL(AF1_outclock0), , , );


--PB1_SND_MRWB is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_MRWB at LC10_3_E3
--operation mode is normal

PB1_SND_MRWB_lut_out = PB1L6 # !VB1L321 & !VB1L421 & PB1L74;
PB1_SND_MRWB = DFFE(PB1_SND_MRWB_lut_out, GLOBAL(AF1_outclock0), , , );


--PB1_SND_DRAND is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_DRAND at LC2_10_E3
--operation mode is normal

PB1_SND_DRAND_lut_out = PB1L1 # !MC6L1 & PB1L8 & !K1_COMM_ctrl_local.reboot_req;
PB1_SND_DRAND = DFFE(PB1_SND_DRAND_lut_out, GLOBAL(AF1_outclock0), , , );


--PB1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|send_ctrl~26 at LC9_16_E3
--operation mode is normal

PB1L53 = !PB1_SND_IDLE & !PB1_SND_MRNB & !PB1_SND_DRAND & !PB1_SND_MRWB;


--PB1_SND_ID is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_ID at LC2_15_E3
--operation mode is normal

PB1_SND_ID_lut_out = PB1L3 # !SB1L81Q & !WD1L16Q & PB1_SND_ID;
PB1_SND_ID = DFFE(PB1_SND_ID_lut_out, GLOBAL(AF1_outclock0), , , );


--PB1_SND_TC_DAT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_TC_DAT at LC5_15_E3
--operation mode is normal

PB1_SND_TC_DAT_lut_out = PB1L7 # XB1L81Q & !SB1L81Q & PB1_DRREQ_WT;
PB1_SND_TC_DAT = DFFE(PB1_SND_TC_DAT_lut_out, GLOBAL(AF1_outclock0), , , );


--PB1_SND_DAT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_DAT at LC7_10_E3
--operation mode is normal

PB1_SND_DAT_lut_out = PB1L5 & PB1L8 & MC6L1 # !PB1L5 & (PB1_SND_DAT # PB1L8 & MC6L1);
PB1_SND_DAT = DFFE(PB1_SND_DAT_lut_out, GLOBAL(AF1_outclock0), , , );


--WD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1868 at LC2_13_M3
--operation mode is normal

WD1L2 = !PB1_SND_ID & !PB1_SND_TC_DAT & !PB1_SND_DAT;


--PB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~148 at LC4_15_E3
--operation mode is normal

PB1L21 = PB1L11 # WD1L16Q & (!PB1L53 # !WD1L2);


--HC1L11Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|eof_stb~reg at LC2_1_A4
--operation mode is normal

HC1L11Q_lut_out = HC1L5 & !CB5_dffs[6] & HC1L1 & HC1L2;
HC1L11Q = DFFE(HC1L11Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--AC1_EOF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|EOF_WAIT at LC5_2_A4
--operation mode is normal

AC1_EOF_WAIT_lut_out = !HC1L92Q & (AC1L1 # AC1_EOF_WAIT & !HC1L11Q);
AC1_EOF_WAIT = DFFE(AC1_EOF_WAIT_lut_out, GLOBAL(AF1_outclock0), , , );


--RC1_SRG[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[27] at LC4_7_B4
--operation mode is normal

RC1_SRG[27]_lut_out = CC1_crc32_en & RC1_SRG[26] # !CC1_crc32_en & RC1_SRG[27] # !AC1L61;
RC1_SRG[27] = DFFE(RC1_SRG[27]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[28] at LC3_6_B4
--operation mode is normal

RC1_SRG[28]_lut_out = CC1_crc32_en & RC1_SRG[27] # !CC1_crc32_en & RC1_SRG[28] # !AC1L61;
RC1_SRG[28] = DFFE(RC1_SRG[28]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[29] at LC9_7_B4
--operation mode is normal

RC1_SRG[29]_lut_out = CC1_crc32_en & RC1_SRG[28] # !CC1_crc32_en & RC1_SRG[29] # !AC1L61;
RC1_SRG[29] = DFFE(RC1_SRG[29]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[30] at LC1_7_B4
--operation mode is normal

RC1_SRG[30]_lut_out = CC1_crc32_en & RC1_SRG[29] # !CC1_crc32_en & RC1_SRG[30] # !AC1L61;
RC1_SRG[30] = DFFE(RC1_SRG[30]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--CC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~705 at LC5_6_B4
--operation mode is normal

CC1L8 = RC1_SRG[30] # RC1_SRG[29] # RC1_SRG[28] # RC1_SRG[27];


--RC1_SRG[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[23] at LC3_8_B4
--operation mode is normal

RC1_SRG[23]_lut_out = CC1_crc32_en & RC1_i16 # !CC1_crc32_en & RC1_SRG[23] # !AC1L61;
RC1_SRG[23] = DFFE(RC1_SRG[23]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[24] at LC2_7_B4
--operation mode is normal

RC1_SRG[24]_lut_out = CC1_crc32_en & RC1_SRG[23] # !CC1_crc32_en & RC1_SRG[24] # !AC1L61;
RC1_SRG[24] = DFFE(RC1_SRG[24]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[25] at LC7_7_B4
--operation mode is normal

RC1_SRG[25]_lut_out = CC1_crc32_en & RC1_SRG[24] # !CC1_crc32_en & RC1_SRG[25] # !AC1L61;
RC1_SRG[25] = DFFE(RC1_SRG[25]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[26] at LC6_7_B4
--operation mode is normal

RC1_SRG[26]_lut_out = CC1_crc32_en & RC1_i17 # !CC1_crc32_en & RC1_SRG[26] # !AC1L61;
RC1_SRG[26] = DFFE(RC1_SRG[26]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--CC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~706 at LC8_7_B4
--operation mode is normal

CC1L9 = RC1_SRG[25] # RC1_SRG[23] # RC1_SRG[26] # RC1_SRG[24];


--RC1_SRG[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[19] at LC10_9_B4
--operation mode is normal

RC1_SRG[19]_lut_out = CC1_crc32_en & RC1_SRG[18] # !CC1_crc32_en & RC1_SRG[19] # !AC1L61;
RC1_SRG[19] = DFFE(RC1_SRG[19]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[20] at LC1_10_B4
--operation mode is normal

RC1_SRG[20]_lut_out = CC1_crc32_en & RC1_SRG[19] # !CC1_crc32_en & RC1_SRG[20] # !AC1L61;
RC1_SRG[20] = DFFE(RC1_SRG[20]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[21] at LC7_9_B4
--operation mode is normal

RC1_SRG[21]_lut_out = CC1_crc32_en & RC1_SRG[20] # !CC1_crc32_en & RC1_SRG[21] # !AC1L61;
RC1_SRG[21] = DFFE(RC1_SRG[21]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[22] at LC3_9_B4
--operation mode is normal

RC1_SRG[22]_lut_out = CC1_crc32_en & RC1_i15 # !CC1_crc32_en & RC1_SRG[22] # !AC1L61;
RC1_SRG[22] = DFFE(RC1_SRG[22]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--CC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~707 at LC5_9_B4
--operation mode is normal

CC1L01 = RC1_SRG[22] # RC1_SRG[20] # RC1_SRG[21] # RC1_SRG[19];


--RC1_SRG[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[15] at LC9_10_B4
--operation mode is normal

RC1_SRG[15]_lut_out = CC1_crc32_en & RC1_SRG[14] # !CC1_crc32_en & RC1_SRG[15] # !AC1L61;
RC1_SRG[15] = DFFE(RC1_SRG[15]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[16] at LC2_10_B4
--operation mode is normal

RC1_SRG[16]_lut_out = CC1_crc32_en & RC1_i14 # !CC1_crc32_en & RC1_SRG[16] # !AC1L61;
RC1_SRG[16] = DFFE(RC1_SRG[16]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[17] at LC6_9_B4
--operation mode is normal

RC1_SRG[17]_lut_out = CC1_crc32_en & RC1_SRG[16] # !CC1_crc32_en & RC1_SRG[17] # !AC1L61;
RC1_SRG[17] = DFFE(RC1_SRG[17]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[18] at LC1_9_B4
--operation mode is normal

RC1_SRG[18]_lut_out = CC1_crc32_en & RC1_SRG[17] # !CC1_crc32_en & RC1_SRG[18] # !AC1L61;
RC1_SRG[18] = DFFE(RC1_SRG[18]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--CC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~708 at LC9_9_B4
--operation mode is normal

CC1L11 = RC1_SRG[17] # RC1_SRG[15] # RC1_SRG[18] # RC1_SRG[16];


--CC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~709 at LC5_7_B4
--operation mode is normal

CC1L21 = CC1L9 # CC1L11 # CC1L8 # CC1L01;


--RC1_SRG[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[11] at LC3_10_B4
--operation mode is normal

RC1_SRG[11]_lut_out = CC1_crc32_en & RC1_i12 # !CC1_crc32_en & RC1_SRG[11] # !AC1L61;
RC1_SRG[11] = DFFE(RC1_SRG[11]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[12] at LC7_10_B4
--operation mode is normal

RC1_SRG[12]_lut_out = CC1_crc32_en & RC1_i13 # !CC1_crc32_en & RC1_SRG[12] # !AC1L61;
RC1_SRG[12] = DFFE(RC1_SRG[12]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[13] at LC10_10_B4
--operation mode is normal

RC1_SRG[13]_lut_out = CC1_crc32_en & RC1_SRG[12] # !CC1_crc32_en & RC1_SRG[13] # !AC1L61;
RC1_SRG[13] = DFFE(RC1_SRG[13]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[14] at LC6_10_B4
--operation mode is normal

RC1_SRG[14]_lut_out = CC1_crc32_en & RC1_SRG[13] # !CC1_crc32_en & RC1_SRG[14] # !AC1L61;
RC1_SRG[14] = DFFE(RC1_SRG[14]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--CC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~710 at LC5_10_B4
--operation mode is normal

CC1L31 = RC1_SRG[12] # RC1_SRG[13] # RC1_SRG[14] # RC1_SRG[11];


--RC1_SRG[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[7] at LC6_15_B4
--operation mode is normal

RC1_SRG[7]_lut_out = CC1_crc32_en & RC1_i9 # !CC1_crc32_en & RC1_SRG[7] # !AC1L61;
RC1_SRG[7] = DFFE(RC1_SRG[7]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[8] at LC7_15_B4
--operation mode is normal

RC1_SRG[8]_lut_out = CC1_crc32_en & RC1_i10 # !CC1_crc32_en & RC1_SRG[8] # !AC1L61;
RC1_SRG[8] = DFFE(RC1_SRG[8]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[9] at LC8_15_B4
--operation mode is normal

RC1_SRG[9]_lut_out = CC1_crc32_en & RC1_SRG[8] # !CC1_crc32_en & RC1_SRG[9] # !AC1L61;
RC1_SRG[9] = DFFE(RC1_SRG[9]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[10] at LC4_15_B4
--operation mode is normal

RC1_SRG[10]_lut_out = CC1_crc32_en & RC1_i11 # !CC1_crc32_en & RC1_SRG[10] # !AC1L61;
RC1_SRG[10] = DFFE(RC1_SRG[10]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--CC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~711 at LC4_14_B4
--operation mode is normal

CC1L41 = RC1_SRG[10] # RC1_SRG[9] # RC1_SRG[8] # RC1_SRG[7];


--RC1_SRG[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[3] at LC5_8_B4
--operation mode is normal

RC1_SRG[3]_lut_out = CC1_crc32_en & RC1_SRG[2] # !CC1_crc32_en & RC1_SRG[3] # !AC1L61;
RC1_SRG[3] = DFFE(RC1_SRG[3]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[4] at LC3_14_B4
--operation mode is normal

RC1_SRG[4]_lut_out = CC1_crc32_en & RC1_i7 # !CC1_crc32_en & RC1_SRG[4] # !AC1L61;
RC1_SRG[4] = DFFE(RC1_SRG[4]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[5] at LC2_15_B4
--operation mode is normal

RC1_SRG[5]_lut_out = CC1_crc32_en & RC1_i8 # !CC1_crc32_en & RC1_SRG[5] # !AC1L61;
RC1_SRG[5] = DFFE(RC1_SRG[5]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[6] at LC9_14_B4
--operation mode is normal

RC1_SRG[6]_lut_out = CC1_crc32_en & RC1_SRG[5] # !CC1_crc32_en & RC1_SRG[6] # !AC1L61;
RC1_SRG[6] = DFFE(RC1_SRG[6]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--CC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~712 at LC5_14_B4
--operation mode is normal

CC1L51 = RC1_SRG[4] # RC1_SRG[3] # RC1_SRG[6] # RC1_SRG[5];


--RC1_SRG[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[31] at LC1_8_B4
--operation mode is normal

RC1_SRG[31]_lut_out = CC1_crc32_en & RC1_SRG[30] # !CC1_crc32_en & RC1_SRG[31] # !AC1L61;
RC1_SRG[31] = DFFE(RC1_SRG[31]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[0] at LC8_8_B4
--operation mode is normal

RC1_SRG[0]_lut_out = CC1_crc32_en & RC1_i4 # !CC1_crc32_en & RC1_SRG[0] # !AC1L61;
RC1_SRG[0] = DFFE(RC1_SRG[0]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[1] at LC7_8_B4
--operation mode is normal

RC1_SRG[1]_lut_out = CC1_crc32_en & RC1_i5 # !CC1_crc32_en & RC1_SRG[1] # !AC1L61;
RC1_SRG[1] = DFFE(RC1_SRG[1]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_SRG[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[2] at LC2_9_B4
--operation mode is normal

RC1_SRG[2]_lut_out = CC1_crc32_en & RC1_i6 # !CC1_crc32_en & RC1_SRG[2] # !AC1L61;
RC1_SRG[2] = DFFE(RC1_SRG[2]_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--CC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~713 at LC2_8_B4
--operation mode is normal

CC1L61 = RC1_SRG[1] # RC1_SRG[2] # RC1_SRG[31] # RC1_SRG[0];


--CC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~714 at LC6_14_B4
--operation mode is normal

CC1L71 = CC1L31 # CC1L61 # CC1L41 # CC1L51;


--CC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~17 at LC5_7_A4
--operation mode is normal

CC1L7 = CC1L71 # CC1L21;


--AC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|_~165 at LC5_8_A4
--operation mode is normal

AC1L1 = HC1L01Q & AC1_DCMD_SEQ1 & XB1L01Q;


--PB1_CRES_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CRES_WAIT at LC10_4_E3
--operation mode is normal

PB1_CRES_WAIT_lut_out = !SB1L81Q & (PB1L22 # PB1_PON & V63_sload_path[5]);
PB1_CRES_WAIT = DFFE(PB1_CRES_WAIT_lut_out, GLOBAL(AF1_outclock0), , , );


--BE1_TXCNT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXCNT at LC3_11_Z4
--operation mode is normal

BE1_TXCNT_lut_out = BE1L9Q # BE1L2 # BE1_TXSHFT & !V12L11;
BE1_TXCNT = DFFE(BE1_TXCNT_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--BE1_TXSHFT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXSHFT at LC8_11_Z4
--operation mode is normal

BE1_TXSHFT_lut_out = !V02_sload_path[0] & JB92L3 & V02_sload_path[4] & BE1_TXCNT;
BE1_TXSHFT = DFFE(BE1_TXSHFT_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--BE1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~81 at LC4_11_Z4
--operation mode is normal

BE1L3 = BE1L9Q # BE1_TXCNT # !V12L11 & BE1_TXSHFT;


--WD1L93Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val~reg at LC5_13_M3
--operation mode is normal

WD1L93Q_lut_out = WD1L3 # !BE1L9Q & WD1_STF # !WD1L4;
WD1L93Q = DFFE(WD1L93Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L94Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~reg at LC9_5_M3
--operation mode is normal

WD1L94Q_lut_out = WD1L84 # WD1L14 # !WD1L67 # !WD1L36;
WD1L94Q = DFFE(WD1L94Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--BE1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~33 at LC2_11_Z4
--operation mode is normal

BE1L5 = !WD1L94Q & !WD1L93Q;


--JB13_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC9_5_Z4
--operation mode is normal

JB13_aeb_out = JB03_aeb_out & JB92_aeb_out;


--WD1L49Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~reg at LC8_11_M3
--operation mode is normal

WD1L49Q_lut_out = WD1L39 # WD1L01 # WD1L9 # WD1L29;
WD1L49Q = DFFE(WD1L49Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--QD1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~826 at LC9_4_I3
--operation mode is normal

QD1L31 = ZC62L2 & (ZC72L2 # !WD1L49Q) # !ZC62L2 & WD1L49Q & ZC72L2;


--CB8_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC5_1_I3
--operation mode is normal

CB8_dffs[2]_lut_out = CB8_dffs[3] & (QD1L41 # !BE1L9Q) # !CB8_dffs[3] & BE1L9Q & QD1L41;
CB8_dffs[2] = DFFE(CB8_dffs[2]_lut_out, GLOBAL(AF1_outclock0), BE1L7Q, , BE1L8Q);


--JB92L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~23 at LC10_6_Z4
--operation mode is normal

JB92L3 = !V02_sload_path[2] & !V02_sload_path[3] & V02_sload_path[1];


--BE1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~25 at LC5_11_Z4
--operation mode is normal

BE1L1 = !V02_sload_path[0] & JB92L3 & V02_sload_path[4] & BE1_TXCNT;


--BE1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~35 at LC4_12_Z4
--operation mode is normal

BE1L6 = BE1_TXSHFT & V12L11 # !BE1L7Q;


--SB1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|pulse_sent~reg at LC10_6_E3
--operation mode is normal

SB1L61Q_lut_out = PB1_SND_PULSE & SB1L5;
SB1L61Q = DFFE(SB1L61Q_lut_out, GLOBAL(AF1_outclock0), !PB1L25, , );


--PB1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_PULSE~11 at LC9_5_E3
--operation mode is normal

PB1L94 = PB1_SND_PULSE & !SB1L61Q;


--SB1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~reg at LC1_7_Z4
--operation mode is normal

SB1L31Q_lut_out = !V82_sload_path[4] & V82_sload_path[2] & !V82_sload_path[1] & SB1L01;
SB1L31Q = DFFE(SB1L31Q_lut_out, GLOBAL(AF1_outclock0), !PB1L25, , );


--FD1L5Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|pulse_rcvd~reg at LC5_4_F1
--operation mode is normal

FD1L5Q_lut_out = !JB62_agb_out & FD1L9Q;
FD1L5Q = DFFE(FD1L5Q_lut_out, GLOBAL(AF1_outclock0), !XB1L52Q, , );


--PB1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SEND_WT~12 at LC9_4_E3
--operation mode is normal

PB1L83 = PB1_REC_PULSE & !HC1L92Q & FD1L5Q;


--XB1L52Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|tcal_rcvd~reg at LC7_6_A4
--operation mode is normal

XB1L52Q_lut_out = (XB1L3Q & !XB1L2Q) & CASCADE(XB1L12);
XB1L52Q = DFFE(XB1L52Q_lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , );


--PB1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|REC_WT~11 at LC7_4_E3
--operation mode is normal

PB1L33 = PB1_CMD_WAIT & XB1L52Q;


--SE1L76Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~22 at LC6_9_K2
--operation mode is normal

SE1L76Q_lut_out = SE1L96Q & (RE1L921 # RE1_wr_ptr[0] $ RE1_rd_ptr[0]);
SE1L76Q = DFFE(SE1L76Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--C1L5Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[2]~reg0 at LC2_9_Z2
--operation mode is normal

C1L5Q_lut_out = K1_CS_ctrl_local.CS_enable[2] & C1_now_action & K1_CS_ctrl_local.CS_enable[0];
C1L5Q = DFFE(C1L5Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--C1L8Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[5]~reg0 at LC7_9_Z2
--operation mode is normal

C1L8Q_lut_out = K1_CS_ctrl_local.CS_enable[5] & C1_now_action & K1_CS_ctrl_local.CS_enable[0];
C1L8Q = DFFE(C1L8Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--ME1L52 is daq:inst_daq|trigger:inst_trigger|i~45 at LC10_9_Z2
--operation mode is normal

ME1L52 = C1L5Q & (K1_DAQ_ctrl_local.trigger_enable[4] # C1L8Q & K1_DAQ_ctrl_local.trigger_enable[7]) # !C1L5Q & C1L8Q & K1_DAQ_ctrl_local.trigger_enable[7];


--C1L4Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[1]~reg0 at LC6_14_Z2
--operation mode is normal

C1L4Q_lut_out = K1_CS_ctrl_local.CS_enable[1] & C1_now_action & K1_CS_ctrl_local.CS_enable[0];
C1L4Q = DFFE(C1L4Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--C1L3Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[0]~reg0 at LC10_14_Z2
--operation mode is normal

C1L3Q_lut_out = C1_now_action & K1_CS_ctrl_local.CS_enable[0];
C1L3Q = DFFE(C1L3Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--ME1L62 is daq:inst_daq|trigger:inst_trigger|i~46 at LC5_14_Z2
--operation mode is normal

ME1L62 = C1L3Q & (K1_DAQ_ctrl_local.trigger_enable[2] # C1L4Q & K1_DAQ_ctrl_local.trigger_enable[3]) # !C1L3Q & C1L4Q & K1_DAQ_ctrl_local.trigger_enable[3];


--C1L6Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[3]~reg0 at LC10_5_Z2
--operation mode is normal

C1L6Q_lut_out = K1_CS_ctrl_local.CS_enable[3] & C1_now_action & K1_CS_ctrl_local.CS_enable[0];
C1L6Q = DFFE(C1L6Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--C1L7Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[4]~reg0 at LC9_5_Z2
--operation mode is normal

C1L7Q_lut_out = K1_CS_ctrl_local.CS_enable[4] & C1_now_action & K1_CS_ctrl_local.CS_enable[0];
C1L7Q = DFFE(C1L7Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--ME1L72 is daq:inst_daq|trigger:inst_trigger|i~47 at LC7_5_Z2
--operation mode is normal

ME1L72 = C1L6Q & (K1_DAQ_ctrl_local.trigger_enable[5] # K1_DAQ_ctrl_local.trigger_enable[6] & C1L7Q) # !C1L6Q & K1_DAQ_ctrl_local.trigger_enable[6] & C1L7Q;


--ME1L12 is daq:inst_daq|trigger:inst_trigger|i118~16 at LC8_13_Z2
--operation mode is normal

ME1L12 = !ME1L52 & !K1_DAQ_ctrl_local.trigger_enable[0] & !ME1L72 & !ME1L62;


--ME1L22 is daq:inst_daq|trigger:inst_trigger|i119~47 at LC9_14_Z2
--operation mode is normal

ME1L22 = !K1_DAQ_ctrl_local.trigger_enable[0] & K1_DAQ_ctrl_local.trigger_enable[1];


--ME1L32 is daq:inst_daq|trigger:inst_trigger|i131~43 at LC3_13_Z2
--operation mode is normal

ME1L32 = ME1L52 # ME1L22 # ME1L72 # ME1L62;


--ME1_discMPE_pulse is daq:inst_daq|trigger:inst_trigger|discMPE_pulse at LC1_10_Y4
--operation mode is normal

ME1_discMPE_pulse_lut_out = !ME1_discMPE_latch;
ME1_discMPE_pulse = DFFE(ME1_discMPE_pulse_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--ME1_discMPE_latch is daq:inst_daq|trigger:inst_trigger|discMPE_latch at LC5_10_Y4
--operation mode is normal

ME1_discMPE_latch_lut_out = !ME1_discMPE;
ME1_discMPE_latch = DFFE(ME1_discMPE_latch_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--ME1_i78 is daq:inst_daq|trigger:inst_trigger|i78 at LC8_10_Y4
--operation mode is normal

ME1_i78 = !ME1_discMPE_pulse & !ME1_discMPE_latch;


--ME1_discSPE_pulse is daq:inst_daq|trigger:inst_trigger|discSPE_pulse at LC3_7_T4
--operation mode is normal

ME1_discSPE_pulse_lut_out = !ME1_discSPE_latch;
ME1_discSPE_pulse = DFFE(ME1_discSPE_pulse_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--ME1_discSPE_latch is daq:inst_daq|trigger:inst_trigger|discSPE_latch at LC1_7_T4
--operation mode is normal

ME1_discSPE_latch_lut_out = !ME1_discSPE;
ME1_discSPE_latch = DFFE(ME1_discSPE_latch_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--ME1_i66 is daq:inst_daq|trigger:inst_trigger|i66 at LC7_7_T4
--operation mode is normal

ME1_i66 = !ME1_discSPE_latch & !ME1_discSPE_pulse;


--J1L3Q is ROC:inst_ROC|RST_state~12 at LC3_11_F2
--operation mode is normal

J1L3Q_lut_out = J1L2Q # J1L3Q;
J1L3Q = DFFE(J1L3Q_lut_out, GLOBAL(AF1_outclock0), , , );


--VE1_digitize_cnt[28] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[28] at LC1_15_O4
--operation mode is normal

VE1_digitize_cnt[28]_lut_out = VE1_digitize_cnt[28] & (VE1L66 # VE1L813Q & VE1L331) # !VE1_digitize_cnt[28] & VE1L813Q & VE1L331;
VE1_digitize_cnt[28] = DFFE(VE1_digitize_cnt[28]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[29] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[29] at LC9_14_O4
--operation mode is normal

VE1_digitize_cnt[29]_lut_out = VE1_digitize_cnt[29] & (VE1L66 # VE1L813Q & VE1L531) # !VE1_digitize_cnt[29] & VE1L813Q & VE1L531;
VE1_digitize_cnt[29] = DFFE(VE1_digitize_cnt[29]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[30] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[30] at LC7_14_O4
--operation mode is normal

VE1_digitize_cnt[30]_lut_out = VE1L66 & (VE1_digitize_cnt[30] # VE1L813Q & VE1L731) # !VE1L66 & VE1L813Q & VE1L731;
VE1_digitize_cnt[30] = DFFE(VE1_digitize_cnt[30]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[31] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[31] at LC10_14_O4
--operation mode is normal

VE1_digitize_cnt[31]_lut_out = VE1_digitize_cnt[31] & (VE1L66 # VE1L813Q & VE1L931) # !VE1_digitize_cnt[31] & VE1L813Q & VE1L931;
VE1_digitize_cnt[31] = DFFE(VE1_digitize_cnt[31]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L532 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7344 at LC8_14_O4
--operation mode is normal

VE1L532 = VE1_digitize_cnt[31] # VE1_digitize_cnt[28] # VE1_digitize_cnt[29] # VE1_digitize_cnt[30];


--VE1_digitize_cnt[24] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[24] at LC10_9_O4
--operation mode is normal

VE1_digitize_cnt[24]_lut_out = VE1L521 & (VE1L813Q # VE1_digitize_cnt[24] & VE1L66) # !VE1L521 & VE1_digitize_cnt[24] & VE1L66;
VE1_digitize_cnt[24] = DFFE(VE1_digitize_cnt[24]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[25] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[25] at LC7_9_O4
--operation mode is normal

VE1_digitize_cnt[25]_lut_out = VE1L721 & (VE1L813Q # VE1_digitize_cnt[25] & VE1L66) # !VE1L721 & VE1_digitize_cnt[25] & VE1L66;
VE1_digitize_cnt[25] = DFFE(VE1_digitize_cnt[25]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[26] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[26] at LC4_9_O4
--operation mode is normal

VE1_digitize_cnt[26]_lut_out = VE1_digitize_cnt[26] & (VE1L66 # VE1L813Q & VE1L921) # !VE1_digitize_cnt[26] & VE1L813Q & VE1L921;
VE1_digitize_cnt[26] = DFFE(VE1_digitize_cnt[26]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[27] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[27] at LC6_15_O4
--operation mode is normal

VE1_digitize_cnt[27]_lut_out = VE1_digitize_cnt[27] & (VE1L66 # VE1L813Q & VE1L131) # !VE1_digitize_cnt[27] & VE1L813Q & VE1L131;
VE1_digitize_cnt[27] = DFFE(VE1_digitize_cnt[27]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L632 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7345 at LC6_9_O4
--operation mode is normal

VE1L632 = VE1_digitize_cnt[26] # VE1_digitize_cnt[25] # VE1_digitize_cnt[27] # VE1_digitize_cnt[24];


--VE1_digitize_cnt[20] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[20] at LC5_15_O4
--operation mode is normal

VE1_digitize_cnt[20]_lut_out = VE1_digitize_cnt[20] & (VE1L66 # VE1L813Q & VE1L711) # !VE1_digitize_cnt[20] & VE1L813Q & VE1L711;
VE1_digitize_cnt[20] = DFFE(VE1_digitize_cnt[20]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[21] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[21] at LC7_13_O4
--operation mode is normal

VE1_digitize_cnt[21]_lut_out = VE1_digitize_cnt[21] & (VE1L66 # VE1L813Q & VE1L911) # !VE1_digitize_cnt[21] & VE1L813Q & VE1L911;
VE1_digitize_cnt[21] = DFFE(VE1_digitize_cnt[21]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[22] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[22] at LC1_13_O4
--operation mode is normal

VE1_digitize_cnt[22]_lut_out = VE1_digitize_cnt[22] & (VE1L66 # VE1L813Q & VE1L121) # !VE1_digitize_cnt[22] & VE1L813Q & VE1L121;
VE1_digitize_cnt[22] = DFFE(VE1_digitize_cnt[22]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[23] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[23] at LC3_13_O4
--operation mode is normal

VE1_digitize_cnt[23]_lut_out = VE1_digitize_cnt[23] & (VE1L66 # VE1L813Q & VE1L321) # !VE1_digitize_cnt[23] & VE1L813Q & VE1L321;
VE1_digitize_cnt[23] = DFFE(VE1_digitize_cnt[23]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L732 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7346 at LC10_13_O4
--operation mode is normal

VE1L732 = VE1_digitize_cnt[20] # VE1_digitize_cnt[22] # VE1_digitize_cnt[21] # VE1_digitize_cnt[23];


--VE1_digitize_cnt[16] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[16] at LC4_13_O4
--operation mode is normal

VE1_digitize_cnt[16]_lut_out = VE1_digitize_cnt[16] & (VE1L66 # VE1L813Q & VE1L901) # !VE1_digitize_cnt[16] & VE1L813Q & VE1L901;
VE1_digitize_cnt[16] = DFFE(VE1_digitize_cnt[16]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[17] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[17] at LC9_13_O4
--operation mode is normal

VE1_digitize_cnt[17]_lut_out = VE1_digitize_cnt[17] & (VE1L66 # VE1L813Q & VE1L111) # !VE1_digitize_cnt[17] & VE1L813Q & VE1L111;
VE1_digitize_cnt[17] = DFFE(VE1_digitize_cnt[17]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[18] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[18] at LC2_13_O4
--operation mode is normal

VE1_digitize_cnt[18]_lut_out = VE1_digitize_cnt[18] & (VE1L66 # VE1L813Q & VE1L311) # !VE1_digitize_cnt[18] & VE1L813Q & VE1L311;
VE1_digitize_cnt[18] = DFFE(VE1_digitize_cnt[18]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[19] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[19] at LC5_13_O4
--operation mode is normal

VE1_digitize_cnt[19]_lut_out = VE1_digitize_cnt[19] & (VE1L66 # VE1L813Q & VE1L511) # !VE1_digitize_cnt[19] & VE1L813Q & VE1L511;
VE1_digitize_cnt[19] = DFFE(VE1_digitize_cnt[19]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L832 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7347 at LC6_13_O4
--operation mode is normal

VE1L832 = VE1_digitize_cnt[19] # VE1_digitize_cnt[16] # VE1_digitize_cnt[17] # VE1_digitize_cnt[18];


--VE1L932 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7348 at LC8_13_O4
--operation mode is normal

VE1L932 = VE1L732 # VE1L832 # VE1L632 # VE1L532;


--VE1_digitize_cnt[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[12] at LC6_11_O4
--operation mode is normal

VE1_digitize_cnt[12]_lut_out = VE1_digitize_cnt[12] & (VE1L66 # VE1L813Q & VE1L101) # !VE1_digitize_cnt[12] & VE1L813Q & VE1L101;
VE1_digitize_cnt[12] = DFFE(VE1_digitize_cnt[12]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[13] at LC1_11_O4
--operation mode is normal

VE1_digitize_cnt[13]_lut_out = VE1L301 & (VE1L813Q # VE1_digitize_cnt[13] & VE1L66) # !VE1L301 & VE1_digitize_cnt[13] & VE1L66;
VE1_digitize_cnt[13] = DFFE(VE1_digitize_cnt[13]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[14] at LC9_11_O4
--operation mode is normal

VE1_digitize_cnt[14]_lut_out = VE1_digitize_cnt[14] & (VE1L66 # VE1L813Q & VE1L501) # !VE1_digitize_cnt[14] & VE1L813Q & VE1L501;
VE1_digitize_cnt[14] = DFFE(VE1_digitize_cnt[14]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[15] at LC5_11_O4
--operation mode is normal

VE1_digitize_cnt[15]_lut_out = VE1_digitize_cnt[15] & (VE1L66 # VE1L813Q & VE1L701) # !VE1_digitize_cnt[15] & VE1L813Q & VE1L701;
VE1_digitize_cnt[15] = DFFE(VE1_digitize_cnt[15]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L042 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7349 at LC8_11_O4
--operation mode is normal

VE1L042 = VE1_digitize_cnt[13] # VE1_digitize_cnt[12] # VE1_digitize_cnt[14] # VE1_digitize_cnt[15];


--VE1_digitize_cnt[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[8] at LC10_11_O4
--operation mode is normal

VE1_digitize_cnt[8]_lut_out = VE1_digitize_cnt[8] & (VE1L66 # VE1L813Q & VE1L39) # !VE1_digitize_cnt[8] & VE1L813Q & VE1L39;
VE1_digitize_cnt[8] = DFFE(VE1_digitize_cnt[8]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[10] at LC4_11_O4
--operation mode is normal

VE1_digitize_cnt[10]_lut_out = VE1L79 & (VE1L813Q # VE1_digitize_cnt[10] & VE1L66) # !VE1L79 & VE1_digitize_cnt[10] & VE1L66;
VE1_digitize_cnt[10] = DFFE(VE1_digitize_cnt[10]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[11] at LC7_11_O4
--operation mode is normal

VE1_digitize_cnt[11]_lut_out = VE1_digitize_cnt[11] & (VE1L66 # VE1L813Q & VE1L99) # !VE1_digitize_cnt[11] & VE1L813Q & VE1L99;
VE1_digitize_cnt[11] = DFFE(VE1_digitize_cnt[11]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[9] at LC2_11_O4
--operation mode is normal

VE1_digitize_cnt[9]_lut_out = VE1_digitize_cnt[9] & (VE1L66 # VE1L813Q & VE1L59) # !VE1_digitize_cnt[9] & VE1L813Q & VE1L59;
VE1_digitize_cnt[9] = DFFE(VE1_digitize_cnt[9]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L142 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7350 at LC3_11_O4
--operation mode is normal

VE1L142 = VE1_digitize_cnt[11] # VE1_digitize_cnt[8] # VE1_digitize_cnt[10] # !VE1_digitize_cnt[9];


--VE1_digitize_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[4] at LC1_9_O4
--operation mode is normal

VE1_digitize_cnt[4]_lut_out = VE1_digitize_cnt[4] & (VE1L66 # VE1L813Q & VE1L58) # !VE1_digitize_cnt[4] & VE1L813Q & VE1L58;
VE1_digitize_cnt[4] = DFFE(VE1_digitize_cnt[4]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[5] at LC3_9_O4
--operation mode is normal

VE1_digitize_cnt[5]_lut_out = VE1_digitize_cnt[5] & (VE1L66 # VE1L813Q & VE1L78) # !VE1_digitize_cnt[5] & VE1L813Q & VE1L78;
VE1_digitize_cnt[5] = DFFE(VE1_digitize_cnt[5]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[6] at LC5_9_O4
--operation mode is normal

VE1_digitize_cnt[6]_lut_out = VE1_digitize_cnt[6] & (VE1L66 # VE1L98 & VE1L813Q) # !VE1_digitize_cnt[6] & VE1L98 & VE1L813Q;
VE1_digitize_cnt[6] = DFFE(VE1_digitize_cnt[6]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[7] at LC8_9_O4
--operation mode is normal

VE1_digitize_cnt[7]_lut_out = VE1_digitize_cnt[7] & (VE1L66 # VE1L19 & VE1L813Q) # !VE1_digitize_cnt[7] & VE1L19 & VE1L813Q;
VE1_digitize_cnt[7] = DFFE(VE1_digitize_cnt[7]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L242 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7351 at LC2_9_O4
--operation mode is normal

VE1L242 = VE1_digitize_cnt[5] # VE1_digitize_cnt[7] # VE1_digitize_cnt[4] # VE1_digitize_cnt[6];


--VE1_digitize_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0] at LC6_7_O4
--operation mode is normal

VE1_digitize_cnt[0]_lut_out = VE1L812 # VE1L613Q # VE1_digitize_cnt[0] & VE1L66;
VE1_digitize_cnt[0] = DFFE(VE1_digitize_cnt[0]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[1] at LC3_8_O4
--operation mode is normal

VE1_digitize_cnt[1]_lut_out = VE1_digitize_cnt[1] & (VE1L66 # VE1L813Q & VE1L97) # !VE1_digitize_cnt[1] & VE1L813Q & VE1L97;
VE1_digitize_cnt[1] = DFFE(VE1_digitize_cnt[1]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[2] at LC4_8_O4
--operation mode is normal

VE1_digitize_cnt[2]_lut_out = VE1_digitize_cnt[2] & (VE1L66 # VE1L813Q & VE1L18) # !VE1_digitize_cnt[2] & VE1L813Q & VE1L18;
VE1_digitize_cnt[2] = DFFE(VE1_digitize_cnt[2]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_digitize_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[3] at LC2_8_O4
--operation mode is normal

VE1_digitize_cnt[3]_lut_out = VE1L38 & (VE1L813Q # VE1_digitize_cnt[3] & VE1L66) # !VE1L38 & VE1_digitize_cnt[3] & VE1L66;
VE1_digitize_cnt[3] = DFFE(VE1_digitize_cnt[3]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L342 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7352 at LC3_7_O4
--operation mode is normal

VE1L342 = VE1_digitize_cnt[0] # VE1_digitize_cnt[2] # VE1_digitize_cnt[3] # VE1_digitize_cnt[1];


--VE1L442 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7353 at LC5_7_O4
--operation mode is normal

VE1L442 = VE1L042 # VE1L142 # VE1L342 # VE1L242;


--VE1L26 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~3 at LC2_9_O1
--operation mode is normal

VE1L26 = VE1L442 # VE1L932;


--VE1_settle_cnt[28] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[28] at LC7_10_S1
--operation mode is normal

VE1_settle_cnt[28]_lut_out = VE1L523Q & (VE1L691 # VE1_settle_cnt[28] & VE1L262) # !VE1L523Q & VE1_settle_cnt[28] & VE1L262;
VE1_settle_cnt[28] = DFFE(VE1_settle_cnt[28]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[29] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[29] at LC6_9_S1
--operation mode is normal

VE1_settle_cnt[29]_lut_out = VE1L262 & (VE1_settle_cnt[29] # VE1L523Q & VE1L891) # !VE1L262 & VE1L523Q & VE1L891;
VE1_settle_cnt[29] = DFFE(VE1_settle_cnt[29]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[30] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[30] at LC10_10_S1
--operation mode is normal

VE1_settle_cnt[30]_lut_out = VE1L523Q & (VE1L002 # VE1_settle_cnt[30] & VE1L262) # !VE1L523Q & VE1_settle_cnt[30] & VE1L262;
VE1_settle_cnt[30] = DFFE(VE1_settle_cnt[30]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[31] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[31] at LC9_10_S1
--operation mode is normal

VE1_settle_cnt[31]_lut_out = VE1L523Q & (VE1L202 # VE1_settle_cnt[31] & VE1L262) # !VE1L523Q & VE1_settle_cnt[31] & VE1L262;
VE1_settle_cnt[31] = DFFE(VE1_settle_cnt[31]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L542 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7354 at LC9_9_S1
--operation mode is normal

VE1L542 = VE1_settle_cnt[29] # VE1_settle_cnt[30] # VE1_settle_cnt[28] # VE1_settle_cnt[31];


--VE1_settle_cnt[24] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[24] at LC7_9_S1
--operation mode is normal

VE1_settle_cnt[24]_lut_out = VE1_settle_cnt[24] & (VE1L262 # VE1L523Q & VE1L881) # !VE1_settle_cnt[24] & VE1L523Q & VE1L881;
VE1_settle_cnt[24] = DFFE(VE1_settle_cnt[24]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[25] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[25] at LC1_9_S1
--operation mode is normal

VE1_settle_cnt[25]_lut_out = VE1_settle_cnt[25] & (VE1L262 # VE1L523Q & VE1L091) # !VE1_settle_cnt[25] & VE1L523Q & VE1L091;
VE1_settle_cnt[25] = DFFE(VE1_settle_cnt[25]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[26] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[26] at LC8_10_S1
--operation mode is normal

VE1_settle_cnt[26]_lut_out = VE1L523Q & (VE1L291 # VE1_settle_cnt[26] & VE1L262) # !VE1L523Q & VE1_settle_cnt[26] & VE1L262;
VE1_settle_cnt[26] = DFFE(VE1_settle_cnt[26]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[27] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[27] at LC5_9_S1
--operation mode is normal

VE1_settle_cnt[27]_lut_out = VE1L262 & (VE1_settle_cnt[27] # VE1L523Q & VE1L491) # !VE1L262 & VE1L523Q & VE1L491;
VE1_settle_cnt[27] = DFFE(VE1_settle_cnt[27]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L642 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7355 at LC8_9_S1
--operation mode is normal

VE1L642 = VE1_settle_cnt[25] # VE1_settle_cnt[26] # VE1_settle_cnt[24] # VE1_settle_cnt[27];


--VE1_settle_cnt[20] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[20] at LC3_9_S1
--operation mode is normal

VE1_settle_cnt[20]_lut_out = VE1_settle_cnt[20] & (VE1L262 # VE1L523Q & VE1L081) # !VE1_settle_cnt[20] & VE1L523Q & VE1L081;
VE1_settle_cnt[20] = DFFE(VE1_settle_cnt[20]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[21] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[21] at LC7_7_S1
--operation mode is normal

VE1_settle_cnt[21]_lut_out = VE1_settle_cnt[21] & (VE1L262 # VE1L281 & VE1L523Q) # !VE1_settle_cnt[21] & VE1L281 & VE1L523Q;
VE1_settle_cnt[21] = DFFE(VE1_settle_cnt[21]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[22] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[22] at LC2_7_S1
--operation mode is normal

VE1_settle_cnt[22]_lut_out = VE1_settle_cnt[22] & (VE1L262 # VE1L481 & VE1L523Q) # !VE1_settle_cnt[22] & VE1L481 & VE1L523Q;
VE1_settle_cnt[22] = DFFE(VE1_settle_cnt[22]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[23] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[23] at LC9_7_S1
--operation mode is normal

VE1_settle_cnt[23]_lut_out = VE1L262 & (VE1_settle_cnt[23] # VE1L681 & VE1L523Q) # !VE1L262 & VE1L681 & VE1L523Q;
VE1_settle_cnt[23] = DFFE(VE1_settle_cnt[23]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L742 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7356 at LC1_7_S1
--operation mode is normal

VE1L742 = VE1_settle_cnt[22] # VE1_settle_cnt[23] # VE1_settle_cnt[21] # VE1_settle_cnt[20];


--VE1_settle_cnt[16] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[16] at LC3_7_S1
--operation mode is normal

VE1_settle_cnt[16]_lut_out = VE1_settle_cnt[16] & (VE1L262 # VE1L271 & VE1L523Q) # !VE1_settle_cnt[16] & VE1L271 & VE1L523Q;
VE1_settle_cnt[16] = DFFE(VE1_settle_cnt[16]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[17] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[17] at LC10_7_S1
--operation mode is normal

VE1_settle_cnt[17]_lut_out = VE1L262 & (VE1_settle_cnt[17] # VE1L471 & VE1L523Q) # !VE1L262 & VE1L471 & VE1L523Q;
VE1_settle_cnt[17] = DFFE(VE1_settle_cnt[17]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[18] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[18] at LC6_7_S1
--operation mode is normal

VE1_settle_cnt[18]_lut_out = VE1_settle_cnt[18] & (VE1L262 # VE1L671 & VE1L523Q) # !VE1_settle_cnt[18] & VE1L671 & VE1L523Q;
VE1_settle_cnt[18] = DFFE(VE1_settle_cnt[18]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[19] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[19] at LC5_7_S1
--operation mode is normal

VE1_settle_cnt[19]_lut_out = VE1L262 & (VE1_settle_cnt[19] # VE1L871 & VE1L523Q) # !VE1L262 & VE1L871 & VE1L523Q;
VE1_settle_cnt[19] = DFFE(VE1_settle_cnt[19]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L842 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7357 at LC4_7_S1
--operation mode is normal

VE1L842 = VE1_settle_cnt[18] # VE1_settle_cnt[19] # VE1_settle_cnt[16] # VE1_settle_cnt[17];


--VE1L942 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7358 at LC3_1_S1
--operation mode is normal

VE1L942 = VE1L542 # VE1L642 # VE1L842 # VE1L742;


--VE1_settle_cnt[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[12] at LC7_3_S1
--operation mode is normal

VE1_settle_cnt[12]_lut_out = VE1L523Q & (VE1L461 # VE1_settle_cnt[12] & VE1L262) # !VE1L523Q & VE1_settle_cnt[12] & VE1L262;
VE1_settle_cnt[12] = DFFE(VE1_settle_cnt[12]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[13] at LC8_7_S1
--operation mode is normal

VE1_settle_cnt[13]_lut_out = VE1_settle_cnt[13] & (VE1L262 # VE1L523Q & VE1L661) # !VE1_settle_cnt[13] & VE1L523Q & VE1L661;
VE1_settle_cnt[13] = DFFE(VE1_settle_cnt[13]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[14] at LC9_3_S1
--operation mode is normal

VE1_settle_cnt[14]_lut_out = VE1L523Q & (VE1L861 # VE1_settle_cnt[14] & VE1L262) # !VE1L523Q & VE1_settle_cnt[14] & VE1L262;
VE1_settle_cnt[14] = DFFE(VE1_settle_cnt[14]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[15] at LC10_5_S1
--operation mode is normal

VE1_settle_cnt[15]_lut_out = VE1L523Q & (VE1L071 # VE1_settle_cnt[15] & VE1L262) # !VE1L523Q & VE1_settle_cnt[15] & VE1L262;
VE1_settle_cnt[15] = DFFE(VE1_settle_cnt[15]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L052 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7359 at LC3_2_S1
--operation mode is normal

VE1L052 = VE1_settle_cnt[15] # VE1_settle_cnt[14] # VE1_settle_cnt[13] # VE1_settle_cnt[12];


--VE1_settle_cnt[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[8] at LC8_5_S1
--operation mode is normal

VE1_settle_cnt[8]_lut_out = VE1L523Q & (VE1L651 # VE1L262 & VE1_settle_cnt[8]) # !VE1L523Q & VE1L262 & VE1_settle_cnt[8];
VE1_settle_cnt[8] = DFFE(VE1_settle_cnt[8]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[9] at LC10_3_S1
--operation mode is normal

VE1_settle_cnt[9]_lut_out = VE1L523Q & (VE1L851 # VE1_settle_cnt[9] & VE1L262) # !VE1L523Q & VE1_settle_cnt[9] & VE1L262;
VE1_settle_cnt[9] = DFFE(VE1_settle_cnt[9]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[10] at LC7_5_S1
--operation mode is normal

VE1_settle_cnt[10]_lut_out = VE1L523Q & (VE1L061 # VE1_settle_cnt[10] & VE1L262) # !VE1L523Q & VE1_settle_cnt[10] & VE1L262;
VE1_settle_cnt[10] = DFFE(VE1_settle_cnt[10]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[11] at LC9_5_S1
--operation mode is normal

VE1_settle_cnt[11]_lut_out = VE1L523Q & (VE1L261 # VE1_settle_cnt[11] & VE1L262) # !VE1L523Q & VE1_settle_cnt[11] & VE1L262;
VE1_settle_cnt[11] = DFFE(VE1_settle_cnt[11]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L152 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7360 at LC5_5_S1
--operation mode is normal

VE1L152 = VE1_settle_cnt[8] # VE1_settle_cnt[10] # VE1_settle_cnt[9] # VE1_settle_cnt[11];


--VE1_settle_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[4] at LC3_5_S1
--operation mode is normal

VE1_settle_cnt[4]_lut_out = VE1_settle_cnt[4] & (VE1L262 # VE1L523Q & VE1L841) # !VE1_settle_cnt[4] & VE1L523Q & VE1L841;
VE1_settle_cnt[4] = DFFE(VE1_settle_cnt[4]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[5] at LC1_5_S1
--operation mode is normal

VE1_settle_cnt[5]_lut_out = VE1_settle_cnt[5] & (VE1L262 # VE1L523Q & VE1L051) # !VE1_settle_cnt[5] & VE1L523Q & VE1L051;
VE1_settle_cnt[5] = DFFE(VE1_settle_cnt[5]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[6] at LC2_5_S1
--operation mode is normal

VE1_settle_cnt[6]_lut_out = VE1L523Q & (VE1L251 # VE1_settle_cnt[6] & VE1L262) # !VE1L523Q & VE1_settle_cnt[6] & VE1L262;
VE1_settle_cnt[6] = DFFE(VE1_settle_cnt[6]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[7] at LC4_5_S1
--operation mode is normal

VE1_settle_cnt[7]_lut_out = VE1L451 & (VE1L523Q # VE1_settle_cnt[7] & VE1L262) # !VE1L451 & VE1_settle_cnt[7] & VE1L262;
VE1_settle_cnt[7] = DFFE(VE1_settle_cnt[7]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L252 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7361 at LC6_5_S1
--operation mode is normal

VE1L252 = VE1_settle_cnt[5] # VE1_settle_cnt[4] # VE1_settle_cnt[6] # !VE1_settle_cnt[7];


--VE1_settle_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0] at LC3_4_S1
--operation mode is normal

VE1_settle_cnt[0]_lut_out = VE1L041 & (VE1L523Q # VE1_settle_cnt[0] & VE1L262) # !VE1L041 & VE1_settle_cnt[0] & VE1L262;
VE1_settle_cnt[0] = DFFE(VE1_settle_cnt[0]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[1] at LC4_4_S1
--operation mode is normal

VE1_settle_cnt[1]_lut_out = VE1L241 & (VE1L523Q # VE1_settle_cnt[1] & VE1L262) # !VE1L241 & VE1_settle_cnt[1] & VE1L262;
VE1_settle_cnt[1] = DFFE(VE1_settle_cnt[1]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[2] at LC4_3_S1
--operation mode is normal

VE1_settle_cnt[2]_lut_out = VE1L262 & (VE1_settle_cnt[2] # VE1L523Q & VE1L441) # !VE1L262 & VE1L523Q & VE1L441;
VE1_settle_cnt[2] = DFFE(VE1_settle_cnt[2]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_settle_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[3] at LC2_3_S1
--operation mode is normal

VE1_settle_cnt[3]_lut_out = VE1L262 & (VE1_settle_cnt[3] # VE1L523Q & VE1L641) # !VE1L262 & VE1L523Q & VE1L641;
VE1_settle_cnt[3] = DFFE(VE1_settle_cnt[3]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L352 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7362 at LC8_3_S1
--operation mode is normal

VE1L352 = VE1_settle_cnt[1] # VE1_settle_cnt[2] # VE1_settle_cnt[3] # VE1_settle_cnt[0];


--VE1L452 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7363 at LC5_3_S1
--operation mode is normal

VE1L452 = VE1L352 # VE1L152 # VE1L052 # VE1L252;


--VE1L16 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~0 at LC5_2_S1
--operation mode is normal

VE1L16 = VE1L942 # VE1L452;


--K1_DAQ_ctrl_local.ATWD_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.ATWD_mode[1] at LC7_8_O1
--operation mode is normal

K1_DAQ_ctrl_local.ATWD_mode[1]_lut_out = MF1_MASTERHWDATA[13];
K1_DAQ_ctrl_local.ATWD_mode[1] = DFFE(K1_DAQ_ctrl_local.ATWD_mode[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L651);


--K1_DAQ_ctrl_local.ATWD_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.ATWD_mode[0] at LC6_8_O1
--operation mode is normal

K1_DAQ_ctrl_local.ATWD_mode[0]_lut_out = MF1_MASTERHWDATA[12];
K1_DAQ_ctrl_local.ATWD_mode[0] = DFFE(K1_DAQ_ctrl_local.ATWD_mode[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L651);


--VE1_overflow is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|overflow at LC3_13_N1
--operation mode is normal

VE1_overflow_lut_out = !VE1L813Q & (VE1_overflow # VE1L31Q & VE1L06);
VE1_overflow = DFFE(VE1_overflow_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L95 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i97~133 at LC4_9_O1
--operation mode is normal

VE1L95 = K1_DAQ_ctrl_local.ATWD_mode[0] & VE1_channel[1] & VE1_channel[0] # !K1_DAQ_ctrl_local.ATWD_mode[0] & (VE1_channel[1] & !VE1_channel[0] # !VE1_overflow);


--VE1L67 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~598 at LC5_8_O1
--operation mode is normal

VE1L67 = VE1L423Q & !K1_DAQ_ctrl_local.ATWD_mode[1] & VE1L95;


--SE1_enable is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|enable at LC5_15_K2
--operation mode is normal

SE1_enable_lut_out = SE1_enable & (SE1L76Q # SE1L96Q) # !SE1L56Q;
SE1_enable = DFFE(SE1_enable_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L552 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7364 at LC10_15_K2
--operation mode is normal

VE1L552 = !K1_DAQ_ctrl_local.DAQ_mode[1] & ME1_ATWDTrigger_A_sig & SE1_enable & !K1_DAQ_ctrl_local.DAQ_mode[0];


--VE1_readout_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[7] at LC9_10_O1
--operation mode is normal

VE1_readout_cnt[7]_lut_out = VE1L36 # VE1L07 # VE1L223Q & VE1L712;
VE1_readout_cnt[7] = DFFE(VE1_readout_cnt[7]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_readout_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[4] at LC5_16_O1
--operation mode is normal

VE1_readout_cnt[4]_lut_out = VE1L37 # VE1L36 # VE1L223Q & VE1L112;
VE1_readout_cnt[4] = DFFE(VE1_readout_cnt[4]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_readout_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[5] at LC7_16_O1
--operation mode is normal

VE1_readout_cnt[5]_lut_out = VE1L27 # VE1L36 # VE1L312 & VE1L223Q;
VE1_readout_cnt[5] = DFFE(VE1_readout_cnt[5]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_readout_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[6] at LC8_16_O1
--operation mode is normal

VE1_readout_cnt[6]_lut_out = VE1L36 # VE1L17 # VE1L223Q & VE1L512;
VE1_readout_cnt[6] = DFFE(VE1_readout_cnt[6]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L652 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7366 at LC10_15_O1
--operation mode is normal

VE1L652 = VE1_readout_cnt[7] # !VE1_readout_cnt[4] # !VE1_readout_cnt[6] # !VE1_readout_cnt[5];


--VE1_readout_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0] at LC7_14_O1
--operation mode is normal

VE1_readout_cnt[0]_lut_out = VE1L36 # VE1L022 # VE1L46 & VE1_readout_cnt[0];
VE1_readout_cnt[0] = DFFE(VE1_readout_cnt[0]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_readout_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[1] at LC6_14_O1
--operation mode is normal

VE1_readout_cnt[1]_lut_out = VE1L36 # VE1L912 # VE1L46 & VE1_readout_cnt[1];
VE1_readout_cnt[1] = DFFE(VE1_readout_cnt[1]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_readout_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[2] at LC9_16_O1
--operation mode is normal

VE1_readout_cnt[2]_lut_out = VE1L57 # VE1L36 # VE1L702 & VE1L223Q;
VE1_readout_cnt[2] = DFFE(VE1_readout_cnt[2]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1_readout_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[3] at LC4_16_O1
--operation mode is normal

VE1_readout_cnt[3]_lut_out = VE1L47 # VE1L36 # VE1L902 & VE1L223Q;
VE1_readout_cnt[3] = DFFE(VE1_readout_cnt[3]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE1L752 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7367 at LC9_9_O1
--operation mode is normal

VE1L752 = !VE1_readout_cnt[1] # !VE1_readout_cnt[0] # !VE1_readout_cnt[2] # !VE1_readout_cnt[3];


--VE1L86 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~539 at LC3_9_O1
--operation mode is normal

VE1L86 = VE1L323Q & (VE1L652 # VE1L752);


--VE1L96 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~560 at LC2_12_O1
--operation mode is normal

VE1L96 = VE1_counterclk_high & (VE1L713Q # VE1L913Q # !VE1L222);


--VE1L852 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7368 at LC6_13_O1
--operation mode is normal

VE1L852 = VE1L513Q # VE1L423Q # VE1L613Q # !VE1L413Q;


--VE1L952 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7369 at LC7_10_O1
--operation mode is normal

VE1L952 = !VE1L623Q & !VE1L523Q;


--VE1L062 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7370 at LC1_10_O1
--operation mode is normal

VE1L062 = !VE1L913Q & !VE1L223Q & !VE1L123Q & VE1L952;


--SE2L76Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~22 at LC4_11_K2
--operation mode is normal

SE2L76Q_lut_out = SE2L96Q & (RE2L921 # RE2_wr_ptr[0] $ RE2_rd_ptr[0]);
SE2L76Q = DFFE(SE2L76Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2_digitize_cnt[28] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[28] at LC1_11_Z1
--operation mode is normal

VE2_digitize_cnt[28]_lut_out = VE2_digitize_cnt[28] & (VE2L952 # VE2L913Q & VE2L231) # !VE2_digitize_cnt[28] & VE2L913Q & VE2L231;
VE2_digitize_cnt[28] = DFFE(VE2_digitize_cnt[28]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[29] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[29] at LC9_10_Z1
--operation mode is normal

VE2_digitize_cnt[29]_lut_out = VE2L952 & (VE2_digitize_cnt[29] # VE2L913Q & VE2L431) # !VE2L952 & VE2L913Q & VE2L431;
VE2_digitize_cnt[29] = DFFE(VE2_digitize_cnt[29]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[30] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[30] at LC7_10_Z1
--operation mode is normal

VE2_digitize_cnt[30]_lut_out = VE2L952 & (VE2_digitize_cnt[30] # VE2L913Q & VE2L631) # !VE2L952 & VE2L913Q & VE2L631;
VE2_digitize_cnt[30] = DFFE(VE2_digitize_cnt[30]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[31] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[31] at LC8_10_Z1
--operation mode is normal

VE2_digitize_cnt[31]_lut_out = VE2_digitize_cnt[31] & (VE2L952 # VE2L913Q & VE2L831) # !VE2_digitize_cnt[31] & VE2L913Q & VE2L831;
VE2_digitize_cnt[31] = DFFE(VE2_digitize_cnt[31]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L332 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7396 at LC10_10_Z1
--operation mode is normal

VE2L332 = VE2_digitize_cnt[30] # VE2_digitize_cnt[28] # VE2_digitize_cnt[31] # VE2_digitize_cnt[29];


--VE2_digitize_cnt[24] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[24] at LC3_9_Z1
--operation mode is normal

VE2_digitize_cnt[24]_lut_out = VE2L421 & (VE2L913Q # VE2_digitize_cnt[24] & VE2L952) # !VE2L421 & VE2_digitize_cnt[24] & VE2L952;
VE2_digitize_cnt[24] = DFFE(VE2_digitize_cnt[24]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[25] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[25] at LC1_9_Z1
--operation mode is normal

VE2_digitize_cnt[25]_lut_out = VE2_digitize_cnt[25] & (VE2L952 # VE2L913Q & VE2L621) # !VE2_digitize_cnt[25] & VE2L913Q & VE2L621;
VE2_digitize_cnt[25] = DFFE(VE2_digitize_cnt[25]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[26] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[26] at LC7_9_Z1
--operation mode is normal

VE2_digitize_cnt[26]_lut_out = VE2L913Q & (VE2L821 # VE2_digitize_cnt[26] & VE2L952) # !VE2L913Q & VE2_digitize_cnt[26] & VE2L952;
VE2_digitize_cnt[26] = DFFE(VE2_digitize_cnt[26]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[27] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[27] at LC10_9_Z1
--operation mode is normal

VE2_digitize_cnt[27]_lut_out = VE2L952 & (VE2_digitize_cnt[27] # VE2L913Q & VE2L031) # !VE2L952 & VE2L913Q & VE2L031;
VE2_digitize_cnt[27] = DFFE(VE2_digitize_cnt[27]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L432 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7397 at LC6_9_Z1
--operation mode is normal

VE2L432 = VE2_digitize_cnt[26] # VE2_digitize_cnt[27] # VE2_digitize_cnt[25] # VE2_digitize_cnt[24];


--VE2_digitize_cnt[20] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[20] at LC5_11_Z1
--operation mode is normal

VE2_digitize_cnt[20]_lut_out = VE2_digitize_cnt[20] & (VE2L952 # VE2L913Q & VE2L611) # !VE2_digitize_cnt[20] & VE2L913Q & VE2L611;
VE2_digitize_cnt[20] = DFFE(VE2_digitize_cnt[20]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[21] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[21] at LC4_7_Z1
--operation mode is normal

VE2_digitize_cnt[21]_lut_out = VE2_digitize_cnt[21] & (VE2L952 # VE2L913Q & VE2L811) # !VE2_digitize_cnt[21] & VE2L913Q & VE2L811;
VE2_digitize_cnt[21] = DFFE(VE2_digitize_cnt[21]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[22] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[22] at LC10_7_Z1
--operation mode is normal

VE2_digitize_cnt[22]_lut_out = VE2_digitize_cnt[22] & (VE2L952 # VE2L913Q & VE2L021) # !VE2_digitize_cnt[22] & VE2L913Q & VE2L021;
VE2_digitize_cnt[22] = DFFE(VE2_digitize_cnt[22]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[23] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[23] at LC9_7_Z1
--operation mode is normal

VE2_digitize_cnt[23]_lut_out = VE2L952 & (VE2_digitize_cnt[23] # VE2L913Q & VE2L221) # !VE2L952 & VE2L913Q & VE2L221;
VE2_digitize_cnt[23] = DFFE(VE2_digitize_cnt[23]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L532 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7398 at LC3_7_Z1
--operation mode is normal

VE2L532 = VE2_digitize_cnt[22] # VE2_digitize_cnt[23] # VE2_digitize_cnt[21] # VE2_digitize_cnt[20];


--VE2_digitize_cnt[16] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[16] at LC2_7_Z1
--operation mode is normal

VE2_digitize_cnt[16]_lut_out = VE2_digitize_cnt[16] & (VE2L952 # VE2L801 & VE2L913Q) # !VE2_digitize_cnt[16] & VE2L801 & VE2L913Q;
VE2_digitize_cnt[16] = DFFE(VE2_digitize_cnt[16]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[17] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[17] at LC1_7_Z1
--operation mode is normal

VE2_digitize_cnt[17]_lut_out = VE2L952 & (VE2_digitize_cnt[17] # VE2L913Q & VE2L011) # !VE2L952 & VE2L913Q & VE2L011;
VE2_digitize_cnt[17] = DFFE(VE2_digitize_cnt[17]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[18] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[18] at LC8_7_Z1
--operation mode is normal

VE2_digitize_cnt[18]_lut_out = VE2L913Q & (VE2L211 # VE2L952 & VE2_digitize_cnt[18]) # !VE2L913Q & VE2L952 & VE2_digitize_cnt[18];
VE2_digitize_cnt[18] = DFFE(VE2_digitize_cnt[18]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[19] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[19] at LC5_7_Z1
--operation mode is normal

VE2_digitize_cnt[19]_lut_out = VE2L952 & (VE2_digitize_cnt[19] # VE2L913Q & VE2L411) # !VE2L952 & VE2L913Q & VE2L411;
VE2_digitize_cnt[19] = DFFE(VE2_digitize_cnt[19]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L632 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7399 at LC6_7_Z1
--operation mode is normal

VE2L632 = VE2_digitize_cnt[16] # VE2_digitize_cnt[19] # VE2_digitize_cnt[17] # VE2_digitize_cnt[18];


--VE2L732 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7400 at LC7_7_Z1
--operation mode is normal

VE2L732 = VE2L632 # VE2L432 # VE2L532 # VE2L332;


--VE2_digitize_cnt[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[12] at LC9_5_Z1
--operation mode is normal

VE2_digitize_cnt[12]_lut_out = VE2L913Q & (VE2L001 # VE2_digitize_cnt[12] & VE2L952) # !VE2L913Q & VE2_digitize_cnt[12] & VE2L952;
VE2_digitize_cnt[12] = DFFE(VE2_digitize_cnt[12]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[13] at LC6_5_Z1
--operation mode is normal

VE2_digitize_cnt[13]_lut_out = VE2_digitize_cnt[13] & (VE2L952 # VE2L913Q & VE2L201) # !VE2_digitize_cnt[13] & VE2L913Q & VE2L201;
VE2_digitize_cnt[13] = DFFE(VE2_digitize_cnt[13]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[14] at LC2_5_Z1
--operation mode is normal

VE2_digitize_cnt[14]_lut_out = VE2L952 & (VE2_digitize_cnt[14] # VE2L913Q & VE2L401) # !VE2L952 & VE2L913Q & VE2L401;
VE2_digitize_cnt[14] = DFFE(VE2_digitize_cnt[14]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[15] at LC10_5_Z1
--operation mode is normal

VE2_digitize_cnt[15]_lut_out = VE2L913Q & (VE2L601 # VE2_digitize_cnt[15] & VE2L952) # !VE2L913Q & VE2_digitize_cnt[15] & VE2L952;
VE2_digitize_cnt[15] = DFFE(VE2_digitize_cnt[15]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L832 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7401 at LC3_5_Z1
--operation mode is normal

VE2L832 = VE2_digitize_cnt[12] # VE2_digitize_cnt[14] # VE2_digitize_cnt[13] # VE2_digitize_cnt[15];


--VE2_digitize_cnt[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[8] at LC8_5_Z1
--operation mode is normal

VE2_digitize_cnt[8]_lut_out = VE2_digitize_cnt[8] & (VE2L952 # VE2L29 & VE2L913Q) # !VE2_digitize_cnt[8] & VE2L29 & VE2L913Q;
VE2_digitize_cnt[8] = DFFE(VE2_digitize_cnt[8]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[10] at LC4_5_Z1
--operation mode is normal

VE2_digitize_cnt[10]_lut_out = VE2_digitize_cnt[10] & (VE2L952 # VE2L913Q & VE2L69) # !VE2_digitize_cnt[10] & VE2L913Q & VE2L69;
VE2_digitize_cnt[10] = DFFE(VE2_digitize_cnt[10]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[11] at LC5_5_Z1
--operation mode is normal

VE2_digitize_cnt[11]_lut_out = VE2L913Q & (VE2L89 # VE2_digitize_cnt[11] & VE2L952) # !VE2L913Q & VE2_digitize_cnt[11] & VE2L952;
VE2_digitize_cnt[11] = DFFE(VE2_digitize_cnt[11]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[9] at LC1_5_Z1
--operation mode is normal

VE2_digitize_cnt[9]_lut_out = VE2L952 & (VE2_digitize_cnt[9] # VE2L913Q & VE2L49) # !VE2L952 & VE2L913Q & VE2L49;
VE2_digitize_cnt[9] = DFFE(VE2_digitize_cnt[9]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L932 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7402 at LC7_5_Z1
--operation mode is normal

VE2L932 = VE2_digitize_cnt[8] # VE2_digitize_cnt[11] # VE2_digitize_cnt[10] # !VE2_digitize_cnt[9];


--VE2_digitize_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[4] at LC9_9_Z1
--operation mode is normal

VE2_digitize_cnt[4]_lut_out = VE2L48 & (VE2L913Q # VE2_digitize_cnt[4] & VE2L952) # !VE2L48 & VE2_digitize_cnt[4] & VE2L952;
VE2_digitize_cnt[4] = DFFE(VE2_digitize_cnt[4]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[5] at LC4_9_Z1
--operation mode is normal

VE2_digitize_cnt[5]_lut_out = VE2_digitize_cnt[5] & (VE2L952 # VE2L913Q & VE2L68) # !VE2_digitize_cnt[5] & VE2L913Q & VE2L68;
VE2_digitize_cnt[5] = DFFE(VE2_digitize_cnt[5]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[6] at LC8_9_Z1
--operation mode is normal

VE2_digitize_cnt[6]_lut_out = VE2L88 & (VE2L913Q # VE2_digitize_cnt[6] & VE2L952) # !VE2L88 & VE2_digitize_cnt[6] & VE2L952;
VE2_digitize_cnt[6] = DFFE(VE2_digitize_cnt[6]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[7] at LC5_9_Z1
--operation mode is normal

VE2_digitize_cnt[7]_lut_out = VE2L913Q & (VE2L09 # VE2_digitize_cnt[7] & VE2L952) # !VE2L913Q & VE2_digitize_cnt[7] & VE2L952;
VE2_digitize_cnt[7] = DFFE(VE2_digitize_cnt[7]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L042 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7403 at LC2_9_Z1
--operation mode is normal

VE2L042 = VE2_digitize_cnt[6] # VE2_digitize_cnt[4] # VE2_digitize_cnt[5] # VE2_digitize_cnt[7];


--VE2_digitize_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0] at LC9_6_K1
--operation mode is normal

VE2_digitize_cnt[0]_lut_out = VE2L713Q # VE2L712 # VE2L952 & VE2_digitize_cnt[0];
VE2_digitize_cnt[0] = DFFE(VE2_digitize_cnt[0]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[1] at LC3_4_Z1
--operation mode is normal

VE2_digitize_cnt[1]_lut_out = VE2L952 & (VE2_digitize_cnt[1] # VE2L87 & VE2L913Q) # !VE2L952 & VE2L87 & VE2L913Q;
VE2_digitize_cnt[1] = DFFE(VE2_digitize_cnt[1]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[2] at LC4_4_Z1
--operation mode is normal

VE2_digitize_cnt[2]_lut_out = VE2L08 & (VE2L913Q # VE2_digitize_cnt[2] & VE2L952) # !VE2L08 & VE2_digitize_cnt[2] & VE2L952;
VE2_digitize_cnt[2] = DFFE(VE2_digitize_cnt[2]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_digitize_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[3] at LC1_4_Z1
--operation mode is normal

VE2_digitize_cnt[3]_lut_out = VE2L952 & (VE2_digitize_cnt[3] # VE2L28 & VE2L913Q) # !VE2L952 & VE2L28 & VE2L913Q;
VE2_digitize_cnt[3] = DFFE(VE2_digitize_cnt[3]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L142 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7404 at LC2_4_Z1
--operation mode is normal

VE2L142 = VE2_digitize_cnt[2] # VE2_digitize_cnt[3] # VE2_digitize_cnt[0] # VE2_digitize_cnt[1];


--VE2L242 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7405 at LC3_3_Z1
--operation mode is normal

VE2L242 = VE2L042 # VE2L932 # VE2L832 # VE2L142;


--VE2L26 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~3 at LC8_8_K1
--operation mode is normal

VE2L26 = VE2L732 # VE2L242;


--VE2_settle_cnt[28] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[28] at LC8_15_F3
--operation mode is normal

VE2_settle_cnt[28]_lut_out = VE2L523Q & (VE2L591 # VE2_settle_cnt[28] & VE2L162) # !VE2L523Q & VE2_settle_cnt[28] & VE2L162;
VE2_settle_cnt[28] = DFFE(VE2_settle_cnt[28]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[29] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[29] at LC10_14_F3
--operation mode is normal

VE2_settle_cnt[29]_lut_out = VE2L523Q & (VE2L791 # VE2_settle_cnt[29] & VE2L162) # !VE2L523Q & VE2_settle_cnt[29] & VE2L162;
VE2_settle_cnt[29] = DFFE(VE2_settle_cnt[29]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[30] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[30] at LC8_14_F3
--operation mode is normal

VE2_settle_cnt[30]_lut_out = VE2L523Q & (VE2L991 # VE2_settle_cnt[30] & VE2L162) # !VE2L523Q & VE2_settle_cnt[30] & VE2L162;
VE2_settle_cnt[30] = DFFE(VE2_settle_cnt[30]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[31] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[31] at LC10_15_F3
--operation mode is normal

VE2_settle_cnt[31]_lut_out = VE2L523Q & (VE2L102 # VE2_settle_cnt[31] & VE2L162) # !VE2L523Q & VE2_settle_cnt[31] & VE2L162;
VE2_settle_cnt[31] = DFFE(VE2_settle_cnt[31]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L342 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7406 at LC7_15_F3
--operation mode is normal

VE2L342 = VE2_settle_cnt[30] # VE2_settle_cnt[31] # VE2_settle_cnt[29] # VE2_settle_cnt[28];


--VE2_settle_cnt[24] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[24] at LC7_12_F3
--operation mode is normal

VE2_settle_cnt[24]_lut_out = VE2_settle_cnt[24] & (VE2L162 # VE2L781 & VE2L523Q) # !VE2_settle_cnt[24] & VE2L781 & VE2L523Q;
VE2_settle_cnt[24] = DFFE(VE2_settle_cnt[24]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[25] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[25] at LC8_12_F3
--operation mode is normal

VE2_settle_cnt[25]_lut_out = VE2L523Q & (VE2L981 # VE2_settle_cnt[25] & VE2L162) # !VE2L523Q & VE2_settle_cnt[25] & VE2L162;
VE2_settle_cnt[25] = DFFE(VE2_settle_cnt[25]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[26] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[26] at LC4_14_F3
--operation mode is normal

VE2_settle_cnt[26]_lut_out = VE2L523Q & (VE2L191 # VE2_settle_cnt[26] & VE2L162) # !VE2L523Q & VE2_settle_cnt[26] & VE2L162;
VE2_settle_cnt[26] = DFFE(VE2_settle_cnt[26]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[27] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[27] at LC3_16_F3
--operation mode is normal

VE2_settle_cnt[27]_lut_out = VE2_settle_cnt[27] & (VE2L162 # VE2L523Q & VE2L391) # !VE2_settle_cnt[27] & VE2L523Q & VE2L391;
VE2_settle_cnt[27] = DFFE(VE2_settle_cnt[27]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L442 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7407 at LC5_12_F3
--operation mode is normal

VE2L442 = VE2_settle_cnt[25] # VE2_settle_cnt[27] # VE2_settle_cnt[24] # VE2_settle_cnt[26];


--VE2_settle_cnt[20] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[20] at LC2_12_F3
--operation mode is normal

VE2_settle_cnt[20]_lut_out = VE2L162 & (VE2_settle_cnt[20] # VE2L971 & VE2L523Q) # !VE2L162 & VE2L971 & VE2L523Q;
VE2_settle_cnt[20] = DFFE(VE2_settle_cnt[20]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[21] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[21] at LC1_12_F3
--operation mode is normal

VE2_settle_cnt[21]_lut_out = VE2L162 & (VE2_settle_cnt[21] # VE2L181 & VE2L523Q) # !VE2L162 & VE2L181 & VE2L523Q;
VE2_settle_cnt[21] = DFFE(VE2_settle_cnt[21]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[22] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[22] at LC10_12_F3
--operation mode is normal

VE2_settle_cnt[22]_lut_out = VE2_settle_cnt[22] & (VE2L162 # VE2L381 & VE2L523Q) # !VE2_settle_cnt[22] & VE2L381 & VE2L523Q;
VE2_settle_cnt[22] = DFFE(VE2_settle_cnt[22]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[23] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[23] at LC4_12_F3
--operation mode is normal

VE2_settle_cnt[23]_lut_out = VE2_settle_cnt[23] & (VE2L162 # VE2L581 & VE2L523Q) # !VE2_settle_cnt[23] & VE2L581 & VE2L523Q;
VE2_settle_cnt[23] = DFFE(VE2_settle_cnt[23]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L542 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7408 at LC9_12_F3
--operation mode is normal

VE2L542 = VE2_settle_cnt[22] # VE2_settle_cnt[21] # VE2_settle_cnt[23] # VE2_settle_cnt[20];


--VE2_settle_cnt[16] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[16] at LC7_14_F3
--operation mode is normal

VE2_settle_cnt[16]_lut_out = VE2_settle_cnt[16] & (VE2L162 # VE2L523Q & VE2L171) # !VE2_settle_cnt[16] & VE2L523Q & VE2L171;
VE2_settle_cnt[16] = DFFE(VE2_settle_cnt[16]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[17] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[17] at LC9_14_F3
--operation mode is normal

VE2_settle_cnt[17]_lut_out = VE2L162 & (VE2_settle_cnt[17] # VE2L371 & VE2L523Q) # !VE2L162 & VE2L371 & VE2L523Q;
VE2_settle_cnt[17] = DFFE(VE2_settle_cnt[17]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[18] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[18] at LC5_14_F3
--operation mode is normal

VE2_settle_cnt[18]_lut_out = VE2_settle_cnt[18] & (VE2L162 # VE2L523Q & VE2L571) # !VE2_settle_cnt[18] & VE2L523Q & VE2L571;
VE2_settle_cnt[18] = DFFE(VE2_settle_cnt[18]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[19] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[19] at LC6_14_F3
--operation mode is normal

VE2_settle_cnt[19]_lut_out = VE2L771 & (VE2L523Q # VE2_settle_cnt[19] & VE2L162) # !VE2L771 & VE2_settle_cnt[19] & VE2L162;
VE2_settle_cnt[19] = DFFE(VE2_settle_cnt[19]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L642 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7409 at LC2_14_F3
--operation mode is normal

VE2L642 = VE2_settle_cnt[18] # VE2_settle_cnt[17] # VE2_settle_cnt[16] # VE2_settle_cnt[19];


--VE2L742 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7410 at LC4_2_F3
--operation mode is normal

VE2L742 = VE2L642 # VE2L342 # VE2L442 # VE2L542;


--VE2_settle_cnt[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[12] at LC2_10_F3
--operation mode is normal

VE2_settle_cnt[12]_lut_out = VE2L523Q & (VE2L361 # VE2_settle_cnt[12] & VE2L162) # !VE2L523Q & VE2_settle_cnt[12] & VE2L162;
VE2_settle_cnt[12] = DFFE(VE2_settle_cnt[12]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[13] at LC3_10_F3
--operation mode is normal

VE2_settle_cnt[13]_lut_out = VE2L162 & (VE2_settle_cnt[13] # VE2L561 & VE2L523Q) # !VE2L162 & VE2L561 & VE2L523Q;
VE2_settle_cnt[13] = DFFE(VE2_settle_cnt[13]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[14] at LC5_10_F3
--operation mode is normal

VE2_settle_cnt[14]_lut_out = VE2L162 & (VE2_settle_cnt[14] # VE2L523Q & VE2L761) # !VE2L162 & VE2L523Q & VE2L761;
VE2_settle_cnt[14] = DFFE(VE2_settle_cnt[14]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[15] at LC6_10_F3
--operation mode is normal

VE2_settle_cnt[15]_lut_out = VE2L523Q & (VE2L961 # VE2_settle_cnt[15] & VE2L162) # !VE2L523Q & VE2_settle_cnt[15] & VE2L162;
VE2_settle_cnt[15] = DFFE(VE2_settle_cnt[15]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L842 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7411 at LC10_10_F3
--operation mode is normal

VE2L842 = VE2_settle_cnt[12] # VE2_settle_cnt[13] # VE2_settle_cnt[15] # VE2_settle_cnt[14];


--VE2_settle_cnt[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[8] at LC5_16_F3
--operation mode is normal

VE2_settle_cnt[8]_lut_out = VE2L551 & (VE2L523Q # VE2_settle_cnt[8] & VE2L162) # !VE2L551 & VE2_settle_cnt[8] & VE2L162;
VE2_settle_cnt[8] = DFFE(VE2_settle_cnt[8]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[9] at LC7_1_F3
--operation mode is normal

VE2_settle_cnt[9]_lut_out = VE2_settle_cnt[9] & (VE2L162 # VE2L751 & VE2L523Q) # !VE2_settle_cnt[9] & VE2L751 & VE2L523Q;
VE2_settle_cnt[9] = DFFE(VE2_settle_cnt[9]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[10] at LC6_12_F3
--operation mode is normal

VE2_settle_cnt[10]_lut_out = VE2_settle_cnt[10] & (VE2L162 # VE2L523Q & VE2L951) # !VE2_settle_cnt[10] & VE2L523Q & VE2L951;
VE2_settle_cnt[10] = DFFE(VE2_settle_cnt[10]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[11] at LC8_1_F3
--operation mode is normal

VE2_settle_cnt[11]_lut_out = VE2L523Q & (VE2L161 # VE2_settle_cnt[11] & VE2L162) # !VE2L523Q & VE2_settle_cnt[11] & VE2L162;
VE2_settle_cnt[11] = DFFE(VE2_settle_cnt[11]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L942 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7412 at LC3_1_F3
--operation mode is normal

VE2L942 = VE2_settle_cnt[9] # VE2_settle_cnt[10] # VE2_settle_cnt[11] # VE2_settle_cnt[8];


--VE2_settle_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[4] at LC8_10_F3
--operation mode is normal

VE2_settle_cnt[4]_lut_out = VE2_settle_cnt[4] & (VE2L162 # VE2L523Q & VE2L741) # !VE2_settle_cnt[4] & VE2L523Q & VE2L741;
VE2_settle_cnt[4] = DFFE(VE2_settle_cnt[4]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[5] at LC7_10_F3
--operation mode is normal

VE2_settle_cnt[5]_lut_out = VE2_settle_cnt[5] & (VE2L162 # VE2L523Q & VE2L941) # !VE2_settle_cnt[5] & VE2L523Q & VE2L941;
VE2_settle_cnt[5] = DFFE(VE2_settle_cnt[5]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[6] at LC4_10_F3
--operation mode is normal

VE2_settle_cnt[6]_lut_out = VE2L151 & (VE2L523Q # VE2_settle_cnt[6] & VE2L162) # !VE2L151 & VE2_settle_cnt[6] & VE2L162;
VE2_settle_cnt[6] = DFFE(VE2_settle_cnt[6]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[7] at LC9_10_F3
--operation mode is normal

VE2_settle_cnt[7]_lut_out = VE2L351 & (VE2L523Q # VE2_settle_cnt[7] & VE2L162) # !VE2L351 & VE2_settle_cnt[7] & VE2L162;
VE2_settle_cnt[7] = DFFE(VE2_settle_cnt[7]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L052 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7413 at LC4_9_F3
--operation mode is normal

VE2L052 = VE2_settle_cnt[6] # VE2_settle_cnt[4] # VE2_settle_cnt[5] # !VE2_settle_cnt[7];


--VE2_settle_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0] at LC1_10_F3
--operation mode is normal

VE2_settle_cnt[0]_lut_out = VE2_settle_cnt[0] & (VE2L162 # VE2L523Q & VE2L931) # !VE2_settle_cnt[0] & VE2L523Q & VE2L931;
VE2_settle_cnt[0] = DFFE(VE2_settle_cnt[0]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[1] at LC3_9_F3
--operation mode is normal

VE2_settle_cnt[1]_lut_out = VE2L141 & (VE2L523Q # VE2_settle_cnt[1] & VE2L162) # !VE2L141 & VE2_settle_cnt[1] & VE2L162;
VE2_settle_cnt[1] = DFFE(VE2_settle_cnt[1]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[2] at LC5_8_F3
--operation mode is normal

VE2_settle_cnt[2]_lut_out = VE2L162 & (VE2_settle_cnt[2] # VE2L523Q & VE2L341) # !VE2L162 & VE2L523Q & VE2L341;
VE2_settle_cnt[2] = DFFE(VE2_settle_cnt[2]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_settle_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[3] at LC3_8_F3
--operation mode is normal

VE2_settle_cnt[3]_lut_out = VE2L162 & (VE2_settle_cnt[3] # VE2L523Q & VE2L541) # !VE2L162 & VE2L523Q & VE2L541;
VE2_settle_cnt[3] = DFFE(VE2_settle_cnt[3]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L152 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7414 at LC2_9_F3
--operation mode is normal

VE2L152 = VE2_settle_cnt[3] # VE2_settle_cnt[0] # VE2_settle_cnt[2] # VE2_settle_cnt[1];


--VE2L252 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7415 at LC10_1_F3
--operation mode is normal

VE2L252 = VE2L052 # VE2L152 # VE2L842 # VE2L942;


--VE2L16 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~0 at LC5_1_F3
--operation mode is normal

VE2L16 = VE2L742 # VE2L252;


--SE2_enable is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|enable at LC3_11_K2
--operation mode is normal

SE2_enable_lut_out = SE2_enable & (SE2L76Q # SE2L96Q) # !SE2L56Q;
SE2_enable = DFFE(SE2_enable_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L352 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7416 at LC3_16_K2
--operation mode is normal

VE2L352 = !K1_DAQ_ctrl_local.DAQ_mode[1] & ME1_ATWDTrigger_B_sig & !K1_DAQ_ctrl_local.DAQ_mode[0] & SE2_enable;


--VE2_overflow is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|overflow at LC3_10_L1
--operation mode is normal

VE2_overflow_lut_out = !VE2L913Q & (VE2_overflow # VE2L31Q & VE2L06);
VE2_overflow = DFFE(VE2_overflow_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L95 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i97~133 at LC3_12_K1
--operation mode is normal

VE2L95 = K1_DAQ_ctrl_local.ATWD_mode[0] & VE2_channel[0] & VE2_channel[1] # !K1_DAQ_ctrl_local.ATWD_mode[0] & (!VE2_channel[0] & VE2_channel[1] # !VE2_overflow);


--VE2L57 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~598 at LC1_12_K1
--operation mode is normal

VE2L57 = !K1_DAQ_ctrl_local.ATWD_mode[1] & VE2L423Q & VE2L95;


--VE2_readout_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[7] at LC2_16_K1
--operation mode is normal

VE2_readout_cnt[7]_lut_out = VE2L96 # VE2L223Q & VE2L612 # !VE2L852;
VE2_readout_cnt[7] = DFFE(VE2_readout_cnt[7]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_readout_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[4] at LC8_16_K1
--operation mode is normal

VE2_readout_cnt[4]_lut_out = VE2L27 # VE2L223Q & VE2L012 # !VE2L852;
VE2_readout_cnt[4] = DFFE(VE2_readout_cnt[4]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_readout_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[5] at LC10_16_K1
--operation mode is normal

VE2_readout_cnt[5]_lut_out = VE2L17 # VE2L223Q & VE2L212 # !VE2L852;
VE2_readout_cnt[5] = DFFE(VE2_readout_cnt[5]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_readout_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[6] at LC4_16_K1
--operation mode is normal

VE2_readout_cnt[6]_lut_out = VE2L07 # VE2L223Q & VE2L412 # !VE2L852;
VE2_readout_cnt[6] = DFFE(VE2_readout_cnt[6]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L452 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7418 at LC2_15_K1
--operation mode is normal

VE2L452 = VE2_readout_cnt[7] # !VE2_readout_cnt[6] # !VE2_readout_cnt[4] # !VE2_readout_cnt[5];


--VE2_readout_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0] at LC6_16_K1
--operation mode is normal

VE2_readout_cnt[0]_lut_out = VE2L262 # VE2_readout_cnt[0] & (VE2L623Q # !VE2L762);
VE2_readout_cnt[0] = DFFE(VE2_readout_cnt[0]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_readout_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[1] at LC7_14_K1
--operation mode is normal

VE2_readout_cnt[1]_lut_out = VE2L362 # VE2_readout_cnt[1] & (VE2L623Q # !VE2L762);
VE2_readout_cnt[1] = DFFE(VE2_readout_cnt[1]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_readout_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[2] at LC8_14_K1
--operation mode is normal

VE2_readout_cnt[2]_lut_out = VE2L47 # VE2L223Q & VE2L602 # !VE2L852;
VE2_readout_cnt[2] = DFFE(VE2_readout_cnt[2]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2_readout_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[3] at LC9_14_K1
--operation mode is normal

VE2_readout_cnt[3]_lut_out = VE2L37 # VE2L223Q & VE2L802 # !VE2L852;
VE2_readout_cnt[3] = DFFE(VE2_readout_cnt[3]_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L552 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7419 at LC5_14_K1
--operation mode is normal

VE2L552 = !VE2_readout_cnt[2] # !VE2_readout_cnt[0] # !VE2_readout_cnt[1] # !VE2_readout_cnt[3];


--VE2L76 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~539 at LC4_13_K1
--operation mode is normal

VE2L76 = VE2L323Q & (VE2L452 # VE2L552);


--VE2L86 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~560 at LC2_11_K1
--operation mode is normal

VE2L86 = VE2_counterclk_high & (VE2L813Q # !VE2L722 # !VE2L122);


--VE2L652 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7420 at LC5_6_K1
--operation mode is normal

VE2L652 = VE2L713Q # VE2L423Q # VE2L613Q # !VE1L413Q;


--VE2L752 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7421 at LC9_13_K1
--operation mode is normal

VE2L752 = !VE2L623Q & !VE2L123Q & !VE2L223Q & VE2L722;


--K1_i936 is slaveregister:inst_slaveregister|i936 at LC5_9_P3
--operation mode is normal

K1_i936 = K1_i908 # BF1L53Q # BF1L63Q # K1L202;


--K1L49 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~0 at LC1_9_P3
--operation mode is normal

K1L49 = !K1_i936 & K1L787 & K1L887 & K1_i431;


--C1L84 is calibration_sources:inst_calibration_sources|i322~54 at LC6_8_Z2
--operation mode is normal

C1L84 = !V7_sload_path[4] & !V7_sload_path[3];


--C1L94 is calibration_sources:inst_calibration_sources|i322~55 at LC8_8_Z2
--operation mode is normal

C1L94 = V7_sload_path[2] & V7_sload_path[3] & V7_sload_path[1] & V7_sload_path[4];


--C1L05 is calibration_sources:inst_calibration_sources|i322~56 at LC10_8_Z2
--operation mode is normal

C1L05 = !C1L94 & (V7_sload_path[2] # !C1L74 # !C1L84);


--C1L15 is calibration_sources:inst_calibration_sources|i329~138 at LC2_10_Z2
--operation mode is normal

C1L15 = K1_CS_ctrl_local.CS_enable[2] # K1_CS_ctrl_local.CS_enable[3];


--C1L25 is calibration_sources:inst_calibration_sources|i329~139 at LC6_9_Z2
--operation mode is normal

C1L25 = !C1L05 & (!K1_CS_ctrl_local.CS_enable[1] & !C1L15 # !C1_now_action);


--MB31_q[7] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[7] at EC8_1_R4
MB31_q[7]_data_in = MF1_MASTERHWDATA[7];
MB31_q[7]_write_enable = K1L537;
MB31_q[7]_clock_0 = GLOBAL(AF1_outclock0);
MB31_q[7]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q);
MB31_q[7]_read_address = RD_ADDR(V5_q[0], V5_q[1], V5_q[2], V5_q[3], V5_q[4], V5_q[5], V5_q[6], V5_q[7]);
MB31_q[7] = MEMORY_SEGMENT(MB31_q[7]_data_in, MB31_q[7]_write_enable, MB31_q[7]_clock_0, , , , , , VCC, MB31_q[7]_write_address, MB31_q[7]_read_address);


--C1L55 is calibration_sources:inst_calibration_sources|i365~112 at LC3_14_R4
--operation mode is normal

C1L55 = C1L02Q # !C1_i474;


--C1L87 is calibration_sources:inst_calibration_sources|i~462 at LC9_11_R4
--operation mode is normal

C1L87 = !V5_q[7] # !V5_q[6];


--C1L97 is calibration_sources:inst_calibration_sources|i~463 at LC4_10_R4
--operation mode is normal

C1L97 = !V5_q[3] # !V5_q[1] # !V5_q[0] # !V5_q[2];


--C1L57 is calibration_sources:inst_calibration_sources|i~94 at LC6_7_R2
--operation mode is normal

C1L57 = C1L87 # C1L97 # !V5_q[5] # !V5_q[4];

--C1L58 is calibration_sources:inst_calibration_sources|i~481 at LC6_7_R2
--operation mode is normal

C1L58 = C1L87 # C1L97 # !V5_q[5] # !V5_q[4];


--C1_fe_R2R is calibration_sources:inst_calibration_sources|fe_R2R at LC3_7_R2
--operation mode is normal

C1_fe_R2R_lut_out = C1L57 & (C1_fe_R2R # C1_now_action & K1_CS_ctrl_local.CS_enable[4]);
C1_fe_R2R = DFFE(C1_fe_R2R_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--C1L45 is calibration_sources:inst_calibration_sources|i360~50 at LC9_7_R2
--operation mode is normal

C1L45 = C1_fe_R2R # C1_now_action & K1_CS_ctrl_local.CS_enable[4];


--MB31_q[6] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[6] at EC7_1_R4
MB31_q[6]_data_in = MF1_MASTERHWDATA[6];
MB31_q[6]_write_enable = K1L537;
MB31_q[6]_clock_0 = GLOBAL(AF1_outclock0);
MB31_q[6]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q);
MB31_q[6]_read_address = RD_ADDR(V5_q[0], V5_q[1], V5_q[2], V5_q[3], V5_q[4], V5_q[5], V5_q[6], V5_q[7]);
MB31_q[6] = MEMORY_SEGMENT(MB31_q[6]_data_in, MB31_q[6]_write_enable, MB31_q[6]_clock_0, , , , , , VCC, MB31_q[6]_write_address, MB31_q[6]_read_address);


--C1L65 is calibration_sources:inst_calibration_sources|i367~112 at LC4_15_R4
--operation mode is normal

C1L65 = C1L91Q # !C1_i474;


--MB31_q[5] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[5] at EC1_1_R4
MB31_q[5]_data_in = MF1_MASTERHWDATA[5];
MB31_q[5]_write_enable = K1L537;
MB31_q[5]_clock_0 = GLOBAL(AF1_outclock0);
MB31_q[5]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q);
MB31_q[5]_read_address = RD_ADDR(V5_q[0], V5_q[1], V5_q[2], V5_q[3], V5_q[4], V5_q[5], V5_q[6], V5_q[7]);
MB31_q[5] = MEMORY_SEGMENT(MB31_q[5]_data_in, MB31_q[5]_write_enable, MB31_q[5]_clock_0, , , , , , VCC, MB31_q[5]_write_address, MB31_q[5]_read_address);


--C1L75 is calibration_sources:inst_calibration_sources|i369~112 at LC3_16_R4
--operation mode is normal

C1L75 = C1L81Q # !C1_i474;


--MB31_q[4] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[4] at EC4_1_R4
MB31_q[4]_data_in = MF1_MASTERHWDATA[4];
MB31_q[4]_write_enable = K1L537;
MB31_q[4]_clock_0 = GLOBAL(AF1_outclock0);
MB31_q[4]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q);
MB31_q[4]_read_address = RD_ADDR(V5_q[0], V5_q[1], V5_q[2], V5_q[3], V5_q[4], V5_q[5], V5_q[6], V5_q[7]);
MB31_q[4] = MEMORY_SEGMENT(MB31_q[4]_data_in, MB31_q[4]_write_enable, MB31_q[4]_clock_0, , , , , , VCC, MB31_q[4]_write_address, MB31_q[4]_read_address);


--C1L85 is calibration_sources:inst_calibration_sources|i371~112 at LC6_14_R4
--operation mode is normal

C1L85 = C1L71Q # !C1_i474;


--MB31_q[3] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[3] at EC6_1_R4
MB31_q[3]_data_in = MF1_MASTERHWDATA[3];
MB31_q[3]_write_enable = K1L537;
MB31_q[3]_clock_0 = GLOBAL(AF1_outclock0);
MB31_q[3]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q);
MB31_q[3]_read_address = RD_ADDR(V5_q[0], V5_q[1], V5_q[2], V5_q[3], V5_q[4], V5_q[5], V5_q[6], V5_q[7]);
MB31_q[3] = MEMORY_SEGMENT(MB31_q[3]_data_in, MB31_q[3]_write_enable, MB31_q[3]_clock_0, , , , , , VCC, MB31_q[3]_write_address, MB31_q[3]_read_address);


--C1L95 is calibration_sources:inst_calibration_sources|i377~112 at LC3_5_R4
--operation mode is normal

C1L95 = C1L61Q # !C1_i474;


--MB31_q[2] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[2] at EC3_1_R4
MB31_q[2]_data_in = MF1_MASTERHWDATA[2];
MB31_q[2]_write_enable = K1L537;
MB31_q[2]_clock_0 = GLOBAL(AF1_outclock0);
MB31_q[2]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q);
MB31_q[2]_read_address = RD_ADDR(V5_q[0], V5_q[1], V5_q[2], V5_q[3], V5_q[4], V5_q[5], V5_q[6], V5_q[7]);
MB31_q[2] = MEMORY_SEGMENT(MB31_q[2]_data_in, MB31_q[2]_write_enable, MB31_q[2]_clock_0, , , , , , VCC, MB31_q[2]_write_address, MB31_q[2]_read_address);


--C1L06 is calibration_sources:inst_calibration_sources|i379~112 at LC8_5_R4
--operation mode is normal

C1L06 = C1L51Q # !C1_i474;


--MB31_q[1] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[1] at EC5_1_R4
MB31_q[1]_data_in = MF1_MASTERHWDATA[1];
MB31_q[1]_write_enable = K1L537;
MB31_q[1]_clock_0 = GLOBAL(AF1_outclock0);
MB31_q[1]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q);
MB31_q[1]_read_address = RD_ADDR(V5_q[0], V5_q[1], V5_q[2], V5_q[3], V5_q[4], V5_q[5], V5_q[6], V5_q[7]);
MB31_q[1] = MEMORY_SEGMENT(MB31_q[1]_data_in, MB31_q[1]_write_enable, MB31_q[1]_clock_0, , , , , , VCC, MB31_q[1]_write_address, MB31_q[1]_read_address);


--C1L16 is calibration_sources:inst_calibration_sources|i381~112 at LC5_5_R4
--operation mode is normal

C1L16 = C1L41Q # !C1_i474;


--MB31_q[0] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[0] at EC2_1_R4
MB31_q[0]_data_in = MF1_MASTERHWDATA[0];
MB31_q[0]_write_enable = K1L537;
MB31_q[0]_clock_0 = GLOBAL(AF1_outclock0);
MB31_q[0]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q);
MB31_q[0]_read_address = RD_ADDR(V5_q[0], V5_q[1], V5_q[2], V5_q[3], V5_q[4], V5_q[5], V5_q[6], V5_q[7]);
MB31_q[0] = MEMORY_SEGMENT(MB31_q[0]_data_in, MB31_q[0]_write_enable, MB31_q[0]_clock_0, , , , , , VCC, MB31_q[0]_write_address, MB31_q[0]_read_address);


--C1L26 is calibration_sources:inst_calibration_sources|i383~112 at LC6_16_R4
--operation mode is normal

C1L26 = C1L31Q # !C1_i474;


--HC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~39 at LC9_9_G4
--operation mode is normal

HC1L31 = !V8_sload_path[1] & V8_sload_path[0];


--HC1_rxcteq5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5 at LC3_8_G4
--operation mode is normal

HC1_rxcteq5 = !V8_sload_path[4] & !V8_sload_path[3] & HC1L31 & V8_sload_path[2];


--HC1L12Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~31 at LC3_7_G4
--operation mode is normal

HC1L12Q_lut_out = !HC1_rxcteq5 & (HC1L12Q # PC1L62Q & HC1L52Q);
HC1L12Q = DFFE(HC1L12Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--PC1L62Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|one~reg at LC6_8_K4
--operation mode is normal

PC1L62Q_lut_out = PC1L3 & !V01_sload_path[2] & PC1L03Q;
PC1L62Q = DFFE(PC1L62Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--HC1L52Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~37 at LC8_8_G4
--operation mode is normal

HC1L52Q_lut_out = HC1L81 # HC1L82Q & V9_sload_path[3] & HC1_rxcteq9;
HC1L52Q = DFFE(HC1L52Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--PB1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|rec_ena~64 at LC2_5_E3
--operation mode is normal

PB1L82 = !PB1_CRES_WAIT & !PB1_CMD_WAIT;


--PB1_DRREQ_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|DRREQ_WT at LC1_5_E3
--operation mode is normal

PB1_DRREQ_WT_lut_out = !SB1L81Q & (PB1L52 # PB1_SND_PULSE & SB1L61Q);
PB1_DRREQ_WT = DFFE(PB1_DRREQ_WT_lut_out, GLOBAL(AF1_outclock0), , , );


--PB1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|rec_ena~0 at LC6_4_E3
--operation mode is normal

PB1L72 = PB1L82 & !PB1_DRREQ_WT & !PB1_REC_WT & !PB1_REC_PULSE;


--XB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~11 at LC10_10_A4
--operation mode is normal

XB1L5 = AC1_DCMD_SEQ1 & HC1L01Q;


--AC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|_~166 at LC4_8_A4
--operation mode is normal

AC1L2 = !HC1L92Q & !HC1L11Q;


--XB1L21Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~reg at LC6_8_A4
--operation mode is normal

XB1L21Q_lut_out = VCC;
XB1L21Q = DFFE(XB1L21Q_lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , XB1L11);


--AC1_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|IDLE at LC3_8_A4
--operation mode is normal

AC1_IDLE_lut_out = !AC1L82 & (CC1L7 # !HC1L11Q # !AC1L92);
AC1_IDLE = DFFE(AC1_IDLE_lut_out, GLOBAL(AF1_outclock0), !SB1L81Q, , );


--AC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|_~167 at LC9_9_A4
--operation mode is normal

AC1L3 = !AC1_IDLE & XB1L21Q;


--AC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~176 at LC3_9_A4
--operation mode is normal

AC1L5 = !HC1L11Q & AC1_BYTE0 & (!HC1L01Q # !AC1_DAT_MSG);


--AC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~177 at LC6_9_A4
--operation mode is normal

AC1L6 = AC1_BYTE3 # XB1L21Q & AC1_DCMD_SEQ1;


--HC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~40 at LC10_9_G4
--operation mode is normal

HC1L41 = !V8_sload_path[1] & !V8_sload_path[4] & !V8_sload_path[3] & V8_sload_path[0];


--HC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~878 at LC5_8_G4
--operation mode is normal

HC1L1 = HC1L52Q & HC1L41 & !PC1L62Q & V8_sload_path[2];


--HC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~879 at LC10_13_A4
--operation mode is normal

HC1L2 = !CB5_dffs[2] & CB5_dffs[7] & CB5_dffs[0];


--HC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~880 at LC5_1_A4
--operation mode is normal

HC1L3 = CB5_dffs[5] & CB5_dffs[6] & CB5_dffs[1] & !CB5_dffs[4];


--AC1_LEN0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|LEN0 at LC3_16_A4
--operation mode is normal

AC1_LEN0_lut_out = !HC1L92Q & (AC1_START # !HC1L01Q & AC1_LEN0);
AC1_LEN0 = DFFE(AC1_LEN0_lut_out, GLOBAL(AF1_outclock0), , , );


--AC1_STF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT at LC9_8_A4
--operation mode is normal

AC1_STF_WAIT_lut_out = AC1L83 & !HC1L92Q;
AC1_STF_WAIT = DFFE(AC1_STF_WAIT_lut_out, GLOBAL(AF1_outclock0), , , );


--AC1_START is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|START at LC6_16_A4
--operation mode is normal

AC1_START_lut_out = HC1L92Q;
AC1_START = DFFE(AC1_START_lut_out, GLOBAL(AF1_outclock0), , , );


--AC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0a~12 at LC4_15_A4
--operation mode is normal

AC1L01 = AC1_LEN0 # AC1_START # AC1_STF_WAIT # AC1_BYTE0;


--HC1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~reg at LC6_5_A4
--operation mode is normal

HC1L9Q_lut_out = AC1L2 & !HC1L8 & (HC1L9Q # PC1L62Q);
HC1L9Q = DFFE(HC1L9Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--HC1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shen~reg at LC5_7_G4
--operation mode is normal

HC1L02Q_lut_out = HC1_rxcteq5 & (HC1L32Q # HC1L72Q);
HC1L02Q = DFFE(HC1L02Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--HC1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shd~reg at LC8_7_G4
--operation mode is normal

HC1L91Q_lut_out = HC1_rxcteq5 & (HC1L72Q # HC1L32Q & PC1L62Q);
HC1L91Q = DFFE(HC1L91Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--AC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR~50 at LC1_6_A4
--operation mode is normal

AC1L51 = CC1L21 # CC1L71 # !AC1_BYTE0;


--WD1_BYT3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT3 at LC2_9_M3
--operation mode is normal

WD1_BYT3_lut_out = WD1_BYT2;
WD1_BYT3 = DFFE(WD1_BYT3_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , BE1L9Q);


--WD1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~2 at LC4_12_M3
--operation mode is normal

WD1L35 = WD1_BYT3 & BE1L9Q;


--LE1L215Q is daq:inst_daq|mem_interface:inst_mem_interface|state~27 at LC7_1_H2
--operation mode is normal

LE1L215Q_lut_out = LE1L454 # LE1L215Q & (LE1L583 # !LE1L5);
LE1L215Q = DFFE(LE1L215Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L044 is daq:inst_daq|mem_interface:inst_mem_interface|i~5380 at LC7_5_H2
--operation mode is normal

LE1L044 = !LE1L43 & LE1L215Q & !LE1L53;


--LE1_rdaddr[2] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[2] at LC2_6_J2
--operation mode is normal

LE1_rdaddr[2]_lut_out = LE1_rdaddr[2] & (LE1L754 # LE1L493 & LE1L064) # !LE1_rdaddr[2] & LE1L493 & LE1L064;
LE1_rdaddr[2] = DFFE(LE1_rdaddr[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1_rdaddr[8] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[8] at LC3_6_J2
--operation mode is normal

LE1_rdaddr[8]_lut_out = LE1_rdaddr[8] & (LE1L754 # LE1L604 & LE1L064) # !LE1_rdaddr[8] & LE1L604 & LE1L064;
LE1_rdaddr[8] = DFFE(LE1_rdaddr[8]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1_rdaddr[7] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[7] at LC3_5_J2
--operation mode is normal

LE1_rdaddr[7]_lut_out = LE1_rdaddr[7] & (LE1L754 # LE1L064 & LE1L404) # !LE1_rdaddr[7] & LE1L064 & LE1L404;
LE1_rdaddr[7] = DFFE(LE1_rdaddr[7]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L144 is daq:inst_daq|mem_interface:inst_mem_interface|i~5381 at LC8_5_J2
--operation mode is normal

LE1L144 = LE1_rdaddr[2] # !LE1_rdaddr[8] # !LE1_rdaddr[7];


--LE1_rdaddr[4] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[4] at LC7_5_J2
--operation mode is normal

LE1_rdaddr[4]_lut_out = LE1_rdaddr[4] & (LE1L754 # LE1L064 & LE1L893) # !LE1_rdaddr[4] & LE1L064 & LE1L893;
LE1_rdaddr[4] = DFFE(LE1_rdaddr[4]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1_rdaddr[3] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[3] at LC9_5_J2
--operation mode is normal

LE1_rdaddr[3]_lut_out = LE1_rdaddr[3] & (LE1L754 # LE1L064 & LE1L693) # !LE1_rdaddr[3] & LE1L064 & LE1L693;
LE1_rdaddr[3] = DFFE(LE1_rdaddr[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1_rdaddr[1] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[1] at LC1_6_J2
--operation mode is normal

LE1_rdaddr[1]_lut_out = LE1L293 & (LE1L064 # LE1_rdaddr[1] & LE1L754) # !LE1L293 & LE1_rdaddr[1] & LE1L754;
LE1_rdaddr[1] = DFFE(LE1_rdaddr[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1_rdaddr[0] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[0] at LC10_5_J2
--operation mode is normal

LE1_rdaddr[0]_lut_out = LE1L093 & (LE1L064 # LE1_rdaddr[0] & LE1L754) # !LE1L093 & LE1_rdaddr[0] & LE1L754;
LE1_rdaddr[0] = DFFE(LE1_rdaddr[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L7 is daq:inst_daq|mem_interface:inst_mem_interface|i298~171 at LC5_5_J2
--operation mode is normal

LE1L7 = LE1_rdaddr[1] & LE1_rdaddr[4] & LE1_rdaddr[0] & LE1_rdaddr[3];


--LE1_rdaddr[5] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[5] at LC6_6_J2
--operation mode is normal

LE1_rdaddr[5]_lut_out = LE1L004 & (LE1L064 # LE1_rdaddr[5] & LE1L754) # !LE1L004 & LE1_rdaddr[5] & LE1L754;
LE1_rdaddr[5] = DFFE(LE1_rdaddr[5]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1_rdaddr[6] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[6] at LC6_5_J2
--operation mode is normal

LE1_rdaddr[6]_lut_out = LE1L204 & (LE1L064 # LE1_rdaddr[6] & LE1L754) # !LE1L204 & LE1_rdaddr[6] & LE1L754;
LE1_rdaddr[6] = DFFE(LE1_rdaddr[6]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L683 is daq:inst_daq|mem_interface:inst_mem_interface|i~9 at LC3_2_J2
--operation mode is normal

LE1L683 = LE1L144 # !LE1_rdaddr[5] # !LE1L7 # !LE1_rdaddr[6];


--LE1L583 is daq:inst_daq|mem_interface:inst_mem_interface|i~1 at LC5_2_J2
--operation mode is normal

LE1L583 = !LE1L7 # !LE1_rdaddr[5] # !LE1_rdaddr[2] # !LE1_rdaddr[6];


--LE1L244 is daq:inst_daq|mem_interface:inst_mem_interface|i~5382 at LC3_4_J2
--operation mode is normal

LE1L244 = LE1L583 & !LE1L683 & LE1L615Q # !LE1L583 & (LE1L044 # !LE1L683 & LE1L615Q);


--LE1L115Q is daq:inst_daq|mem_interface:inst_mem_interface|state~26 at LC10_9_A2
--operation mode is normal

LE1L115Q_lut_out = LE1L015Q & (LE1L115Q # MF1_SLAVEHREADYO) # !LE1L015Q & LE1L115Q & !MF1_SLAVEHREADYO;
LE1L115Q = DFFE(LE1L115Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L344 is daq:inst_daq|mem_interface:inst_mem_interface|i~5383 at LC7_7_H2
--operation mode is normal

LE1L344 = LE1L115Q & !LE1L73 & !LE1L83 & MF1_SLAVEHREADYO;


--LE1L815Q is daq:inst_daq|mem_interface:inst_mem_interface|state~34 at LC4_3_H2
--operation mode is normal

LE1L815Q_lut_out = LE1L715Q # LE1L983 # LE1L515Q & !LE1L164;
LE1L815Q = DFFE(LE1L815Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L015Q is daq:inst_daq|mem_interface:inst_mem_interface|state~25 at LC4_4_J2
--operation mode is normal

LE1L015Q_lut_out = LE1L905Q & (LE1L015Q # MF1_SLAVEHREADYO) # !LE1L905Q & LE1L015Q & !MF1_SLAVEHREADYO;
LE1L015Q = DFFE(LE1L015Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L905Q is daq:inst_daq|mem_interface:inst_mem_interface|state~24 at LC7_9_A2
--operation mode is normal

LE1L905Q_lut_out = LE1L905Q & (LE1L805Q # !MF1_SLAVEHREADYO) # !LE1L905Q & LE1L805Q & MF1_SLAVEHREADYO;
LE1L905Q = DFFE(LE1L905Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L605Q is daq:inst_daq|mem_interface:inst_mem_interface|state~21 at LC3_7_K2
--operation mode is normal

LE1L605Q_lut_out = !LE1L505Q & (!LE1L4 # !LE1L84);
LE1L605Q = DFFE(LE1L605Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L805Q is daq:inst_daq|mem_interface:inst_mem_interface|state~23 at LC9_13_H2
--operation mode is normal

LE1L805Q_lut_out = LE1L705Q & (LE1L364 # LE1L805Q & !MF1_SLAVEHREADYO) # !LE1L705Q & LE1L805Q & !MF1_SLAVEHREADYO;
LE1L805Q = DFFE(LE1L805Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L515Q is daq:inst_daq|mem_interface:inst_mem_interface|state~30 at LC8_3_H2
--operation mode is normal

LE1L515Q_lut_out = LE1L415Q # !LE1L51 & LE1L515Q & LE1L164;
LE1L515Q = DFFE(LE1L515Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L444 is daq:inst_daq|mem_interface:inst_mem_interface|i~5384 at LC5_15_J2
--operation mode is normal

LE1L444 = !LE1L805Q & !LE1L905Q & !LE1L515Q & !LE1L605Q;


--LE1L315Q is daq:inst_daq|mem_interface:inst_mem_interface|state~28 at LC5_4_H2
--operation mode is normal

LE1L315Q_lut_out = LE1L883 # LE1L315Q & (JE1L281Q # !LE1L9);
LE1L315Q = DFFE(LE1L315Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L544 is daq:inst_daq|mem_interface:inst_mem_interface|i~5385 at LC7_4_J2
--operation mode is normal

LE1L544 = !LE1L315Q & !LE1L115Q;


--LE1L644 is daq:inst_daq|mem_interface:inst_mem_interface|i~5386 at LC6_4_J2
--operation mode is normal

LE1L644 = LE1L1Q & (LE1L015Q # !LE1L444 # !LE1L544);


--LE1L715Q is daq:inst_daq|mem_interface:inst_mem_interface|state~33 at LC9_2_J2
--operation mode is normal

LE1L715Q_lut_out = !LE1L683 & LE1L615Q & !JE1L281Q;
LE1L715Q = DFFE(LE1L715Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L415Q is daq:inst_daq|mem_interface:inst_mem_interface|state~29 at LC9_3_H2
--operation mode is normal

LE1L415Q_lut_out = LE1L464 # !JE1L281Q & LE1L9 & LE1L315Q;
LE1L415Q = DFFE(LE1L415Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L744 is daq:inst_daq|mem_interface:inst_mem_interface|i~5387 at LC3_7_Y2
--operation mode is normal

LE1L744 = !LE1L715Q & !LE1L415Q;


--LE1L844 is daq:inst_daq|mem_interface:inst_mem_interface|i~5388 at LC5_4_J2
--operation mode is normal

LE1L844 = LE1L815Q # LE1L644 # LE1L344 # !LE1L744;


--LE1L8 is daq:inst_daq|mem_interface:inst_mem_interface|i298~172 at LC5_11_H2
--operation mode is normal

LE1L8 = LE1_rdaddr[2] & (LE1_rdaddr[7] $ (!LE1L14 & !LE1L04));


--LE1_i295 is daq:inst_daq|mem_interface:inst_mem_interface|i295 at LC9_9_H2
--operation mode is normal

LE1_i295 = LE1_rdaddr[6] $ (LE1_AnB & LE1L34 # !LE1_AnB & LE1L44);


--LE1L9 is daq:inst_daq|mem_interface:inst_mem_interface|i298~173 at LC10_3_H2
--operation mode is normal

LE1L9 = LE1_rdaddr[5] & LE1L7 & LE1L8 & !LE1_i295;


--LE1L705Q is daq:inst_daq|mem_interface:inst_mem_interface|state~22 at LC5_13_H2
--operation mode is normal

LE1L705Q_lut_out = LE1L605Q;
LE1L705Q = DFFE(LE1L705Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L944 is daq:inst_daq|mem_interface:inst_mem_interface|i~5390 at LC2_4_H2
--operation mode is normal

LE1L944 = LE1L805Q # LE1L794Q & (LE1L515Q # LE1L605Q);


--RE2_wr_ptr[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[1] at LC3_7_G2
--operation mode is normal

RE2_wr_ptr[1]_lut_out = !RE2_wr_ptr[1];
RE2_wr_ptr[1] = DFFE(RE2_wr_ptr[1]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , RE2L731);


--RE2_wr_ptr[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[0] at LC8_8_G2
--operation mode is normal

RE2_wr_ptr[0]_lut_out = !RE2_wr_ptr[0];
RE2_wr_ptr[0] = DFFE(RE2_wr_ptr[0]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , SE2L76Q);


--RE2_rd_ptr[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[1] at LC9_7_G2
--operation mode is normal

RE2_rd_ptr[1]_lut_out = !RE2_rd_ptr[1];
RE2_rd_ptr[1] = DFFE(RE2_rd_ptr[1]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , RE2L331);


--LE1L4 is daq:inst_daq|mem_interface:inst_mem_interface|i86~140 at LC10_7_G2
--operation mode is normal

LE1L4 = RE2_rd_ptr[1] & RE2_wr_ptr[1] & (RE2_wr_ptr[0] $ !RE2_rd_ptr[0]) # !RE2_rd_ptr[1] & !RE2_wr_ptr[1] & (RE2_wr_ptr[0] $ !RE2_rd_ptr[0]);


--RE1_wr_ptr[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[1] at LC10_8_K2
--operation mode is normal

RE1_wr_ptr[1]_lut_out = !RE1_wr_ptr[1];
RE1_wr_ptr[1] = DFFE(RE1_wr_ptr[1]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , RE1L731);


--RE1_wr_ptr[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[0] at LC10_9_K2
--operation mode is normal

RE1_wr_ptr[0]_lut_out = !RE1_wr_ptr[0];
RE1_wr_ptr[0] = DFFE(RE1_wr_ptr[0]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , SE1L76Q);


--RE1_rd_ptr[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[1] at LC5_8_K2
--operation mode is normal

RE1_rd_ptr[1]_lut_out = !RE1_rd_ptr[1];
RE1_rd_ptr[1] = DFFE(RE1_rd_ptr[1]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , RE1L331);


--LE1L84 is daq:inst_daq|mem_interface:inst_mem_interface|i1146~175 at LC9_8_K2
--operation mode is normal

LE1L84 = RE1_rd_ptr[1] & RE1_wr_ptr[1] & (RE1_wr_ptr[0] $ !RE1_rd_ptr[0]) # !RE1_rd_ptr[1] & !RE1_wr_ptr[1] & (RE1_wr_ptr[0] $ !RE1_rd_ptr[0]);


--LE1L94 is daq:inst_daq|mem_interface:inst_mem_interface|i1146~176 at LC8_4_H2
--operation mode is normal

LE1L94 = LE1L4 & LE1_AnB & !LE1L84 # !LE1L4 & (!LE1L84 # !LE1_AnB);

--LE1L05 is daq:inst_daq|mem_interface:inst_mem_interface|i1146~178 at LC8_4_H2
--operation mode is normal

LE1L05 = LE1L4 & LE1_AnB & !LE1L84 # !LE1L4 & (!LE1L84 # !LE1_AnB);


--JE1L771 is daq:inst_daq|ahb_master:inst_ahb_master|i~9664 at LC4_3_J2
--operation mode is normal

JE1L771 = JE1L381Q & LE1L1Q & (MF1_SLAVEHRESP[1] # !MF1_SLAVEHRESP[0]);


--BF1L4 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~7 at LC4_11_P3
--operation mode is normal

BF1L4 = !MF1_MASTERHBURST[2] & !MF1_MASTERHBURST[1] & MF1_MASTERHBURST[0];


--BF1L11 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6586 at LC6_10_P3
--operation mode is normal

BF1L11 = MF1_MASTERHTRANS[1] & (BF1L15Q # BF1L05Q & BF1L4);


--BF1L7 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~186 at LC7_11_P3
--operation mode is normal

BF1L7 = MF1_MASTERHTRANS[1] & !MF1_MASTERHTRANS[0];

--BF1L23 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6633 at LC7_11_P3
--operation mode is normal

BF1L23 = MF1_MASTERHTRANS[1] & !MF1_MASTERHTRANS[0];


--BF1L1 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i293~37 at LC2_16_P3
--operation mode is normal

BF1L1 = !MF1_MASTERHBURST[2] & !MF1_MASTERHBURST[1] & MF1_MASTERHSIZE[1] & !MF1_MASTERHSIZE[0];

--BF1L2 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i293~39 at LC2_16_P3
--operation mode is normal

BF1L2 = !MF1_MASTERHBURST[2] & !MF1_MASTERHBURST[1] & MF1_MASTERHSIZE[1] & !MF1_MASTERHSIZE[0];


--BF1L21 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6587 at LC10_10_P3
--operation mode is normal

BF1L21 = !BF1L94Q & BF1L1 & (MF1_MASTERHTRANS[1] # MF1_MASTERHTRANS[0]);


--BF1L31 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6589 at LC3_1_P3
--operation mode is normal

BF1L31 = MF1_MASTERHTRANS[0] & !MF1_MASTERHTRANS[1];


--BF1L41 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6590 at LC5_10_P3
--operation mode is normal

BF1L41 = BF1L35Q # BF1L31 & (BF1L15Q # BF1L05Q);


--BF1L5 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~179 at LC8_10_P3
--operation mode is normal

BF1L5 = BF1L15Q & MF1_MASTERHTRANS[1];


--BF1L51 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6591 at LC9_10_P3
--operation mode is normal

BF1L51 = BF1L05Q & BF1L4 & (MF1_MASTERHTRANS[1] # MF1_MASTERHTRANS[0]);


--BF1L6 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~185 at LC5_1_P3
--operation mode is normal

BF1L6 = MF1_MASTERHTRANS[0] # MF1_MASTERHTRANS[1];


--BF1L61 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6598 at LC3_11_P3
--operation mode is normal

BF1L61 = !BF1L6 & (BF1L05Q # BF1L15Q # !BF1L94Q);


--BF1L71 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6599 at LC5_11_P3
--operation mode is normal

BF1L71 = BF1L05Q & (MF1_MASTERHBURST[1] # MF1_MASTERHBURST[2] # !MF1_MASTERHBURST[0]);


--BF1L81 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6600 at LC2_11_P3
--operation mode is normal

BF1L81 = BF1L31 & !BF1L94Q & BF1L1 # !BF1L31 & (BF1L71 # !BF1L94Q & BF1L1);


--LE1L054 is daq:inst_daq|mem_interface:inst_mem_interface|i~5392 at LC1_4_J2
--operation mode is normal

LE1L054 = LE1L615Q # LE1L705Q # LE1L315Q # LE1L115Q;


--LE1L505Q is daq:inst_daq|mem_interface:inst_mem_interface|state~20 at LC10_13_H2
--operation mode is normal

LE1L505Q_lut_out = !LE1L783 & (LE1L505Q # !LE1L84 # !LE1L4);
LE1L505Q = DFFE(LE1L505Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L154 is daq:inst_daq|mem_interface:inst_mem_interface|i~5393 at LC10_4_J2
--operation mode is normal

LE1L154 = LE1L505Q & !LE1L815Q;


--LE1L254 is daq:inst_daq|mem_interface:inst_mem_interface|i~5394 at LC10_3_J2
--operation mode is normal

LE1L254 = LE1L015Q # LE1L054 # !LE1L444 # !LE1L154;


--LE1L33 is daq:inst_daq|mem_interface:inst_mem_interface|i646~159 at LC5_1_O3
--operation mode is normal

LE1L33 = LE1_start_address[11] & (LE1L254 # LE1L215Q);


--K1_DAQ_ctrl_local.LBM_ptr_RST is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_ptr_RST at LC1_11_Z3
--operation mode is normal

K1_DAQ_ctrl_local.LBM_ptr_RST_lut_out = K1L751 & MF1_MASTERHWDATA[0] & !K1_i431 & K1_i150;
K1_DAQ_ctrl_local.LBM_ptr_RST = DFFE(K1_DAQ_ctrl_local.LBM_ptr_RST_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--LE1L23 is daq:inst_daq|mem_interface:inst_mem_interface|i645~159 at LC5_10_O2
--operation mode is normal

LE1L23 = LE1_start_address[12] & (LE1L254 # LE1L215Q);


--LE1L13 is daq:inst_daq|mem_interface:inst_mem_interface|i644~159 at LC4_4_Z2
--operation mode is normal

LE1L13 = LE1_start_address[13] & (LE1L215Q # LE1L254);


--LE1L03 is daq:inst_daq|mem_interface:inst_mem_interface|i643~159 at LC3_11_O2
--operation mode is normal

LE1L03 = LE1_start_address[14] & (LE1L254 # LE1L215Q);


--LE1L92 is daq:inst_daq|mem_interface:inst_mem_interface|i642~159 at LC5_6_O3
--operation mode is normal

LE1L92 = LE1_start_address[15] & (LE1L215Q # LE1L254);


--LE1L82 is daq:inst_daq|mem_interface:inst_mem_interface|i641~159 at LC7_10_O2
--operation mode is normal

LE1L82 = LE1_start_address[16] & (LE1L215Q # LE1L254);


--LE1L72 is daq:inst_daq|mem_interface:inst_mem_interface|i640~159 at LC8_11_O2
--operation mode is normal

LE1L72 = LE1_start_address[17] & (LE1L215Q # LE1L254);


--LE1L62 is daq:inst_daq|mem_interface:inst_mem_interface|i639~159 at LC1_11_O2
--operation mode is normal

LE1L62 = LE1_start_address[18] & (LE1L215Q # LE1L254);


--LE1L52 is daq:inst_daq|mem_interface:inst_mem_interface|i638~159 at LC5_11_O2
--operation mode is normal

LE1L52 = LE1_start_address[19] & (LE1L215Q # LE1L254);


--LE1L42 is daq:inst_daq|mem_interface:inst_mem_interface|i637~159 at LC9_11_O2
--operation mode is normal

LE1L42 = LE1_start_address[20] & (LE1L215Q # LE1L254);


--LE1L32 is daq:inst_daq|mem_interface:inst_mem_interface|i636~159 at LC9_16_O3
--operation mode is normal

LE1L32 = LE1_start_address[21] & (LE1L215Q # LE1L254);


--LE1L22 is daq:inst_daq|mem_interface:inst_mem_interface|i635~159 at LC4_16_O3
--operation mode is normal

LE1L22 = LE1_start_address[22] & (LE1L215Q # LE1L254);


--LE1L12 is daq:inst_daq|mem_interface:inst_mem_interface|i634~159 at LC2_1_O3
--operation mode is normal

LE1L12 = LE1_start_address[23] & (LE1L215Q # LE1L254);


--SE1_HEADER_data.timestamp[16]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0 at LC3_8_G3
--operation mode is normal

SE1_HEADER_data.timestamp[16]~reg0_lut_out = V63_sload_path[16];
SE1_HEADER_data.timestamp[16]~reg0 = DFFE(SE1_HEADER_data.timestamp[16]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--RE1L58 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[16]~0 at LC7_9_K2
--operation mode is normal

RE1L58 = !J1L4Q & RE1_wr_ptr[0] & SE1L76Q;


--RE1L32 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[16]~0 at LC8_10_K2
--operation mode is normal

RE1L32 = SE1L76Q & !J1L4Q & !RE1_wr_ptr[0];


--LE1_read_done is daq:inst_daq|mem_interface:inst_mem_interface|read_done at LC2_5_Y2
--operation mode is normal

LE1_read_done_lut_out = !LE1_done_pulse_done_last & LE1L815Q;
LE1_read_done = DFFE(LE1_read_done_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--LE1L15 is daq:inst_daq|mem_interface:inst_mem_interface|i1166~0 at LC6_14_D2
--operation mode is normal

LE1L15 = LE1_read_done & LE1_AnB;


--SE2_HEADER_data.timestamp[16]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0 at LC5_8_G3
--operation mode is normal

SE2_HEADER_data.timestamp[16]~reg0_lut_out = V63_sload_path[16];
SE2_HEADER_data.timestamp[16]~reg0 = DFFE(SE2_HEADER_data.timestamp[16]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--RE2L58 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[16]~0 at LC5_8_G2
--operation mode is normal

RE2L58 = SE2L76Q & !J1L4Q & RE2_wr_ptr[0];


--RE2L32 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[16]~0 at LC3_9_G2
--operation mode is normal

RE2L32 = !RE2_wr_ptr[0] & SE2L76Q & !J1L4Q;


--LE1L25 is daq:inst_daq|mem_interface:inst_mem_interface|i1169~0 at LC2_8_G2
--operation mode is normal

LE1L25 = !LE1_AnB & LE1_read_done;


--KE1L1Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[0]~reg0 at LC5_6_K2
--operation mode is normal

KE1L1Q_lut_out = FLASH_AD_D[2];
KE1L1Q = DFFE(KE1L1Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--UE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|FADC_we~reg0 at LC8_12_K2
--operation mode is normal

UE1L1Q_lut_out = UE1L7;
UE1L1Q = DFFE(UE1L1Q_lut_out, !GLOBAL(AF1_outclock1), , , !J1L4Q);


--RE1_i951 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i951 at LC5_12_K2
--operation mode is normal

RE1_i951 = !V92_sload_path[0] & UE1L1Q;


--UE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|FADC_we~reg0 at LC9_11_F2
--operation mode is normal

UE2L1Q_lut_out = UE2L7;
UE2L1Q = DFFE(UE2L1Q_lut_out, !GLOBAL(AF1_outclock1), , , !J1L4Q);


--RE2_i951 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i951 at LC5_11_F2
--operation mode is normal

RE2_i951 = !V03_sload_path[0] & UE2L1Q;


--QE2L11 is daq:inst_daq|pingpong:pong|compression:inst_compression|i~103 at LC4_16_M2
--operation mode is normal

QE2L11 = LE1_rdaddr[7] # LE1_rdaddr[2] # LE1_rdaddr[0] # LE1_rdaddr[6];


--QE2L21 is daq:inst_daq|pingpong:pong|compression:inst_compression|i~104 at LC5_16_M2
--operation mode is normal

QE2L21 = LE1_rdaddr[3] # LE1_rdaddr[1] # LE1_rdaddr[4] # LE1_rdaddr[5];


--VE1L41Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_we~reg0 at LC3_14_O1
--operation mode is normal

VE1L41Q_lut_out = VE1L323Q # VE1L41Q & (VE1L813Q # !VE1L322);
VE1L41Q = DFFE(VE1L41Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--RE1_i930 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i930 at LC5_14_O1
--operation mode is normal

RE1_i930 = !VE1_readout_cnt[0] & VE1L41Q;


--VE2L41Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_we~reg0 at LC3_6_K1
--operation mode is normal

VE2L41Q_lut_out = VE2L323Q # !VE2L562 & VE2L41Q;
VE2L41Q = DFFE(VE2L41Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--RE2_i930 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i930 at LC6_5_K1
--operation mode is normal

RE2_i930 = !VE2_readout_cnt[0] & VE2L41Q;


--SE2_HEADER_data.trigger_word[0]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0 at LC5_6_G2
--operation mode is normal

SE2_HEADER_data.trigger_word[0]~reg0_lut_out = ME1_discSPE;
SE2_HEADER_data.trigger_word[0]~reg0 = DFFE(SE2_HEADER_data.trigger_word[0]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[17]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[17]~reg0 at LC6_3_M2
--operation mode is normal

SE1_HEADER_data.timestamp[17]~reg0_lut_out = V63_sload_path[17];
SE1_HEADER_data.timestamp[17]~reg0 = DFFE(SE1_HEADER_data.timestamp[17]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[17]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[17]~reg0 at LC7_3_M2
--operation mode is normal

SE2_HEADER_data.timestamp[17]~reg0_lut_out = V63_sload_path[17];
SE2_HEADER_data.timestamp[17]~reg0 = DFFE(SE2_HEADER_data.timestamp[17]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--KE1L2Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[1]~reg0 at LC3_3_F2
--operation mode is normal

KE1L2Q_lut_out = FLASH_AD_D[3];
KE1L2Q = DFFE(KE1L2Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--SE1_HEADER_data.trigger_word[1]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[1]~reg0 at LC3_5_G2
--operation mode is normal

SE1_HEADER_data.trigger_word[1]~reg0_lut_out = ME1_discMPE;
SE1_HEADER_data.trigger_word[1]~reg0 = DFFE(SE1_HEADER_data.trigger_word[1]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.trigger_word[1]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[1]~reg0 at LC3_3_M2
--operation mode is normal

SE2_HEADER_data.trigger_word[1]~reg0_lut_out = ME1_discMPE;
SE2_HEADER_data.trigger_word[1]~reg0 = DFFE(SE2_HEADER_data.trigger_word[1]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[18]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[18]~reg0 at LC6_2_M2
--operation mode is normal

SE1_HEADER_data.timestamp[18]~reg0_lut_out = V63_sload_path[18];
SE1_HEADER_data.timestamp[18]~reg0 = DFFE(SE1_HEADER_data.timestamp[18]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[18]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[18]~reg0 at LC3_2_M2
--operation mode is normal

SE2_HEADER_data.timestamp[18]~reg0_lut_out = V63_sload_path[18];
SE2_HEADER_data.timestamp[18]~reg0 = DFFE(SE2_HEADER_data.timestamp[18]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--KE1L3Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[2]~reg0 at LC7_16_F2
--operation mode is normal

KE1L3Q_lut_out = FLASH_AD_D[4];
KE1L3Q = DFFE(KE1L3Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--SE1_HEADER_data.trigger_word[2]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[2]~reg0 at LC9_4_M2
--operation mode is normal

SE1_HEADER_data.trigger_word[2]~reg0_lut_out = C1L3Q;
SE1_HEADER_data.trigger_word[2]~reg0 = DFFE(SE1_HEADER_data.trigger_word[2]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.trigger_word[2]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[2]~reg0 at LC5_4_M2
--operation mode is normal

SE2_HEADER_data.trigger_word[2]~reg0_lut_out = C1L3Q;
SE2_HEADER_data.trigger_word[2]~reg0 = DFFE(SE2_HEADER_data.trigger_word[2]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[19]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[19]~reg0 at LC3_4_M2
--operation mode is normal

SE1_HEADER_data.timestamp[19]~reg0_lut_out = V63_sload_path[19];
SE1_HEADER_data.timestamp[19]~reg0 = DFFE(SE1_HEADER_data.timestamp[19]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[19]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[19]~reg0 at LC6_4_M2
--operation mode is normal

SE2_HEADER_data.timestamp[19]~reg0_lut_out = V63_sload_path[19];
SE2_HEADER_data.timestamp[19]~reg0 = DFFE(SE2_HEADER_data.timestamp[19]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--KE1L4Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[3]~reg0 at LC7_16_A2
--operation mode is normal

KE1L4Q_lut_out = FLASH_AD_D[5];
KE1L4Q = DFFE(KE1L4Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--SE1_HEADER_data.trigger_word[3]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[3]~reg0 at LC5_3_D2
--operation mode is normal

SE1_HEADER_data.trigger_word[3]~reg0_lut_out = C1L4Q;
SE1_HEADER_data.trigger_word[3]~reg0 = DFFE(SE1_HEADER_data.trigger_word[3]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.trigger_word[3]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[3]~reg0 at LC6_3_D2
--operation mode is normal

SE2_HEADER_data.trigger_word[3]~reg0_lut_out = C1L4Q;
SE2_HEADER_data.trigger_word[3]~reg0 = DFFE(SE2_HEADER_data.trigger_word[3]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.trigger_word[4]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[4]~reg0 at LC7_3_D2
--operation mode is normal

SE1_HEADER_data.trigger_word[4]~reg0_lut_out = C1L5Q;
SE1_HEADER_data.trigger_word[4]~reg0 = DFFE(SE1_HEADER_data.trigger_word[4]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.trigger_word[4]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[4]~reg0 at LC3_3_D2
--operation mode is normal

SE2_HEADER_data.trigger_word[4]~reg0_lut_out = C1L5Q;
SE2_HEADER_data.trigger_word[4]~reg0 = DFFE(SE2_HEADER_data.trigger_word[4]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[20]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[20]~reg0 at LC7_1_D3
--operation mode is normal

SE1_HEADER_data.timestamp[20]~reg0_lut_out = V63_sload_path[20];
SE1_HEADER_data.timestamp[20]~reg0 = DFFE(SE1_HEADER_data.timestamp[20]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[20]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[20]~reg0 at LC5_1_D3
--operation mode is normal

SE2_HEADER_data.timestamp[20]~reg0_lut_out = V63_sload_path[20];
SE2_HEADER_data.timestamp[20]~reg0 = DFFE(SE2_HEADER_data.timestamp[20]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--KE1L5Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[4]~reg0 at LC6_16_F2
--operation mode is normal

KE1L5Q_lut_out = FLASH_AD_D[6];
KE1L5Q = DFFE(KE1L5Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--SE1_HEADER_data.timestamp[21]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[21]~reg0 at LC3_4_D2
--operation mode is normal

SE1_HEADER_data.timestamp[21]~reg0_lut_out = V63_sload_path[21];
SE1_HEADER_data.timestamp[21]~reg0 = DFFE(SE1_HEADER_data.timestamp[21]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[21]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[21]~reg0 at LC6_4_D2
--operation mode is normal

SE2_HEADER_data.timestamp[21]~reg0_lut_out = V63_sload_path[21];
SE2_HEADER_data.timestamp[21]~reg0 = DFFE(SE2_HEADER_data.timestamp[21]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--KE1L6Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[5]~reg0 at LC5_3_F2
--operation mode is normal

KE1L6Q_lut_out = FLASH_AD_D[7];
KE1L6Q = DFFE(KE1L6Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--SE1_HEADER_data.trigger_word[5]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[5]~reg0 at LC5_3_M2
--operation mode is normal

SE1_HEADER_data.trigger_word[5]~reg0_lut_out = C1L6Q;
SE1_HEADER_data.trigger_word[5]~reg0 = DFFE(SE1_HEADER_data.trigger_word[5]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.trigger_word[5]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[5]~reg0 at LC5_6_A2
--operation mode is normal

SE2_HEADER_data.trigger_word[5]~reg0_lut_out = C1L6Q;
SE2_HEADER_data.trigger_word[5]~reg0 = DFFE(SE2_HEADER_data.trigger_word[5]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[22]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[22]~reg0 at LC10_11_A3
--operation mode is normal

SE1_HEADER_data.timestamp[22]~reg0_lut_out = V63_sload_path[22];
SE1_HEADER_data.timestamp[22]~reg0 = DFFE(SE1_HEADER_data.timestamp[22]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[22]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[22]~reg0 at LC3_11_A3
--operation mode is normal

SE2_HEADER_data.timestamp[22]~reg0_lut_out = V63_sload_path[22];
SE2_HEADER_data.timestamp[22]~reg0 = DFFE(SE2_HEADER_data.timestamp[22]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--KE1L7Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[6]~reg0 at LC5_16_L2
--operation mode is normal

KE1L7Q_lut_out = FLASH_AD_D[8];
KE1L7Q = DFFE(KE1L7Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--SE1_HEADER_data.trigger_word[6]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[6]~reg0 at LC9_5_A2
--operation mode is normal

SE1_HEADER_data.trigger_word[6]~reg0_lut_out = C1L7Q;
SE1_HEADER_data.trigger_word[6]~reg0 = DFFE(SE1_HEADER_data.trigger_word[6]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.trigger_word[6]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[6]~reg0 at LC3_5_A2
--operation mode is normal

SE2_HEADER_data.trigger_word[6]~reg0_lut_out = C1L7Q;
SE2_HEADER_data.trigger_word[6]~reg0 = DFFE(SE2_HEADER_data.trigger_word[6]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[23]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[23]~reg0 at LC2_11_A3
--operation mode is normal

SE1_HEADER_data.timestamp[23]~reg0_lut_out = V63_sload_path[23];
SE1_HEADER_data.timestamp[23]~reg0 = DFFE(SE1_HEADER_data.timestamp[23]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[23]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[23]~reg0 at LC3_12_A3
--operation mode is normal

SE2_HEADER_data.timestamp[23]~reg0_lut_out = V63_sload_path[23];
SE2_HEADER_data.timestamp[23]~reg0 = DFFE(SE2_HEADER_data.timestamp[23]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--KE1L8Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[7]~reg0 at LC3_2_F2
--operation mode is normal

KE1L8Q_lut_out = FLASH_AD_D[9];
KE1L8Q = DFFE(KE1L8Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--SE1_HEADER_data.trigger_word[7]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[7]~reg0 at LC9_12_E2
--operation mode is normal

SE1_HEADER_data.trigger_word[7]~reg0_lut_out = C1L8Q;
SE1_HEADER_data.trigger_word[7]~reg0 = DFFE(SE1_HEADER_data.trigger_word[7]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.trigger_word[7]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[7]~reg0 at LC3_6_A2
--operation mode is normal

SE2_HEADER_data.trigger_word[7]~reg0_lut_out = C1L8Q;
SE2_HEADER_data.trigger_word[7]~reg0 = DFFE(SE2_HEADER_data.trigger_word[7]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_eventtype[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[0] at LC3_2_K2
--operation mode is normal

SE1_eventtype[0]_lut_out = !SE1L66Q & (SE1_eventtype[0] # !SE1L96Q);
SE1_eventtype[0] = DFFE(SE1_eventtype[0]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--SE2_eventtype[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[0] at LC3_6_K2
--operation mode is normal

SE2_eventtype[0]_lut_out = !SE2L66Q & (SE2_eventtype[0] # !SE2L96Q);
SE2_eventtype[0] = DFFE(SE2_eventtype[0]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L51Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[0]~reg0 at LC8_10_O1
--operation mode is normal

VE1L51Q_lut_out = VE1L423Q & (VE1_channel[0] # VE1L51Q & VE1L56) # !VE1L423Q & VE1L51Q & VE1L56;
VE1L51Q = DFFE(VE1L51Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L51Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[0]~reg0 at LC7_5_K1
--operation mode is normal

VE2L51Q_lut_out = VE2L56 # VE2L51Q & (!VE2L562 # !VE2L422);
VE2L51Q = DFFE(VE2L51Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--SE1_HEADER_data.timestamp[24]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[24]~reg0 at LC5_7_F3
--operation mode is normal

SE1_HEADER_data.timestamp[24]~reg0_lut_out = V63_sload_path[24];
SE1_HEADER_data.timestamp[24]~reg0 = DFFE(SE1_HEADER_data.timestamp[24]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[24]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[24]~reg0 at LC3_7_F3
--operation mode is normal

SE2_HEADER_data.timestamp[24]~reg0_lut_out = V63_sload_path[24];
SE2_HEADER_data.timestamp[24]~reg0 = DFFE(SE2_HEADER_data.timestamp[24]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--KE1L9Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[8]~reg0 at LC7_3_F2
--operation mode is normal

KE1L9Q_lut_out = FLASH_AD_D[10];
KE1L9Q = DFFE(KE1L9Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L61Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[1]~reg0 at LC4_12_O1
--operation mode is normal

VE1L61Q_lut_out = VE1L423Q & (VE1_channel[1] # VE1L56 & VE1L61Q) # !VE1L423Q & VE1L56 & VE1L61Q;
VE1L61Q = DFFE(VE1L61Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--VE2L61Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[1]~reg0 at LC5_5_K1
--operation mode is normal

VE2L61Q_lut_out = VE2L66 # VE2L61Q & (!VE2L562 # !VE2L422);
VE2L61Q = DFFE(VE2L61Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--SE1_HEADER_data.timestamp[25]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[25]~reg0 at LC2_2_D3
--operation mode is normal

SE1_HEADER_data.timestamp[25]~reg0_lut_out = V63_sload_path[25];
SE1_HEADER_data.timestamp[25]~reg0 = DFFE(SE1_HEADER_data.timestamp[25]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[25]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[25]~reg0 at LC3_5_B3
--operation mode is normal

SE2_HEADER_data.timestamp[25]~reg0_lut_out = V63_sload_path[25];
SE2_HEADER_data.timestamp[25]~reg0 = DFFE(SE2_HEADER_data.timestamp[25]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--KE1L01Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[9]~reg0 at LC3_16_B2
--operation mode is normal

KE1L01Q_lut_out = FLASH_AD_D[11];
KE1L01Q = DFFE(KE1L01Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--SE1_HEADER_data.timestamp[26]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[26]~reg0 at LC3_1_E3
--operation mode is normal

SE1_HEADER_data.timestamp[26]~reg0_lut_out = V63_sload_path[26];
SE1_HEADER_data.timestamp[26]~reg0 = DFFE(SE1_HEADER_data.timestamp[26]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[26]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[26]~reg0 at LC3_16_B3
--operation mode is normal

SE2_HEADER_data.timestamp[26]~reg0_lut_out = V63_sload_path[26];
SE2_HEADER_data.timestamp[26]~reg0 = DFFE(SE2_HEADER_data.timestamp[26]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--KE1L11Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_NCO~reg0 at LC6_16_B2
--operation mode is normal

KE1L11Q_lut_out = FLASH_NCO;
KE1L11Q = DFFE(KE1L11Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--SE1_HEADER_data.timestamp[27]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[27]~reg0 at LC10_8_E3
--operation mode is normal

SE1_HEADER_data.timestamp[27]~reg0_lut_out = V63_sload_path[27];
SE1_HEADER_data.timestamp[27]~reg0 = DFFE(SE1_HEADER_data.timestamp[27]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[27]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[27]~reg0 at LC3_8_E3
--operation mode is normal

SE2_HEADER_data.timestamp[27]~reg0_lut_out = V63_sload_path[27];
SE2_HEADER_data.timestamp[27]~reg0 = DFFE(SE2_HEADER_data.timestamp[27]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[28]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[28]~reg0 at LC7_9_E3
--operation mode is normal

SE1_HEADER_data.timestamp[28]~reg0_lut_out = V63_sload_path[28];
SE1_HEADER_data.timestamp[28]~reg0 = DFFE(SE1_HEADER_data.timestamp[28]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[28]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[28]~reg0 at LC3_9_E3
--operation mode is normal

SE2_HEADER_data.timestamp[28]~reg0_lut_out = V63_sload_path[28];
SE2_HEADER_data.timestamp[28]~reg0 = DFFE(SE2_HEADER_data.timestamp[28]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[29]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[29]~reg0 at LC8_12_E3
--operation mode is normal

SE1_HEADER_data.timestamp[29]~reg0_lut_out = V63_sload_path[29];
SE1_HEADER_data.timestamp[29]~reg0 = DFFE(SE1_HEADER_data.timestamp[29]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[29]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[29]~reg0 at LC5_12_E3
--operation mode is normal

SE2_HEADER_data.timestamp[29]~reg0_lut_out = V63_sload_path[29];
SE2_HEADER_data.timestamp[29]~reg0 = DFFE(SE2_HEADER_data.timestamp[29]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[30]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[30]~reg0 at LC10_12_E3
--operation mode is normal

SE1_HEADER_data.timestamp[30]~reg0_lut_out = V63_sload_path[30];
SE1_HEADER_data.timestamp[30]~reg0 = DFFE(SE1_HEADER_data.timestamp[30]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[30]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[30]~reg0 at LC3_12_E3
--operation mode is normal

SE2_HEADER_data.timestamp[30]~reg0_lut_out = V63_sload_path[30];
SE2_HEADER_data.timestamp[30]~reg0 = DFFE(SE2_HEADER_data.timestamp[30]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[31]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[31]~reg0 at LC9_12_E3
--operation mode is normal

SE1_HEADER_data.timestamp[31]~reg0_lut_out = V63_sload_path[31];
SE1_HEADER_data.timestamp[31]~reg0 = DFFE(SE1_HEADER_data.timestamp[31]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[31]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[31]~reg0 at LC4_12_E3
--operation mode is normal

SE2_HEADER_data.timestamp[31]~reg0_lut_out = V63_sload_path[31];
SE2_HEADER_data.timestamp[31]~reg0 = DFFE(SE2_HEADER_data.timestamp[31]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[32]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[32]~reg0 at LC6_9_E3
--operation mode is normal

SE1_HEADER_data.timestamp[32]~reg0_lut_out = V63_sload_path[32];
SE1_HEADER_data.timestamp[32]~reg0 = DFFE(SE1_HEADER_data.timestamp[32]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[32]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[32]~reg0 at LC3_6_F3
--operation mode is normal

SE2_HEADER_data.timestamp[32]~reg0_lut_out = V63_sload_path[32];
SE2_HEADER_data.timestamp[32]~reg0 = DFFE(SE2_HEADER_data.timestamp[32]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--RE1L821 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i953~8 at LC7_12_K2
--operation mode is normal

RE1L821 = V92_sload_path[0] & UE1L1Q;


--RE2L821 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i953~8 at LC7_11_F2
--operation mode is normal

RE2L821 = V03_sload_path[0] & UE2L1Q;


--RE1_i932 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i932 at LC10_14_O1
--operation mode is normal

RE1_i932 = VE1_readout_cnt[0] & VE1L41Q;


--RE2_i932 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i932 at LC3_5_K1
--operation mode is normal

RE2_i932 = VE2_readout_cnt[0] & VE2L41Q;


--SE2_HEADER_data.timestamp[0]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[0]~reg0 at LC3_5_F3
--operation mode is normal

SE2_HEADER_data.timestamp[0]~reg0_lut_out = V63_sload_path[0];
SE2_HEADER_data.timestamp[0]~reg0 = DFFE(SE2_HEADER_data.timestamp[0]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[0]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[0]~reg0 at LC1_12_E3
--operation mode is normal

SE1_HEADER_data.timestamp[0]~reg0_lut_out = V63_sload_path[0];
SE1_HEADER_data.timestamp[0]~reg0 = DFFE(SE1_HEADER_data.timestamp[0]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE1_HEADER_data.timestamp[33]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[33]~reg0 at LC7_4_F3
--operation mode is normal

SE1_HEADER_data.timestamp[33]~reg0_lut_out = V63_sload_path[33];
SE1_HEADER_data.timestamp[33]~reg0 = DFFE(SE1_HEADER_data.timestamp[33]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[33]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[33]~reg0 at LC8_4_F3
--operation mode is normal

SE2_HEADER_data.timestamp[33]~reg0_lut_out = V63_sload_path[33];
SE2_HEADER_data.timestamp[33]~reg0 = DFFE(SE2_HEADER_data.timestamp[33]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[1]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[1]~reg0 at LC3_4_F3
--operation mode is normal

SE1_HEADER_data.timestamp[1]~reg0_lut_out = V63_sload_path[1];
SE1_HEADER_data.timestamp[1]~reg0 = DFFE(SE1_HEADER_data.timestamp[1]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[1]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[1]~reg0 at LC4_4_F3
--operation mode is normal

SE2_HEADER_data.timestamp[1]~reg0_lut_out = V63_sload_path[1];
SE2_HEADER_data.timestamp[1]~reg0 = DFFE(SE2_HEADER_data.timestamp[1]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[34]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[34]~reg0 at LC5_4_F3
--operation mode is normal

SE1_HEADER_data.timestamp[34]~reg0_lut_out = V63_sload_path[34];
SE1_HEADER_data.timestamp[34]~reg0 = DFFE(SE1_HEADER_data.timestamp[34]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[34]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[34]~reg0 at LC6_4_F3
--operation mode is normal

SE2_HEADER_data.timestamp[34]~reg0_lut_out = V63_sload_path[34];
SE2_HEADER_data.timestamp[34]~reg0 = DFFE(SE2_HEADER_data.timestamp[34]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[2]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[2]~reg0 at LC10_4_F3
--operation mode is normal

SE1_HEADER_data.timestamp[2]~reg0_lut_out = V63_sload_path[2];
SE1_HEADER_data.timestamp[2]~reg0 = DFFE(SE1_HEADER_data.timestamp[2]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[2]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[2]~reg0 at LC9_4_F3
--operation mode is normal

SE2_HEADER_data.timestamp[2]~reg0_lut_out = V63_sload_path[2];
SE2_HEADER_data.timestamp[2]~reg0 = DFFE(SE2_HEADER_data.timestamp[2]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[35]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[35]~reg0 at LC3_6_G2
--operation mode is normal

SE1_HEADER_data.timestamp[35]~reg0_lut_out = V63_sload_path[35];
SE1_HEADER_data.timestamp[35]~reg0 = DFFE(SE1_HEADER_data.timestamp[35]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[35]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[35]~reg0 at LC6_6_G2
--operation mode is normal

SE2_HEADER_data.timestamp[35]~reg0_lut_out = V63_sload_path[35];
SE2_HEADER_data.timestamp[35]~reg0 = DFFE(SE2_HEADER_data.timestamp[35]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[3]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[3]~reg0 at LC3_16_G3
--operation mode is normal

SE1_HEADER_data.timestamp[3]~reg0_lut_out = V63_sload_path[3];
SE1_HEADER_data.timestamp[3]~reg0 = DFFE(SE1_HEADER_data.timestamp[3]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[3]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[3]~reg0 at LC6_8_G3
--operation mode is normal

SE2_HEADER_data.timestamp[3]~reg0_lut_out = V63_sload_path[3];
SE2_HEADER_data.timestamp[3]~reg0 = DFFE(SE2_HEADER_data.timestamp[3]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[36]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[36]~reg0 at LC3_6_D3
--operation mode is normal

SE1_HEADER_data.timestamp[36]~reg0_lut_out = V63_sload_path[36];
SE1_HEADER_data.timestamp[36]~reg0 = DFFE(SE1_HEADER_data.timestamp[36]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[36]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[36]~reg0 at LC5_6_D3
--operation mode is normal

SE2_HEADER_data.timestamp[36]~reg0_lut_out = V63_sload_path[36];
SE2_HEADER_data.timestamp[36]~reg0 = DFFE(SE2_HEADER_data.timestamp[36]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[4]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[4]~reg0 at LC9_2_G3
--operation mode is normal

SE1_HEADER_data.timestamp[4]~reg0_lut_out = V63_sload_path[4];
SE1_HEADER_data.timestamp[4]~reg0 = DFFE(SE1_HEADER_data.timestamp[4]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[4]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[4]~reg0 at LC5_2_G3
--operation mode is normal

SE2_HEADER_data.timestamp[4]~reg0_lut_out = V63_sload_path[4];
SE2_HEADER_data.timestamp[4]~reg0 = DFFE(SE2_HEADER_data.timestamp[4]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[37]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[37]~reg0 at LC3_7_D3
--operation mode is normal

SE1_HEADER_data.timestamp[37]~reg0_lut_out = V63_sload_path[37];
SE1_HEADER_data.timestamp[37]~reg0 = DFFE(SE1_HEADER_data.timestamp[37]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[37]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[37]~reg0 at LC5_7_D3
--operation mode is normal

SE2_HEADER_data.timestamp[37]~reg0_lut_out = V63_sload_path[37];
SE2_HEADER_data.timestamp[37]~reg0 = DFFE(SE2_HEADER_data.timestamp[37]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[5]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[5]~reg0 at LC5_12_G3
--operation mode is normal

SE1_HEADER_data.timestamp[5]~reg0_lut_out = V63_sload_path[5];
SE1_HEADER_data.timestamp[5]~reg0 = DFFE(SE1_HEADER_data.timestamp[5]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[5]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[5]~reg0 at LC5_13_G3
--operation mode is normal

SE2_HEADER_data.timestamp[5]~reg0_lut_out = V63_sload_path[5];
SE2_HEADER_data.timestamp[5]~reg0 = DFFE(SE2_HEADER_data.timestamp[5]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[38]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[38]~reg0 at LC2_9_D3
--operation mode is normal

SE1_HEADER_data.timestamp[38]~reg0_lut_out = V63_sload_path[38];
SE1_HEADER_data.timestamp[38]~reg0 = DFFE(SE1_HEADER_data.timestamp[38]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[38]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[38]~reg0 at LC5_9_D3
--operation mode is normal

SE2_HEADER_data.timestamp[38]~reg0_lut_out = V63_sload_path[38];
SE2_HEADER_data.timestamp[38]~reg0 = DFFE(SE2_HEADER_data.timestamp[38]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[6]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[6]~reg0 at LC3_9_G3
--operation mode is normal

SE1_HEADER_data.timestamp[6]~reg0_lut_out = V63_sload_path[6];
SE1_HEADER_data.timestamp[6]~reg0 = DFFE(SE1_HEADER_data.timestamp[6]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[6]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[6]~reg0 at LC3_13_G3
--operation mode is normal

SE2_HEADER_data.timestamp[6]~reg0_lut_out = V63_sload_path[6];
SE2_HEADER_data.timestamp[6]~reg0 = DFFE(SE2_HEADER_data.timestamp[6]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[39]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[39]~reg0 at LC3_11_D3
--operation mode is normal

SE1_HEADER_data.timestamp[39]~reg0_lut_out = V63_sload_path[39];
SE1_HEADER_data.timestamp[39]~reg0 = DFFE(SE1_HEADER_data.timestamp[39]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[39]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[39]~reg0 at LC5_4_D2
--operation mode is normal

SE2_HEADER_data.timestamp[39]~reg0_lut_out = V63_sload_path[39];
SE2_HEADER_data.timestamp[39]~reg0 = DFFE(SE2_HEADER_data.timestamp[39]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[7]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[7]~reg0 at LC3_10_G3
--operation mode is normal

SE1_HEADER_data.timestamp[7]~reg0_lut_out = V63_sload_path[7];
SE1_HEADER_data.timestamp[7]~reg0 = DFFE(SE1_HEADER_data.timestamp[7]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[7]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[7]~reg0 at LC5_10_G3
--operation mode is normal

SE2_HEADER_data.timestamp[7]~reg0_lut_out = V63_sload_path[7];
SE2_HEADER_data.timestamp[7]~reg0 = DFFE(SE2_HEADER_data.timestamp[7]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[40]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[40]~reg0 at LC7_11_A3
--operation mode is normal

SE1_HEADER_data.timestamp[40]~reg0_lut_out = V63_sload_path[40];
SE1_HEADER_data.timestamp[40]~reg0 = DFFE(SE1_HEADER_data.timestamp[40]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[40]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[40]~reg0 at LC5_5_A3
--operation mode is normal

SE2_HEADER_data.timestamp[40]~reg0_lut_out = V63_sload_path[40];
SE2_HEADER_data.timestamp[40]~reg0 = DFFE(SE2_HEADER_data.timestamp[40]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[8]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[8]~reg0 at LC6_1_D3
--operation mode is normal

SE1_HEADER_data.timestamp[8]~reg0_lut_out = V63_sload_path[8];
SE1_HEADER_data.timestamp[8]~reg0 = DFFE(SE1_HEADER_data.timestamp[8]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[8]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[8]~reg0 at LC7_6_F3
--operation mode is normal

SE2_HEADER_data.timestamp[8]~reg0_lut_out = V63_sload_path[8];
SE2_HEADER_data.timestamp[8]~reg0 = DFFE(SE2_HEADER_data.timestamp[8]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[41]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[41]~reg0 at LC3_1_D3
--operation mode is normal

SE1_HEADER_data.timestamp[41]~reg0_lut_out = V63_sload_path[41];
SE1_HEADER_data.timestamp[41]~reg0 = DFFE(SE1_HEADER_data.timestamp[41]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[41]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[41]~reg0 at LC3_10_A3
--operation mode is normal

SE2_HEADER_data.timestamp[41]~reg0_lut_out = V63_sload_path[41];
SE2_HEADER_data.timestamp[41]~reg0 = DFFE(SE2_HEADER_data.timestamp[41]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[9]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[9]~reg0 at LC5_3_B3
--operation mode is normal

SE1_HEADER_data.timestamp[9]~reg0_lut_out = V63_sload_path[9];
SE1_HEADER_data.timestamp[9]~reg0 = DFFE(SE1_HEADER_data.timestamp[9]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[9]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[9]~reg0 at LC3_3_B3
--operation mode is normal

SE2_HEADER_data.timestamp[9]~reg0_lut_out = V63_sload_path[9];
SE2_HEADER_data.timestamp[9]~reg0 = DFFE(SE2_HEADER_data.timestamp[9]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[42]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[42]~reg0 at LC10_14_B3
--operation mode is normal

SE1_HEADER_data.timestamp[42]~reg0_lut_out = V63_sload_path[42];
SE1_HEADER_data.timestamp[42]~reg0 = DFFE(SE1_HEADER_data.timestamp[42]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[42]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[42]~reg0 at LC6_14_B3
--operation mode is normal

SE2_HEADER_data.timestamp[42]~reg0_lut_out = V63_sload_path[42];
SE2_HEADER_data.timestamp[42]~reg0 = DFFE(SE2_HEADER_data.timestamp[42]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[10]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[10]~reg0 at LC7_14_B3
--operation mode is normal

SE1_HEADER_data.timestamp[10]~reg0_lut_out = V63_sload_path[10];
SE1_HEADER_data.timestamp[10]~reg0 = DFFE(SE1_HEADER_data.timestamp[10]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[10]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[10]~reg0 at LC9_14_B3
--operation mode is normal

SE2_HEADER_data.timestamp[10]~reg0_lut_out = V63_sload_path[10];
SE2_HEADER_data.timestamp[10]~reg0 = DFFE(SE2_HEADER_data.timestamp[10]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[43]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[43]~reg0 at LC5_14_B3
--operation mode is normal

SE1_HEADER_data.timestamp[43]~reg0_lut_out = V63_sload_path[43];
SE1_HEADER_data.timestamp[43]~reg0 = DFFE(SE1_HEADER_data.timestamp[43]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[43]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[43]~reg0 at LC3_14_B3
--operation mode is normal

SE2_HEADER_data.timestamp[43]~reg0_lut_out = V63_sload_path[43];
SE2_HEADER_data.timestamp[43]~reg0 = DFFE(SE2_HEADER_data.timestamp[43]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[11]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[11]~reg0 at LC10_1_B2
--operation mode is normal

SE1_HEADER_data.timestamp[11]~reg0_lut_out = V63_sload_path[11];
SE1_HEADER_data.timestamp[11]~reg0 = DFFE(SE1_HEADER_data.timestamp[11]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[11]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[11]~reg0 at LC1_1_B2
--operation mode is normal

SE2_HEADER_data.timestamp[11]~reg0_lut_out = V63_sload_path[11];
SE2_HEADER_data.timestamp[11]~reg0 = DFFE(SE2_HEADER_data.timestamp[11]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[44]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[44]~reg0 at LC7_1_B2
--operation mode is normal

SE1_HEADER_data.timestamp[44]~reg0_lut_out = V63_sload_path[44];
SE1_HEADER_data.timestamp[44]~reg0 = DFFE(SE1_HEADER_data.timestamp[44]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[44]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[44]~reg0 at LC8_1_B2
--operation mode is normal

SE2_HEADER_data.timestamp[44]~reg0_lut_out = V63_sload_path[44];
SE2_HEADER_data.timestamp[44]~reg0 = DFFE(SE2_HEADER_data.timestamp[44]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[12]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[12]~reg0 at LC6_1_B2
--operation mode is normal

SE1_HEADER_data.timestamp[12]~reg0_lut_out = V63_sload_path[12];
SE1_HEADER_data.timestamp[12]~reg0 = DFFE(SE1_HEADER_data.timestamp[12]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[12]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[12]~reg0 at LC9_1_B2
--operation mode is normal

SE2_HEADER_data.timestamp[12]~reg0_lut_out = V63_sload_path[12];
SE2_HEADER_data.timestamp[12]~reg0 = DFFE(SE2_HEADER_data.timestamp[12]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[45]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[45]~reg0 at LC3_1_B2
--operation mode is normal

SE1_HEADER_data.timestamp[45]~reg0_lut_out = V63_sload_path[45];
SE1_HEADER_data.timestamp[45]~reg0 = DFFE(SE1_HEADER_data.timestamp[45]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[45]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[45]~reg0 at LC5_1_B2
--operation mode is normal

SE2_HEADER_data.timestamp[45]~reg0_lut_out = V63_sload_path[45];
SE2_HEADER_data.timestamp[45]~reg0 = DFFE(SE2_HEADER_data.timestamp[45]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[13]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[13]~reg0 at LC4_1_B2
--operation mode is normal

SE1_HEADER_data.timestamp[13]~reg0_lut_out = V63_sload_path[13];
SE1_HEADER_data.timestamp[13]~reg0 = DFFE(SE1_HEADER_data.timestamp[13]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[13]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[13]~reg0 at LC2_1_B2
--operation mode is normal

SE2_HEADER_data.timestamp[13]~reg0_lut_out = V63_sload_path[13];
SE2_HEADER_data.timestamp[13]~reg0 = DFFE(SE2_HEADER_data.timestamp[13]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[46]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[46]~reg0 at LC3_13_B3
--operation mode is normal

SE1_HEADER_data.timestamp[46]~reg0_lut_out = V63_sload_path[46];
SE1_HEADER_data.timestamp[46]~reg0 = DFFE(SE1_HEADER_data.timestamp[46]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[46]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[46]~reg0 at LC5_6_E3
--operation mode is normal

SE2_HEADER_data.timestamp[46]~reg0_lut_out = V63_sload_path[46];
SE2_HEADER_data.timestamp[46]~reg0 = DFFE(SE2_HEADER_data.timestamp[46]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[14]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[14]~reg0 at LC5_15_B3
--operation mode is normal

SE1_HEADER_data.timestamp[14]~reg0_lut_out = V63_sload_path[14];
SE1_HEADER_data.timestamp[14]~reg0 = DFFE(SE1_HEADER_data.timestamp[14]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[14]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[14]~reg0 at LC3_15_B3
--operation mode is normal

SE2_HEADER_data.timestamp[14]~reg0_lut_out = V63_sload_path[14];
SE2_HEADER_data.timestamp[14]~reg0 = DFFE(SE2_HEADER_data.timestamp[14]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--BF1L91 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6602 at LC5_16_P3
--operation mode is normal

BF1L91 = !BF1L94Q & BF1L1 & MF1_MASTERHTRANS[1] & !MF1_MASTERHTRANS[0];


--BF1L02 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6603 at LC4_10_P3
--operation mode is normal

BF1L02 = BF1L05Q & MF1_MASTERHTRANS[1] & BF1L4;


--BF1L12 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6604 at LC4_9_P3
--operation mode is normal

BF1L12 = BF1L35Q # BF1L02 # BF1L91 # BF1L5;


--BF1L22 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6605 at LC5_15_P3
--operation mode is normal

BF1L22 = !BF1L25Q & (MF1_MASTERHTRANS[1] # !BF1L15Q);


--BF1L32 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6606 at LC1_15_P3
--operation mode is normal

BF1L32 = !BF1L94Q & (MF1_MASTERHTRANS[0] # !BF1L1 # !MF1_MASTERHTRANS[1]);


--BF1L42 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6607 at LC7_15_P3
--operation mode is normal

BF1L42 = !BF1L32 & BF1L22 & (!BF1L05Q # !BF1L3);


--BF1L74Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_enable~reg0 at LC10_11_P3
--operation mode is normal

BF1L74Q_lut_out = BF1L72 # BF1L6 & (BF1L92 # BF1L82);
BF1L74Q = DFFE(BF1L74Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--BF1L84Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_write~reg0 at LC2_9_P3
--operation mode is normal

BF1L84Q_lut_out = BF1L03 # BF1L84Q & (BF1L35Q # !BF1L42);
BF1L84Q = DFFE(BF1L84Q_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L751 is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_DAQ~12 at LC6_4_P3
--operation mode is normal

K1L751 = BF1L74Q & BF1L84Q & (BF1L34Q # !K1L481);


--K1L651 is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_DAQ~0 at LC8_16_O3
--operation mode is normal

K1L651 = K1L791 & K1L751 & K1L712 & !BF1L14Q;


--K1L661 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~19 at LC8_9_P3
--operation mode is normal

K1L661 = BF1L84Q & BF1L74Q;

--K1L761 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~22 at LC8_9_P3
--operation mode is normal

K1L761 = BF1L84Q & BF1L74Q;


--K1L461 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~0 at LC2_13_Z3
--operation mode is normal

K1L461 = !K1_i150 & K1L661 & (BF1L34Q # !K1L481);


--K1_i768 is slaveregister:inst_slaveregister|i768 at LC3_12_Z3
--operation mode is normal

K1_i768 = K1_i908 # BF1L83Q # !K1L981 # !BF1L53Q;


--K1_i1038 is slaveregister:inst_slaveregister|i1038 at LC9_12_Z3
--operation mode is normal

K1_i1038 = BF1L63Q # K1L202 # K1_i908 # !BF1L53Q;


--K1L211 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~0 at LC7_11_Z3
--operation mode is normal

K1L211 = K1L751 & !K1_i1038 & K1L311 & K1_i768;


--MC6L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|last_node[0]~15 at LC7_9_E4
--operation mode is normal

MC6L1 = MC6L81 # V62_pre_out[15] # V62_pre_out[14];


--RB1_inst50 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst50 at LC5_10_E3
--operation mode is normal

RB1_inst50 = MC6L1 & PB1_SND_DAT & WD1L16Q;


--K1_i1682 is slaveregister:inst_slaveregister|i1682 at LC4_6_O3
--operation mode is normal

K1_i1682 = BF1L53Q # BF1L83Q # K1_i1654 # !K1L981;


--K1_i1509 is slaveregister:inst_slaveregister|i1509 at LC3_8_P3
--operation mode is normal

K1_i1509 = BF1L53Q # K1_i1217 # !K1L981 # !BF1L83Q;


--K1_i1154 is slaveregister:inst_slaveregister|i1154 at LC4_8_P3
--operation mode is normal

K1_i1154 = BF1L73Q # K1_i908 # !K1L822 # !BF1L83Q;


--K1L237 is slaveregister:inst_slaveregister|i7084~57 at LC2_8_P3
--operation mode is normal

K1L237 = K1_i1425 & !K1_i1945 & !BF1L53Q & K1_i1154;


--K1L337 is slaveregister:inst_slaveregister|i7084~58 at LC9_8_P3
--operation mode is normal

K1L337 = K1_i1509 & K1_i1682 & K1L237 & K1L597;


--K1L75 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~17 at LC10_9_P3
--operation mode is normal

K1L75 = K1L65 & K1_i936 & K1L887 & K1L265;


--K1L137 is slaveregister:inst_slaveregister|i7068~15 at LC3_10_J3
--operation mode is normal

K1L137 = !K1_i1654 & K1L722 & !BF1L83Q & !BF1L53Q;


--K1L037 is slaveregister:inst_slaveregister|i7067~15 at LC4_10_J3
--operation mode is normal

K1L037 = !K1_i1661 & !BF1L73Q & !BF1L53Q & BF1L63Q;


--K1L437 is slaveregister:inst_slaveregister|i7100~0 at LC10_10_J3
--operation mode is normal

K1L437 = K1L75 & K1L137 & K1_i1682 & !K1L037;


--QB1_inst39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst39 at LC1_13_H3
--operation mode is normal

QB1_inst39 = AC1_CRC_ERR & !V11L43;


--AC1_DATA_OK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|DATA_OK at LC6_7_A4
--operation mode is normal

AC1_DATA_OK_lut_out = AC1_BYTE0 & !HC1L92Q & HC1L11Q & !CC1L7;
AC1_DATA_OK = DFFE(AC1_DATA_OK_lut_out, GLOBAL(AF1_outclock0), , , );


--QB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst36~29 at LC8_5_H3
--operation mode is normal

QB1L3 = AC1_DATA_OK & (!QC1_and_node[0][6] # !V31_pre_out[15] # !V31_pre_out[14]);


--QB1_inst44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst44 at LC6_6_E3
--operation mode is normal

QB1_inst44_lut_out = K1_COMM_ctrl_local.rx_dpr_raddr_stb;
QB1_inst44 = DFFE(QB1_inst44_lut_out, GLOBAL(AF1_outclock0), , , );


--K1_COMM_ctrl_local.rx_dpr_raddr_stb is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_dpr_raddr_stb at LC7_10_J3
--operation mode is normal

K1_COMM_ctrl_local.rx_dpr_raddr_stb_lut_out = K1L75 & K1_i1675 & !K1_i2130 & !BF1L53Q;
K1_COMM_ctrl_local.rx_dpr_raddr_stb = DFFE(K1_COMM_ctrl_local.rx_dpr_raddr_stb_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--QB1_inst22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst22 at LC7_6_E3
--operation mode is normal

QB1_inst22 = QB1L3 $ (MC1L1 & K1_COMM_ctrl_local.rx_dpr_raddr_stb & !QB1_inst44);


--K1L3 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~14 at LC2_10_J3
--operation mode is normal

K1L3 = !K1_i1654 & K1L722 & BF1L83Q & !BF1L53Q;


--K1L2 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~0 at LC9_10_J3
--operation mode is normal

K1L2 = K1L75 & K1L3 & K1_i1682 & !K1L037;


--PB1_SND_DRBT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_DRBT at LC10_10_E3
--operation mode is normal

PB1_SND_DRBT_lut_out = PB1L2 # !MC6L1 & K1_COMM_ctrl_local.reboot_req & PB1L8;
PB1_SND_DRBT = DFFE(PB1_SND_DRBT_lut_out, GLOBAL(AF1_outclock0), , , );


--K1L55 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~0 at LC8_10_E3
--operation mode is normal

K1L55 = !K1_i1661 & K1L981 & !BF1L53Q & K1L75;


--H1_RM_sn_data_int[0] is rate_meters:inst_rate_meters|RM_sn_data_int[0] at LC3_9_N3
--operation mode is normal

H1_RM_sn_data_int[0]_lut_out = V53_q[0];
H1_RM_sn_data_int[0] = DFFE(H1_RM_sn_data_int[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1_delay_bit is rate_meters:inst_rate_meters|delay_bit at LC5_7_V3
--operation mode is normal

H1_delay_bit_lut_out = V63_sload_path[15];
H1_delay_bit = DFFE(H1_delay_bit_lut_out, GLOBAL(AF1_outclock0), , , !J1L4Q);


--H1_sn_t_cnt[0] is rate_meters:inst_rate_meters|sn_t_cnt[0] at LC7_15_N4
--operation mode is normal

H1_sn_t_cnt[0]_lut_out = !H1_sn_t_cnt[0];
H1_sn_t_cnt[0] = DFFE(H1_sn_t_cnt[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1_i598);


--H1_sn_t_cnt[1] is rate_meters:inst_rate_meters|sn_t_cnt[1] at LC5_15_V3
--operation mode is normal

H1_sn_t_cnt[1]_lut_out = !H1_sn_t_cnt[1];
H1_sn_t_cnt[1] = DFFE(H1_sn_t_cnt[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L692);


--H1L652 is rate_meters:inst_rate_meters|RM_sn_data[0]~31 at LC7_9_V3
--operation mode is normal

H1L652 = H1_sn_t_cnt[0] & H1_delay_bit & H1_sn_t_cnt[1] & !V63_sload_path[15];


--K1L497 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~0 at LC5_8_P3
--operation mode is normal

K1L497 = !K1_i1509 & K1L697 & K1_i431 & K1_i936;


--H1L222 is rate_meters:inst_rate_meters|RM_rate_SPE[0]~31 at LC3_13_P4
--operation mode is normal

H1L222 = K1_RM_ctrl_local.rm_rate_enable[0] & H1_second_cnt[26];


--K1L687 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~0 at LC7_9_P3
--operation mode is normal

K1L687 = K1L543 & K1_i936 & K1L887 & K1L265;


--K1_RM_ctrl_local.rm_rate_enable[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[1] at LC6_7_R4
--operation mode is normal

K1_RM_ctrl_local.rm_rate_enable[1]_lut_out = MF1_MASTERHWDATA[1];
K1_RM_ctrl_local.rm_rate_enable[1] = DFFE(K1_RM_ctrl_local.rm_rate_enable[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L687);


--H1L881 is rate_meters:inst_rate_meters|RM_rate_MPE[0]~31 at LC2_14_Y4
--operation mode is normal

H1L881 = K1_RM_ctrl_local.rm_rate_enable[1] & H1_second_cnt[26];


--H1_RM_sn_data_int[3] is rate_meters:inst_rate_meters|RM_sn_data_int[3] at LC5_10_V3
--operation mode is normal

H1_RM_sn_data_int[3]_lut_out = V53_q[3];
H1_RM_sn_data_int[3] = DFFE(H1_RM_sn_data_int[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1_RM_sn_data_int[4] is rate_meters:inst_rate_meters|RM_sn_data_int[4] at LC3_8_V3
--operation mode is normal

H1_RM_sn_data_int[4]_lut_out = V53_q[0];
H1_RM_sn_data_int[4] = DFFE(H1_RM_sn_data_int[4]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L592);


--XB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~32 at LC3_5_A4
--operation mode is normal

XB1L61 = AC1_CTRL_OK & XB1L01Q;


--XB1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~16 at LC10_5_A4
--operation mode is normal

XB1L02 = XB1L3Q & XB1L2Q;


--H1_RM_sn_data_int[6] is rate_meters:inst_rate_meters|RM_sn_data_int[6] at LC5_6_V3
--operation mode is normal

H1_RM_sn_data_int[6]_lut_out = V53_q[2];
H1_RM_sn_data_int[6] = DFFE(H1_RM_sn_data_int[6]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L592);


--PB1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_ON~13 at LC2_2_E3
--operation mode is normal

PB1L91 = !PB1_DOM_REBOOT & PB1_COM_ON & !PB1_SYS_RESET;


--PB1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_ON~14 at LC8_2_E3
--operation mode is normal

PB1L02 = WD1L16Q & PB1_SND_IDLE;


--PB1_COM_OFF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_OFF at LC5_2_E3
--operation mode is normal

PB1_COM_OFF_lut_out = PB1L71 # PB1_COM_ON & (PB1_SYS_RESET # PB1_DOM_REBOOT);
PB1_COM_OFF = DFFE(PB1_COM_OFF_lut_out, GLOBAL(AF1_outclock0), , , );


--H1_RM_sn_data_int[7] is rate_meters:inst_rate_meters|RM_sn_data_int[7] at LC6_8_V3
--operation mode is normal

H1_RM_sn_data_int[7]_lut_out = V53_q[3];
H1_RM_sn_data_int[7] = DFFE(H1_RM_sn_data_int[7]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L592);


--H1_RM_sn_data_int[8] is rate_meters:inst_rate_meters|RM_sn_data_int[8] at LC10_10_V3
--operation mode is normal

H1_RM_sn_data_int[8]_lut_out = V53_q[0];
H1_RM_sn_data_int[8] = DFFE(H1_RM_sn_data_int[8]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L103);


--H1_RM_sn_data_int[9] is rate_meters:inst_rate_meters|RM_sn_data_int[9] at LC10_11_V3
--operation mode is normal

H1_RM_sn_data_int[9]_lut_out = V53_q[1];
H1_RM_sn_data_int[9] = DFFE(H1_RM_sn_data_int[9]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L103);


--H1_RM_sn_data_int[10] is rate_meters:inst_rate_meters|RM_sn_data_int[10] at LC4_11_V3
--operation mode is normal

H1_RM_sn_data_int[10]_lut_out = V53_q[2];
H1_RM_sn_data_int[10] = DFFE(H1_RM_sn_data_int[10]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L103);


--QB1_inst40[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[13] at LC7_3_A3
--operation mode is normal

QB1_inst40[13]_lut_out = V41_q[13];
QB1_inst40[13] = DFFE(QB1_inst40[13]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--QB1_inst40[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[15] at LC6_5_A3
--operation mode is normal

QB1_inst40[15]_lut_out = V41_q[15];
QB1_inst40[15] = DFFE(QB1_inst40[15]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--H1_RM_sn_data_int[16] is rate_meters:inst_rate_meters|RM_sn_data_int[16] at LC1_7_T3
--operation mode is normal

H1_RM_sn_data_int[16]_lut_out = V63_sload_path[16];
H1_RM_sn_data_int[16] = DFFE(H1_RM_sn_data_int[16]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1_RM_sn_data_int[17] is rate_meters:inst_rate_meters|RM_sn_data_int[17] at LC3_10_V3
--operation mode is normal

H1_RM_sn_data_int[17]_lut_out = V63_sload_path[17];
H1_RM_sn_data_int[17] = DFFE(H1_RM_sn_data_int[17]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1_RM_sn_data_int[19] is rate_meters:inst_rate_meters|RM_sn_data_int[19] at LC6_10_V3
--operation mode is normal

H1_RM_sn_data_int[19]_lut_out = V63_sload_path[19];
H1_RM_sn_data_int[19] = DFFE(H1_RM_sn_data_int[19]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1_RM_sn_data_int[20] is rate_meters:inst_rate_meters|RM_sn_data_int[20] at LC10_9_T3
--operation mode is normal

H1_RM_sn_data_int[20]_lut_out = V63_sload_path[20];
H1_RM_sn_data_int[20] = DFFE(H1_RM_sn_data_int[20]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1_RM_sn_data_int[21] is rate_meters:inst_rate_meters|RM_sn_data_int[21] at LC8_9_T3
--operation mode is normal

H1_RM_sn_data_int[21]_lut_out = V63_sload_path[21];
H1_RM_sn_data_int[21] = DFFE(H1_RM_sn_data_int[21]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1_RM_sn_data_int[22] is rate_meters:inst_rate_meters|RM_sn_data_int[22] at LC3_7_T3
--operation mode is normal

H1_RM_sn_data_int[22]_lut_out = V63_sload_path[22];
H1_RM_sn_data_int[22] = DFFE(H1_RM_sn_data_int[22]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1_RM_sn_data_int[23] is rate_meters:inst_rate_meters|RM_sn_data_int[23] at LC8_11_V3
--operation mode is normal

H1_RM_sn_data_int[23]_lut_out = V63_sload_path[23];
H1_RM_sn_data_int[23] = DFFE(H1_RM_sn_data_int[23]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--LE1L02 is daq:inst_daq|mem_interface:inst_mem_interface|i633~159 at LC3_14_R2
--operation mode is normal

LE1L02 = LE1_start_address[24] & (LE1L215Q # LE1L254);


--H1_RM_sn_data_int[24] is rate_meters:inst_rate_meters|RM_sn_data_int[24] at LC6_9_V3
--operation mode is normal

H1_RM_sn_data_int[24]_lut_out = V63_sload_path[24];
H1_RM_sn_data_int[24] = DFFE(H1_RM_sn_data_int[24]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--LE1L91 is daq:inst_daq|mem_interface:inst_mem_interface|i632~159 at LC1_1_O3
--operation mode is normal

LE1L91 = LE1_start_address[25] & (LE1L254 # LE1L215Q);


--LE1L81 is daq:inst_daq|mem_interface:inst_mem_interface|i631~159 at LC10_16_O3
--operation mode is normal

LE1L81 = LE1_start_address[26] & (LE1L215Q # LE1L254);


--H1_RM_sn_data_int[26] is rate_meters:inst_rate_meters|RM_sn_data_int[26] at LC4_9_O3
--operation mode is normal

H1_RM_sn_data_int[26]_lut_out = V63_sload_path[26];
H1_RM_sn_data_int[26] = DFFE(H1_RM_sn_data_int[26]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--LE1L354 is daq:inst_daq|mem_interface:inst_mem_interface|i~5396 at LC8_4_J2
--operation mode is normal

LE1L354 = !LE1L015Q & LE1L444 & !LE1L815Q & LE1L505Q;


--LE1L71 is daq:inst_daq|mem_interface:inst_mem_interface|i630~159 at LC9_4_J2
--operation mode is normal

LE1L71 = LE1_start_address[27] & (LE1L054 # LE1L215Q # !LE1L354);


--H1_RM_sn_data_int[28] is rate_meters:inst_rate_meters|RM_sn_data_int[28] at LC9_7_Y3
--operation mode is normal

H1_RM_sn_data_int[28]_lut_out = V63_sload_path[28];
H1_RM_sn_data_int[28] = DFFE(H1_RM_sn_data_int[28]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1_RM_sn_data_int[29] is rate_meters:inst_rate_meters|RM_sn_data_int[29] at LC3_9_V3
--operation mode is normal

H1_RM_sn_data_int[29]_lut_out = V63_sload_path[29];
H1_RM_sn_data_int[29] = DFFE(H1_RM_sn_data_int[29]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--K1L155 is slaveregister:inst_slaveregister|i3818~275 at LC3_10_Y3
--operation mode is normal

K1L155 = K1L902 & !K1_i908 & !BF1L53Q & V63_sload_path[30];


--K1_CS_ctrl_local.CS_time[30] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[30] at LC3_8_R3
--operation mode is normal

K1_CS_ctrl_local.CS_time[30]_lut_out = MF1_MASTERHWDATA[30];
K1_CS_ctrl_local.CS_time[30] = DFFE(K1_CS_ctrl_local.CS_time[30]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L255 is slaveregister:inst_slaveregister|i3818~276 at LC7_10_Y3
--operation mode is normal

K1L255 = K1L155 # BF1L53Q & K1_CS_ctrl_local.CS_time[30] & K1L644;


--H1_RM_rate_MPE[30] is rate_meters:inst_rate_meters|RM_rate_MPE[30] at LC2_11_Y3
--operation mode is normal

H1_RM_rate_MPE[30]_lut_out = V33_q[30];
H1_RM_rate_MPE[30] = DFFE(H1_RM_rate_MPE[30]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L883 is slaveregister:inst_slaveregister|i3498~242 at LC6_10_Y3
--operation mode is normal

K1L883 = !K1L902 & H1_RM_rate_MPE[30] & !K1L112 & !K1_i1217;


--H1_RM_rate_SPE[30] is rate_meters:inst_rate_meters|RM_rate_SPE[30] at LC3_16_Y3
--operation mode is normal

H1_RM_rate_SPE[30]_lut_out = V43_q[30];
H1_RM_rate_SPE[30] = DFFE(H1_RM_rate_SPE[30]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L983 is slaveregister:inst_slaveregister|i3498~243 at LC5_15_Y3
--operation mode is normal

K1L983 = !BF1L83Q & K1L981 & !K1_i1217 & H1_RM_rate_SPE[30];


--H1_RM_sn_data[30] is rate_meters:inst_rate_meters|RM_sn_data[30] at LC5_8_V3
--operation mode is normal

H1_RM_sn_data[30]_lut_out = H1_RM_sn_data_int[30];
H1_RM_sn_data[30] = DFFE(H1_RM_sn_data[30]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L093 is slaveregister:inst_slaveregister|i3498~244 at LC10_10_Y3
--operation mode is normal

K1L093 = K1L981 & !K1_i1217 & BF1L83Q & H1_RM_sn_data[30];


--K1L193 is slaveregister:inst_slaveregister|i3498~245 at LC9_10_Y3
--operation mode is normal

K1L193 = K1L883 # BF1L53Q & (K1L093 # K1L983);


--BF1L52 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6620 at LC6_16_P3
--operation mode is normal

BF1L52 = !BF1L94Q & (MF1_MASTERHTRANS[1] # MF1_MASTERHTRANS[0]);


--BF1L62 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6621 at LC10_16_P3
--operation mode is normal

BF1L62 = BF1L43Q & (MF1_MASTERHTRANS[0] # !MF1_MASTERHTRANS[1]);


--HF6L1Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~reg0 at LC2_7_P1
--operation mode is normal

HF6L1Q = AMPP_FUNCTION(JF1_state[4], M1L72, HF6L2Q, GLOBAL(A1L6), !M1_i144, M1_i210);


--HF4L1Q is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]~reg0 at LC4_4_P1
--operation mode is normal

HF4L1Q = AMPP_FUNCTION(altera_internal_jtag, GLOBAL(A1L6), !M1_i144, M1L13);


--B1_bypass_reg_out is sld_signaltap:auto_signaltap_0|bypass_reg_out at LC2_2_P1
--operation mode is normal

B1_bypass_reg_out = AMPP_FUNCTION(altera_internal_jtag, GLOBAL(A1L3), !B1_i12, M1L23);


--HF2L3Q is sld_hub:sld_hub_inst|sld_dffex:GEN_IRF_1_IRF|Q[3]~reg0 at LC4_3_P1
--operation mode is normal

HF2L3Q = AMPP_FUNCTION(HF1L1Q, HF6L4Q, HF3L3Q, GLOBAL(A1L6), !M1_i144, M1L82);


--HF2L4Q is sld_hub:sld_hub_inst|sld_dffex:GEN_IRF_1_IRF|Q[4]~reg0 at LC1_3_P1
--operation mode is normal

HF2L4Q = AMPP_FUNCTION(HF6L5Q, HF1L1Q, HF3L4Q, GLOBAL(A1L6), !M1_i144, M1L82);


--HF2L5Q is sld_hub:sld_hub_inst|sld_dffex:GEN_IRF_1_IRF|Q[5]~reg0 at LC2_3_P1
--operation mode is normal

HF2L5Q = AMPP_FUNCTION(HF6L6Q, HF1L1Q, HF3L5Q, GLOBAL(A1L6), !M1_i144, M1L82);


--M1L53 is sld_hub:sld_hub_inst|i302~395 at LC9_2_P1
--operation mode is normal

M1L53 = AMPP_FUNCTION(B1_bypass_reg_out, HF2L5Q, HF2L4Q, HF2L3Q);


--CB1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0] at LC6_12_G1
--operation mode is normal

CB1_dffs[0] = AMPP_FUNCTION(CB1_dffs[1], GLOBAL(A1L3), !B1_i12, Q1_i8);


--P1_WORD_SR[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0] at LC8_4_P1
--operation mode is normal

P1_WORD_SR[0] = AMPP_FUNCTION(P1L2, A1L5, P1_WORD_SR[1], GLOBAL(A1L3), !P1_i4, B1L181);


--M1L63 is sld_hub:sld_hub_inst|i302~396 at LC7_2_P1
--operation mode is normal

M1L63 = AMPP_FUNCTION(CB1_dffs[0], HF2L5Q, P1_WORD_SR[0], HF2L3Q);


--CB3_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] at LC5_2_X1
--operation mode is normal

CB3_dffs[0] = AMPP_FUNCTION(R1_is_max_write_address_ff, A1L5, CB3_dffs[1], GLOBAL(A1L3), !B1_i12);


--M1L73 is sld_hub:sld_hub_inst|i302~397 at LC6_2_P1
--operation mode is normal

M1L73 = AMPP_FUNCTION(CB3_dffs[0], HF2L4Q);


--M1L83 is sld_hub:sld_hub_inst|i302~398 at LC10_2_P1
--operation mode is normal

M1L83 = AMPP_FUNCTION(M1L73, M1L63, HF4L1Q, M1L53);


--HF5L1Q is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~reg0 at LC6_4_P1
--operation mode is normal

HF5L1Q = AMPP_FUNCTION(altera_internal_jtag, GLOBAL(A1L6), M1L13);


--P2_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] at LC3_1_P1
--operation mode is normal

P2_WORD_SR[0] = AMPP_FUNCTION(P2L4, V73_sload_path[4], JF1_state[4], P2_WORD_SR[1], GLOBAL(A1L6), !P2_i4, M1_i282);


--M1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG at LC5_1_P1
--operation mode is normal

M1_HUB_BYPASS_REG = AMPP_FUNCTION(JF1_state[4], altera_internal_jtag, GLOBAL(A1L6));


--GB83_points[0][0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][0] at LC9_8_P1
--operation mode is normal

GB83_points[0][0] = AMPP_FUNCTION(HF6L2Q, HF6L4Q, HF6L3Q, M1_i44, GLOBAL(A1L6), !M1_i144, M1L01);


--M1L93 is sld_hub:sld_hub_inst|i302~399 at LC7_1_P1
--operation mode is normal

M1L93 = AMPP_FUNCTION(HF5L1Q, GB83_points[0][0], M1_HUB_BYPASS_REG, P2_WORD_SR[0]);


--M1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1 at LC9_11_P1
--operation mode is normal

M1_jtag_debug_mode_usr1 = AMPP_FUNCTION(CB01_dffs[0], M1L4, M1L5, CB01_dffs[1], GLOBAL(A1L6), JF1_state[0], JF1_state[12]);


--JF1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] at LC4_9_P1
--operation mode is normal

JF1_state[8] = AMPP_FUNCTION(JF1_state[5], JF1_state[7], A1L8, GLOBAL(A1L6));


--JF1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] at LC10_1_P1
--operation mode is normal

JF1_state[3] = AMPP_FUNCTION(JF1_state[2], A1L8, GLOBAL(A1L6));


--JF1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4] at LC7_9_P1
--operation mode is normal

JF1_state[4] = AMPP_FUNCTION(A1L8, JF1_state[3], JF1_state[4], JF1_state[7], GLOBAL(A1L6));


--M1_i299 is sld_hub:sld_hub_inst|i299 at LC5_2_P1
--operation mode is normal

M1_i299 = AMPP_FUNCTION(JF1_state[3], JF1_state[4]);


--XB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~3 at LC8_16_A4
--operation mode is normal

XB1L8 = HC1L01Q & AC1_MTYPE_LEN1;


--HC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~881 at LC9_4_A4
--operation mode is normal

HC1L4 = CB5_dffs[5] & CB5_dffs[6] & !CB5_dffs[4];


--XB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~41 at LC5_4_A4
--operation mode is normal

XB1L9 = HC1L4 & XB1L8 & (A_nB $ !CB5_dffs[7]);


--PB1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|REC_PULSE~11 at LC3_4_E3
--operation mode is normal

PB1L13 = PB1_REC_PULSE & !HC1L92Q & !FD1L5Q;


--WD1_EOF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|EOF_WAIT at LC3_12_M3
--operation mode is normal

WD1_EOF_WAIT_lut_out = BE1L7Q & (WD1_EOF_WAIT # WD1_EOF & BE1L9Q) # !BE1L7Q & WD1_EOF & BE1L9Q;
WD1_EOF_WAIT = DFFE(WD1_EOF_WAIT_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--XB1L22Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~reg at LC10_6_A4
--operation mode is normal

XB1L22Q_lut_out = XB1L3Q & XB1L2Q & XB1L91;
XB1L22Q = DFFE(XB1L22Q_lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , );


--PB1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_IDLE~60 at LC3_2_E3
--operation mode is normal

PB1L44 = PB1_CMD_WAIT & (XB1L22Q # PB1_SND_IDLE & !WD1L16Q) # !PB1_CMD_WAIT & PB1_SND_IDLE & !WD1L16Q;


--PB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~108 at LC3_3_E3
--operation mode is normal

PB1L4 = PB1_SND_MRNB & !WD1L16Q & !SB1L81Q;


--XB1L1Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|bfstat_rcvd~reg at LC5_6_A4
--operation mode is normal

XB1L1Q_lut_out = !XB1L3Q & !XB1L2Q & XB1L91;
XB1L1Q = DFFE(XB1L1Q_lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , );


--PB1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_MRWB~28 at LC8_3_E3
--operation mode is normal

PB1L74 = PB1_CMD_WAIT & !SB1L81Q & (AC1_DATA_OK # XB1L1Q);


--PB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~117 at LC5_3_E3
--operation mode is normal

PB1L6 = PB1_SND_MRWB & !WD1L16Q & !SB1L81Q;


--PB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~82 at LC3_10_E3
--operation mode is normal

PB1L1 = PB1_SND_DRAND & !WD1L16Q & !SB1L81Q;


--XB1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~reg at LC3_6_A4
--operation mode is normal

XB1L81Q_lut_out = (!XB1L3Q & !XB1L6Q) & CASCADE(XB1L71);
XB1L81Q = DFFE(XB1L81Q_lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , );


--PB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~257 at LC6_10_E3
--operation mode is normal

PB1L8 = XB1L81Q & PB1_CMD_WAIT & !SB1L81Q;


--XB1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~reg at LC5_5_A4
--operation mode is normal

XB1L32Q_lut_out = XB1L02 & !XB1L4Q & !XB1L6Q & XB1L61;
XB1L32Q = DFFE(XB1L32Q_lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , );


--RB1_inst9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst9 at LC3_14_E3
--operation mode is normal

RB1_inst9_lut_out = K1_id_set[1] & K1_id_set[0];
RB1_inst9 = DFFE(RB1_inst9_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--PB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~91 at LC9_15_E3
--operation mode is normal

PB1L3 = PB1_CMD_WAIT & !SB1L81Q & RB1_inst9 & XB1L32Q;


--PB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~125 at LC10_15_E3
--operation mode is normal

PB1L7 = !WD1L16Q & PB1_SND_TC_DAT & !SB1L81Q;


--PB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~116 at LC4_10_E3
--operation mode is normal

PB1L5 = WD1L16Q # SB1L81Q;


--SB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|RES~78 at LC7_3_S4
--operation mode is normal

SB1L71 = V72_sload_path[5] & V72_sload_path[7] & V72_sload_path[6] & V72_sload_path[4];


--HC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~882 at LC8_1_A4
--operation mode is normal

HC1L5 = !CB5_dffs[5] & CB5_dffs[3] & !CB5_dffs[1] & CB5_dffs[4];


--CC1_crc32_en is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32_en at LC7_14_B4
--operation mode is normal

CC1_crc32_en_lut_out = !AC1_STF_WAIT & CC1L34Q & !AC1_START;
CC1_crc32_en = DFFE(CC1_crc32_en_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--AC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|crc_init~233 at LC8_14_B4
--operation mode is normal

AC1L61 = !AC1_STF_WAIT & !AC1_START;


--RC1_i16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i16 at LC6_8_B4
--operation mode is normal

RC1_i16 = RC1_SRG[31] $ RC1_SRG[22];


--RC1_i17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i17 at LC10_7_B4
--operation mode is normal

RC1_i17 = RC1_SRG[25] $ RC1_SRG[31];


--RC1_i15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i15 at LC8_9_B4
--operation mode is normal

RC1_i15 = RC1_SRG[21] $ RC1_SRG[31];


--RC1_i14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i14 at LC8_10_B4
--operation mode is normal

RC1_i14 = RC1_SRG[31] $ RC1_SRG[15];


--RC1_i12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i12 at LC7_16_B4
--operation mode is normal

RC1_i12 = RC1_SRG[31] $ RC1_SRG[10];


--RC1_i13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i13 at LC4_10_B4
--operation mode is normal

RC1_i13 = RC1_SRG[31] $ RC1_SRG[11];


--RC1_i9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i9 at LC1_14_B4
--operation mode is normal

RC1_i9 = RC1_SRG[6] $ RC1_SRG[31];


--RC1_i10 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i10 at LC9_16_B4
--operation mode is normal

RC1_i10 = RC1_SRG[31] $ RC1_SRG[7];


--RC1_i11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i11 at LC10_15_B4
--operation mode is normal

RC1_i11 = RC1_SRG[9] $ RC1_SRG[31];


--RC1_i7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i7 at LC2_14_B4
--operation mode is normal

RC1_i7 = RC1_SRG[31] $ RC1_SRG[3];


--RC1_i8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i8 at LC5_15_B4
--operation mode is normal

RC1_i8 = RC1_SRG[4] $ RC1_SRG[31];


--CC1_crc32_data is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32_data at LC1_15_B4
--operation mode is normal

CC1_crc32_data_lut_out = CC1_srg[7];
CC1_crc32_data = DFFE(CC1_crc32_data_lut_out, GLOBAL(AF1_outclock0), , , !PB1L72);


--RC1_i4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i4 at LC3_15_B4
--operation mode is normal

RC1_i4 = RC1_SRG[31] $ CC1_crc32_data;


--RC1_i5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i5 at LC4_8_B4
--operation mode is normal

RC1_i5 = RC1_SRG[31] $ RC1_SRG[0];


--RC1_i6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i6 at LC10_8_B4
--operation mode is normal

RC1_i6 = RC1_SRG[1] $ RC1_SRG[31];


--SD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|_~208 at LC9_3_A4
--operation mode is normal

SD1L1 = !V91_pre_out[6] & !V91_pre_out[5] & !V91_pre_out[4] & !V91_pre_out[7];


--SD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|_~210 at LC10_3_A4
--operation mode is normal

SD1L2 = (!V91_pre_out[1] & !V91_lsb & !V91_pre_out[2] & !V91_pre_out[3]) & CASCADE(SD1L1);


--PB1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CRES_WAIT~16 at LC4_4_E3
--operation mode is normal

PB1L22 = !XB1L7Q & PB1_CRES_WAIT;


--PB1_PON is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|PON at LC5_4_E3
--operation mode is normal

PB1_PON_lut_out = SB1L81Q # PB1_PON & !V63_sload_path[5];
PB1_PON = DFFE(PB1_PON_lut_out, GLOBAL(AF1_outclock0), , , );


--SD1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_1~78 at LC8_9_A4
--operation mode is normal

SD1L71 = !V91_pre_out[2] # !V91_pre_out[4] # !V91_pre_out[3] # !V91_pre_out[1];


--SD1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_1~79 at LC2_2_A4
--operation mode is normal

SD1L81 = !V91_pre_out[5] & (SD1L71 # !V91_lsb) # !V91_pre_out[6];


--XB1_domlev_dn_rq_ is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_dn_rq_ at LC6_2_A4
--operation mode is normal

XB1_domlev_dn_rq__lut_out = CB5_dffs[6];
XB1_domlev_dn_rq_ = DFFE(XB1_domlev_dn_rq__lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , AC1L1);


--SD1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_adj~82 at LC3_2_A4
--operation mode is normal

SD1L51 = (!V91_pre_out[7] & AC1_CTRL_OK & XB1_domlev_dn_rq_) & CASCADE(SD1L81);


--BE1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~178 at LC7_11_Z4
--operation mode is normal

BE1L2 = BE1_TXCNT & (V02_sload_path[0] # !V02_sload_path[4] # !JB92L3);


--WD1_SEND_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|SEND_IDLE at LC1_13_M3
--operation mode is normal

WD1_SEND_IDLE_lut_out = !WD1L16Q & (PB1L43 # WD1_SEND_IDLE # !WD1L2);
WD1_SEND_IDLE = DFFE(WD1_SEND_IDLE_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1869 at LC7_13_M3
--operation mode is normal

WD1L3 = !WD1_SEND_IDLE & (PB1_SND_DRBT # !WD1L2 # !PB1L53);


--WD1_STF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|STF at LC3_13_M3
--operation mode is normal

WD1_STF_lut_out = WD1L11 # !WD1_SEND_IDLE & (PB1L43 # !WD1L2);
WD1_STF = DFFE(WD1_STF_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1_EOF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|EOF at LC2_12_M3
--operation mode is normal

WD1_EOF_lut_out = WD1_EOF & (WD1_CRC0 # !BE1L9Q) # !WD1_EOF & WD1_CRC0 & BE1L9Q;
WD1_EOF = DFFE(WD1_EOF_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1_CRC0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC0 at LC6_12_M3
--operation mode is normal

WD1_CRC0_lut_out = WD1_CRC1 & (WD1_CRC0 # BE1L9Q) # !WD1_CRC1 & WD1_CRC0 & !BE1L9Q;
WD1_CRC0 = DFFE(WD1_CRC0_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1870 at LC5_12_M3
--operation mode is normal

WD1L4 = WD1_EOF & !WD1_CRC0 & BE1L9Q # !WD1_EOF & (!BE1L9Q # !WD1_CRC0);


--WD1_RXSHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|RXSHR8 at LC4_3_M3
--operation mode is normal

WD1_RXSHR8_lut_out = WD1L21 # WD1_RXSHR8 & !V42L8 & !V52L9;
WD1_RXSHR8 = DFFE(WD1_RXSHR8_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1871 at LC2_5_M3
--operation mode is normal

WD1L5 = WD1_RXSHR8 & !V52L9 & V42L8;


--WD1_DCMD_SEQ1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1 at LC3_6_M3
--operation mode is normal

WD1_DCMD_SEQ1_lut_out = WD1_PTYPE_SEQ0 & (BE1L9Q # WD1_DCMD_SEQ1) # !WD1_PTYPE_SEQ0 & WD1_DCMD_SEQ1 & (WD1L7 # !BE1L9Q);
WD1_DCMD_SEQ1 = DFFE(WD1_DCMD_SEQ1_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~390 at LC10_6_M3
--operation mode is normal

WD1L1 = WD1_DCMD_SEQ1 & PB1_SND_TC_DAT & BE1L9Q;


--WD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1872 at LC4_7_M3
--operation mode is normal

WD1L6 = BE1L9Q & WD1_STF;


--WD1L69 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~41 at LC5_7_M3
--operation mode is normal

WD1L69 = PB1_SND_DAT & (NF1_portadataout[0] # NF1_portadataout[1]);


--WD1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~185 at LC9_6_M3
--operation mode is normal

WD1L14 = WD1L1 # WD1L5 # !WD1L69 & WD1L6;


--WD1_TXSHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TXSHR8 at LC9_3_M3
--operation mode is normal

WD1_TXSHR8_lut_out = WD1L31 # !V52L9 & !V42L8 & WD1_TXSHR8;
WD1_TXSHR8 = DFFE(WD1_TXSHR8_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~186 at LC3_3_M3
--operation mode is normal

WD1L24 = WD1_TXSHR8 & (V52L9 # V42L8) # !WD1_TXSHR8 & V52L9 & WD1_RXSHR8;


--WD1_TC_RX_TIME is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME at LC1_4_M3
--operation mode is normal

WD1_TC_RX_TIME_lut_out = WD1L1 # WD1L5 # !BE1L9Q & WD1_TC_RX_TIME;
WD1_TC_RX_TIME = DFFE(WD1_TC_RX_TIME_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1_TC_TX_TIME is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME at LC6_3_M3
--operation mode is normal

WD1_TC_TX_TIME_lut_out = WD1L51 # WD1L41 # WD1_TC_TX_TIME & !BE1L9Q;
WD1_TC_TX_TIME = DFFE(WD1_TC_TX_TIME_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1_TCWFM_H is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_H at LC5_11_M3
--operation mode is normal

WD1_TCWFM_H_lut_out = WD1_TCWFM_L;
WD1_TCWFM_H = DFFE(WD1_TCWFM_H_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , BE1L9Q);


--WD1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~187 at LC10_3_M3
--operation mode is normal

WD1L34 = WD1_TCWFM_H # WD1_TC_RX_TIME # WD1_BYT3 # WD1_TC_TX_TIME;


--WD1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~188 at LC8_3_M3
--operation mode is normal

WD1L44 = WD1L24 # !BE1L9Q & (WD1L34 # WD1_CRC0);


--WD1_MTYPE_LEN1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|MTYPE_LEN1 at LC7_10_M3
--operation mode is normal

WD1_MTYPE_LEN1_lut_out = WD1_LEN0;
WD1_MTYPE_LEN1 = DFFE(WD1_MTYPE_LEN1_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , BE1L9Q);


--WD1_CRC1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC1 at LC10_12_M3
--operation mode is normal

WD1_CRC1_lut_out = WD1_CRC2;
WD1_CRC1 = DFFE(WD1_CRC1_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , BE1L9Q);


--WD1_TCWF_CHK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TCWF_CHK at LC3_11_M3
--operation mode is normal

WD1_TCWF_CHK_lut_out = WD1_TCWFM_WT;
WD1_TCWF_CHK = DFFE(WD1_TCWF_CHK_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~189 at LC4_11_M3
--operation mode is normal

WD1L54 = WD1_CRC1 # WD1_MTYPE_LEN1 # WD1_TCWF_CHK & !V51L41;


--WD1_LEN0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|LEN0 at LC3_9_M3
--operation mode is normal

WD1_LEN0_lut_out = BE1L9Q & !PB1_SND_DAT & WD1_STF # !BE1L9Q & WD1_LEN0;
WD1_LEN0 = DFFE(WD1_LEN0_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1_TCWFM_L is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_L at LC2_11_M3
--operation mode is normal

WD1_TCWFM_L_lut_out = WD1L9 # WD1L61 # WD1_TXSHR8 & V52L9;
WD1_TCWFM_L = DFFE(WD1_TCWFM_L_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1_CRC2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC2 at LC7_15_M3
--operation mode is normal

WD1_CRC2_lut_out = WD1_CRC3;
WD1_CRC2 = DFFE(WD1_CRC2_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , BE1L9Q);


--WD1_BYT1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT1 at LC3_8_M3
--operation mode is normal

WD1_BYT1_lut_out = WD1_BYT0 & (BE1L9Q # WD1_BYT1) # !WD1_BYT0 & !BE1L9Q & WD1_BYT1;
WD1_BYT1 = DFFE(WD1_BYT1_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~190 at LC1_9_M3
--operation mode is normal

WD1L64 = WD1_TCWFM_L # WD1_CRC2 # WD1_BYT1 # WD1_LEN0;


--WD1_PL_INC is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC at LC6_8_M3
--operation mode is normal

WD1_PL_INC_lut_out = BE1L9Q & WD1_STF & !WD1L71 & PB1_SND_DAT;
WD1_PL_INC = DFFE(WD1_PL_INC_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1_BYT0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT0 at LC10_7_M3
--operation mode is normal

WD1_BYT0_lut_out = WD1L82 # PB1_SND_DAT & WD1L71 & WD1L6;
WD1_BYT0 = DFFE(WD1_BYT0_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~191 at LC4_9_M3
--operation mode is normal

WD1L74 = WD1_BYT0 # WD1_PL_INC # !V22L43 & WD1L45Q;


--WD1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~192 at LC3_10_M3
--operation mode is normal

WD1L84 = WD1L74 # WD1L44 # WD1L64 # WD1L54;


--WD1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1873 at LC8_6_M3
--operation mode is normal

WD1L7 = !PB1_SND_DRBT & PB1L53 & !PB1_SND_TC_DAT & !PB1_SND_ID;


--QD1L3Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|done~reg0 at LC8_6_I3
--operation mode is normal

QD1L3Q_lut_out = !WD1_STF & QD1L65Q;
QD1L3Q = DFFE(QD1L3Q_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--WD1L73Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|crc_last~reg at LC9_15_M3
--operation mode is normal

WD1L73Q_lut_out = WD1L12 # WD1L83 # V52L9 & WD1_ID_SHR8;
WD1L73Q = DFFE(WD1L73Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1874 at LC5_15_M3
--operation mode is normal

WD1L8 = WD1L73Q & QD1L3Q;


--WD1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~424 at LC1_6_M3
--operation mode is normal

WD1L36 = !WD1L8 & (BE1L9Q & !WD1L7 # !WD1_DCMD_SEQ1);


--JB92_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC8_6_Z4
--operation mode is normal

JB92_aeb_out = !V02_sload_path[3] & !V02_sload_path[2] & V02_sload_path[0] & V02_sload_path[1];


--WD1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1875 at LC10_11_M3
--operation mode is normal

WD1L9 = WD1_TCWF_CHK & !V51L41;


--WD1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1876 at LC9_11_M3
--operation mode is normal

WD1L01 = WD1_TXSHR8 & V52L9;


--WD1_ID_BYTE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|ID_BYTE at LC4_2_M3
--operation mode is normal

WD1_ID_BYTE_lut_out = WD1_ID_LOAD # WD1L22 # !BE1L9Q & WD1_ID_BYTE;
WD1_ID_BYTE = DFFE(WD1_ID_BYTE_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1_ID_LOAD is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|ID_LOAD at LC6_7_M3
--operation mode is normal

WD1_ID_LOAD_lut_out = PB1_SND_ID & WD1_DCMD_SEQ1 & BE1L9Q;
WD1_ID_LOAD = DFFE(WD1_ID_LOAD_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1_ID_SHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|ID_SHR8 at LC7_2_M3
--operation mode is normal

WD1_ID_SHR8_lut_out = WD1L32 # WD1_ID_SHR8 & !V42L8 & !V52L9;
WD1_ID_SHR8 = DFFE(WD1_ID_SHR8_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~78 at LC2_2_M3
--operation mode is normal

WD1L29 = WD1_ID_LOAD # WD1_ID_BYTE # WD1_ID_SHR8 & !V52L9;


--WD1_TCWFM_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_WT at LC1_11_M3
--operation mode is normal

WD1_TCWFM_WT_lut_out = WD1L011Q;
WD1_TCWFM_WT = DFFE(WD1_TCWFM_WT_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L011Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|tcwf_rd_next~reg at LC5_10_M3
--operation mode is normal

WD1L011Q_lut_out = BE1L9Q & WD1_TCWFM_H;
WD1L011Q = DFFE(WD1L011Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~79 at LC6_10_M3
--operation mode is normal

WD1L39 = WD1L011Q # WD1_TCWFM_H # WD1_TCWFM_L # WD1_TCWFM_WT;


--QD1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~827 at LC10_5_I3
--operation mode is normal

QD1L41 = ZC53L2 & (ZC63L2 # !WD1L49Q) # !ZC53L2 & WD1L49Q & ZC63L2;


--CB8_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC2_1_I3
--operation mode is normal

CB8_dffs[3]_lut_out = CB8_dffs[4] & (QD1L51 # !BE1L9Q) # !CB8_dffs[4] & BE1L9Q & QD1L51;
CB8_dffs[3] = DFFE(CB8_dffs[3]_lut_out, GLOBAL(AF1_outclock0), BE1L7Q, , BE1L8Q);


--JB93_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC6_3_Z4
--operation mode is normal

JB93_aeb_out = JB63_aeb_out & JB73_aeb_out & JB53_aeb_out & JB83_aeb_out;


--SB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~105 at LC10_2_Z4
--operation mode is normal

SB1L3 = !V82_sload_path[4] & !V82_sload_path[2] & V82_sload_path[6] & V82_sload_path[1];


--SB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~109 at LC2_2_Z4
--operation mode is normal

SB1L5 = (SB1L3 & SB1L8 & !V82_sload_path[0] & SB1L7) & CASCADE(SB1L4);


--SB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~107 at LC1_2_Z4
--operation mode is normal

SB1L4 = !V82_sload_path[5] & !V82_sload_path[3];


--FD1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~34 at LC2_4_F1
--operation mode is normal

FD1L9Q_lut_out = FD1L8Q & (YB1L51Q # FD1L9Q & JB62_agb_out) # !FD1L8Q & FD1L9Q & JB62_agb_out;
FD1L9Q = DFFE(FD1L9Q_lut_out, GLOBAL(AF1_outclock0), !XB1L52Q, , );


--SB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~110 at LC8_2_Z4
--operation mode is normal

SB1L6 = (V82_sload_path[1] & PB1_SND_PULSE) & CASCADE(SB1L11);


--SE1L96Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~27 at LC7_11_K2
--operation mode is normal

SE1L96Q_lut_out = SE1L36 & (SE1L96Q # SE1L66Q & SE1L26) # !SE1L36 & SE1L66Q & SE1L26;
SE1L96Q = DFFE(SE1L96Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--RE1L921 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i~105 at LC3_8_K2
--operation mode is normal

RE1L921 = RE1_wr_ptr[1] $ RE1_rd_ptr[1] $ (RE1_wr_ptr[0] # !RE1_rd_ptr[0]);


--J1L2Q is ROC:inst_ROC|RST_state~11 at LC1_11_F2
--operation mode is normal

J1L2Q_lut_out = !J1L1Q;
J1L2Q = DFFE(J1L2Q_lut_out, GLOBAL(AF1_outclock0), , , );


--VE1L66 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~110 at LC7_12_O1
--operation mode is normal

VE1L66 = VE1L913Q # !VE1L432 # !VE1L222 # !VE1L122;


--VE1L812 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~780 at LC7_7_O4
--operation mode is normal

VE1L812 = VE1L813Q & VE1L77;


--VE1L162 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7371 at LC10_11_O1
--operation mode is normal

VE1L162 = !VE1L223Q & !VE1L123Q;


--VE1L262 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7372 at LC6_11_O1
--operation mode is normal

VE1L262 = VE1L623Q # !VE1L432 # !VE1L162 # !VE1L522;


--VE1L31Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~reg0 at LC1_15_N1
--operation mode is normal

VE1L31Q_lut_out = ATWD0_D[9];
VE1L31Q = DFFE(VE1L31Q_lut_out, GLOBAL(AF1_outclock1), , , VE1L21);


--VE1L11Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[8]~reg0 at LC3_15_N1
--operation mode is normal

VE1L11Q_lut_out = ATWD0_D[8];
VE1L11Q = DFFE(VE1L11Q_lut_out, GLOBAL(AF1_outclock1), , , VE1L21);


--VE1L01Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[7]~reg0 at LC8_15_N1
--operation mode is normal

VE1L01Q_lut_out = ATWD0_D[7];
VE1L01Q = DFFE(VE1L01Q_lut_out, GLOBAL(AF1_outclock1), , , VE1L21);


--VE1L06 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i625~48 at LC3_14_N1
--operation mode is normal

VE1L06 = VE1L323Q & !VE1L01Q & (VE1L11Q $ VE1L31Q);


--SE1L56Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~20 at LC3_10_K2
--operation mode is normal

SE1L56Q_lut_out = TriggerComplete_0 & !SE1L86Q & (SE1L56Q # ME1_ATWDTrigger_A_sig) # !TriggerComplete_0 & (SE1L56Q # ME1_ATWDTrigger_A_sig);
SE1L56Q = DFFE(SE1L56Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L07 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~567 at LC1_9_O1
--operation mode is normal

VE1L07 = VE1_readout_cnt[7] & (VE1L523Q # VE1L623Q # !VE1L562);


--VE1L37 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~579 at LC9_15_O1
--operation mode is normal

VE1L37 = VE1_readout_cnt[4] & (VE1L523Q # VE1L623Q # !VE1L562);


--VE1L27 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~575 at LC10_16_O1
--operation mode is normal

VE1L27 = VE1_readout_cnt[5] & (VE1L523Q # VE1L623Q # !VE1L562);


--VE1L17 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~571 at LC6_16_O1
--operation mode is normal

VE1L17 = VE1_readout_cnt[6] & (VE1L523Q # VE1L623Q # !VE1L562);


--VE1L022 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~820 at LC8_14_O1
--operation mode is normal

VE1L022 = VE1L223Q & VE1L302;


--VE1L46 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~66 at LC2_10_O1
--operation mode is normal

VE1L46 = VE1L123Q # !VE1L952 # !VE1L132 # !VE1L032;


--VE1L912 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~819 at LC4_14_O1
--operation mode is normal

VE1L912 = VE1L223Q & VE1L502;


--VE1L57 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~587 at LC7_9_O1
--operation mode is normal

VE1L57 = VE1_readout_cnt[2] & (VE1L523Q # VE1L623Q # !VE1L562);


--VE1L47 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~583 at LC2_14_O1
--operation mode is normal

VE1L47 = VE1_readout_cnt[3] & (VE1L623Q # VE1L523Q # !VE1L562);


--SE2L96Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~27 at LC9_10_K2
--operation mode is normal

SE2L96Q_lut_out = SE2L26 & (SE2L96Q # SE2L66Q & SE2L36) # !SE2L26 & SE2L66Q & SE2L36;
SE2L96Q = DFFE(SE2L96Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--RE2L921 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i~108 at LC6_7_G2
--operation mode is normal

RE2L921 = RE2_rd_ptr[1] $ RE2_wr_ptr[1] $ (RE2_wr_ptr[0] # !RE2_rd_ptr[0]);


--VE2L852 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7425 at LC9_12_K1
--operation mode is normal

VE2L852 = VE1L413Q & !VE2L613Q & !VE2L813Q;


--VE2L952 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7426 at LC4_7_K1
--operation mode is normal

VE2L952 = !VE2L722 # !VE2L852 # !VE2L122 # !VE2L522;


--VE2L712 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~780 at LC5_7_K1
--operation mode is normal

VE2L712 = VE2L913Q & VE2L67;


--VE2L062 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7427 at LC8_7_K1
--operation mode is normal

VE2L062 = VE2L813Q # VE2L613Q # VE1L913Q # !VE1L413Q;


--VE2L162 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7428 at LC3_14_F3
--operation mode is normal

VE2L162 = VE2L913Q # VE2L062 # !VE2L522 # !VE2L122;


--SE2L56Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~20 at LC5_10_K2
--operation mode is normal

SE2L56Q_lut_out = TriggerComplete_1 & !SE2L86Q & (SE2L56Q # ME1_ATWDTrigger_B_sig) # !TriggerComplete_1 & (SE2L56Q # ME1_ATWDTrigger_B_sig);
SE2L56Q = DFFE(SE2L56Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L31Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~reg0 at LC8_16_L4
--operation mode is normal

VE2L31Q_lut_out = ATWD1_D[9];
VE2L31Q = DFFE(VE2L31Q_lut_out, GLOBAL(AF1_outclock1), , , VE2L21);


--VE2L11Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[8]~reg0 at LC7_16_L4
--operation mode is normal

VE2L11Q_lut_out = ATWD1_D[8];
VE2L11Q = DFFE(VE2L11Q_lut_out, GLOBAL(AF1_outclock1), , , VE2L21);


--VE2L01Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[7]~reg0 at LC10_16_L4
--operation mode is normal

VE2L01Q_lut_out = ATWD1_D[7];
VE2L01Q = DFFE(VE2L01Q_lut_out, GLOBAL(AF1_outclock1), , , VE2L21);


--VE2L06 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i625~48 at LC3_11_L4
--operation mode is normal

VE2L06 = !VE2L01Q & VE2L323Q & (VE2L11Q $ VE2L31Q);


--VE2L96 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~567 at LC3_16_K1
--operation mode is normal

VE2L96 = VE2_readout_cnt[7] & (VE2L623Q # !VE2L762);


--VE2L27 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~579 at LC7_16_K1
--operation mode is normal

VE2L27 = VE2_readout_cnt[4] & (VE2L623Q # !VE2L762);


--VE2L17 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~575 at LC5_16_K1
--operation mode is normal

VE2L17 = VE2_readout_cnt[5] & (VE2L623Q # !VE2L762);


--VE2L07 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~571 at LC1_16_K1
--operation mode is normal

VE2L07 = VE2_readout_cnt[6] & (VE2L623Q # !VE2L762);


--VE2L262 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7429 at LC9_16_K1
--operation mode is normal

VE2L262 = VE2L223Q & VE2L202 # !VE2L852;


--VE2L362 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7430 at LC1_14_K1
--operation mode is normal

VE2L362 = VE2L223Q & VE2L402 # !VE2L852;


--VE2L47 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~587 at LC6_14_K1
--operation mode is normal

VE2L47 = VE2_readout_cnt[2] & (VE2L623Q # !VE2L762);


--VE2L37 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~583 at LC8_13_K1
--operation mode is normal

VE2L37 = VE2_readout_cnt[3] & (VE2L623Q # !VE2L762);


--VE2L462 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7431 at LC5_13_K1
--operation mode is normal

VE2L462 = !VE2L713Q & !VE2L023Q & !VE2L323Q & !VE2L913Q;


--VE2L662 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7438 at LC6_13_K1
--operation mode is normal

VE2L662 = (!VE2L123Q & !VE1L913Q) & CASCADE(VE2L462);

--VE2L862 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7441 at LC6_13_K1
--operation mode is normal

VE2L862 = (!VE2L123Q & !VE1L913Q) & CASCADE(VE2L462);


--C1L54 is calibration_sources:inst_calibration_sources|i67~131 at LC6_10_W2
--operation mode is normal

C1L54 = !V6_sload_path[3] # !V6_sload_path[0] # !V6_sload_path[1] # !V6_sload_path[2];


--C1_now is calibration_sources:inst_calibration_sources|now at LC5_10_T3
--operation mode is normal

C1_now_lut_out = C1L48 # !C1_delay_bit & C1L21 & C1L411;
C1_now = DFFE(C1_now_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--C1L08 is calibration_sources:inst_calibration_sources|i~464 at LC10_10_W2
--operation mode is normal

C1L08 = !V6_sload_path[0] & !V6_sload_path[1] & !V6_sload_path[2];


--C1L64 is calibration_sources:inst_calibration_sources|i67~132 at LC8_10_W2
--operation mode is normal

C1L64 = !C1_now & C1L08 & !V6_sload_path[3] # !C1L54;


--C1L18 is calibration_sources:inst_calibration_sources|i~465 at LC3_9_R4
--operation mode is normal

C1L18 = !V5_q[5] # !V5_q[4];


--C1L76 is calibration_sources:inst_calibration_sources|i441~0 at LC3_10_R4
--operation mode is normal

C1L76 = V5_q[6] & (C1L97 # C1L18 # !V5_q[7]);


--C1_ATWD_R2R is calibration_sources:inst_calibration_sources|ATWD_R2R at LC10_7_R2
--operation mode is normal

C1_ATWD_R2R_lut_out = C1L36;
C1_ATWD_R2R = DFFE(C1_ATWD_R2R_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--C1L46 is calibration_sources:inst_calibration_sources|i429~38 at LC5_7_R2
--operation mode is normal

C1L46 = C1_now_action & (K1_CS_ctrl_local.CS_enable[5] # K1_CS_ctrl_local.CS_enable[4]);


--C1L56 is calibration_sources:inst_calibration_sources|i429~39 at LC8_7_R2
--operation mode is normal

C1L56 = !C1L46 & !C1_ATWD_R2R & !C1_fe_R2R # !C1L57;


--C1L66 is calibration_sources:inst_calibration_sources|i440~0 at LC10_10_R4
--operation mode is normal

C1L66 = V5_q[7] & (C1L97 # C1L18 # !V5_q[6]);


--C1L37 is calibration_sources:inst_calibration_sources|i447~0 at LC6_10_R4
--operation mode is normal

C1L37 = V5_q[0] & (C1L97 # C1L87 # C1L18);


--C1L27 is calibration_sources:inst_calibration_sources|i446~0 at LC5_10_R4
--operation mode is normal

C1L27 = V5_q[1] & (C1L97 # C1L18 # C1L87);


--C1L17 is calibration_sources:inst_calibration_sources|i445~0 at LC8_10_R4
--operation mode is normal

C1L17 = V5_q[2] & (C1L97 # C1L18 # C1L87);


--C1L07 is calibration_sources:inst_calibration_sources|i444~0 at LC7_10_R4
--operation mode is normal

C1L07 = V5_q[3] & (C1L97 # C1L18 # C1L87);


--C1L96 is calibration_sources:inst_calibration_sources|i443~0 at LC9_10_R4
--operation mode is normal

C1L96 = V5_q[4] & (C1L97 # C1L87 # !V5_q[5]);


--C1L86 is calibration_sources:inst_calibration_sources|i442~0 at LC10_11_R4
--operation mode is normal

C1L86 = V5_q[5] & (C1L97 # C1L87 # !V5_q[4]);


--PC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~623 at LC5_4_K4
--operation mode is normal

PC1L3 = V01_sload_path[3] & !V01_sload_path[1] & !V01_sload_path[0];


--PC1L03Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~34 at LC3_8_K4
--operation mode is normal

PC1L03Q_lut_out = PC1L92Q # PC1L03Q & (V01_sload_path[2] # !PC1L3);
PC1L03Q = DFFE(PC1L03Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--HC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXSTOP~234 at LC4_8_G4
--operation mode is normal

HC1L81 = HC1L52Q & !PC1L62Q & (!V8_sload_path[2] # !HC1L41);


--HC1_rxcteq9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9 at LC6_8_G4
--operation mode is normal

HC1_rxcteq9 = !V8_sload_path[4] & V8_sload_path[3] & HC1L31 & !V8_sload_path[2];

--HC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9~21 at LC6_8_G4
--operation mode is normal

HC1L61 = !V8_sload_path[4] & V8_sload_path[3] & HC1L31 & !V8_sload_path[2];


--HC1L82Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~42 at LC10_7_G4
--operation mode is normal

HC1L82Q_lut_out = HC1L62Q # HC1L91Q # HC1L82Q & !HC1_rxcteq9;
HC1L82Q = DFFE(HC1L82Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--PB1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|DRREQ_WT~11 at LC8_5_E3
--operation mode is normal

PB1L52 = PB1_DRREQ_WT & !XB1L81Q;


--XB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~48 at LC10_4_A4
--operation mode is normal

XB1L11 = !HC1L4 & XB1L8 & (A_nB $ !CB5_dffs[7]);


--AC1_CTR_ERR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR at LC10_8_A4
--operation mode is normal

AC1_CTR_ERR_lut_out = AC1_CTR_MSG & (HC1L92Q # AC1L81 & HC1L11Q);
AC1_CTR_ERR = DFFE(AC1_CTR_ERR_lut_out, GLOBAL(AF1_outclock0), !SB1L81Q, , );


--AC1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~88 at LC7_9_A4
--operation mode is normal

AC1L72 = !XB1L21Q & !XB1L01Q # !AC1_DCMD_SEQ1 # !HC1L01Q;


--AC1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~89 at LC8_8_A4
--operation mode is normal

AC1L82 = AC1_CTR_ERR # AC1_CRC_ERR # !AC1_IDLE & AC1L72;


--AC1_CTR_MSG is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CTR_MSG at LC9_7_A4
--operation mode is normal

AC1_CTR_MSG_lut_out = AC1_IDLE & AC1L2 & AC1_CTR_MSG # !AC1_IDLE & (AC1L1 # AC1L2 & AC1_CTR_MSG);
AC1_CTR_MSG = DFFE(AC1_CTR_MSG_lut_out, GLOBAL(AF1_outclock0), !SB1L81Q, , );


--AC1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~90 at LC3_7_A4
--operation mode is normal

AC1L92 = AC1_EOF_WAIT & (AC1_CTR_MSG # AC1_BYTE0 & AC1_DAT_MSG) # !AC1_EOF_WAIT & AC1_BYTE0 & AC1_DAT_MSG;


--AC1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~73 at LC4_6_A4
--operation mode is normal

AC1L53 = AC1_DATA_OK # AC1_STF_WAIT # AC1_CTRL_OK;


--AC1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~74 at LC4_7_A4
--operation mode is normal

AC1L63 = AC1L53 # XB1L5 & !XB1L21Q & !XB1L01Q;


--AC1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~75 at LC9_2_A4
--operation mode is normal

AC1L73 = HC1L11Q & (AC1_BYTE0 # AC1_EOF_WAIT);


--AC1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~76 at LC2_7_A4
--operation mode is normal

AC1L83 = AC1L63 # AC1L73 & (CC1L21 # CC1L71);


--HC1L22Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~34 at LC1_1_A4
--operation mode is normal

HC1L22Q_lut_out = HC1L1 & (HC1L7 # HC1L6 # !HC1L2);
HC1L22Q = DFFE(HC1L22Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--HC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~16 at LC10_2_A4
--operation mode is normal

HC1L8 = HC1L22Q # HC1L01Q;


--HC1L72Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~40 at LC7_7_G4
--operation mode is normal

HC1L72Q_lut_out = !HC1_rxcteq5 & (HC1L72Q # HC1L32Q & PC1L62Q);
HC1L72Q = DFFE(HC1L72Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--HC1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~35 at LC9_7_G4
--operation mode is normal

HC1L32Q_lut_out = HC1L71 # !PC1L62Q & HC1L32Q & !HC1_rxcteq5;
HC1L32Q = DFFE(HC1L32Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--WD1_BYT2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT2 at LC7_9_M3
--operation mode is normal

WD1_BYT2_lut_out = WD1_BYT1;
WD1_BYT2 = DFFE(WD1_BYT2_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , BE1L9Q);


--LE1L454 is daq:inst_daq|mem_interface:inst_mem_interface|i~5397 at LC1_7_H2
--operation mode is normal

LE1L454 = LE1L115Q & MF1_SLAVEHREADYO & (LE1L83 # LE1L73);


--LE1L5 is daq:inst_daq|mem_interface:inst_mem_interface|i271~270 at LC6_5_H2
--operation mode is normal

LE1L5 = LE1L43 & MF1_SLAVEHREADYO # !LE1L43 & (LE1L53 & MF1_SLAVEHREADYO # !LE1L53 & !JE1L281Q);


--LE1L554 is daq:inst_daq|mem_interface:inst_mem_interface|i~5398 at LC9_6_J2
--operation mode is normal

LE1L554 = LE1L215Q & (!LE1L583 & !LE1L63 # !MF1_SLAVEHREADYO);


--LE1L654 is daq:inst_daq|mem_interface:inst_mem_interface|i~5399 at LC10_6_J2
--operation mode is normal

LE1L654 = LE1L615Q & (!MF1_SLAVEHREADYO # !LE1L683) # !LE1L354;


--LE1L01 is daq:inst_daq|mem_interface:inst_mem_interface|i298~174 at LC3_16_J2
--operation mode is normal

LE1L01 = LE1_rdaddr[1] & LE1_rdaddr[0];


--LE1L11 is daq:inst_daq|mem_interface:inst_mem_interface|i298~175 at LC5_16_J2
--operation mode is normal

LE1L11 = LE1_rdaddr[4] & LE1_rdaddr[3] & LE1_rdaddr[5] & LE1L01;


--LE1L21 is daq:inst_daq|mem_interface:inst_mem_interface|i349~0 at LC1_7_J2
--operation mode is normal

LE1L21 = MF1_SLAVEHREADYO & (LE1_i295 # !LE1L8 # !LE1L11);


--LE1L754 is daq:inst_daq|mem_interface:inst_mem_interface|i~5400 at LC5_6_J2
--operation mode is normal

LE1L754 = LE1L554 # LE1L654 # LE1L315Q & !LE1L21;


--LE1L854 is daq:inst_daq|mem_interface:inst_mem_interface|i~5401 at LC7_6_J2
--operation mode is normal

LE1L854 = LE1L583 & LE1L215Q & MF1_SLAVEHREADYO;


--LE1L954 is daq:inst_daq|mem_interface:inst_mem_interface|i~5402 at LC4_6_J2
--operation mode is normal

LE1L954 = LE1L683 & LE1L615Q & MF1_SLAVEHREADYO;


--LE1L064 is daq:inst_daq|mem_interface:inst_mem_interface|i~5403 at LC8_6_J2
--operation mode is normal

LE1L064 = LE1L854 # LE1L954 # LE1L315Q & LE1L21;


--LE1L41 is daq:inst_daq|mem_interface:inst_mem_interface|i488~34 at LC10_2_H2
--operation mode is normal

LE1L41 = K1_DAQ_ctrl_local.LBM_mode[1] # !LE1_start_address[24];


--LE1L983 is daq:inst_daq|mem_interface:inst_mem_interface|i~355 at LC3_3_H2
--operation mode is normal

LE1L983 = LE1L815Q & (JE1L281Q # K1_DAQ_ctrl_local.LBM_mode[0] & !LE1L41);


--LE1L31 is daq:inst_daq|mem_interface:inst_mem_interface|i355~1 at LC4_13_H2
--operation mode is normal

LE1L31 = K1_DAQ_ctrl_local.COMPR_mode[0] $ K1_DAQ_ctrl_local.COMPR_mode[1];


--LE1L164 is daq:inst_daq|mem_interface:inst_mem_interface|i~5413 at LC3_4_H2
--operation mode is normal

LE1L164 = LE1L31 & (LE1_AnB & !LE1L84 # !LE1_AnB & !LE1L4);


--LE1L264 is daq:inst_daq|mem_interface:inst_mem_interface|i~5416 at LC10_4_H2
--operation mode is normal

LE1L264 = K1_DAQ_ctrl_local.COMPR_mode[0] & !K1_DAQ_ctrl_local.COMPR_mode[1];


--LE1L364 is daq:inst_daq|mem_interface:inst_mem_interface|i~5417 at LC3_13_H2
--operation mode is normal

LE1L364 = LE1_AnB & LE1L84 # !LE1_AnB & LE1L4 # !LE1L264;


--LE1L51 is daq:inst_daq|mem_interface:inst_mem_interface|i488~35 at LC5_3_H2
--operation mode is normal

LE1L51 = !JE1L281Q & (K1_DAQ_ctrl_local.LBM_mode[1] # !K1_DAQ_ctrl_local.LBM_mode[0] # !LE1_start_address[24]);

--LE1L61 is daq:inst_daq|mem_interface:inst_mem_interface|i488~37 at LC5_3_H2
--operation mode is normal

LE1L61 = !JE1L281Q & (K1_DAQ_ctrl_local.LBM_mode[1] # !K1_DAQ_ctrl_local.LBM_mode[0] # !LE1_start_address[24]);


--LE1L883 is daq:inst_daq|mem_interface:inst_mem_interface|i~324 at LC4_5_H2
--operation mode is normal

LE1L883 = LE1L215Q & !LE1L583 & LE1L63 & LE1L5;


--LE1L464 is daq:inst_daq|mem_interface:inst_mem_interface|i~5421 at LC4_4_H2
--operation mode is normal

LE1L464 = LE1L344 # LE1L044 & !LE1L583 & LE1L5;


--RE2L731 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[1]~16 at LC7_7_G2
--operation mode is normal

RE2L731 = RE2_wr_ptr[0] & SE2L76Q;


--RE2L331 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[1]~0 at LC7_8_G2
--operation mode is normal

RE2L331 = RE2_rd_ptr[0] & !LE1_AnB & LE1_read_done;


--RE1L731 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[1]~16 at LC8_9_K2
--operation mode is normal

RE1L731 = RE1_wr_ptr[0] & SE1L76Q;


--RE1L331 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[1]~0 at LC4_8_K2
--operation mode is normal

RE1L331 = LE1_read_done & RE1_rd_ptr[0] & LE1_AnB;


--BF1L13 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6632 at LC3_16_P3
--operation mode is normal

BF1L13 = (MF1_MASTERHTRANS[1] & (MF1_MASTERHTRANS[0] & !BF1L33Q # !MF1_MASTERHTRANS[0] & MF1_MASTERHWRITE) # !MF1_MASTERHTRANS[1] & !BF1L33Q) & CASCADE(BF1L2);


--JE1L081 is daq:inst_daq|ahb_master:inst_ahb_master|i~9703 at LC5_8_Q2
--operation mode is normal

JE1L081 = (MF1_SLAVEHREADYO & (LE1L1Q & JE1_haddr[3] # !LE1L1Q & JE1L17) # !MF1_SLAVEHREADYO & JE1_haddr[3]) & CASCADE(JE1L181);


--LE1L783 is daq:inst_daq|mem_interface:inst_mem_interface|i~283 at LC8_13_H2
--operation mode is normal

LE1L783 = LE1L815Q & !JE1L281Q & (LE1L41 # !K1_DAQ_ctrl_local.LBM_mode[0]);


--JE1L871 is daq:inst_daq|ahb_master:inst_ahb_master|i~9671 at LC8_10_O2
--operation mode is normal

JE1L871 = JE1L37 # JE1L57 # JE1L17 # JE1L96;


--JE1L971 is daq:inst_daq|ahb_master:inst_ahb_master|i~9672 at LC2_9_O2
--operation mode is normal

JE1L971 = JE1L97 # JE1L77;


--JE1L53 is daq:inst_daq|ahb_master:inst_ahb_master|i247~236 at LC7_9_O2
--operation mode is normal

JE1L53 = (JE1L971 # JE1L38 # JE1L18 # JE1L871) & CASCADE(JE1L33);


--SE1L22 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0~0 at LC7_10_K2
--operation mode is normal

SE1L22 = !J1L4Q & !SE1L56Q;


--LE1_done_pulse_done_last is daq:inst_daq|mem_interface:inst_mem_interface|done_pulse_done_last at LC3_5_Y2
--operation mode is normal

LE1_done_pulse_done_last_lut_out = LE1L815Q;
LE1_done_pulse_done_last = DFFE(LE1_done_pulse_done_last_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--SE2L22 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0~0 at LC2_11_K2
--operation mode is normal

SE2L22 = !SE2L56Q & !J1L4Q;


--UE1L2 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~49 at LC6_15_K2
--operation mode is normal

UE1L2 = !V92_sload_path[1] # !UE1L1Q # !V92_sload_path[0] # !V92_sload_path[2];


--UE1L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~50 at LC5_16_K2
--operation mode is normal

UE1L3 = !V92_sload_path[4] # !V92_sload_path[3];


--UE1L4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~51 at LC7_15_K2
--operation mode is normal

UE1L4 = UE1L3 # !V92_sload_path[6] # !V92_sload_path[7] # !V92_sload_path[5];


--UE1L6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~132 at LC9_14_K2
--operation mode is normal

UE1L6 = UE1L1Q # SE1_enable & !K1_DAQ_ctrl_local.DAQ_mode[1] & ME1_ATWDTrigger_A_sig;

--UE1L8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~134 at LC9_14_K2
--operation mode is normal

UE1L8 = UE1L1Q # SE1_enable & !K1_DAQ_ctrl_local.DAQ_mode[1] & ME1_ATWDTrigger_A_sig;


--V92_sset_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[0] at LC7_14_K2
--operation mode is normal

V92_sset_path[0] = V92_sload_path[0] # !UE1L2 & !UE1L4 # !UE1L6;


--V92_sset_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[1] at LC4_14_K2
--operation mode is normal

V92_sset_path[1] = V92_sload_path[1] # !UE1L2 & !UE1L4 # !UE1L6;


--V92_sset_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[2] at LC6_14_K2
--operation mode is normal

V92_sset_path[2] = V92_sload_path[2] # !UE1L2 & !UE1L4 # !UE1L6;


--V92_sset_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[3] at LC3_14_K2
--operation mode is normal

V92_sset_path[3] = V92_sload_path[3] # !UE1L2 & !UE1L4 # !UE1L6;


--V92_sset_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[4] at LC8_14_K2
--operation mode is normal

V92_sset_path[4] = V92_sload_path[4] # !UE1L2 & !UE1L4 # !UE1L6;


--V92_sset_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[5] at LC1_14_K2
--operation mode is normal

V92_sset_path[5] = V92_sload_path[5] # !UE1L2 & !UE1L4 # !UE1L6;


--V92_sset_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[6] at LC2_14_K2
--operation mode is normal

V92_sset_path[6] = V92_sload_path[6] # !UE1L2 & !UE1L4 # !UE1L6;


--V92_sset_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[7] at LC5_14_K2
--operation mode is normal

V92_sset_path[7] = V92_sload_path[7] # !UE1L2 & !UE1L4 # !UE1L6;


--UE2L2 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~49 at LC8_11_F2
--operation mode is normal

UE2L2 = !UE2L1Q # !V03_sload_path[2] # !V03_sload_path[0] # !V03_sload_path[1];


--UE2L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~50 at LC3_16_F2
--operation mode is normal

UE2L3 = !V03_sload_path[3] # !V03_sload_path[4];


--UE2L4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~51 at LC5_16_F2
--operation mode is normal

UE2L4 = UE2L3 # !V03_sload_path[5] # !V03_sload_path[7] # !V03_sload_path[6];


--UE2L6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~132 at LC9_10_F2
--operation mode is normal

UE2L6 = UE2L1Q # !K1_DAQ_ctrl_local.DAQ_mode[1] & SE2_enable & ME1_ATWDTrigger_B_sig;

--UE2L8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~134 at LC9_10_F2
--operation mode is normal

UE2L8 = UE2L1Q # !K1_DAQ_ctrl_local.DAQ_mode[1] & SE2_enable & ME1_ATWDTrigger_B_sig;


--V03_sset_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[0] at LC7_10_F2
--operation mode is normal

V03_sset_path[0] = V03_sload_path[0] # !UE2L2 & !UE2L4 # !UE2L6;


--V03_sset_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[1] at LC2_10_F2
--operation mode is normal

V03_sset_path[1] = V03_sload_path[1] # !UE2L4 & !UE2L2 # !UE2L6;


--V03_sset_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[2] at LC8_10_F2
--operation mode is normal

V03_sset_path[2] = V03_sload_path[2] # !UE2L4 & !UE2L2 # !UE2L6;


--V03_sset_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[3] at LC1_10_F2
--operation mode is normal

V03_sset_path[3] = V03_sload_path[3] # !UE2L4 & !UE2L2 # !UE2L6;


--V03_sset_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[4] at LC6_10_F2
--operation mode is normal

V03_sset_path[4] = V03_sload_path[4] # !UE2L4 & !UE2L2 # !UE2L6;


--V03_sset_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[5] at LC3_10_F2
--operation mode is normal

V03_sset_path[5] = V03_sload_path[5] # !UE2L4 & !UE2L2 # !UE2L6;


--V03_sset_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[6] at LC5_10_F2
--operation mode is normal

V03_sset_path[6] = V03_sload_path[6] # !UE2L4 & !UE2L2 # !UE2L6;


--V03_sset_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[7] at LC4_10_F2
--operation mode is normal

V03_sset_path[7] = V03_sload_path[7] # !UE2L4 & !UE2L2 # !UE2L6;


--MB11_q[0] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[0] at EC3_1_P1
MB11_q[0]_data_in = MF1_MASTERHWDATA[0];
MB11_q[0]_write_enable = K1_i7909;
MB11_q[0]_clock_0 = GLOBAL(AF1_outclock0);
MB11_q[0]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB11_q[0]_read_address = RD_ADDR(VE1_readout_cnt[0], VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1]);
MB11_q[0] = MEMORY_SEGMENT(MB11_q[0]_data_in, MB11_q[0]_write_enable, MB11_q[0]_clock_0, , , , , , VCC, MB11_q[0]_write_address, MB11_q[0]_read_address);


--VE1L5Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[2]~reg0 at LC2_9_N1
--operation mode is normal

VE1L5Q_lut_out = ATWD0_D[2];
VE1L5Q = DFFE(VE1L5Q_lut_out, GLOBAL(AF1_outclock1), , , VE1L21);


--VE1L4Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[1]~reg0 at LC1_9_N1
--operation mode is normal

VE1L4Q_lut_out = ATWD0_D[1];
VE1L4Q = DFFE(VE1L4Q_lut_out, GLOBAL(AF1_outclock1), , , VE1L21);


--VE1L3Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[0]~reg0 at LC7_9_N1
--operation mode is normal

VE1L3Q_lut_out = ATWD0_D[0];
VE1L3Q = DFFE(VE1L3Q_lut_out, GLOBAL(AF1_outclock1), , , VE1L21);


--VE1L8Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[5]~reg0 at LC9_15_N1
--operation mode is normal

VE1L8Q_lut_out = ATWD0_D[5];
VE1L8Q = DFFE(VE1L8Q_lut_out, GLOBAL(AF1_outclock1), , , VE1L21);


--VE1L7Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[4]~reg0 at LC5_10_N1
--operation mode is normal

VE1L7Q_lut_out = ATWD0_D[4];
VE1L7Q = DFFE(VE1L7Q_lut_out, GLOBAL(AF1_outclock1), , , VE1L21);


--VE1L6Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[3]~reg0 at LC6_9_N1
--operation mode is normal

VE1L6Q_lut_out = ATWD0_D[3];
VE1L6Q = DFFE(VE1L6Q_lut_out, GLOBAL(AF1_outclock1), , , VE1L21);


--VE1L9Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[6]~reg0 at LC2_15_N1
--operation mode is normal

VE1L9Q_lut_out = ATWD0_D[6];
VE1L9Q = DFFE(VE1L9Q_lut_out, GLOBAL(AF1_outclock1), , , VE1L21);


--WE1_i6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i6 at LC7_15_N1
--operation mode is normal

WE1_i6 = VE1L31Q $ VE1L01Q $ VE1L9Q $ VE1L11Q;


--WE1_i9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i9 at LC4_9_N1
--operation mode is normal

WE1_i9 = VE1L6Q $ VE1L7Q $ WE1_i6 $ VE1L8Q;


--WE1_i12 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i12 at LC8_9_N1
--operation mode is normal

WE1_i12 = VE1L4Q $ VE1L3Q $ WE1_i9 $ VE1L5Q;


--MB21_q[0] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[0] at EC3_1_K1
MB21_q[0]_data_in = MF1_MASTERHWDATA[0];
MB21_q[0]_write_enable = K1_i7970;
MB21_q[0]_clock_0 = GLOBAL(AF1_outclock0);
MB21_q[0]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB21_q[0]_read_address = RD_ADDR(VE2_readout_cnt[0], VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1]);
MB21_q[0] = MEMORY_SEGMENT(MB21_q[0]_data_in, MB21_q[0]_write_enable, MB21_q[0]_clock_0, , , , , , VCC, MB21_q[0]_write_address, MB21_q[0]_read_address);


--VE2L5Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[2]~reg0 at LC5_15_L4
--operation mode is normal

VE2L5Q_lut_out = ATWD1_D[2];
VE2L5Q = DFFE(VE2L5Q_lut_out, GLOBAL(AF1_outclock1), , , VE2L21);


--VE2L4Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[1]~reg0 at LC7_15_L4
--operation mode is normal

VE2L4Q_lut_out = ATWD1_D[1];
VE2L4Q = DFFE(VE2L4Q_lut_out, GLOBAL(AF1_outclock1), , , VE2L21);


--VE2L3Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[0]~reg0 at LC9_15_L4
--operation mode is normal

VE2L3Q_lut_out = ATWD1_D[0];
VE2L3Q = DFFE(VE2L3Q_lut_out, GLOBAL(AF1_outclock1), , , VE2L21);


--VE2L8Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[5]~reg0 at LC1_16_L4
--operation mode is normal

VE2L8Q_lut_out = ATWD1_D[5];
VE2L8Q = DFFE(VE2L8Q_lut_out, GLOBAL(AF1_outclock1), , , VE2L21);


--VE2L7Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[4]~reg0 at LC6_15_L4
--operation mode is normal

VE2L7Q_lut_out = ATWD1_D[4];
VE2L7Q = DFFE(VE2L7Q_lut_out, GLOBAL(AF1_outclock1), , , VE2L21);


--VE2L6Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[3]~reg0 at LC10_15_L4
--operation mode is normal

VE2L6Q_lut_out = ATWD1_D[3];
VE2L6Q = DFFE(VE2L6Q_lut_out, GLOBAL(AF1_outclock1), , , VE2L21);


--VE2L9Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[6]~reg0 at LC3_16_L4
--operation mode is normal

VE2L9Q_lut_out = ATWD1_D[6];
VE2L9Q = DFFE(VE2L9Q_lut_out, GLOBAL(AF1_outclock1), , , VE2L21);


--WE2_i6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i6 at LC6_16_L4
--operation mode is normal

WE2_i6 = VE2L31Q $ VE2L11Q $ VE2L01Q $ VE2L9Q;


--WE2_i9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i9 at LC1_15_L4
--operation mode is normal

WE2_i9 = VE2L6Q $ VE2L8Q $ VE2L7Q $ WE2_i6;


--WE2_i12 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i12 at LC4_15_L4
--operation mode is normal

WE2_i12 = WE2_i9 $ VE2L4Q $ VE2L3Q $ VE2L5Q;


--VE2L562 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7433 at LC6_6_K1
--operation mode is normal

VE2L562 = VE2L722 & VE2L122 & !VE2L913Q & VE2L222;


--RE1_header_1.trigger_word[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[0] at LC7_8_M2
--operation mode is normal

RE1_header_1.trigger_word[0]_lut_out = SE1_HEADER_data.trigger_word[0]~reg0;
RE1_header_1.trigger_word[0] = DFFE(RE1_header_1.trigger_word[0]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.trigger_word[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[0] at LC1_8_M2
--operation mode is normal

RE1_header_0.trigger_word[0]_lut_out = SE1_HEADER_data.trigger_word[0]~reg0;
RE1_header_0.trigger_word[0] = DFFE(RE1_header_0.trigger_word[0]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L653 is daq:inst_daq|mem_interface:inst_mem_interface|i1542~841 at LC1_7_M2
--operation mode is normal

LE1L653 = LE1_AnB & (RE1_rd_ptr[0] & RE1_header_1.trigger_word[0] # !RE1_rd_ptr[0] & RE1_header_0.trigger_word[0]);


--LE1L753 is daq:inst_daq|mem_interface:inst_mem_interface|i1542~843 at LC2_7_M2
--operation mode is normal

LE1L753 = (LE1L005Q & !LE1L994Q) & CASCADE(LE1L653);


--MB11_q[1] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[1] at EC3_1_O1
MB11_q[1]_data_in = MF1_MASTERHWDATA[1];
MB11_q[1]_write_enable = K1_i7909;
MB11_q[1]_clock_0 = GLOBAL(AF1_outclock0);
MB11_q[1]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB11_q[1]_read_address = RD_ADDR(VE1_readout_cnt[0], VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1]);
MB11_q[1] = MEMORY_SEGMENT(MB11_q[1]_data_in, MB11_q[1]_write_enable, MB11_q[1]_clock_0, , , , , , VCC, MB11_q[1]_write_address, MB11_q[1]_read_address);


--WE1_i5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i5 at LC10_15_N1
--operation mode is normal

WE1_i5 = VE1L01Q $ VE1L31Q $ VE1L11Q;


--WE1_i8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i8 at LC5_15_N1
--operation mode is normal

WE1_i8 = VE1L9Q $ VE1L7Q $ VE1L8Q $ WE1_i5;


--WE1_i11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i11 at LC10_9_N1
--operation mode is normal

WE1_i11 = VE1L6Q $ WE1_i8 $ VE1L4Q $ VE1L5Q;


--MB21_q[1] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[1] at EC3_1_J1
MB21_q[1]_data_in = MF1_MASTERHWDATA[1];
MB21_q[1]_write_enable = K1_i7970;
MB21_q[1]_clock_0 = GLOBAL(AF1_outclock0);
MB21_q[1]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB21_q[1]_read_address = RD_ADDR(VE2_readout_cnt[0], VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1]);
MB21_q[1] = MEMORY_SEGMENT(MB21_q[1]_data_in, MB21_q[1]_write_enable, MB21_q[1]_clock_0, , , , , , VCC, MB21_q[1]_write_address, MB21_q[1]_read_address);


--WE2_i5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i5 at LC9_16_L4
--operation mode is normal

WE2_i5 = VE2L31Q $ VE2L01Q $ VE2L11Q;


--WE2_i8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i8 at LC8_15_L4
--operation mode is normal

WE2_i8 = VE2L7Q $ VE2L8Q $ WE2_i5 $ VE2L9Q;


--WE2_i11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i11 at LC2_15_L4
--operation mode is normal

WE2_i11 = WE2_i8 $ VE2L5Q $ VE2L6Q $ VE2L4Q;


--MB11_q[2] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[2] at EC1_1_O1
MB11_q[2]_data_in = MF1_MASTERHWDATA[2];
MB11_q[2]_write_enable = K1_i7909;
MB11_q[2]_clock_0 = GLOBAL(AF1_outclock0);
MB11_q[2]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB11_q[2]_read_address = RD_ADDR(VE1_readout_cnt[0], VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1]);
MB11_q[2] = MEMORY_SEGMENT(MB11_q[2]_data_in, MB11_q[2]_write_enable, MB11_q[2]_clock_0, , , , , , VCC, MB11_q[2]_write_address, MB11_q[2]_read_address);


--WE1_i4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i4 at LC4_15_N1
--operation mode is normal

WE1_i4 = VE1L31Q $ VE1L11Q;


--WE1_i7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i7 at LC6_15_N1
--operation mode is normal

WE1_i7 = VE1L9Q $ VE1L01Q $ VE1L8Q $ WE1_i4;


--WE1_i10 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i10 at LC9_9_N1
--operation mode is normal

WE1_i10 = VE1L6Q $ VE1L7Q $ WE1_i7 $ VE1L5Q;


--MB21_q[2] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[2] at EC4_1_J1
MB21_q[2]_data_in = MF1_MASTERHWDATA[2];
MB21_q[2]_write_enable = K1_i7970;
MB21_q[2]_clock_0 = GLOBAL(AF1_outclock0);
MB21_q[2]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB21_q[2]_read_address = RD_ADDR(VE2_readout_cnt[0], VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1]);
MB21_q[2] = MEMORY_SEGMENT(MB21_q[2]_data_in, MB21_q[2]_write_enable, MB21_q[2]_clock_0, , , , , , VCC, MB21_q[2]_write_address, MB21_q[2]_read_address);


--WE2_i4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i4 at LC5_16_L4
--operation mode is normal

WE2_i4 = VE2L31Q $ VE2L11Q;


--WE2_i7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i7 at LC2_16_L4
--operation mode is normal

WE2_i7 = VE2L01Q $ VE2L9Q $ VE2L8Q $ WE2_i4;


--WE2_i10 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i10 at LC3_15_L4
--operation mode is normal

WE2_i10 = VE2L7Q $ VE2L5Q $ VE2L6Q $ WE2_i7;


--MB11_q[3] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[3] at EC1_1_N1
MB11_q[3]_data_in = MF1_MASTERHWDATA[3];
MB11_q[3]_write_enable = K1_i7909;
MB11_q[3]_clock_0 = GLOBAL(AF1_outclock0);
MB11_q[3]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB11_q[3]_read_address = RD_ADDR(VE1_readout_cnt[0], VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1]);
MB11_q[3] = MEMORY_SEGMENT(MB11_q[3]_data_in, MB11_q[3]_write_enable, MB11_q[3]_clock_0, , , , , , VCC, MB11_q[3]_write_address, MB11_q[3]_read_address);


--MB21_q[3] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[3] at EC3_1_L1
MB21_q[3]_data_in = MF1_MASTERHWDATA[3];
MB21_q[3]_write_enable = K1_i7970;
MB21_q[3]_clock_0 = GLOBAL(AF1_outclock0);
MB21_q[3]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB21_q[3]_read_address = RD_ADDR(VE2_readout_cnt[0], VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1]);
MB21_q[3] = MEMORY_SEGMENT(MB21_q[3]_data_in, MB21_q[3]_write_enable, MB21_q[3]_clock_0, , , , , , VCC, MB21_q[3]_write_address, MB21_q[3]_read_address);


--MB11_q[4] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[4] at EC3_1_N1
MB11_q[4]_data_in = MF1_MASTERHWDATA[4];
MB11_q[4]_write_enable = K1_i7909;
MB11_q[4]_clock_0 = GLOBAL(AF1_outclock0);
MB11_q[4]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB11_q[4]_read_address = RD_ADDR(VE1_readout_cnt[0], VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1]);
MB11_q[4] = MEMORY_SEGMENT(MB11_q[4]_data_in, MB11_q[4]_write_enable, MB11_q[4]_clock_0, , , , , , VCC, MB11_q[4]_write_address, MB11_q[4]_read_address);


--MB21_q[4] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[4] at EC4_1_L1
MB21_q[4]_data_in = MF1_MASTERHWDATA[4];
MB21_q[4]_write_enable = K1_i7970;
MB21_q[4]_clock_0 = GLOBAL(AF1_outclock0);
MB21_q[4]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB21_q[4]_read_address = RD_ADDR(VE2_readout_cnt[0], VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1]);
MB21_q[4] = MEMORY_SEGMENT(MB21_q[4]_data_in, MB21_q[4]_write_enable, MB21_q[4]_clock_0, , , , , , VCC, MB21_q[4]_write_address, MB21_q[4]_read_address);


--MB11_q[5] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[5] at EC2_1_N1
MB11_q[5]_data_in = MF1_MASTERHWDATA[5];
MB11_q[5]_write_enable = K1_i7909;
MB11_q[5]_clock_0 = GLOBAL(AF1_outclock0);
MB11_q[5]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB11_q[5]_read_address = RD_ADDR(VE1_readout_cnt[0], VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1]);
MB11_q[5] = MEMORY_SEGMENT(MB11_q[5]_data_in, MB11_q[5]_write_enable, MB11_q[5]_clock_0, , , , , , VCC, MB11_q[5]_write_address, MB11_q[5]_read_address);


--MB21_q[5] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[5] at EC2_1_L1
MB21_q[5]_data_in = MF1_MASTERHWDATA[5];
MB21_q[5]_write_enable = K1_i7970;
MB21_q[5]_clock_0 = GLOBAL(AF1_outclock0);
MB21_q[5]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB21_q[5]_read_address = RD_ADDR(VE2_readout_cnt[0], VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1]);
MB21_q[5] = MEMORY_SEGMENT(MB21_q[5]_data_in, MB21_q[5]_write_enable, MB21_q[5]_clock_0, , , , , , VCC, MB21_q[5]_write_address, MB21_q[5]_read_address);


--MB11_q[6] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[6] at EC4_1_N1
MB11_q[6]_data_in = MF1_MASTERHWDATA[6];
MB11_q[6]_write_enable = K1_i7909;
MB11_q[6]_clock_0 = GLOBAL(AF1_outclock0);
MB11_q[6]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB11_q[6]_read_address = RD_ADDR(VE1_readout_cnt[0], VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1]);
MB11_q[6] = MEMORY_SEGMENT(MB11_q[6]_data_in, MB11_q[6]_write_enable, MB11_q[6]_clock_0, , , , , , VCC, MB11_q[6]_write_address, MB11_q[6]_read_address);


--MB21_q[6] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[6] at EC1_1_L1
MB21_q[6]_data_in = MF1_MASTERHWDATA[6];
MB21_q[6]_write_enable = K1_i7970;
MB21_q[6]_clock_0 = GLOBAL(AF1_outclock0);
MB21_q[6]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB21_q[6]_read_address = RD_ADDR(VE2_readout_cnt[0], VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1]);
MB21_q[6] = MEMORY_SEGMENT(MB21_q[6]_data_in, MB21_q[6]_write_enable, MB21_q[6]_clock_0, , , , , , VCC, MB21_q[6]_write_address, MB21_q[6]_read_address);


--MB11_q[7] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[7] at EC2_1_P1
MB11_q[7]_data_in = MF1_MASTERHWDATA[7];
MB11_q[7]_write_enable = K1_i7909;
MB11_q[7]_clock_0 = GLOBAL(AF1_outclock0);
MB11_q[7]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB11_q[7]_read_address = RD_ADDR(VE1_readout_cnt[0], VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1]);
MB11_q[7] = MEMORY_SEGMENT(MB11_q[7]_data_in, MB11_q[7]_write_enable, MB11_q[7]_clock_0, , , , , , VCC, MB11_q[7]_write_address, MB11_q[7]_read_address);


--MB21_q[7] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[7] at EC2_1_K1
MB21_q[7]_data_in = MF1_MASTERHWDATA[7];
MB21_q[7]_write_enable = K1_i7970;
MB21_q[7]_clock_0 = GLOBAL(AF1_outclock0);
MB21_q[7]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB21_q[7]_read_address = RD_ADDR(VE2_readout_cnt[0], VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1]);
MB21_q[7] = MEMORY_SEGMENT(MB21_q[7]_data_in, MB21_q[7]_write_enable, MB21_q[7]_clock_0, , , , , , VCC, MB21_q[7]_write_address, MB21_q[7]_read_address);


--SE1L66Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~21 at LC6_11_K2
--operation mode is normal

SE1L66Q_lut_out = ME1_ATWDTrigger_A_sig & (SE1L66Q & !SE1L26 # !SE1L56Q) # !ME1_ATWDTrigger_A_sig & SE1L66Q & !SE1L26;
SE1L66Q = DFFE(SE1L66Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--SE2L66Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~21 at LC5_11_K2
--operation mode is normal

SE2L66Q_lut_out = ME1_ATWDTrigger_B_sig & (SE2L66Q & !SE2L36 # !SE2L56Q) # !ME1_ATWDTrigger_B_sig & SE2L66Q & !SE2L36;
SE2L66Q = DFFE(SE2L66Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE1L56 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~74 at LC4_11_O1
--operation mode is normal

VE1L56 = VE1L023Q # VE1L813Q # VE1L323Q # !VE1L322;


--VE2L56 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~461 at LC7_6_K1
--operation mode is normal

VE2L56 = VE2L423Q & VE2_channel[0];


--MB11_q[8] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[8] at EC4_1_P1
MB11_q[8]_data_in = MF1_MASTERHWDATA[8];
MB11_q[8]_write_enable = K1_i7909;
MB11_q[8]_clock_0 = GLOBAL(AF1_outclock0);
MB11_q[8]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB11_q[8]_read_address = RD_ADDR(VE1_readout_cnt[0], VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1]);
MB11_q[8] = MEMORY_SEGMENT(MB11_q[8]_data_in, MB11_q[8]_write_enable, MB11_q[8]_clock_0, , , , , , VCC, MB11_q[8]_write_address, MB11_q[8]_read_address);


--MB21_q[8] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[8] at EC4_1_K1
MB21_q[8]_data_in = MF1_MASTERHWDATA[8];
MB21_q[8]_write_enable = K1_i7970;
MB21_q[8]_clock_0 = GLOBAL(AF1_outclock0);
MB21_q[8]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB21_q[8]_read_address = RD_ADDR(VE2_readout_cnt[0], VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1]);
MB21_q[8] = MEMORY_SEGMENT(MB21_q[8]_data_in, MB21_q[8]_write_enable, MB21_q[8]_clock_0, , , , , , VCC, MB21_q[8]_write_address, MB21_q[8]_read_address);


--VE2L66 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~464 at LC8_6_K1
--operation mode is normal

VE2L66 = VE2_channel[1] & VE2L423Q;


--MB11_q[9] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[9] at EC1_1_P1
MB11_q[9]_data_in = MF1_MASTERHWDATA[9];
MB11_q[9]_write_enable = K1_i7909;
MB11_q[9]_clock_0 = GLOBAL(AF1_outclock0);
MB11_q[9]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB11_q[9]_read_address = RD_ADDR(VE1_readout_cnt[0], VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1]);
MB11_q[9] = MEMORY_SEGMENT(MB11_q[9]_data_in, MB11_q[9]_write_enable, MB11_q[9]_clock_0, , , , , , VCC, MB11_q[9]_write_address, MB11_q[9]_read_address);


--MB21_q[9] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[9] at EC1_1_K1
MB21_q[9]_data_in = MF1_MASTERHWDATA[9];
MB21_q[9]_write_enable = K1_i7970;
MB21_q[9]_clock_0 = GLOBAL(AF1_outclock0);
MB21_q[9]_write_address = WR_ADDR(BF1L53Q, BF1L63Q, BF1L73Q, BF1L83Q, BF1L93Q, BF1L04Q, BF1L14Q, BF1L24Q, BF1L34Q);
MB21_q[9]_read_address = RD_ADDR(VE2_readout_cnt[0], VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1]);
MB21_q[9] = MEMORY_SEGMENT(MB21_q[9]_data_in, MB21_q[9]_write_enable, MB21_q[9]_clock_0, , , , , , VCC, MB21_q[9]_write_address, MB21_q[9]_read_address);


--LE1L64 is daq:inst_daq|mem_interface:inst_mem_interface|i846~206 at LC4_9_H2
--operation mode is normal

LE1L64 = LE1_AnB & (RE1_rd_ptr[0] & RE1_header_1.ATWDsize[0] # !RE1_rd_ptr[0] & RE1_header_0.ATWDsize[0]);


--LE1L74 is daq:inst_daq|mem_interface:inst_mem_interface|i846~207 at LC6_10_H2
--operation mode is normal

LE1L74 = !LE1_AnB & (RE2_rd_ptr[0] & RE2_header_1.ATWDsize[0] # !RE2_rd_ptr[0] & RE2_header_0.ATWDsize[0]);


--LE1L243 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1382 at LC6_9_H2
--operation mode is normal

LE1L243 = (LE1L04 # LE1L74 # LE1L64 # LE1L14) & CASCADE(LE1L003);


--RE1_header_1.timestamp[47] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[47] at LC3_12_J2
--operation mode is normal

RE1_header_1.timestamp[47]_lut_out = SE1_HEADER_data.timestamp[47]~reg0;
RE1_header_1.timestamp[47] = DFFE(RE1_header_1.timestamp[47]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[47] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[47] at LC6_12_J2
--operation mode is normal

RE1_header_0.timestamp[47]_lut_out = SE1_HEADER_data.timestamp[47]~reg0;
RE1_header_0.timestamp[47] = DFFE(RE1_header_0.timestamp[47]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L45 is daq:inst_daq|mem_interface:inst_mem_interface|i1445~948 at LC5_12_J2
--operation mode is normal

LE1L45 = RE1_header_0.timestamp[47] & (RE1_header_1.timestamp[47] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[47] & RE1_rd_ptr[0] & RE1_header_1.timestamp[47];


--RE2_header_1.timestamp[47] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[47] at LC3_11_J2
--operation mode is normal

RE2_header_1.timestamp[47]_lut_out = SE2_HEADER_data.timestamp[47]~reg0;
RE2_header_1.timestamp[47] = DFFE(RE2_header_1.timestamp[47]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[47] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[47] at LC9_11_J2
--operation mode is normal

RE2_header_0.timestamp[47]_lut_out = SE2_HEADER_data.timestamp[47]~reg0;
RE2_header_0.timestamp[47] = DFFE(RE2_header_0.timestamp[47]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L55 is daq:inst_daq|mem_interface:inst_mem_interface|i1445~949 at LC6_11_J2
--operation mode is normal

LE1L55 = RE2_header_0.timestamp[47] & (RE2_header_1.timestamp[47] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[47] & RE2_rd_ptr[0] & RE2_header_1.timestamp[47];


--LE1L65 is daq:inst_daq|mem_interface:inst_mem_interface|i1445~950 at LC5_11_J2
--operation mode is normal

LE1L65 = LE1_AnB & LE1L45 # !LE1_AnB & LE1L55;


--MB6_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[15] at EC1_1_B2
MB6_q[15]_data_in = ~GND;
MB6_q[15]_write_enable = RE1L821;
MB6_q[15]_clock_0 = GLOBAL(AF1_outclock1);
MB6_q[15]_write_address = WR_ADDR(V92_sload_path[1], V92_sload_path[2], V92_sload_path[3], V92_sload_path[4], V92_sload_path[5], V92_sload_path[6], V92_sload_path[7], RE1_wr_ptr[0]);
MB6_q[15]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE1_rd_ptr[0]);
MB6_q[15] = MEMORY_SEGMENT(MB6_q[15]_data_in, MB6_q[15]_write_enable, MB6_q[15]_clock_0, , , , , , VCC, MB6_q[15]_write_address, MB6_q[15]_read_address);


--MB01_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[15] at EC2_1_C2
MB01_q[15]_data_in = ~GND;
MB01_q[15]_write_enable = RE2L821;
MB01_q[15]_clock_0 = GLOBAL(AF1_outclock1);
MB01_q[15]_write_address = WR_ADDR(V03_sload_path[1], V03_sload_path[2], V03_sload_path[3], V03_sload_path[4], V03_sload_path[5], V03_sload_path[6], V03_sload_path[7], RE2_wr_ptr[0]);
MB01_q[15]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], RE2_rd_ptr[0]);
MB01_q[15] = MEMORY_SEGMENT(MB01_q[15]_data_in, MB01_q[15]_write_enable, MB01_q[15]_clock_0, , , , , , VCC, MB01_q[15]_write_address, MB01_q[15]_read_address);


--LE1L75 is daq:inst_daq|mem_interface:inst_mem_interface|i1445~951 at LC7_15_B2
--operation mode is normal

LE1L75 = LE1_AnB & MB6_q[15] # !LE1_AnB & MB01_q[15];


--MB4_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[15] at EC2_1_G2
MB4_q[15]_data_in = ~GND;
MB4_q[15]_write_enable = RE1_i932;
MB4_q[15]_clock_0 = GLOBAL(AF1_outclock1);
MB4_q[15]_write_address = WR_ADDR(VE1_readout_cnt[1], VE1_readout_cnt[2], VE1_readout_cnt[3], VE1_readout_cnt[4], VE1_readout_cnt[5], VE1_readout_cnt[6], VE1_channel[0], VE1_channel[1], RE1_wr_ptr[0]);
MB4_q[15]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE1_rd_ptr[0]);
MB4_q[15] = MEMORY_SEGMENT(MB4_q[15]_data_in, MB4_q[15]_write_enable, MB4_q[15]_clock_0, , , , , , VCC, MB4_q[15]_write_address, MB4_q[15]_read_address);


--MB8_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[15] at EC1_1_B1
MB8_q[15]_data_in = ~GND;
MB8_q[15]_write_enable = RE2_i932;
MB8_q[15]_clock_0 = GLOBAL(AF1_outclock1);
MB8_q[15]_write_address = WR_ADDR(VE2_readout_cnt[1], VE2_readout_cnt[2], VE2_readout_cnt[3], VE2_readout_cnt[4], VE2_readout_cnt[5], VE2_readout_cnt[6], VE2_channel[0], VE2_channel[1], RE2_wr_ptr[0]);
MB8_q[15]_read_address = RD_ADDR(LE1_rdaddr[0], LE1_rdaddr[1], LE1_rdaddr[2], LE1_rdaddr[3], LE1_rdaddr[4], LE1_rdaddr[5], LE1_rdaddr[6], LE1_rdaddr[7], RE2_rd_ptr[0]);
MB8_q[15] = MEMORY_SEGMENT(MB8_q[15]_data_in, MB8_q[15]_write_enable, MB8_q[15]_clock_0, , , , , , VCC, MB8_q[15]_write_address, MB8_q[15]_read_address);


--LE1L85 is daq:inst_daq|mem_interface:inst_mem_interface|i1445~952 at LC9_15_B2
--operation mode is normal

LE1L85 = LE1L305Q & (LE1_AnB & MB4_q[15] # !LE1_AnB & MB8_q[15]);


--LE1L95 is daq:inst_daq|mem_interface:inst_mem_interface|i1445~953 at LC3_14_B2
--operation mode is normal

LE1L95 = LE1L205Q & LE1L75 # !LE1L205Q & (LE1L35 # LE1L85);


--LE1L972 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1514 at LC4_14_B2
--operation mode is normal

LE1L972 = !LE1L005Q & (LE1L105Q & LE1L65 # !LE1L105Q & LE1L95);


--RE1_header_1.timestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[15] at LC3_10_G2
--operation mode is normal

RE1_header_1.timestamp[15]_lut_out = SE1_HEADER_data.timestamp[15]~reg0;
RE1_header_1.timestamp[15] = DFFE(RE1_header_1.timestamp[15]_lut_out, GLOBAL(AF1_outclock1), , , RE1L58);


--RE1_header_0.timestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[15] at LC4_10_G2
--operation mode is normal

RE1_header_0.timestamp[15]_lut_out = SE1_HEADER_data.timestamp[15]~reg0;
RE1_header_0.timestamp[15] = DFFE(RE1_header_0.timestamp[15]_lut_out, GLOBAL(AF1_outclock1), , , RE1L32);


--LE1L082 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1515 at LC1_10_G2
--operation mode is normal

LE1L082 = RE1_header_0.timestamp[15] & (RE1_header_1.timestamp[15] # !RE1_rd_ptr[0]) # !RE1_header_0.timestamp[15] & RE1_header_1.timestamp[15] & RE1_rd_ptr[0];


--RE2_header_1.timestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[15] at LC3_12_G2
--operation mode is normal

RE2_header_1.timestamp[15]_lut_out = SE2_HEADER_data.timestamp[15]~reg0;
RE2_header_1.timestamp[15] = DFFE(RE2_header_1.timestamp[15]_lut_out, GLOBAL(AF1_outclock1), , , RE2L58);


--RE2_header_0.timestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[15] at LC5_12_G2
--operation mode is normal

RE2_header_0.timestamp[15]_lut_out = SE2_HEADER_data.timestamp[15]~reg0;
RE2_header_0.timestamp[15] = DFFE(RE2_header_0.timestamp[15]_lut_out, GLOBAL(AF1_outclock1), , , RE2L32);


--LE1L182 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1516 at LC6_11_G2
--operation mode is normal

LE1L182 = RE2_header_0.timestamp[15] & (RE2_header_1.timestamp[15] # !RE2_rd_ptr[0]) # !RE2_header_0.timestamp[15] & RE2_rd_ptr[0] & RE2_header_1.timestamp[15];


--LE1L282 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1517 at LC8_10_G2
--operation mode is normal

LE1L282 = LE1L005Q & (LE1_AnB & LE1L082 # !LE1_AnB & LE1L182);


--JE1L73 is daq:inst_daq|ahb_master:inst_ahb_master|i283~491 at LC2_14_B2
--operation mode is normal

JE1L73 = (LE1L492 # !LE1L994Q & (LE1L282 # LE1L972)) & CASCADE(JE1L83);


--BF1L72 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6625 at LC3_10_P3
--operation mode is normal

BF1L72 = BF1L35Q # BF1L15Q & MF1_MASTERHTRANS[1];


--BF1L82 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6626 at LC4_12_P3
--operation mode is normal

BF1L82 = !BF1L94Q & BF1L1 & (BF1L74Q # BF1L7);


--BF1L92 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6627 at LC7_10_P3
--operation mode is normal

BF1L92 = BF1L05Q & (BF1L4 # !MF1_MASTERHTRANS[1] & MF1_MASTERHTRANS[0]);


--BF1L03 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6629 at LC3_9_P3
--operation mode is normal

BF1L03 = MF1_MASTERHWRITE & (BF1L02 # BF1L91 # BF1L5);


--K1_COMM_ctrl_local.tx_packet_ready is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_packet_ready at LC3_13_P3
--operation mode is normal

K1_COMM_ctrl_local.tx_packet_ready_lut_out = K1L237 & K1L661 & (BF1L34Q # !K1L481);
K1_COMM_ctrl_local.tx_packet_ready = DFFE(K1_COMM_ctrl_local.tx_packet_ready_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--RB1_inst44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst44 at LC7_12_P3
--operation mode is normal

RB1_inst44_lut_out = K1_COMM_ctrl_local.tx_packet_ready;
RB1_inst44 = DFFE(RB1_inst44_lut_out, GLOBAL(AF1_outclock0), , , );


--RB1_inst46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst46 at LC5_12_P3
--operation mode is normal

RB1_inst46 = K1_COMM_ctrl_local.tx_packet_ready & !RB1_inst44;


--RB1_inst48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst48 at LC10_8_E4
--operation mode is normal

RB1_inst48 = RB1_inst46 $ (PB1_SND_DAT & WD1L16Q & MC6L1);


--K1L032 is slaveregister:inst_slaveregister|i2691~80 at LC7_14_P3
--operation mode is normal

K1L032 = (BF1L73Q & !BF1L64Q & !BF1L44Q & !BF1L54Q) & CASCADE(K1L132);


--K1L63 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~59 at LC2_11_Z3
--operation mode is normal

K1L63 = !K1_i2499 & K1_i2130 & K1_i1945 & BF1L53Q;


--K1L83 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~63 at LC3_11_Z3
--operation mode is normal

K1L83 = (K1_i1675 & K1_i1038 & !K1L993 & K1L411) & CASCADE(K1L63);


--PB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~88 at LC9_10_E3
--operation mode is normal

PB1L2 = !WD1L16Q & PB1_SND_DRBT & !SB1L81Q;


--H1L092 is rate_meters:inst_rate_meters|RM_sn_data_int[0]~27 at LC7_10_V3
--operation mode is normal

H1L092 = H1_delay_bit & !H1_sn_t_cnt[1] & !H1_sn_t_cnt[0] & !V63_sload_path[15];


--H1_i598 is rate_meters:inst_rate_meters|i598 at LC4_15_N4
--operation mode is normal

H1_i598 = H1_delay_bit & !V63_sload_path[15];


--H1L692 is rate_meters:inst_rate_meters|RM_sn_data_int[4]~57 at LC3_15_V3
--operation mode is normal

H1L692 = H1_delay_bit & H1_sn_t_cnt[0] & !V63_sload_path[15];


--H1_RM_daq_disc_old[0] is rate_meters:inst_rate_meters|RM_daq_disc_old[0] at LC9_7_T4
--operation mode is normal

H1_RM_daq_disc_old[0]_lut_out = !ME1_discSPE_latch & !ME1_discSPE_pulse;
H1_RM_daq_disc_old[0] = DFFE(H1_RM_daq_disc_old[0]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--H1_i354 is rate_meters:inst_rate_meters|i354 at LC10_7_T4
--operation mode is normal

H1_i354 = K1_RM_ctrl_local.rm_rate_enable[0] & H1L68 & (H1_RM_daq_disc_old[0] # ME1_i66);


--H1L76 is rate_meters:inst_rate_meters|i286~0 at LC3_5_T4
--operation mode is normal

H1L76 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[0];


--H1L001 is rate_meters:inst_rate_meters|i418~16 at LC10_5_I4
--operation mode is normal

H1L001 = H1_second_cnt[26] # !K1_RM_ctrl_local.rm_rate_enable[0] & !K1_RM_ctrl_local.rm_rate_enable[1];


--H1_RM_daq_disc_old[1] is rate_meters:inst_rate_meters|RM_daq_disc_old[1] at LC10_10_Y4
--operation mode is normal

H1_RM_daq_disc_old[1]_lut_out = !ME1_discMPE_pulse & !ME1_discMPE_latch;
H1_RM_daq_disc_old[1] = DFFE(H1_RM_daq_disc_old[1]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--H1_i289 is rate_meters:inst_rate_meters|i289 at LC6_10_Y4
--operation mode is normal

H1_i289 = H1L07 & K1_RM_ctrl_local.rm_rate_enable[1] & (ME1_i78 # H1_RM_daq_disc_old[1]);


--H1L53 is rate_meters:inst_rate_meters|i222~0 at LC5_3_Y4
--operation mode is normal

H1L53 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[0];


--H1_RM_rate_SPE[1] is rate_meters:inst_rate_meters|RM_rate_SPE[1] at LC3_1_T4
--operation mode is normal

H1_RM_rate_SPE[1]_lut_out = V43_q[1];
H1_RM_rate_SPE[1] = DFFE(H1_RM_rate_SPE[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L273 is slaveregister:inst_slaveregister|i3495~153 at LC7_1_T4
--operation mode is normal

K1L273 = BF1L53Q & H1_RM_rate_SPE[1] # !BF1L53Q & K1_RM_ctrl_local.rm_rate_enable[1];


--H1_RM_sn_data[1] is rate_meters:inst_rate_meters|RM_sn_data[1] at LC9_9_V3
--operation mode is normal

H1_RM_sn_data[1]_lut_out = H1_RM_sn_data_int[1];
H1_RM_sn_data[1] = DFFE(H1_RM_sn_data[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1_RM_ctrl_local.rm_sn_enable[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[1] at LC5_4_N4
--operation mode is normal

K1_RM_ctrl_local.rm_sn_enable[1]_lut_out = MF1_MASTERHWDATA[1];
K1_RM_ctrl_local.rm_sn_enable[1] = DFFE(K1_RM_ctrl_local.rm_sn_enable[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L497);


--K1L203 is slaveregister:inst_slaveregister|i3431~542 at LC3_14_V3
--operation mode is normal

K1L203 = K1_RM_ctrl_local.rm_sn_enable[1] & (H1_RM_sn_data[1] # !BF1L53Q) # !K1_RM_ctrl_local.rm_sn_enable[1] & BF1L53Q & H1_RM_sn_data[1];


--K1L303 is slaveregister:inst_slaveregister|i3431~543 at LC6_14_V3
--operation mode is normal

K1L303 = !K1L312 & K1L203 & !K1_i1217 & K1L112;


--H1_RM_rate_MPE[1] is rate_meters:inst_rate_meters|RM_rate_MPE[1] at LC3_6_Y4
--operation mode is normal

H1_RM_rate_MPE[1]_lut_out = V33_q[1];
H1_RM_rate_MPE[1] = DFFE(H1_RM_rate_MPE[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L403 is slaveregister:inst_slaveregister|i3431~544 at LC4_14_V3
--operation mode is normal

K1L403 = H1_RM_rate_MPE[1] & !K1_i1217 & !K1L112;


--K1L503 is slaveregister:inst_slaveregister|i3431~545 at LC9_14_V3
--operation mode is normal

K1L503 = K1L303 # K1L403 # K1L103 & K1L013;


--K1L735 is slaveregister:inst_slaveregister|i3655~238 at LC4_5_V3
--operation mode is normal

K1L735 = (K1_i1238 & (K1L903 # K1L503) # !K1_i1238 & K1L273) & CASCADE(K1L835);


--H1_RM_sn_data[2] is rate_meters:inst_rate_meters|RM_sn_data[2] at LC5_13_Y3
--operation mode is normal

H1_RM_sn_data[2]_lut_out = H1_RM_sn_data_int[2];
H1_RM_sn_data[2] = DFFE(H1_RM_sn_data[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L104 is slaveregister:inst_slaveregister|i3526~226 at LC2_14_Y3
--operation mode is normal

K1L104 = !K1_i1217 & K1L981 & H1_RM_sn_data[2] & BF1L83Q;


--VD1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~342 at LC3_12_J4
--operation mode is normal

VD1L68 = VD1L33 # VD1L53 # VD1L73 # VD1L93;


--VD1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~343 at LC2_12_J4
--operation mode is normal

VD1L78 = VD1L34 # VD1L54;


--VD1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~344 at LC1_12_J4
--operation mode is normal

VD1L88 = VD1L74 & (VD1L68 # VD1L14 # VD1L78);


--VD1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~345 at LC10_14_J4
--operation mode is normal

VD1L98 = VD1L15 # VD1L35 # VD1L94 # VD1L55;


--VD1_tx_dpr_waddr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[13] at LC3_7_J4
--operation mode is normal

VD1_tx_dpr_waddr[13]_lut_out = K1_COMM_ctrl_local.tx_head[13];
VD1_tx_dpr_waddr[13] = DFFE(VD1_tx_dpr_waddr[13]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VD1_tx_dpr_waddr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[14] at LC3_6_J4
--operation mode is normal

VD1_tx_dpr_waddr[14]_lut_out = K1_COMM_ctrl_local.tx_head[14];
VD1_tx_dpr_waddr[14] = DFFE(VD1_tx_dpr_waddr[14]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~189 at LC5_6_J4
--operation mode is normal

VD1L1 = V32_q[14] & (V32_q[13] & !VD1_tx_dpr_waddr[13] # !VD1_tx_dpr_waddr[14]) # !V32_q[14] & V32_q[13] & !VD1_tx_dpr_waddr[14] & !VD1_tx_dpr_waddr[13];


--VD1_tx_dpr_waddr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[15] at LC3_16_J4
--operation mode is normal

VD1_tx_dpr_waddr[15]_lut_out = K1_COMM_ctrl_local.tx_head[15];
VD1_tx_dpr_waddr[15] = DFFE(VD1_tx_dpr_waddr[15]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~190 at LC9_10_J4
--operation mode is normal

VD1L2 = VD1_tx_dpr_waddr[15] & VD1L1 & V32_q[15] # !VD1_tx_dpr_waddr[15] & (VD1L1 # V32_q[15]);

--VD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~192 at LC9_10_J4
--operation mode is normal

VD1L3 = VD1_tx_dpr_waddr[15] & VD1L1 & V32_q[15] # !VD1_tx_dpr_waddr[15] & (VD1L1 # V32_q[15]);


--K1L204 is slaveregister:inst_slaveregister|i3526~227 at LC1_13_J4
--operation mode is normal

K1L204 = !VD1L2 & (VD1L98 # VD1L88 # VD1L75);


--K1L404 is slaveregister:inst_slaveregister|i3526~231 at LC4_13_Y3
--operation mode is normal

K1L404 = (K1L104 # K1L373 & (K1L504 # K1L204)) & CASCADE(K1L304);


--K1L304 is slaveregister:inst_slaveregister|i3526~229 at LC3_13_Y3
--operation mode is normal

K1L304 = BF1L53Q & (K1_i1217 # BF1L83Q # !K1L981);


--H1L33 is rate_meters:inst_rate_meters|i220~0 at LC3_4_Y4
--operation mode is normal

H1L33 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[2];


--H1L56 is rate_meters:inst_rate_meters|i284~0 at LC4_3_T4
--operation mode is normal

H1L56 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[2];


--H1L46 is rate_meters:inst_rate_meters|i283~0 at LC6_5_T4
--operation mode is normal

H1L46 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[3];


--H1L23 is rate_meters:inst_rate_meters|i219~0 at LC7_2_Y4
--operation mode is normal

H1L23 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[3];


--H1L36 is rate_meters:inst_rate_meters|i282~0 at LC9_5_T4
--operation mode is normal

H1L36 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[4];


--H1L13 is rate_meters:inst_rate_meters|i218~0 at LC10_4_Y4
--operation mode is normal

H1L13 = V33_q[4] & !K1_RM_ctrl_local.rm_rate_enable[1];


--H1L592 is rate_meters:inst_rate_meters|RM_sn_data_int[4]~23 at LC10_8_V3
--operation mode is normal

H1L592 = H1_sn_t_cnt[0] & !H1_sn_t_cnt[1] & H1_delay_bit & !V63_sload_path[15];


--H1_RM_rate_SPE[5] is rate_meters:inst_rate_meters|RM_rate_SPE[5] at LC8_14_Y3
--operation mode is normal

H1_RM_rate_SPE[5]_lut_out = V43_q[5];
H1_RM_rate_SPE[5] = DFFE(H1_RM_rate_SPE[5]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--H1_RM_sn_data[5] is rate_meters:inst_rate_meters|RM_sn_data[5] at LC2_9_V3
--operation mode is normal

H1_RM_sn_data[5]_lut_out = H1_RM_sn_data_int[5];
H1_RM_sn_data[5] = DFFE(H1_RM_sn_data[5]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L325 is slaveregister:inst_slaveregister|i3651~821 at LC5_14_Y3
--operation mode is normal

K1L325 = K1_i1238 & H1_RM_sn_data[5] & !K1_i1502 # !K1_i1238 & H1_RM_rate_SPE[5];


--VB1L711 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~333 at LC3_13_D3
--operation mode is normal

VB1L711 = !VB1L58 & !VB1L98 & !VB1L38 & !VB1L78;


--VB1L811 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~334 at LC8_14_D3
--operation mode is normal

VB1L811 = !VB1L19 & (VB1L521 # !VB1L18);

--VB1L821 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~363 at LC8_14_D3
--operation mode is normal

VB1L821 = !VB1L19 & (VB1L521 # !VB1L18);


--VB1_dpr_radr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[14] at LC5_16_D3
--operation mode is normal

VB1_dpr_radr[14]_lut_out = K1_COMM_ctrl_local.rx_tail[14];
VB1_dpr_radr[14] = DFFE(VB1_dpr_radr[14]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--VB1_dpr_radr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[13] at LC10_15_D3
--operation mode is normal

VB1_dpr_radr[13]_lut_out = K1_COMM_ctrl_local.rx_tail[13];
VB1_dpr_radr[13] = DFFE(VB1_dpr_radr[13]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--VB1_dpr_wadr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[13] at LC4_16_D3
--operation mode is normal

VB1_dpr_wadr[13]_lut_out = V41_q[13];
VB1_dpr_wadr[13] = DFFE(VB1_dpr_wadr[13]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1_dpr_wadr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[14] at LC3_10_D3
--operation mode is normal

VB1_dpr_wadr[14]_lut_out = V41_q[14];
VB1_dpr_wadr[14] = DFFE(VB1_dpr_wadr[14]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~189 at LC9_15_D3
--operation mode is normal

VB1L53 = VB1_dpr_wadr[14] & VB1_dpr_radr[13] & !VB1_dpr_wadr[13] & VB1_dpr_radr[14] # !VB1_dpr_wadr[14] & (VB1_dpr_radr[14] # VB1_dpr_radr[13] & !VB1_dpr_wadr[13]);


--VB1_dpr_radr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[15] at LC6_5_D3
--operation mode is normal

VB1_dpr_radr[15]_lut_out = K1_COMM_ctrl_local.rx_tail[15];
VB1_dpr_radr[15] = DFFE(VB1_dpr_radr[15]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--VB1_dpr_wadr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[15] at LC3_16_A3
--operation mode is normal

VB1_dpr_wadr[15]_lut_out = V41_q[15];
VB1_dpr_wadr[15] = DFFE(VB1_dpr_wadr[15]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~190 at LC8_4_D3
--operation mode is normal

VB1L63 = VB1L53 & (VB1_dpr_radr[15] # !VB1_dpr_wadr[15]) # !VB1L53 & !VB1_dpr_wadr[15] & VB1_dpr_radr[15];

--VB1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~192 at LC8_4_D3
--operation mode is normal

VB1L73 = VB1L53 & (VB1_dpr_radr[15] # !VB1_dpr_wadr[15]) # !VB1L53 & !VB1_dpr_wadr[15] & VB1_dpr_radr[15];


--VB1L911 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~335 at LC1_5_D3
--operation mode is normal

VB1L911 = VB1L421 # VB1L711 & !VB1L63 & VB1L811;


--K1L525 is slaveregister:inst_slaveregister|i3651~824 at LC7_14_Y3
--operation mode is normal

K1L525 = (K1L325 # K1_i1238 & VB1L911 & K1L373) & CASCADE(K1L425);


--K1L425 is slaveregister:inst_slaveregister|i3651~823 at LC6_14_Y3
--operation mode is normal

K1L425 = K1L225 & (K1_i908 # BF1L83Q # !K1L981);


--H1L03 is rate_meters:inst_rate_meters|i217~0 at LC7_6_Y4
--operation mode is normal

H1L03 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[5];


--H1L16 is rate_meters:inst_rate_meters|i280~0 at LC7_5_T4
--operation mode is normal

H1L16 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[6];


--H1L92 is rate_meters:inst_rate_meters|i216~0 at LC5_4_Y4
--operation mode is normal

H1L92 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[6];


--PB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_OFF~29 at LC6_2_E3
--operation mode is normal

PB1L71 = SB1L81Q # PB1_COM_OFF & (!PB1_SND_IDLE # !WD1L16Q);


--H1L06 is rate_meters:inst_rate_meters|i279~0 at LC7_2_T4
--operation mode is normal

H1L06 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[7];


--H1L82 is rate_meters:inst_rate_meters|i215~0 at LC4_4_Y4
--operation mode is normal

H1L82 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[7];


--H1L103 is rate_meters:inst_rate_meters|RM_sn_data_int[8]~19 at LC7_11_V3
--operation mode is normal

H1L103 = H1_sn_t_cnt[1] & H1_delay_bit & !H1_sn_t_cnt[0] & !V63_sload_path[15];


--H1L72 is rate_meters:inst_rate_meters|i214~0 at LC6_4_Y4
--operation mode is normal

H1L72 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[8];


--H1L95 is rate_meters:inst_rate_meters|i278~0 at LC2_3_T4
--operation mode is normal

H1L95 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[8];


--H1L62 is rate_meters:inst_rate_meters|i213~0 at LC5_15_Y4
--operation mode is normal

H1L62 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[9];


--H1L85 is rate_meters:inst_rate_meters|i277~0 at LC7_3_T4
--operation mode is normal

H1L85 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[9];


--H1L52 is rate_meters:inst_rate_meters|i212~0 at LC1_6_Y4
--operation mode is normal

H1L52 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[10];


--H1L75 is rate_meters:inst_rate_meters|i276~0 at LC7_14_T4
--operation mode is normal

H1L75 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[10];


--K1_CS_ctrl_local.CS_time[11] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[11] at LC3_11_N3
--operation mode is normal

K1_CS_ctrl_local.CS_time[11]_lut_out = MF1_MASTERHWDATA[11];
K1_CS_ctrl_local.CS_time[11] = DFFE(K1_CS_ctrl_local.CS_time[11]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L394 is slaveregister:inst_slaveregister|i3645~740 at LC9_14_O3
--operation mode is normal

K1L394 = K1_i761 & K1_CS_ctrl_local.CS_time[11] & K1L785 # !K1_i761 & V63_sload_path[43];


--K1L494 is slaveregister:inst_slaveregister|i3645~741 at LC6_14_O3
--operation mode is normal

K1L494 = BF1L53Q & K1L394 # !BF1L53Q & !K1_i761 & V63_sload_path[11];


--RB1_inst16[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[11] at LC10_11_J4
--operation mode is normal

RB1_inst16[11]_lut_out = V32_q[11];
RB1_inst16[11] = DFFE(RB1_inst16[11]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1_COMM_ctrl_local.tx_head[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[11] at LC9_7_J3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[11]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[11] # !K1L337 & K1_COMM_ctrl_local.tx_head[11]);
K1_COMM_ctrl_local.tx_head[11] = DFFE(K1_COMM_ctrl_local.tx_head[11]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L742 is slaveregister:inst_slaveregister|i3261~954 at LC3_7_J3
--operation mode is normal

K1L742 = K1_COMM_ctrl_local.tx_head[11] & (RB1_inst16[11] # !BF1L53Q) # !K1_COMM_ctrl_local.tx_head[11] & BF1L53Q & RB1_inst16[11];


--K1_COMM_ctrl_local.rx_tail[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[11] at LC6_7_J3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[11]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[11] # !K1L437 & K1_COMM_ctrl_local.rx_tail[11]);
K1_COMM_ctrl_local.rx_tail[11] = DFFE(K1_COMM_ctrl_local.rx_tail[11]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L842 is slaveregister:inst_slaveregister|i3261~955 at LC7_7_J3
--operation mode is normal

K1L842 = V41_q[11] & (BF1L53Q # K1_COMM_ctrl_local.rx_tail[11]) # !V41_q[11] & !BF1L53Q & K1_COMM_ctrl_local.rx_tail[11];


--K1L942 is slaveregister:inst_slaveregister|i3261~956 at LC8_7_J3
--operation mode is normal

K1L942 = K1_i1945 & K1L842 & !K1_i2130 # !K1_i1945 & K1L742;


--K1L052 is slaveregister:inst_slaveregister|i3261~957 at LC10_14_H3
--operation mode is normal

K1L052 = V31_pre_out[11] & (V11_sload_path[11] # !BF1L53Q) # !V31_pre_out[11] & BF1L53Q & V11_sload_path[11];


--K1_COMM_ctrl_local.id[43] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[43] at LC10_8_J3
--operation mode is normal

K1_COMM_ctrl_local.id[43]_lut_out = MF1_MASTERHWDATA[11];
K1_COMM_ctrl_local.id[43] = DFFE(K1_COMM_ctrl_local.id[43]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1_COMM_ctrl_local.id[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[11] at LC6_8_J3
--operation mode is normal

K1_COMM_ctrl_local.id[11]_lut_out = MF1_MASTERHWDATA[11];
K1_COMM_ctrl_local.id[11] = DFFE(K1_COMM_ctrl_local.id[11]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L152 is slaveregister:inst_slaveregister|i3261~958 at LC3_8_J3
--operation mode is normal

K1L152 = BF1L53Q & K1_COMM_ctrl_local.id[43] # !BF1L53Q & K1_COMM_ctrl_local.id[11];


--K1L252 is slaveregister:inst_slaveregister|i3261~959 at LC7_8_J3
--operation mode is normal

K1L252 = BF1L83Q & K1L722 & !K1_i1654 & K1L152;


--K1L352 is slaveregister:inst_slaveregister|i3261~960 at LC10_7_J3
--operation mode is normal

K1L352 = K1_i2298 & (K1L232 # K1L252) # !K1_i2298 & K1L052;


--K1L313 is slaveregister:inst_slaveregister|i3453~351 at LC5_7_J3
--operation mode is normal

K1L313 = K1L623 & (K1L942 # K1L862 & K1L352);


--H1_RM_sn_data[11] is rate_meters:inst_rate_meters|RM_sn_data[11] at LC1_9_V3
--operation mode is normal

H1_RM_sn_data[11]_lut_out = H1_RM_sn_data_int[11];
H1_RM_sn_data[11] = DFFE(H1_RM_sn_data[11]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--H1_RM_rate_MPE[11] is rate_meters:inst_rate_meters|RM_rate_MPE[11] at LC4_8_Y4
--operation mode is normal

H1_RM_rate_MPE[11]_lut_out = V33_q[11];
H1_RM_rate_MPE[11] = DFFE(H1_RM_rate_MPE[11]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L413 is slaveregister:inst_slaveregister|i3453~352 at LC8_10_V3
--operation mode is normal

K1L413 = K1L223 & (H1_RM_sn_data[11] # H1_RM_rate_MPE[11] & K1L133) # !K1L223 & H1_RM_rate_MPE[11] & K1L133;


--H1_RM_rate_SPE[11] is rate_meters:inst_rate_meters|RM_rate_SPE[11] at LC3_16_T4
--operation mode is normal

H1_RM_rate_SPE[11]_lut_out = V43_q[11];
H1_RM_rate_SPE[11] = DFFE(H1_RM_rate_SPE[11]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L513 is slaveregister:inst_slaveregister|i3453~353 at LC7_14_O3
--operation mode is normal

K1L513 = K1L413 # !K1_i1238 & H1_RM_rate_SPE[11] & BF1L53Q;


--K1L436 is slaveregister:inst_slaveregister|i3837~361 at LC4_14_O3
--operation mode is normal

K1L436 = (K1L494 # K1L105 & (K1L313 # K1L513)) & CASCADE(K1L076);


--H1L32 is rate_meters:inst_rate_meters|i210~0 at LC4_12_Y4
--operation mode is normal

H1L32 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[12];


--H1L521 is rate_meters:inst_rate_meters|i739~0 at LC5_16_N4
--operation mode is normal

H1L521 = V53_q[0] & (K1_RM_ctrl_local.rm_sn_enable[0] # K1_RM_ctrl_local.rm_sn_enable[1]);


--H1L611 is rate_meters:inst_rate_meters|i733~184 at LC7_13_N4
--operation mode is normal

H1L611 = !H1_lockout_sn[1] & !H1_lockout_sn[0] & !H1_lockout_sn[2] & !H1_lockout_sn[3];


--H1L711 is rate_meters:inst_rate_meters|i733~185 at LC9_5_N4
--operation mode is normal

H1L711 = !H1_lockout_sn[5] & !H1_lockout_sn[6] & !H1_lockout_sn[7];


--H1L161 is rate_meters:inst_rate_meters|i~790 at LC6_15_N4
--operation mode is normal

H1L161 = !V53_q[1] # !V53_q[0] # !V53_q[2] # !V53_q[3];


--H1L811 is rate_meters:inst_rate_meters|i733~186 at LC6_5_N4
--operation mode is normal

H1L811 = H1L161 & H1L611 & !H1_lockout_sn[4] & H1L711;


--H1_i127 is rate_meters:inst_rate_meters|i127 at LC4_10_Y4
--operation mode is normal

H1_i127 = H1_RM_daq_disc_old[1] # !ME1_discMPE_pulse & !ME1_discMPE_latch;


--H1_i126 is rate_meters:inst_rate_meters|i126 at LC5_7_T4
--operation mode is normal

H1_i126 = H1_RM_daq_disc_old[0] # !ME1_discSPE_latch & !ME1_discSPE_pulse;


--H1L511 is rate_meters:inst_rate_meters|i729~28 at LC10_16_N4
--operation mode is normal

H1L511 = K1_RM_ctrl_local.rm_sn_enable[0] & (K1_RM_ctrl_local.rm_sn_enable[1] # !H1_i126) # !K1_RM_ctrl_local.rm_sn_enable[0] & (!H1_i127 # !K1_RM_ctrl_local.rm_sn_enable[1]);


--H1L911 is rate_meters:inst_rate_meters|i733~187 at LC6_16_N4
--operation mode is normal

H1L911 = H1_lockout_sn[8] # H1L511 # !H1L811;


--K1_CS_ctrl_local.CS_time[12] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[12] at LC2_4_O3
--operation mode is normal

K1_CS_ctrl_local.CS_time[12]_lut_out = MF1_MASTERHWDATA[12];
K1_CS_ctrl_local.CS_time[12] = DFFE(K1_CS_ctrl_local.CS_time[12]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--H1_RM_rate_SPE[12] is rate_meters:inst_rate_meters|RM_rate_SPE[12] at LC6_15_T4
--operation mode is normal

H1_RM_rate_SPE[12]_lut_out = V43_q[12];
H1_RM_rate_SPE[12] = DFFE(H1_RM_rate_SPE[12]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L294 is slaveregister:inst_slaveregister|i3644~1125 at LC5_4_O3
--operation mode is normal

K1L294 = (K1L785 & K1_CS_ctrl_local.CS_time[12] # !K1L785 & H1_RM_rate_SPE[12] & !K1_i1238) & CASCADE(K1L491);


--K1_COMM_ctrl_local.id[45] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[45] at LC9_14_H3
--operation mode is normal

K1_COMM_ctrl_local.id[45]_lut_out = MF1_MASTERHWDATA[13];
K1_COMM_ctrl_local.id[45] = DFFE(K1_COMM_ctrl_local.id[45]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1_COMM_ctrl_local.id[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[13] at LC10_13_H3
--operation mode is normal

K1_COMM_ctrl_local.id[13]_lut_out = MF1_MASTERHWDATA[13];
K1_COMM_ctrl_local.id[13] = DFFE(K1_COMM_ctrl_local.id[13]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L574 is slaveregister:inst_slaveregister|i3643~933 at LC8_13_H3
--operation mode is normal

K1L574 = (K1_COMM_ctrl_local.id[45] & (K1_COMM_ctrl_local.id[13] # BF1L53Q) # !K1_COMM_ctrl_local.id[45] & K1_COMM_ctrl_local.id[13] & !BF1L53Q) & CASCADE(K1L872);


--H1L45 is rate_meters:inst_rate_meters|i273~0 at LC10_5_T4
--operation mode is normal

H1L45 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[13];


--H1L421 is rate_meters:inst_rate_meters|i738~0 at LC8_16_N4
--operation mode is normal

H1L421 = V53_q[1] & (K1_RM_ctrl_local.rm_sn_enable[0] # K1_RM_ctrl_local.rm_sn_enable[1]);


--H1L22 is rate_meters:inst_rate_meters|i209~0 at LC4_6_Y4
--operation mode is normal

H1L22 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[13];


--K1L242 is slaveregister:inst_slaveregister|i3258~981 at LC10_5_H3
--operation mode is normal

K1L242 = BF1L53Q & V11_sload_path[14] # !BF1L53Q & V31_pre_out[14];


--K1_COMM_ctrl_local.id[46] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[46] at LC3_8_H3
--operation mode is normal

K1_COMM_ctrl_local.id[46]_lut_out = MF1_MASTERHWDATA[14];
K1_COMM_ctrl_local.id[46] = DFFE(K1_COMM_ctrl_local.id[46]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1_COMM_ctrl_local.id[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[14] at LC3_13_O3
--operation mode is normal

K1_COMM_ctrl_local.id[14]_lut_out = MF1_MASTERHWDATA[14];
K1_COMM_ctrl_local.id[14] = DFFE(K1_COMM_ctrl_local.id[14]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L342 is slaveregister:inst_slaveregister|i3258~982 at LC10_8_H3
--operation mode is normal

K1L342 = K1_COMM_ctrl_local.id[14] & (K1_COMM_ctrl_local.id[46] # !BF1L53Q) # !K1_COMM_ctrl_local.id[14] & BF1L53Q & K1_COMM_ctrl_local.id[46];


--K1L442 is slaveregister:inst_slaveregister|i3258~983 at LC9_8_H3
--operation mode is normal

K1L442 = BF1L83Q & K1L722 & K1L342 & !K1_i1654;


--K1L542 is slaveregister:inst_slaveregister|i3258~986 at LC7_8_H3
--operation mode is normal

K1L542 = (K1_i2298 & (K1L232 # K1L442) # !K1_i2298 & K1L242) & CASCADE(K1L972);


--K1L772 is slaveregister:inst_slaveregister|i3264~760 at LC1_13_J3
--operation mode is normal

K1L772 = !BF1L63Q & BF1L73Q & !K1_i1654 & !BF1L83Q;


--K1_COMM_ctrl_local.rx_tail[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[14] at LC8_13_J3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[14]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[14] # !K1L437 & K1_COMM_ctrl_local.rx_tail[14]);
K1_COMM_ctrl_local.rx_tail[14] = DFFE(K1_COMM_ctrl_local.rx_tail[14]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L642 is slaveregister:inst_slaveregister|i3258~987 at LC2_13_J3
--operation mode is normal

K1L642 = (BF1L53Q & V41_q[14] # !BF1L53Q & K1_COMM_ctrl_local.rx_tail[14]) & CASCADE(K1L772);


--K1_CS_ctrl_local.CS_time[14] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[14] at LC7_2_T3
--operation mode is normal

K1_CS_ctrl_local.CS_time[14]_lut_out = MF1_MASTERHWDATA[14];
K1_CS_ctrl_local.CS_time[14] = DFFE(K1_CS_ctrl_local.CS_time[14]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--H1_RM_rate_SPE[14] is rate_meters:inst_rate_meters|RM_rate_SPE[14] at LC8_12_Y3
--operation mode is normal

H1_RM_rate_SPE[14]_lut_out = V43_q[14];
H1_RM_rate_SPE[14] = DFFE(H1_RM_rate_SPE[14]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L754 is slaveregister:inst_slaveregister|i3642~769 at LC3_11_Y3
--operation mode is normal

K1L754 = K1L981 & H1_RM_rate_SPE[14] & !K1_i1217 & !BF1L83Q;


--H1_RM_sn_data[14] is rate_meters:inst_rate_meters|RM_sn_data[14] at LC10_11_Y3
--operation mode is normal

H1_RM_sn_data[14]_lut_out = V53_q[2];
H1_RM_sn_data[14] = DFFE(H1_RM_sn_data[14]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L854 is slaveregister:inst_slaveregister|i3642~770 at LC4_11_Y3
--operation mode is normal

K1L854 = H1_RM_sn_data[14] & K1L981 & !K1_i1217 & BF1L83Q;


--K1L064 is slaveregister:inst_slaveregister|i3642~773 at LC6_11_Y3
--operation mode is normal

K1L064 = (K1L785 & K1_CS_ctrl_local.CS_time[14] # !K1L785 & (K1L854 # K1L754)) & CASCADE(K1L954);


--K1L954 is slaveregister:inst_slaveregister|i3642~772 at LC5_11_Y3
--operation mode is normal

K1L954 = BF1L53Q & (BF1L83Q # K1_i908 # !K1L981);


--H1L12 is rate_meters:inst_rate_meters|i208~0 at LC3_3_Y4
--operation mode is normal

H1L12 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[14];


--H1L25 is rate_meters:inst_rate_meters|i271~0 at LC6_1_T4
--operation mode is normal

H1L25 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[15];


--QB1_inst40[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[14] at LC8_3_A3
--operation mode is normal

QB1_inst40[14]_lut_out = V41_q[14];
QB1_inst40[14] = DFFE(QB1_inst40[14]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , AC1_DCMD_SEQ1);


--H1L221 is rate_meters:inst_rate_meters|i736~0 at LC7_4_N4
--operation mode is normal

H1L221 = V53_q[3] & (K1_RM_ctrl_local.rm_sn_enable[0] # K1_RM_ctrl_local.rm_sn_enable[1]);


--H1L02 is rate_meters:inst_rate_meters|i207~0 at LC9_6_Y4
--operation mode is normal

H1L02 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[15];


--K1_CS_ctrl_local.CS_time[15] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[15] at LC7_4_O3
--operation mode is normal

K1_CS_ctrl_local.CS_time[15]_lut_out = MF1_MASTERHWDATA[15];
K1_CS_ctrl_local.CS_time[15] = DFFE(K1_CS_ctrl_local.CS_time[15]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L626 is slaveregister:inst_slaveregister|i3833~1193 at LC7_6_O3
--operation mode is normal

K1L626 = (K1L091 & LE1_start_address[15] # !K1L091 & K1_CS_ctrl_local.CS_time[15] & K1L644) & CASCADE(K1L466);


--H1L91 is rate_meters:inst_rate_meters|i206~0 at LC2_6_Y4
--operation mode is normal

H1L91 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[16];


--H1L15 is rate_meters:inst_rate_meters|i270~0 at LC6_2_T4
--operation mode is normal

H1L15 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[16];


--H1L81 is rate_meters:inst_rate_meters|i205~0 at LC10_6_Y4
--operation mode is normal

H1L81 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[17];


--H1L05 is rate_meters:inst_rate_meters|i269~0 at LC3_2_T4
--operation mode is normal

H1L05 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[17];


--H1_RM_sn_data[18] is rate_meters:inst_rate_meters|RM_sn_data[18] at LC2_8_T3
--operation mode is normal

H1_RM_sn_data[18]_lut_out = H1_RM_sn_data_int[18];
H1_RM_sn_data[18] = DFFE(H1_RM_sn_data[18]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1_RM_ctrl_local.rm_sn_dead[2] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[2] at LC6_4_N4
--operation mode is normal

K1_RM_ctrl_local.rm_sn_dead[2]_lut_out = MF1_MASTERHWDATA[18];
K1_RM_ctrl_local.rm_sn_dead[2] = DFFE(K1_RM_ctrl_local.rm_sn_dead[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L497);


--K1L753 is slaveregister:inst_slaveregister|i3478~414 at LC2_12_T3
--operation mode is normal

K1L753 = (K1_RM_ctrl_local.rm_sn_dead[2] & (H1_RM_sn_data[18] # !BF1L53Q) # !K1_RM_ctrl_local.rm_sn_dead[2] & BF1L53Q & H1_RM_sn_data[18]) & CASCADE(K1L783);


--H1L71 is rate_meters:inst_rate_meters|i204~0 at LC5_11_Y4
--operation mode is normal

H1L71 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[18];


--H1L94 is rate_meters:inst_rate_meters|i268~0 at LC9_9_T4
--operation mode is normal

H1L94 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[18];


--K1L695 is slaveregister:inst_slaveregister|i3829~698 at LC4_8_O3
--operation mode is normal

K1L695 = V63_sload_path[19] & (K1_i306 # !BF1L83Q # !K1L691);


--K1L006 is slaveregister:inst_slaveregister|i3829~704 at LC6_8_O3
--operation mode is normal

K1L006 = (K1_i334 & K1L706 & K1_i431 & K1L695) & CASCADE(K1L024);


--H1_RM_rate_MPE[19] is rate_meters:inst_rate_meters|RM_rate_MPE[19] at LC2_8_Y4
--operation mode is normal

H1_RM_rate_MPE[19]_lut_out = V33_q[19];
H1_RM_rate_MPE[19] = DFFE(H1_RM_rate_MPE[19]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L795 is slaveregister:inst_slaveregister|i3829~700 at LC3_13_V3
--operation mode is normal

K1L795 = !K1_i1217 & !K1L112 & H1_RM_rate_MPE[19];


--K1_COMM_ctrl_local.id[19] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[19] at LC3_6_R3
--operation mode is normal

K1_COMM_ctrl_local.id[19]_lut_out = MF1_MASTERHWDATA[19];
K1_COMM_ctrl_local.id[19] = DFFE(K1_COMM_ctrl_local.id[19]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L895 is slaveregister:inst_slaveregister|i3829~701 at LC6_10_R3
--operation mode is normal

K1L895 = K1_i2499 & K1L032 # !K1_i2499 & K1_COMM_ctrl_local.id[19] & !BF1L53Q;


--K1L106 is slaveregister:inst_slaveregister|i3829~705 at LC8_13_V3
--operation mode is normal

K1L106 = (K1L795 # K1_i1661 & K1L895 & K1L103) & CASCADE(K1L995);


--K1L635 is slaveregister:inst_slaveregister|i3655~237 at LC5_13_V3
--operation mode is normal

K1L635 = K1L202 # K1_i908 # BF1L53Q & BF1L63Q;


--K1L995 is slaveregister:inst_slaveregister|i3829~703 at LC7_13_V3
--operation mode is normal

K1L995 = K1L635 & (K1_i1217 # BF1L83Q # !K1L981);


--H1L84 is rate_meters:inst_rate_meters|i267~0 at LC5_16_T4
--operation mode is normal

H1L84 = V43_q[19] & !K1_RM_ctrl_local.rm_rate_enable[0];


--K1L443 is slaveregister:inst_slaveregister|i3473~329 at LC7_10_O3
--operation mode is normal

K1L443 = (!K1_i1654 & BF1L83Q & (K1_i1217 # !K1L981)) & CASCADE(K1L891);


--H1L74 is rate_meters:inst_rate_meters|i266~0 at LC8_15_T4
--operation mode is normal

H1L74 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[20];


--H1L51 is rate_meters:inst_rate_meters|i202~0 at LC6_2_Y4
--operation mode is normal

H1L51 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[20];


--H1L64 is rate_meters:inst_rate_meters|i265~0 at LC4_7_T4
--operation mode is normal

H1L64 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[21];


--H1L41 is rate_meters:inst_rate_meters|i201~0 at LC7_10_Y4
--operation mode is normal

H1L41 = V33_q[21] & !K1_RM_ctrl_local.rm_rate_enable[1];


--H1L31 is rate_meters:inst_rate_meters|i200~0 at LC1_8_Y4
--operation mode is normal

H1L31 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[22];


--H1L54 is rate_meters:inst_rate_meters|i264~0 at LC3_9_T4
--operation mode is normal

H1L54 = V43_q[22] & !K1_RM_ctrl_local.rm_rate_enable[0];


--H1L44 is rate_meters:inst_rate_meters|i263~0 at LC10_9_T4
--operation mode is normal

H1L44 = V43_q[23] & !K1_RM_ctrl_local.rm_rate_enable[0];


--H1L21 is rate_meters:inst_rate_meters|i199~0 at LC1_14_Y4
--operation mode is normal

H1L21 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[23];


--H1L34 is rate_meters:inst_rate_meters|i262~0 at LC5_12_T4
--operation mode is normal

H1L34 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[24];


--H1L11 is rate_meters:inst_rate_meters|i198~0 at LC9_8_Y4
--operation mode is normal

H1L11 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[24];


--K1_CS_ctrl_local.CS_time[25] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[25] at LC9_3_T3
--operation mode is normal

K1_CS_ctrl_local.CS_time[25]_lut_out = MF1_MASTERHWDATA[25];
K1_CS_ctrl_local.CS_time[25] = DFFE(K1_CS_ctrl_local.CS_time[25]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1_CS_ctrl_local.CS_rate[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[1] at LC2_11_T3
--operation mode is normal

K1_CS_ctrl_local.CS_rate[1]_lut_out = MF1_MASTERHWDATA[25];
K1_CS_ctrl_local.CS_rate[1] = DFFE(K1_CS_ctrl_local.CS_rate[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--K1L124 is slaveregister:inst_slaveregister|i3631~352 at LC9_2_T3
--operation mode is normal

K1L124 = K1_CS_ctrl_local.CS_rate[1] & (K1_CS_ctrl_local.CS_time[25] # !BF1L53Q) # !K1_CS_ctrl_local.CS_rate[1] & K1_CS_ctrl_local.CS_time[25] & BF1L53Q;


--K1L224 is slaveregister:inst_slaveregister|i3631~353 at LC3_7_O3
--operation mode is normal

K1L224 = K1L644 & (K1L124 # K1L214 & V63_sload_path[25]) # !K1L644 & K1L214 & V63_sload_path[25];


--H1_RM_sn_data[25] is rate_meters:inst_rate_meters|RM_sn_data[25] at LC9_10_N3
--operation mode is normal

H1_RM_sn_data[25]_lut_out = H1_RM_sn_data_int[25];
H1_RM_sn_data[25] = DFFE(H1_RM_sn_data[25]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L233 is slaveregister:inst_slaveregister|i3471~309 at LC6_10_N3
--operation mode is normal

K1L233 = !K1_i1217 & !K1L312 & BF1L53Q & H1_RM_sn_data[25];


--K1_COMM_ctrl_local.id[25] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[25] at LC5_10_R3
--operation mode is normal

K1_COMM_ctrl_local.id[25]_lut_out = MF1_MASTERHWDATA[25];
K1_COMM_ctrl_local.id[25] = DFFE(K1_COMM_ctrl_local.id[25]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L333 is slaveregister:inst_slaveregister|i3471~310 at LC5_16_O3
--operation mode is normal

K1L333 = K1L683 & (K1L233 # K1_COMM_ctrl_local.id[25] & K1L443);


--H1_RM_rate_SPE[25] is rate_meters:inst_rate_meters|RM_rate_SPE[25] at LC9_13_Y4
--operation mode is normal

H1_RM_rate_SPE[25]_lut_out = V43_q[25];
H1_RM_rate_SPE[25] = DFFE(H1_RM_rate_SPE[25]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[9] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[9] at LC5_7_R4
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[9]_lut_out = MF1_MASTERHWDATA[25];
K1_RM_ctrl_local.rm_rate_dead[9] = DFFE(K1_RM_ctrl_local.rm_rate_dead[9]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L687);


--K1L433 is slaveregister:inst_slaveregister|i3471~311 at LC6_12_Y4
--operation mode is normal

K1L433 = BF1L53Q & H1_RM_rate_SPE[25] # !BF1L53Q & K1_RM_ctrl_local.rm_rate_dead[9];


--H1_RM_rate_MPE[25] is rate_meters:inst_rate_meters|RM_rate_MPE[25] at LC4_13_Y4
--operation mode is normal

H1_RM_rate_MPE[25]_lut_out = V33_q[25];
H1_RM_rate_MPE[25] = DFFE(H1_RM_rate_MPE[25]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L533 is slaveregister:inst_slaveregister|i3471~312 at LC3_13_Y4
--operation mode is normal

K1L533 = K1_i1238 & H1_RM_rate_MPE[25] & !K1_i1425 # !K1_i1238 & K1L433;


--K1L475 is slaveregister:inst_slaveregister|i3823~560 at LC9_7_O3
--operation mode is normal

K1L475 = (K1L224 # K1L235 & (K1L533 # K1L333)) & CASCADE(K1L427);


--H1L14 is rate_meters:inst_rate_meters|i260~0 at LC6_9_T4
--operation mode is normal

H1L14 = V43_q[26] & !K1_RM_ctrl_local.rm_rate_enable[0];


--H1L9 is rate_meters:inst_rate_meters|i196~0 at LC6_8_Y4
--operation mode is normal

H1L9 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[26];


--K1L604 is slaveregister:inst_slaveregister|i3629~411 at LC10_11_O3
--operation mode is normal

K1L604 = K1L114 # K1L214 & V63_sload_path[27];


--H1_RM_sn_data[27] is rate_meters:inst_rate_meters|RM_sn_data[27] at LC3_9_O3
--operation mode is normal

H1_RM_sn_data[27]_lut_out = H1_RM_sn_data_int[27];
H1_RM_sn_data[27] = DFFE(H1_RM_sn_data[27]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L704 is slaveregister:inst_slaveregister|i3629~412 at LC9_10_O3
--operation mode is normal

K1L704 = BF1L53Q & !K1L312 & H1_RM_sn_data[27] & !K1_i1217;


--K1_COMM_ctrl_local.id[27] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[27] at LC3_15_T3
--operation mode is normal

K1_COMM_ctrl_local.id[27]_lut_out = MF1_MASTERHWDATA[27];
K1_COMM_ctrl_local.id[27] = DFFE(K1_COMM_ctrl_local.id[27]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L804 is slaveregister:inst_slaveregister|i3629~413 at LC3_10_O3
--operation mode is normal

K1L804 = K1L683 & (K1L704 # K1L443 & K1_COMM_ctrl_local.id[27]);


--H1_RM_rate_SPE[27] is rate_meters:inst_rate_meters|RM_rate_SPE[27] at LC2_13_Y4
--operation mode is normal

H1_RM_rate_SPE[27]_lut_out = V43_q[27];
H1_RM_rate_SPE[27] = DFFE(H1_RM_rate_SPE[27]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L904 is slaveregister:inst_slaveregister|i3629~414 at LC10_13_Y4
--operation mode is normal

K1L904 = K1L902 & !K1_i1217 & H1_RM_rate_SPE[27] & BF1L53Q;


--H1_RM_rate_MPE[27] is rate_meters:inst_rate_meters|RM_rate_MPE[27] at LC1_13_Y4
--operation mode is normal

H1_RM_rate_MPE[27]_lut_out = V33_q[27];
H1_RM_rate_MPE[27] = DFFE(H1_RM_rate_MPE[27]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L014 is slaveregister:inst_slaveregister|i3629~415 at LC7_13_Y4
--operation mode is normal

K1L014 = K1L904 # K1_i1238 & H1_RM_rate_MPE[27] & !K1_i1425;


--K1L965 is slaveregister:inst_slaveregister|i3821~325 at LC8_11_O3
--operation mode is normal

K1L965 = (K1L604 # K1L625 & (K1L014 # K1L804)) & CASCADE(K1L275);


--H1L7 is rate_meters:inst_rate_meters|i194~0 at LC10_8_Y4
--operation mode is normal

H1L7 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[28];


--H1L93 is rate_meters:inst_rate_meters|i258~0 at LC10_14_T4
--operation mode is normal

H1L93 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[28];


--H1L83 is rate_meters:inst_rate_meters|i257~0 at LC5_9_T4
--operation mode is normal

H1L83 = V43_q[29] & !K1_RM_ctrl_local.rm_rate_enable[0];


--H1L6 is rate_meters:inst_rate_meters|i193~0 at LC9_4_Y4
--operation mode is normal

H1L6 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[29];


--H1_RM_sn_data_int[30] is rate_meters:inst_rate_meters|RM_sn_data_int[30] at LC4_9_V3
--operation mode is normal

H1_RM_sn_data_int[30]_lut_out = V63_sload_path[30];
H1_RM_sn_data_int[30] = DFFE(H1_RM_sn_data_int[30]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1_RM_rate_SPE[31] is rate_meters:inst_rate_meters|RM_rate_SPE[31] at LC7_11_T4
--operation mode is normal

H1_RM_rate_SPE[31]_lut_out = V43_q[31];
H1_RM_rate_SPE[31] = DFFE(H1_RM_rate_SPE[31]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L222);


--K1L645 is slaveregister:inst_slaveregister|i3817~505 at LC5_6_Y3
--operation mode is normal

K1L645 = H1_RM_rate_SPE[31] & K1L902 & BF1L53Q & !K1_i1217;


--H1_RM_rate_MPE[31] is rate_meters:inst_rate_meters|RM_rate_MPE[31] at LC6_5_Y3
--operation mode is normal

H1_RM_rate_MPE[31]_lut_out = V33_q[31];
H1_RM_rate_MPE[31] = DFFE(H1_RM_rate_MPE[31]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L881);


--K1L745 is slaveregister:inst_slaveregister|i3817~506 at LC4_6_Y3
--operation mode is normal

K1L745 = !K1L112 & H1_RM_rate_MPE[31] & !K1_i1217;


--H1_RM_sn_data[31] is rate_meters:inst_rate_meters|RM_sn_data[31] at LC6_7_Y3
--operation mode is normal

H1_RM_sn_data[31]_lut_out = H1_RM_sn_data_int[31];
H1_RM_sn_data[31] = DFFE(H1_RM_sn_data[31]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L652);


--K1L845 is slaveregister:inst_slaveregister|i3817~507 at LC1_7_Y3
--operation mode is normal

K1L845 = !K1_i1217 & BF1L53Q & !K1L312 & H1_RM_sn_data[31];


--K1_COMM_ctrl_local.id[31] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[31] at LC10_13_R3
--operation mode is normal

K1_COMM_ctrl_local.id[31]_lut_out = MF1_MASTERHWDATA[31];
K1_COMM_ctrl_local.id[31] = DFFE(K1_COMM_ctrl_local.id[31]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L945 is slaveregister:inst_slaveregister|i3817~508 at LC10_7_Y3
--operation mode is normal

K1L945 = K1_i1425 & (K1L845 # K1_COMM_ctrl_local.id[31] & K1L443);


--K1L055 is slaveregister:inst_slaveregister|i3817~510 at LC8_6_Y3
--operation mode is normal

K1L055 = (K1L645 # K1_i1238 & (K1L945 # K1L745)) & CASCADE(K1L135);


--HF6L2Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]~reg0 at LC8_7_P1
--operation mode is normal

HF6L2Q = AMPP_FUNCTION(M1L62, JF1_state[4], HF6L3Q, GLOBAL(A1L6), !M1_i144, M1_i210);


--BB1_status_out[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0] at LC8_14_N1
--operation mode is normal

BB1_status_out[0] = AMPP_FUNCTION(X1L6, BB1_status_out[0], DB2L31, X1L5, Y1L2, GLOBAL(AF1_outclock0), !B1_i12);


--AB1L5Q is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~reg0 at LC7_6_N1
--operation mode is normal

AB1L5Q = AMPP_FUNCTION(AB1L3, X1L6, X1L5, DB2L31, GLOBAL(AF1_outclock0), !B1_i12);


--CB1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6] at LC7_12_G1
--operation mode is normal

CB1_dffs[6] = AMPP_FUNCTION(CB1_dffs[7], GLOBAL(A1L3), !B1_i12, Q1_i8);


--Q1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|i46~7 at LC4_14_N1
--operation mode is normal

Q1L6 = AMPP_FUNCTION(AB1L5Q, CB1_dffs[6], BB1_status_out[0]);


--HF6L4Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]~reg0 at LC2_8_P1
--operation mode is normal

HF6L4Q = AMPP_FUNCTION(JF1_state[4], M1L22, HF6L5Q, GLOBAL(A1L6), !M1_i144, M1_i210);


--HF6L8Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]~reg0 at LC7_7_P1
--operation mode is normal

HF6L8Q = AMPP_FUNCTION(JF1_state[4], altera_internal_jtag, GLOBAL(A1L6), !M1_i144, M1_i210);


--GB83_points[0][3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][3] at LC4_8_P1
--operation mode is normal

GB83_points[0][3] = AMPP_FUNCTION(HF6L2Q, HF6L4Q, HF6L3Q, M1_i44, GLOBAL(A1L6), !M1_i144, M1L01);


--M1L51 is sld_hub:sld_hub_inst|i193~8 at LC2_10_P1
--operation mode is normal

M1L51 = AMPP_FUNCTION(HF6L8Q, HF6L4Q, GB83_points[0][3]);

--M1L61 is sld_hub:sld_hub_inst|i193~10 at LC2_10_P1
--operation mode is normal

M1L61 = AMPP_FUNCTION(HF6L8Q, HF6L4Q, GB83_points[0][3]);


--M1L72 is sld_hub:sld_hub_inst|i220~275 at LC9_6_P1
--operation mode is normal

M1L72 = AMPP_FUNCTION(M1L51, HF6L1Q, Q1L6);


--JF1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1] at LC9_13_P1
--operation mode is normal

JF1_state[1] = AMPP_FUNCTION(JF1_state[8], A1L8, JF1_state[0], JF1L2, GLOBAL(A1L6));


--HF7L1Q is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]~reg0 at LC1_13_P1
--operation mode is normal

HF7L1Q = AMPP_FUNCTION(GB83_points[0][7], GLOBAL(A1L6), M1_jtag_debug_mode_usr1, M1_i159);


--M1_i144 is sld_hub:sld_hub_inst|i144 at LC6_6_P1
--operation mode is normal

M1_i144 = AMPP_FUNCTION(JF1_state[1], HF7L1Q);


--M1_i210 is sld_hub:sld_hub_inst|i210 at LC4_7_P1
--operation mode is normal

M1_i210 = AMPP_FUNCTION(JF1_state[4], M1_jtag_debug_mode_usr1, JF1_state[3]);


--M1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q at LC7_14_P1
--operation mode is normal

M1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(M1_jtag_debug_mode_usr1, JF1_state[8], GLOBAL(A1L6), M1_i160);


--M1L13 is sld_hub:sld_hub_inst|i267~19 at LC5_5_P1
--operation mode is normal

M1L13 = AMPP_FUNCTION(A1L8, JF1_state[4], M1_jtag_debug_mode_usr1, M1_OK_TO_UPDATE_IR_Q);


--HF2L1Q is sld_hub:sld_hub_inst|sld_dffex:GEN_IRF_1_IRF|Q[0]~reg0 at LC6_3_P1
--operation mode is normal

HF2L1Q = AMPP_FUNCTION(HF1L1Q, HF6L1Q, HF3L1Q, GLOBAL(A1L6), !M1_i144, M1L82);


--B1_i12 is sld_signaltap:auto_signaltap_0|i12 at LC8_6_P1
--operation mode is normal

B1_i12 = AMPP_FUNCTION(HF7L1Q, JF1_state[1], HF2L1Q);


--M1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode at LC10_13_P1
--operation mode is normal

M1_jtag_debug_mode = AMPP_FUNCTION(M1_i44, JF1_state[15], M1L7, M1_jtag_debug_mode, GLOBAL(A1L6), JF1_state[0]);


--HF1L1Q is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]~reg0 at LC1_9_P1
--operation mode is normal

HF1L1Q = AMPP_FUNCTION(GB83_points[0][1], GLOBAL(A1L6), !M1_i144, M1L41);


--M1L23 is sld_hub:sld_hub_inst|i275~0 at LC5_14_P1
--operation mode is normal

M1L23 = AMPP_FUNCTION(HF4L1Q, M1_jtag_debug_mode, HF1L1Q);


--HF3L3Q is sld_hub:sld_hub_inst|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[3]~reg0 at LC8_3_P1
--operation mode is normal

HF3L3Q = AMPP_FUNCTION(HF6L4Q, GLOBAL(A1L6), !M1_i144, M1_i257);


--HF3L4Q is sld_hub:sld_hub_inst|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[4]~reg0 at LC3_3_P1
--operation mode is normal

HF3L4Q = AMPP_FUNCTION(HF6L5Q, GLOBAL(A1L6), !M1_i144, M1_i257);


--HF6L5Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]~reg0 at LC6_7_P1
--operation mode is normal

HF6L5Q = AMPP_FUNCTION(M1L91, JF1_state[4], HF6L6Q, M1L81, GLOBAL(A1L6), !M1_i144, M1_i210);


--HF3L5Q is sld_hub:sld_hub_inst|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[5]~reg0 at LC7_3_P1
--operation mode is normal

HF3L5Q = AMPP_FUNCTION(HF6L6Q, GLOBAL(A1L6), !M1_i144, M1_i257);


--HF6L6Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]~reg0 at LC10_6_P1
--operation mode is normal

HF6L6Q = AMPP_FUNCTION(M1L51, JF1_state[4], HF6L6Q, HF6L7Q, GLOBAL(A1L6), !M1_i144, M1_i210);


--CB1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1] at LC3_12_G1
--operation mode is normal

CB1_dffs[1] = AMPP_FUNCTION(CB1_dffs[2], GLOBAL(A1L3), !B1_i12, Q1_i8);


--Q1_i8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|i8 at LC4_2_P1
--operation mode is normal

Q1_i8 = AMPP_FUNCTION(A1L5, M1_jtag_debug_mode_usr1, M1L23, HF2L3Q);


--P1_WORD_SR[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1] at LC3_4_P1
--operation mode is normal

P1_WORD_SR[1] = AMPP_FUNCTION(P1_WORD_SR[2], P1L5, A1L5, V1_sload_path[3], GLOBAL(A1L3), !P1_i4, B1L181);


--P1L2 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~245 at LC1_4_P1
--operation mode is normal

P1L2 = AMPP_FUNCTION(V1_sload_path[0], V1_sload_path[3], V1_sload_path[2], V1_sload_path[1]);


--P1_i4 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i4 at LC10_4_P1
--operation mode is normal

P1_i4 = AMPP_FUNCTION(M1_jtag_debug_mode_usr1, A1L9);


--B1L181 is sld_signaltap:auto_signaltap_0|i903~11 at LC1_14_P1
--operation mode is normal

B1L181 = AMPP_FUNCTION(HF4L1Q, M1_jtag_debug_mode_usr1, M1_jtag_debug_mode, HF1L1Q);


--CB3_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1] at LC3_2_X1
--operation mode is normal

CB3_dffs[1] = AMPP_FUNCTION(A1L5, CB3_dffs[2], U4_dffs[0], GLOBAL(A1L3), !B1_i12);


--R1_is_max_write_address_ff is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff at LC7_13_N1
--operation mode is normal

R1_is_max_write_address_ff = AMPP_FUNCTION(GLOBAL(AF1_outclock0), !B1_i12, U4L11);


--P2_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1] at LC4_1_P1
--operation mode is normal

P2_WORD_SR[1] = AMPP_FUNCTION(P2L5, V73_sload_path[4], JF1_state[4], P2_WORD_SR[2], GLOBAL(A1L6), !P2_i4, M1_i282);


--P2L4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|i~510 at LC6_15_P1
--operation mode is normal

P2L4 = AMPP_FUNCTION(V73_sload_path[1], V73_sload_path[2], V73_sload_path[3], V73_sload_path[0]);


--P2_i4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|i4 at LC8_14_P1
--operation mode is normal

P2_i4 = AMPP_FUNCTION(M1_jtag_debug_mode_usr1, JF1_state[8]);


--M1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0 at LC7_11_P1
--operation mode is normal

M1_jtag_debug_mode_usr0 = AMPP_FUNCTION(CB01_dffs[0], M1L4, M1L5, CB01_dffs[1], GLOBAL(A1L6), JF1_state[0], JF1_state[12]);


--M1_i282 is sld_hub:sld_hub_inst|i282 at LC9_1_P1
--operation mode is normal

M1_i282 = AMPP_FUNCTION(JF1_state[3], JF1_state[4], M1_jtag_debug_mode_usr0);


--M1_i44 is sld_hub:sld_hub_inst|i44 at LC10_14_P1
--operation mode is normal

M1_i44 = AMPP_FUNCTION(M1_jtag_debug_mode_usr1, M1_jtag_debug_mode_usr0);


--HF6L3Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]~reg0 at LC3_7_P1
--operation mode is normal

HF6L3Q = AMPP_FUNCTION(JF1_state[4], HF6L4Q, M1L52, M1L32, GLOBAL(A1L6), !M1_i144, M1_i210);


--CB01_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6] at LC3_16_P1
--operation mode is normal

CB01_dffs[6] = AMPP_FUNCTION(CB01_dffs[7], GLOBAL(A1L6), JF1_state[0], JF1_state[11]);


--CB01_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7] at LC5_16_P1
--operation mode is normal

CB01_dffs[7] = AMPP_FUNCTION(CB01_dffs[8], GLOBAL(A1L6), JF1_state[0], JF1_state[11]);


--CB01_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8] at LC8_16_P1
--operation mode is normal

CB01_dffs[8] = AMPP_FUNCTION(CB01_dffs[9], GLOBAL(A1L6), JF1_state[0], JF1_state[11]);


--CB01_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] at LC6_16_P1
--operation mode is normal

CB01_dffs[9] = AMPP_FUNCTION(altera_internal_jtag, GLOBAL(A1L6), JF1_state[0], JF1_state[11]);


--M1L4 is sld_hub:sld_hub_inst|i38~62 at LC10_16_P1
--operation mode is normal

M1L4 = AMPP_FUNCTION(CB01_dffs[8], CB01_dffs[7], CB01_dffs[9], CB01_dffs[6]);


--CB01_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2] at LC9_16_P1
--operation mode is normal

CB01_dffs[2] = AMPP_FUNCTION(CB01_dffs[3], GLOBAL(A1L6), JF1_state[0], JF1_state[11]);


--CB01_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3] at LC1_16_P1
--operation mode is normal

CB01_dffs[3] = AMPP_FUNCTION(CB01_dffs[4], GLOBAL(A1L6), JF1_state[0], JF1_state[11]);


--CB01_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4] at LC2_16_P1
--operation mode is normal

CB01_dffs[4] = AMPP_FUNCTION(CB01_dffs[5], GLOBAL(A1L6), JF1_state[0], JF1_state[11]);


--CB01_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5] at LC4_16_P1
--operation mode is normal

CB01_dffs[5] = AMPP_FUNCTION(CB01_dffs[6], GLOBAL(A1L6), JF1_state[0], JF1_state[11]);


--M1L5 is sld_hub:sld_hub_inst|i38~63 at LC7_16_P1
--operation mode is normal

M1L5 = AMPP_FUNCTION(CB01_dffs[4], CB01_dffs[5], CB01_dffs[2], CB01_dffs[3]);


--CB01_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1] at LC3_11_P1
--operation mode is normal

CB01_dffs[1] = AMPP_FUNCTION(CB01_dffs[2], GLOBAL(A1L6), JF1_state[0], JF1_state[11]);


--CB01_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0] at LC2_11_P1
--operation mode is normal

CB01_dffs[0] = AMPP_FUNCTION(CB01_dffs[1], GLOBAL(A1L6), JF1_state[0], JF1_state[11]);


--JF1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] at LC8_12_P1
--operation mode is normal

JF1_state[0] = AMPP_FUNCTION(A1L8, JF1_state[0], JF1L1, JF1_state[9], GLOBAL(A1L6));


--JF1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12] at LC1_12_P1
--operation mode is normal

JF1_state[12] = AMPP_FUNCTION(JF1_state[10], A1L8, JF1_state[11], GLOBAL(A1L6));


--JF1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] at LC3_9_P1
--operation mode is normal

JF1_state[7] = AMPP_FUNCTION(A1L8, JF1_state[6], GLOBAL(A1L6));


--JF1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] at LC8_9_P1
--operation mode is normal

JF1_state[5] = AMPP_FUNCTION(A1L8, JF1_state[4], JF1_state[3], GLOBAL(A1L6));


--JF1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] at LC6_14_P1
--operation mode is normal

JF1_state[2] = AMPP_FUNCTION(A1L8, JF1_state[8], JF1_state[15], JF1_state[1], GLOBAL(A1L6));


--K1_id_set[0] is slaveregister:inst_slaveregister|id_set[0] at LC5_13_E3
--operation mode is normal

K1_id_set[0]_lut_out = VCC;
K1_id_set[0] = DFFE(K1_id_set[0]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1_id_set[1] is slaveregister:inst_slaveregister|id_set[1] at LC3_13_E3
--operation mode is normal

K1_id_set[1]_lut_out = VCC;
K1_id_set[1] = DFFE(K1_id_set[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--PB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~159 at LC8_15_E3
--operation mode is normal

PB1L41 = (!AC1_DATA_OK & !XB1L1Q & (!XB1L32Q # !RB1_inst9)) & CASCADE(PB1L51);


--CC1L34Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|state~22 at LC7_5_B4
--operation mode is normal

CC1L34Q_lut_out = AC1L61 & (CC1L6 # !CC1L3 & CC1L34Q);
CC1L34Q = DFFE(CC1L34Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--CC1_srg[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[7] at LC3_16_B4
--operation mode is normal

CC1_srg[7]_lut_out = CC1L81 # CC1L24Q & CB5_dffs[7];
CC1_srg[7] = DFFE(CC1_srg[7]_lut_out, GLOBAL(AF1_outclock0), , , CC1L92);


--JB23_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out at LC10_5_Z4
--operation mode is normal

JB23_aeb_out = V12_sload_path[0] & !V12_sload_path[2] & V12_sload_path[3] & !V12_sload_path[1];


--PB1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|send_ctrl~27 at LC6_16_E3
--operation mode is normal

PB1L63 = !PB1_SND_MRNB & !PB1_SND_IDLE & !PB1_SND_MRWB;


--PB1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|send_ctrl~0 at LC7_16_E3
--operation mode is normal

PB1L43 = PB1_SND_DRAND # PB1_SND_DRBT # !PB1L63;


--WD1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1877 at LC10_13_M3
--operation mode is normal

WD1L11 = !BE1L9Q & WD1_STF;


--WD1L401Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~reg at LC9_2_M3
--operation mode is normal

WD1L401Q_lut_out = WD1L201 # WD1L301 # WD1_TXSHR8 & WD1L42;
WD1L401Q = DFFE(WD1L401Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1878 at LC6_2_M3
--operation mode is normal

WD1L21 = WD1_TC_RX_TIME & BE1L9Q;


--WD1_PTYPE_SEQ0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|PTYPE_SEQ0 at LC8_5_M3
--operation mode is normal

WD1_PTYPE_SEQ0_lut_out = WD1_MTYPE_LEN1;
WD1_PTYPE_SEQ0 = DFFE(WD1_PTYPE_SEQ0_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , BE1L9Q);


--WD1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1879 at LC5_3_M3
--operation mode is normal

WD1L31 = BE1L9Q & WD1_TC_TX_TIME;


--WD1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1880 at LC7_4_M3
--operation mode is normal

WD1L41 = WD1_TXSHR8 & V42L8 & !V52L9;


--WD1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1881 at LC10_4_M3
--operation mode is normal

WD1L51 = WD1_RXSHR8 & V52L9;


--FD1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~reg at LC10_3_F1
--operation mode is normal

FD1L91Q_lut_out = FD1L3 # FD1L81 # FD1L9Q & !JB62_agb_out;
FD1L91Q = DFFE(FD1L91Q_lut_out, GLOBAL(AF1_outclock0), !XB1L52Q, , );


--FD1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_sload~reg at LC4_3_F1
--operation mode is normal

FD1L02Q_lut_out = PB1_REC_PULSE & (FD1L9Q & !JB62_agb_out # !FD1L41Q) # !PB1_REC_PULSE & FD1L9Q & !JB62_agb_out;
FD1L02Q = DFFE(FD1L02Q_lut_out, GLOBAL(AF1_outclock0), !XB1L52Q, , );


--WD1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1882 at LC6_11_M3
--operation mode is normal

WD1L61 = WD1_TCWFM_L & !BE1L9Q;


--WD1_CRC3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC3 at LC4_15_M3
--operation mode is normal

WD1_CRC3_lut_out = WD1_CRC3 & (WD1L73Q & QD1L3Q # !BE1L9Q) # !WD1_CRC3 & WD1L73Q & QD1L3Q;
WD1_CRC3 = DFFE(WD1_CRC3_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L03 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT1~24 at LC10_9_M3
--operation mode is normal

WD1L03 = WD1_BYT0 & (WD1_BYT1 # BE1L9Q) # !WD1_BYT0 & WD1_BYT1 & !BE1L9Q;


--WD1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1883 at LC7_8_M3
--operation mode is normal

WD1L71 = !NF1_portadataout[0] & !NF1_portadataout[1];


--WD1L79 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~42 at LC4_13_M3
--operation mode is normal

WD1L79 = BE1L9Q & WD1_STF & PB1_SND_DAT & !WD1L71;


--WD1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1884 at LC7_6_M3
--operation mode is normal

WD1L81 = !BE1L9Q & WD1_BYT0;


--WD1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT0~19 at LC8_7_M3
--operation mode is normal

WD1L82 = WD1_PL_INC # WD1L81 # WD1L45Q & !V22L43;


--WD1L89Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en~reg at LC6_13_M3
--operation mode is normal

WD1L89Q_lut_out = WD1L3 # WD1L79 # WD1L35 # WD1L11;
WD1L89Q = DFFE(WD1L89Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--QD1L65Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~24 at LC3_6_I3
--operation mode is normal

QD1L65Q_lut_out = !WD1_STF & (QD1L65Q # QD1L55Q & !QD1L9);
QD1L65Q = DFFE(QD1L65Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1885 at LC7_11_M3
--operation mode is normal

WD1L91 = WD1_TCWF_CHK & V51L41;


--WD1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1886 at LC7_5_M3
--operation mode is normal

WD1L02 = BE1L9Q & WD1_DCMD_SEQ1 & (PB1_SND_DRBT # !PB1L53);


--WD1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~45 at LC5_16_M3
--operation mode is normal

WD1L83 = WD1L91 # WD1L02 # V22L43 & WD1L45Q;


--WD1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1887 at LC3_15_M3
--operation mode is normal

WD1L12 = WD1L73Q & !QD1L3Q;


--WD1L77Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg at LC4_6_M3
--operation mode is normal

WD1L77Q_lut_out = WD1L57 # WD1L8 # WD1L15 # !WD1L67;
WD1L77Q = DFFE(WD1L77Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--MB2_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8] at EC6_1_I1
MB2_q[8]_data_in = COM_AD_D[10];
MB2_q[8]_write_enable = MD1_valid_wreq;
MB2_q[8]_clock_0 = GLOBAL(AF1_outclock0);
MB2_q[8]_clock_1 = GLOBAL(AF1_outclock0);
MB2_q[8]_clear_0 = !FD1L41Q;
MB2_q[8]_clock_enable_1 = MD1_valid_rreq;
MB2_q[8]_write_address = WR_ADDR(V81_sload_path[0], V81_sload_path[1], V81_sload_path[2], V81_sload_path[3], V81_sload_path[4], V81_sload_path[5], V81_sload_path[5]);
MB2_q[8]_read_address = RD_ADDR(MB2L231, V71_sload_path[0], V71_sload_path[1], V71_sload_path[2], V71_sload_path[3], V71_sload_path[4], V71_sload_path[4]);
MB2_q[8] = MEMORY_SEGMENT(MB2_q[8]_data_in, MB2_q[8]_write_enable, MB2_q[8]_clock_0, MB2_q[8]_clock_1, MB2_q[8]_clear_0, , , MB2_q[8]_clock_enable_1, VCC, MB2_q[8]_write_address, MB2_q[8]_read_address);


--MB2_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0] at EC1_1_I1
MB2_q[0]_data_in = COM_AD_D[2];
MB2_q[0]_write_enable = MD1_valid_wreq;
MB2_q[0]_clock_0 = GLOBAL(AF1_outclock0);
MB2_q[0]_clock_1 = GLOBAL(AF1_outclock0);
MB2_q[0]_clear_0 = !FD1L41Q;
MB2_q[0]_clock_enable_1 = MD1_valid_rreq;
MB2_q[0]_write_address = WR_ADDR(V81_sload_path[0], V81_sload_path[1], V81_sload_path[2], V81_sload_path[3], V81_sload_path[4], V81_sload_path[5], V81_sload_path[5]);
MB2_q[0]_read_address = RD_ADDR(MB2L231, V71_sload_path[0], V71_sload_path[1], V71_sload_path[2], V71_sload_path[3], V71_sload_path[4], V71_sload_path[4]);
MB2_q[0] = MEMORY_SEGMENT(MB2_q[0]_data_in, MB2_q[0]_write_enable, MB2_q[0]_clock_0, MB2_q[0]_clock_1, MB2_q[0]_clear_0, , , MB2_q[0]_clock_enable_1, VCC, MB2_q[0]_write_address, MB2_q[0]_read_address);


--WD1L17Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~reg at LC2_7_M3
--operation mode is normal

WD1L17Q_lut_out = WD1L86 # WD1L56 # !WD1L36 # !WD1L96;
WD1L17Q = DFFE(WD1L17Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--ZC72L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|$00012~0 at LC1_4_I3
--operation mode is normal

ZC72L1 = WD1L77Q # WD1L17Q & MB2_q[8] # !WD1L17Q & MB2_q[0];


--CB7_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC9_5_I3
--operation mode is normal

CB7_dffs[0]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[0] # !WD1_ID_LOAD & CB7_dffs[1];
CB7_dffs[0] = DFFE(CB7_dffs[0]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--ZC72L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|result_node~16 at LC2_4_I3
--operation mode is normal

ZC72L2 = (!WD1L17Q & CB7_dffs[0] # !WD1L77Q) & CASCADE(ZC72L1);


--WD1L19Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~reg at LC10_5_M3
--operation mode is normal

WD1L19Q_lut_out = WD1L78 # WD1L3 # WD1L15 # !WD1L88;
WD1L19Q = DFFE(WD1L19Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--WD1L58Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~reg at LC10_15_M3
--operation mode is normal

WD1L58Q_lut_out = WD1_CRC2 # WD1L18 # WD1L97 # WD1L48;
WD1L58Q = DFFE(WD1L58Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--ZC62L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|$00012~0 at LC6_2_C3
--operation mode is normal

ZC62L1 = WD1L19Q # WD1L58Q & ZC32L2 # !WD1L58Q & ZC22L2;


--ZC42L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node~111 at LC3_16_E3
--operation mode is normal

ZC42L2 = PB1_SND_IDLE # PB1_SND_DRBT # PB1_SND_ID # PB1_SND_MRNB;


--ZC42_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node at LC10_16_E3
--operation mode is normal

ZC42_result_node = WD1L77Q & (WD1L17Q & ZC42L2 # !WD1L17Q & !V91_lsb);


--ZC62L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|result_node~24 at LC7_2_C3
--operation mode is normal

ZC62L2 = (WD1L58Q & ZC52L1 # !WD1L58Q & ZC42_result_node # !WD1L19Q) & CASCADE(ZC62L1);


--WD1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1888 at LC3_2_M3
--operation mode is normal

WD1L22 = V42L8 & !V52L9 & WD1_ID_SHR8;


--WD1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1889 at LC3_1_M3
--operation mode is normal

WD1L32 = WD1_ID_BYTE & BE1L9Q;


--QD1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~828 at LC6_5_I3
--operation mode is normal

QD1L51 = ZC44L2 & (ZC54L2 # !WD1L49Q) # !ZC44L2 & ZC54L2 & WD1L49Q;


--CB8_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC10_1_I3
--operation mode is normal

CB8_dffs[4]_lut_out = CB8_dffs[5] & (QD1L71 # !BE1L9Q) # !CB8_dffs[5] & BE1L9Q & QD1L71;
CB8_dffs[4] = DFFE(CB8_dffs[4]_lut_out, GLOBAL(AF1_outclock0), BE1L7Q, , BE1L8Q);


--JB83_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC10_3_Z4
--operation mode is normal

JB83_aeb_out = V82_sload_path[14] & !V82_sload_path[13] & !V82_sload_path[12];


--JB73_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out at LC8_3_Z4
--operation mode is normal

JB73_aeb_out = V82_sload_path[11] & V82_sload_path[10] & !V82_sload_path[8] & V82_sload_path[9];


--JB53_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC5_2_Z4
--operation mode is normal

JB53_aeb_out = V82_sload_path[3] & V82_sload_path[2] & V82_sload_path[0] & V82_sload_path[1];


--JB63_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out at LC3_2_Z4
--operation mode is normal

JB63_aeb_out = V82_sload_path[4] & !V82_sload_path[7] & !V82_sload_path[5] & !V82_sload_path[6];


--FD1L8Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~33 at LC10_4_F1
--operation mode is normal

FD1L8Q_lut_out = V51L41 & (FD1L01Q # FD1L8Q & !YB1L51Q) # !V51L41 & FD1L8Q & !YB1L51Q;
FD1L8Q = DFFE(FD1L8Q_lut_out, GLOBAL(AF1_outclock0), !XB1L52Q, , );


--YB1L51Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|hl_edge~reg at LC7_5_K4
--operation mode is normal

YB1L51Q_lut_out = PC1L22Q;
YB1L51Q = DFFE(YB1L51Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--GC1_inst10[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[9] at LC3_7_F1
--operation mode is normal

GC1_inst10[9]_lut_out = COM_AD_D[11];
GC1_inst10[9] = DFFE(GC1_inst10[9]_lut_out, GLOBAL(AF1_outclock0), , , );


--JB62_agb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out at LC10_8_F1
--operation mode is normal

JB62_agb_out = GC1_inst10[9] & (JB62_lcarry[8] # !COM_AD_D[11]) # !GC1_inst10[9] & JB62_lcarry[8] & !COM_AD_D[11];


--SB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~102 at LC7_2_Z4
--operation mode is normal

SB1L11 = (!V82_sload_path[4] & V82_sload_path[2]) & CASCADE(SB1L21);


--VE1L2Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_busy~reg0 at LC3_12_K2
--operation mode is normal

VE1L2Q_lut_out = VE1L362 # VE1L2Q & (VE1L462 # !VE1L232);
VE1L2Q = DFFE(VE1L2Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--SE1L26 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~259 at LC10_11_K2
--operation mode is normal

SE1L26 = !K1_DAQ_ctrl_local.LC_mode[0] & !VE1L2Q & !K1_DAQ_ctrl_local.LC_mode[1] & !UE1L1Q;


--SE1L36 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~260 at LC8_8_K2
--operation mode is normal

SE1L36 = RE1_wr_ptr[1] & !RE1_rd_ptr[1] & (RE1_rd_ptr[0] $ !RE1_wr_ptr[0]) # !RE1_wr_ptr[1] & RE1_rd_ptr[1] & (RE1_rd_ptr[0] $ !RE1_wr_ptr[0]);


--SE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|busy~reg0 at LC5_11_Z2
--operation mode is normal

SE1L1Q_lut_out = SE1L86Q # SE1L66Q # SE1L1Q & SE1L46;
SE1L1Q = DFFE(SE1L1Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--ME1L31 is daq:inst_daq|trigger:inst_trigger|i35~31 at LC2_12_Z2
--operation mode is normal

ME1L31 = !SE1L1Q & !ME1_ATWDTrigger_A_sig;


--ME1_last_A is daq:inst_daq|trigger:inst_trigger|last_A at LC4_13_Z2
--operation mode is normal

ME1_last_A_lut_out = ME1_i179 # ME1_last_A & (ME1_ATWDTrigger_B_shift[0] # !ME1_ATWDTrigger_B_sig);
ME1_last_A = DFFE(ME1_last_A_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--SE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|busy~reg0 at LC6_10_K2
--operation mode is normal

SE2L1Q_lut_out = SE2L86Q # SE2L66Q # SE2L46 & SE2L1Q;
SE2L1Q = DFFE(SE2L1Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--ME1L61 is daq:inst_daq|trigger:inst_trigger|i54~31 at LC1_12_Z2
--operation mode is normal

ME1L61 = !ME1_ATWDTrigger_B_sig & !SE2L1Q;


--ME1L51 is daq:inst_daq|trigger:inst_trigger|i38~39 at LC9_12_Z2
--operation mode is normal

ME1L51 = (ME1L31 & (!ME1L61 # !ME1_last_A) # !K1_DAQ_ctrl_local.enable_AB[1]) & CASCADE(ME1L41);


--ME1L41 is daq:inst_daq|trigger:inst_trigger|i38~38 at LC8_12_Z2
--operation mode is normal

ME1L41 = !UE2L1Q & K1_DAQ_ctrl_local.enable_AB[0] & !UE1L1Q & K1_DAQ_ctrl_local.enable_DAQ;


--J1L1Q is ROC:inst_ROC|RST_state~10 at LC3_12_F2
--operation mode is normal

J1L1Q_lut_out = VCC;
J1L1Q = DFFE(J1L1Q_lut_out, GLOBAL(AF1_outclock0), , , );


--VE1L21 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~10 at LC3_10_N1
--operation mode is normal

VE1L21 = VE1L223Q & !J1L4Q;


--SE1L86Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~23 at LC10_10_K2
--operation mode is normal

SE1L86Q_lut_out = SE1L76Q # !TriggerComplete_0 & SE1L86Q;
SE1L86Q = DFFE(SE1L86Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--ME1L81 is daq:inst_daq|trigger:inst_trigger|i57~24 at LC7_12_Z2
--operation mode is normal

ME1L81 = (ME1L61 & (ME1_last_A # !ME1L31) # !K1_DAQ_ctrl_local.enable_AB[0]) & CASCADE(ME1L71);


--ME1L71 is daq:inst_daq|trigger:inst_trigger|i57~23 at LC6_12_Z2
--operation mode is normal

ME1L71 = !UE2L1Q & K1_DAQ_ctrl_local.enable_AB[1] & !UE1L1Q & K1_DAQ_ctrl_local.enable_DAQ;


--SE2L26 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~273 at LC5_7_G2
--operation mode is normal

SE2L26 = RE2_rd_ptr[1] & !RE2_wr_ptr[1] & (RE2_rd_ptr[0] $ !RE2_wr_ptr[0]) # !RE2_rd_ptr[1] & RE2_wr_ptr[1] & (RE2_rd_ptr[0] $ !RE2_wr_ptr[0]);


--VE2L2Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_busy~reg0 at LC2_12_K2
--operation mode is normal

VE2L2Q_lut_out = VE2L623Q # VE2L2Q & VE2L022 # !VE1L413Q;
VE2L2Q = DFFE(VE2L2Q_lut_out, GLOBAL(AF1_outclock1), , , !J1L4Q);


--SE2L36 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~274 at LC9_11_K2
--operation mode is normal

SE2L36 = !K1_DAQ_ctrl_local.LC_mode[0] & !VE2L2Q & !K1_DAQ_ctrl_local.LC_mode[1] & !UE2L1Q;


--SE2L86Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~23 at LC5_9_K2
--operation mode is normal

SE2L86Q_lut_out = SE2L76Q # !TriggerComplete_1 & SE2L86Q;
SE2L86Q = DFFE(SE2L86Q_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--VE2L21 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~10 at LC4_16_L4
--operation mode is normal

VE2L21 = !J1L4Q & VE2L223Q;


--K1L887 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~51 at LC9_9_P3
--operation mode is normal

K1L887 = (K1_i908 # !K1L791 & (BF1L53Q # !K1L902)) & CASCADE(K1L761);


--C1L301 is calibration_sources:inst_calibration_sources|rate_bit~44 at LC4_11_T3
--operation mode is normal

C1L301 = K1_CS_ctrl_local.CS_rate[0] & (V63_sload_path[16] # K1_CS_ctrl_local.CS_rate[1]) # !K1_CS_ctrl_local.CS_rate[0] & !K1_CS_ctrl_local.CS_rate[1] & V63_sload_path[17];


--C1L401 is calibration_sources:inst_calibration_sources|rate_bit~45 at LC7_11_T3
--operation mode is normal

C1L401 = C1L301 & (V63_sload_path[14] # !K1_CS_ctrl_local.CS_rate[1]) # !C1L301 & V63_sload_path[15] & K1_CS_ctrl_local.CS_rate[1];


--K1_CS_ctrl_local.CS_rate[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[3] at LC4_13_T3
--operation mode is normal

K1_CS_ctrl_local.CS_rate[3]_lut_out = MF1_MASTERHWDATA[27];
K1_CS_ctrl_local.CS_rate[3] = DFFE(K1_CS_ctrl_local.CS_rate[3]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L49);


--C1L101 is calibration_sources:inst_calibration_sources|rate_bit~42 at LC3_10_T3
--operation mode is normal

C1L101 = K1_CS_ctrl_local.CS_rate[1] & (V63_sload_path[19] # K1_CS_ctrl_local.CS_rate[0]) # !K1_CS_ctrl_local.CS_rate[1] & V63_sload_path[21] & !K1_CS_ctrl_local.CS_rate[0];


--C1L201 is calibration_sources:inst_calibration_sources|rate_bit~43 at LC9_10_T3
--operation mode is normal

C1L201 = C1L101 & (V63_sload_path[18] # !K1_CS_ctrl_local.CS_rate[0]) # !C1L101 & K1_CS_ctrl_local.CS_rate[0] & V63_sload_path[20];


--C1L99 is calibration_sources:inst_calibration_sources|rate_bit~40 at LC6_11_T3
--operation mode is normal

C1L99 = K1_CS_ctrl_local.CS_rate[0] & (V63_sload_path[24] # K1_CS_ctrl_local.CS_rate[1]) # !K1_CS_ctrl_local.CS_rate[0] & !K1_CS_ctrl_local.CS_rate[1] & V63_sload_path[25];


--C1L001 is calibration_sources:inst_calibration_sources|rate_bit~41 at LC5_11_T3
--operation mode is normal

C1L001 = C1L99 & (V63_sload_path[22] # !K1_CS_ctrl_local.CS_rate[1]) # !C1L99 & K1_CS_ctrl_local.CS_rate[1] & V63_sload_path[23];


--C1L79 is calibration_sources:inst_calibration_sources|rate_bit~38 at LC7_10_T3
--operation mode is normal

C1L79 = K1_CS_ctrl_local.CS_rate[2] & (K1_CS_ctrl_local.CS_rate[3] # C1L201) # !K1_CS_ctrl_local.CS_rate[2] & !K1_CS_ctrl_local.CS_rate[3] & C1L001;


--C1L501 is calibration_sources:inst_calibration_sources|rate_bit~46 at LC3_11_T3
--operation mode is normal

C1L501 = K1_CS_ctrl_local.CS_rate[1] & (K1_CS_ctrl_local.CS_rate[0] # V63_sload_path[11]) # !K1_CS_ctrl_local.CS_rate[1] & V63_sload_path[13] & !K1_CS_ctrl_local.CS_rate[0];


--C1L601 is calibration_sources:inst_calibration_sources|rate_bit~47 at LC9_11_T3
--operation mode is normal

C1L601 = C1L501 & (V63_sload_path[10] # !K1_CS_ctrl_local.CS_rate[0]) # !C1L501 & K1_CS_ctrl_local.CS_rate[0] & V63_sload_path[12];


--C1L89 is calibration_sources:inst_calibration_sources|rate_bit~39 at LC2_10_T3
--operation mode is normal

C1L89 = C1L79 & (C1L601 # !K1_CS_ctrl_local.CS_rate[3]) # !C1L79 & K1_CS_ctrl_local.CS_rate[3] & C1L401;


--C1L901 is calibration_sources:inst_calibration_sources|rate_bit~50 at LC10_11_T3
--operation mode is normal

C1L901 = K1_CS_ctrl_local.CS_rate[1] & (V63_sload_path[3] # K1_CS_ctrl_local.CS_rate[0]) # !K1_CS_ctrl_local.CS_rate[1] & V63_sload_path[5] & !K1_CS_ctrl_local.CS_rate[0];


--C1L011 is calibration_sources:inst_calibration_sources|rate_bit~51 at LC8_11_T3
--operation mode is normal

C1L011 = C1L901 & (V63_sload_path[2] # !K1_CS_ctrl_local.CS_rate[0]) # !C1L901 & V63_sload_path[4] & K1_CS_ctrl_local.CS_rate[0];


--C1L111 is calibration_sources:inst_calibration_sources|rate_bit~420 at LC6_10_T3
--operation mode is normal

C1L111 = !K1_CS_ctrl_local.CS_rate[3] & K1_CS_ctrl_local.CS_rate[2] & C1L011;


--C1L211 is calibration_sources:inst_calibration_sources|rate_bit~421 at LC10_10_T3
--operation mode is normal

C1L211 = !K1_CS_ctrl_local.CS_rate[1] & (K1_CS_ctrl_local.CS_rate[0] & V63_sload_path[0] # !K1_CS_ctrl_local.CS_rate[0] & V63_sload_path[1]);


--C1L701 is calibration_sources:inst_calibration_sources|rate_bit~48 at LC5_9_T3
--operation mode is normal

C1L701 = K1_CS_ctrl_local.CS_rate[0] & (K1_CS_ctrl_local.CS_rate[1] # V63_sload_path[8]) # !K1_CS_ctrl_local.CS_rate[0] & !K1_CS_ctrl_local.CS_rate[1] & V63_sload_path[9];


--C1L801 is calibration_sources:inst_calibration_sources|rate_bit~49 at LC4_9_T3
--operation mode is normal

C1L801 = C1L701 & (V63_sload_path[6] # !K1_CS_ctrl_local.CS_rate[1]) # !C1L701 & K1_CS_ctrl_local.CS_rate[1] & V63_sload_path[7];


--C1L311 is calibration_sources:inst_calibration_sources|rate_bit~422 at LC1_10_T3
--operation mode is normal

C1L311 = !K1_CS_ctrl_local.CS_rate[2] & (K1_CS_ctrl_local.CS_rate[3] & C1L211 # !K1_CS_ctrl_local.CS_rate[3] & C1L801);


--C1L411 is calibration_sources:inst_calibration_sources|rate_bit~423 at LC4_10_T3
--operation mode is normal

C1L411 = K1_CS_ctrl_local.CS_rate[4] & (C1L311 # C1L111) # !K1_CS_ctrl_local.CS_rate[4] & C1L89;


--C1L21 is calibration_sources:inst_calibration_sources|delay_bit~23 at LC10_5_T3
--operation mode is normal

C1L21 = K1_CS_ctrl_local.CS_mode[0] & !K1_CS_ctrl_local.CS_mode[1] & !K1_CS_ctrl_local.CS_mode[2];


--C1_delay_bit is calibration_sources:inst_calibration_sources|delay_bit at LC8_10_T3
--operation mode is normal

C1_delay_bit_lut_out = K1_CS_ctrl_local.CS_rate[4] & (C1L311 # C1L111) # !K1_CS_ctrl_local.CS_rate[4] & C1L89;
C1_delay_bit = DFFE(C1_delay_bit_lut_out, GLOBAL(AF1_outclock1), , , C1L11);


--K1L837 is slaveregister:inst_slaveregister|i7970~13 at LC8_14_P3
--operation mode is normal

K1L837 = BF1L84Q & !BF1L64Q & BF1L74Q & BF1L44Q;


--K1L537 is slaveregister:inst_slaveregister|i7848~21 at LC9_14_P3
--operation mode is normal

K1L537 = (BF1L34Q & !BF1L54Q) & CASCADE(K1L837);


--C1L36 is calibration_sources:inst_calibration_sources|i399~54 at LC7_7_R2
--operation mode is normal

C1L36 = (C1_ATWD_R2R # C1_now_action & K1_CS_ctrl_local.CS_enable[5]) & CASCADE(C1L58);


--JB12_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC1_8_G4
--operation mode is normal

JB12_aeb_out = JB02_aeb_out & JB91_aeb_out;


--PC1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|ct_aclr~reg at LC5_7_K4
--operation mode is normal

PC1L91Q_lut_out = !PC1L9 & !PC1L01 & (!PC1L23Q # !PC1L4);
PC1L91Q = DFFE(PC1L91Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--PC1L92Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~33 at LC1_7_K4
--operation mode is normal

PC1L92Q_lut_out = PC1L82Q & (PC1L11 # YB1_lrg_lev & PC1L8);
PC1L92Q = DFFE(PC1L92Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--HC1L62Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~38 at LC10_8_G4
--operation mode is normal

HC1L62Q_lut_out = !PC1L62Q & HC1L41 & HC1L32Q & V8_sload_path[2];
HC1L62Q = DFFE(HC1L62Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--AC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR~43 at LC8_7_A4
--operation mode is normal

AC1L81 = CC1L21 # CC1L71 # !AC1_EOF_WAIT;


--HC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~883 at LC4_1_A4
--operation mode is normal

HC1L6 = CB5_dffs[5] & (CB5_dffs[3] # !CB5_dffs[1] & CB5_dffs[6]) # !CB5_dffs[5] & (CB5_dffs[1] # CB5_dffs[6]);


--HC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~884 at LC5_15_A4
--operation mode is normal

HC1L7 = CB5_dffs[3] & !CB5_dffs[6] & !CB5_dffs[4] # !CB5_dffs[3] & (CB5_dffs[4] # !CB5_dffs[6]);


--LE1L664 is daq:inst_daq|mem_interface:inst_mem_interface|i~5429 at LC6_3_H2
--operation mode is normal

LE1L664 = (LE1L515Q & (K1_DAQ_ctrl_local.COMPR_mode[0] $ K1_DAQ_ctrl_local.COMPR_mode[1])) & CASCADE(LE1L61);


--UE1L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~52 at LC9_13_K2
--operation mode is normal

UE1L5 = !V92_sload_path[1] # !V92_sload_path[2];


--UE1L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~133 at LC10_14_K2
--operation mode is normal

UE1L7 = (UE1L5 # UE1L4 # !UE1L1Q # !V92_sload_path[0]) & CASCADE(UE1L8);


--UE2L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~52 at LC9_9_F2
--operation mode is normal

UE2L5 = !V03_sload_path[2] # !V03_sload_path[1];


--UE2L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~133 at LC10_10_F2
--operation mode is normal

UE2L7 = (UE2L4 # UE2L5 # !UE2L1Q # !V03_sload_path[0]) & CASCADE(UE2L8);


--LE1L564 is daq:inst_daq|mem_interface:inst_mem_interface|i~5427 at LC2_13_H2
--operation mode is normal

LE1L564 = K1_DAQ_ctrl_local.COMPR_mode[0] & LE1L705Q & !K1_DAQ_ctrl_local.COMPR_mode[1];


--LE1L764 is daq:inst_daq|mem_interface:inst_mem_interface|i~5430 at LC9_4_H2
--operation mode is normal

LE1L764 = (LE1L564 # LE1L515Q & LE1L31 & LE1L51) & CASCADE(LE1L05);


--K1_i7909 is slaveregister:inst_slaveregister|i7909 at LC10_14_P3
--operation mode is normal

K1_i7909 = !BF1L44Q & !BF1L64Q & K1L661 & BF1L54Q;


--K1_i7970 is slaveregister:inst_slaveregister|i7970 at LC4_14_P3
--operation mode is normal

K1_i7970 = BF1L44Q & !BF1L64Q & K1L661 & BF1L54Q;


--SE1_HEADER_data.trigger_word[0]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0 at LC7_4_M2
--operation mode is normal

SE1_HEADER_data.trigger_word[0]~reg0_lut_out = ME1_discSPE;
SE1_HEADER_data.trigger_word[0]~reg0 = DFFE(SE1_HEADER_data.trigger_word[0]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE1_HEADER_data.timestamp[47]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[47]~reg0 at LC9_13_J2
--operation mode is normal

SE1_HEADER_data.timestamp[47]~reg0_lut_out = V63_sload_path[47];
SE1_HEADER_data.timestamp[47]~reg0 = DFFE(SE1_HEADER_data.timestamp[47]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[47]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[47]~reg0 at LC5_13_J2
--operation mode is normal

SE2_HEADER_data.timestamp[47]~reg0_lut_out = V63_sload_path[47];
SE2_HEADER_data.timestamp[47]~reg0 = DFFE(SE2_HEADER_data.timestamp[47]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--SE1_HEADER_data.timestamp[15]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[15]~reg0 at LC10_12_G3
--operation mode is normal

SE1_HEADER_data.timestamp[15]~reg0_lut_out = V63_sload_path[15];
SE1_HEADER_data.timestamp[15]~reg0 = DFFE(SE1_HEADER_data.timestamp[15]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE1L22);


--SE2_HEADER_data.timestamp[15]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[15]~reg0 at LC3_12_G3
--operation mode is normal

SE2_HEADER_data.timestamp[15]~reg0_lut_out = V63_sload_path[15];
SE2_HEADER_data.timestamp[15]~reg0 = DFFE(SE2_HEADER_data.timestamp[15]~reg0_lut_out, GLOBAL(AF1_outclock1), , , SE2L22);


--K1L597 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~65 at LC8_8_P3
--operation mode is normal

K1L597 = (K1_i936 & (K1_i410 # BF1L53Q # !K1L981)) & CASCADE(K1L797);


--K1L922 is slaveregister:inst_slaveregister|i2691~78 at LC5_14_P3
--operation mode is normal

K1L922 = BF1L14Q & !BF1L53Q & BF1L83Q & BF1L63Q;


--K1L132 is slaveregister:inst_slaveregister|i2691~81 at LC6_14_P3
--operation mode is normal

K1L132 = (BF1L04Q & BF1L93Q & BF1L24Q & BF1L34Q) & CASCADE(K1L922);


--K1L927 is slaveregister:inst_slaveregister|i6949~38 at LC6_8_P3
--operation mode is normal

K1L927 = K1L751 & (BF1L53Q # K1_i306 # !K1L902);


--K1L697 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~66 at LC7_8_P3
--operation mode is normal

K1L697 = (BF1L53Q # K1_i1217 & K1_i908 # !K1L902) & CASCADE(K1L927);

--K1L797 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~67 at LC7_8_P3
--operation mode is normal

K1L797 = (BF1L53Q # K1_i1217 & K1_i908 # !K1L902) & CASCADE(K1L927);


--H1_RM_sn_data_int[1] is rate_meters:inst_rate_meters|RM_sn_data_int[1] at LC6_11_V3
--operation mode is normal

H1_RM_sn_data_int[1]_lut_out = V53_q[1];
H1_RM_sn_data_int[1] = DFFE(H1_RM_sn_data_int[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1_RM_sn_data_int[2] is rate_meters:inst_rate_meters|RM_sn_data_int[2] at LC7_13_Y3
--operation mode is normal

H1_RM_sn_data_int[2]_lut_out = V53_q[2];
H1_RM_sn_data_int[2] = DFFE(H1_RM_sn_data_int[2]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1L43 is rate_meters:inst_rate_meters|i221~0 at LC1_4_Y4
--operation mode is normal

H1L43 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[1];


--H1L66 is rate_meters:inst_rate_meters|i285~0 at LC8_3_T4
--operation mode is normal

H1L66 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[1];


--H1_RM_sn_data_int[5] is rate_meters:inst_rate_meters|RM_sn_data_int[5] at LC1_8_V3
--operation mode is normal

H1_RM_sn_data_int[5]_lut_out = V53_q[1];
H1_RM_sn_data_int[5] = DFFE(H1_RM_sn_data_int[5]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L592);


--H1L26 is rate_meters:inst_rate_meters|i281~0 at LC1_3_T4
--operation mode is normal

H1L26 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[5];


--H1L321 is rate_meters:inst_rate_meters|i737~0 at LC9_16_N4
--operation mode is normal

H1L321 = V53_q[2] & (K1_RM_ctrl_local.rm_sn_enable[0] # K1_RM_ctrl_local.rm_sn_enable[1]);


--H1_RM_sn_data_int[11] is rate_meters:inst_rate_meters|RM_sn_data_int[11] at LC9_10_V3
--operation mode is normal

H1_RM_sn_data_int[11]_lut_out = V53_q[3];
H1_RM_sn_data_int[11] = DFFE(H1_RM_sn_data_int[11]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L103);


--H1L42 is rate_meters:inst_rate_meters|i211~0 at LC7_8_Y4
--operation mode is normal

H1L42 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[11];


--H1L601 is rate_meters:inst_rate_meters|i704~60 at LC3_5_N4
--operation mode is normal

H1L601 = H1_lockout_sn[8] # !K1_RM_ctrl_local.rm_sn_enable[1] # !K1_RM_ctrl_local.rm_sn_enable[0];


--H1L261 is rate_meters:inst_rate_meters|i~791 at LC5_5_N4
--operation mode is normal

H1L261 = K1_RM_ctrl_local.rm_sn_dead[1] & (!H1_lockout_sn[5] & K1_RM_ctrl_local.rm_sn_dead[0] # !H1_lockout_sn[6]) # !K1_RM_ctrl_local.rm_sn_dead[1] & !H1_lockout_sn[6] & !H1_lockout_sn[5] & K1_RM_ctrl_local.rm_sn_dead[0];


--H1_i704 is rate_meters:inst_rate_meters|i704 at LC10_5_N4
--operation mode is normal

H1_i704 = H1L601 # H1_lockout_sn[7] & (!K1_RM_ctrl_local.rm_sn_dead[2] # !H1L261) # !H1_lockout_sn[7] & !H1L261 & !K1_RM_ctrl_local.rm_sn_dead[2];


--H1L111 is rate_meters:inst_rate_meters|i710~0 at LC5_13_N4
--operation mode is normal

H1L111 = !H1_i704 & H1_lockout_sn[3];


--H1L201 is rate_meters:inst_rate_meters|i698~208 at LC4_5_N4
--operation mode is normal

H1L201 = !H1_lockout_sn[8] & (K1_RM_ctrl_local.rm_sn_dead[2] # !H1_lockout_sn[7]);


--H1L021 is rate_meters:inst_rate_meters|i733~188 at LC9_15_N4
--operation mode is normal

H1L021 = !H1_lockout_sn[1] & !H1_lockout_sn[0];


--H1L121 is rate_meters:inst_rate_meters|i733~189 at LC2_15_N4
--operation mode is normal

H1L121 = !H1_lockout_sn[3] & !H1_lockout_sn[2] & !H1_lockout_sn[4] & H1L021;


--H1L301 is rate_meters:inst_rate_meters|i698~209 at LC3_4_N4
--operation mode is normal

H1L301 = H1L711 & !H1L121 & (K1_RM_ctrl_local.rm_sn_enable[0] $ K1_RM_ctrl_local.rm_sn_enable[1]) # !H1L711 & (K1_RM_ctrl_local.rm_sn_enable[0] $ K1_RM_ctrl_local.rm_sn_enable[1]);


--H1L361 is rate_meters:inst_rate_meters|i~792 at LC2_5_N4
--operation mode is normal

H1L361 = H1_lockout_sn[5] & (H1_lockout_sn[4] # !K1_RM_ctrl_local.rm_sn_dead[0] # !H1L611) # !H1_lockout_sn[5] & !K1_RM_ctrl_local.rm_sn_dead[0] & (H1_lockout_sn[4] # !H1L611);


--H1L621 is rate_meters:inst_rate_meters|i~253 at LC10_4_N4
--operation mode is normal

H1L621 = K1_RM_ctrl_local.rm_sn_dead[2] $ H1_lockout_sn[7];


--H1L461 is rate_meters:inst_rate_meters|i~793 at LC7_5_N4
--operation mode is normal

H1L461 = !H1L621 & (K1_RM_ctrl_local.rm_sn_dead[1] & H1_lockout_sn[6] & H1L361 # !K1_RM_ctrl_local.rm_sn_dead[1] & (H1_lockout_sn[6] # H1L361));


--H1L401 is rate_meters:inst_rate_meters|i698~210 at LC10_15_N4
--operation mode is normal

H1L401 = H1L461 # !H1L301 & H1L511 # !H1L201;


--H1L211 is rate_meters:inst_rate_meters|i711~0 at LC3_15_N4
--operation mode is normal

H1L211 = H1_lockout_sn[2] & !H1_i704;


--H1L311 is rate_meters:inst_rate_meters|i712~0 at LC5_15_N4
--operation mode is normal

H1L311 = H1_lockout_sn[1] & !H1_i704;


--H1L411 is rate_meters:inst_rate_meters|i713~0 at LC9_13_N4
--operation mode is normal

H1L411 = !H1_i704 & H1_lockout_sn[0];


--H1L701 is rate_meters:inst_rate_meters|i706~0 at LC8_5_N4
--operation mode is normal

H1L701 = H1_lockout_sn[7] & H1L261 & K1_RM_ctrl_local.rm_sn_dead[2] & !H1L601;


--H1L801 is rate_meters:inst_rate_meters|i707~0 at LC3_6_N4
--operation mode is normal

H1L801 = H1_lockout_sn[6] & !H1_i704;


--H1L901 is rate_meters:inst_rate_meters|i708~0 at LC10_14_N4
--operation mode is normal

H1L901 = H1_lockout_sn[5] & !H1_i704;


--H1L011 is rate_meters:inst_rate_meters|i709~0 at LC6_13_N4
--operation mode is normal

H1L011 = !H1_i704 & H1_lockout_sn[4];


--H1L55 is rate_meters:inst_rate_meters|i274~0 at LC8_5_T4
--operation mode is normal

H1L55 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[12];


--H1L35 is rate_meters:inst_rate_meters|i272~0 at LC3_3_T4
--operation mode is normal

H1L35 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[14];


--H1_RM_sn_data_int[18] is rate_meters:inst_rate_meters|RM_sn_data_int[18] at LC8_7_T3
--operation mode is normal

H1_RM_sn_data_int[18]_lut_out = V63_sload_path[18];
H1_RM_sn_data_int[18] = DFFE(H1_RM_sn_data_int[18]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1L61 is rate_meters:inst_rate_meters|i203~0 at LC3_8_Y4
--operation mode is normal

H1L61 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[19];


--H1_RM_sn_data_int[25] is rate_meters:inst_rate_meters|RM_sn_data_int[25] at LC7_10_N3
--operation mode is normal

H1_RM_sn_data_int[25]_lut_out = V63_sload_path[25];
H1_RM_sn_data_int[25] = DFFE(H1_RM_sn_data_int[25]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1L24 is rate_meters:inst_rate_meters|i261~0 at LC7_9_T4
--operation mode is normal

H1L24 = V43_q[25] & !K1_RM_ctrl_local.rm_rate_enable[0];


--H1L01 is rate_meters:inst_rate_meters|i197~0 at LC8_13_Y4
--operation mode is normal

H1L01 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[25];


--H1_RM_sn_data_int[27] is rate_meters:inst_rate_meters|RM_sn_data_int[27] at LC2_10_O3
--operation mode is normal

H1_RM_sn_data_int[27]_lut_out = V63_sload_path[27];
H1_RM_sn_data_int[27] = DFFE(H1_RM_sn_data_int[27]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--H1L8 is rate_meters:inst_rate_meters|i195~0 at LC6_13_Y4
--operation mode is normal

H1L8 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[27];


--H1L04 is rate_meters:inst_rate_meters|i259~0 at LC9_10_T4
--operation mode is normal

H1L04 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[27];


--K1_COMM_ctrl_local.id[30] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[30] at LC6_13_R3
--operation mode is normal

K1_COMM_ctrl_local.id[30]_lut_out = MF1_MASTERHWDATA[30];
K1_COMM_ctrl_local.id[30] = DFFE(K1_COMM_ctrl_local.id[30]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L293 is slaveregister:inst_slaveregister|i3498~249 at LC9_13_R3
--operation mode is normal

K1L293 = (K1_i2499 & K1L032 # !K1_i2499 & !BF1L53Q & K1_COMM_ctrl_local.id[30]) & CASCADE(K1L173);


--H1L5 is rate_meters:inst_rate_meters|i192~0 at LC7_11_Y4
--operation mode is normal

H1L5 = !K1_RM_ctrl_local.rm_rate_enable[1] & V33_q[30];


--H1L73 is rate_meters:inst_rate_meters|i256~0 at LC7_10_T4
--operation mode is normal

H1L73 = V43_q[30] & !K1_RM_ctrl_local.rm_rate_enable[0];


--H1_RM_sn_data_int[31] is rate_meters:inst_rate_meters|RM_sn_data_int[31] at LC4_8_Y3
--operation mode is normal

H1_RM_sn_data_int[31]_lut_out = V63_sload_path[31];
H1_RM_sn_data_int[31] = DFFE(H1_RM_sn_data_int[31]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , H1L092);


--BB1_status_out[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1] at LC6_14_N1
--operation mode is normal

BB1_status_out[1] = AMPP_FUNCTION(R1_is_max_write_address_ff, U4L11, HF2L2Q, GLOBAL(AF1_outclock0), !B1_i12);


--AB1L1Q is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable~reg0 at LC10_6_N1
--operation mode is normal

AB1L1Q = AMPP_FUNCTION(HF2L2Q, Z1L3, CB1_dffs[5], AB1L4, GLOBAL(AF1_outclock0), !B1_i12);


--R1L1 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|i33~46 at LC5_14_N1
--operation mode is normal

R1L1 = AMPP_FUNCTION(AB1L1Q, CB1_dffs[6], BB1_status_out[1]);


--M1L62 is sld_hub:sld_hub_inst|i219~371 at LC10_7_P1
--operation mode is normal

M1L62 = AMPP_FUNCTION(HF6L2Q, M1L51, R1L1);


--CB1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4] at LC3_5_N1
--operation mode is normal

CB1_dffs[4] = AMPP_FUNCTION(CB1_dffs[5], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5] at LC5_5_N1
--operation mode is normal

CB1_dffs[5] = AMPP_FUNCTION(CB1_dffs[6], GLOBAL(A1L3), !B1_i12, Q1_i8);


--AB1_edq is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq at LC3_6_N1
--operation mode is normal

AB1_edq = AMPP_FUNCTION(HF2L2Q, Z1L3, CB1_dffs[5], AB1L4, GLOBAL(AF1_outclock0), !B1_i12);


--AB1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|i24~68 at LC1_6_N1
--operation mode is normal

AB1L4 = AMPP_FUNCTION(CB1_dffs[4], V2_sload_path[7], CB1_dffs[5], AB1_edq);


--HF2L2Q is sld_hub:sld_hub_inst|sld_dffex:GEN_IRF_1_IRF|Q[1]~reg0 at LC5_3_P1
--operation mode is normal

HF2L2Q = AMPP_FUNCTION(HF1L1Q, HF6L2Q, HF3L2Q, GLOBAL(A1L6), !M1_i144, M1L82);


--Z1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|i30~112 at LC6_6_N1
--operation mode is normal

Z1L1 = AMPP_FUNCTION(V2_sload_path[8], V2_sload_path[7]);


--Z1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|i30~113 at LC2_6_N1
--operation mode is normal

Z1L2 = AMPP_FUNCTION(CB1_dffs[4], V2_sload_path[9], CB1_dffs[5], Z1L1);


--AB1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|i23~25 at LC4_6_N1
--operation mode is normal

AB1L3 = AMPP_FUNCTION(HF2L2Q, Z1L2, R1_is_max_write_address_ff, AB1L4);


--X1_trigger_happened_ff[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[2] at LC9_10_P1
--operation mode is normal

X1_trigger_happened_ff[2] = AMPP_FUNCTION(DB2L31, GLOBAL(AF1_outclock0), HF2L2Q, X1_i29);


--X1_trigger_happened_ff[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1] at LC4_3_U2
--operation mode is normal

X1_trigger_happened_ff[1] = AMPP_FUNCTION(DB1L61, DB1L51, DB1L41, DB1L31, GLOBAL(AF1_outclock0), HF2L2Q, X1_i19);


--X1_trigger_happened_ff[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0] at LC5_3_U2
--operation mode is normal

X1_trigger_happened_ff[0] = AMPP_FUNCTION(GLOBAL(AF1_outclock0), HF2L2Q, X1_i12);


--CB1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2] at LC6_10_P1
--operation mode is normal

CB1_dffs[2] = AMPP_FUNCTION(CB1_dffs[3], GLOBAL(A1L3), !B1_i12, Q1_i8);


--X1_i25 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i25 at LC7_10_P1
--operation mode is normal

X1_i25 = AMPP_FUNCTION(CB1_dffs[2], X1_trigger_happened_ff[1], X1_trigger_happened_ff[0]);


--CB1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3] at LC6_5_N1
--operation mode is normal

CB1_dffs[3] = AMPP_FUNCTION(CB1_dffs[4], GLOBAL(A1L3), !B1_i12, Q1_i8);


--X1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i40~133 at LC8_10_P1
--operation mode is normal

X1L6 = AMPP_FUNCTION(CB1_dffs[3], X1_trigger_happened_ff[2], CB1_dffs[6], X1_i25);


--X1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i39~7 at LC4_10_P1
--operation mode is normal

X1L5 = AMPP_FUNCTION(CB1_dffs[6], X1_trigger_happened_ff[0], X1_trigger_happened_ff[1], CB1_dffs[2]);


--CB1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7] at LC5_12_G1
--operation mode is normal

CB1_dffs[7] = AMPP_FUNCTION(CB1_dffs[8], GLOBAL(A1L3), !B1_i12, Q1_i8);


--M1L02 is sld_hub:sld_hub_inst|i217~126 at LC1_10_P1
--operation mode is normal

M1L02 = AMPP_FUNCTION(X1_trigger_happened_ff[0], X1_trigger_happened_ff[1], CB1_dffs[2]);


--M1L12 is sld_hub:sld_hub_inst|i217~127 at LC5_11_P1
--operation mode is normal

M1L12 = AMPP_FUNCTION(DB2L31, X1L5, M1L02, X1L6);


--M1L22 is sld_hub:sld_hub_inst|i217~128 at LC9_7_P1
--operation mode is normal

M1L22 = AMPP_FUNCTION(GB83_points[0][3], HF6L8Q, M1L12, HF6L4Q);


--JF1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15] at LC3_13_P1
--operation mode is normal

JF1_state[15] = AMPP_FUNCTION(JF1_state[14], JF1_state[12], A1L8, GLOBAL(A1L6));


--JF1L2 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|i23~32 at LC5_13_P1
--operation mode is normal

JF1L2 = AMPP_FUNCTION(JF1_state[1], JF1_state[15]);


--GB83_points[0][7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][7] at LC8_8_P1
--operation mode is normal

GB83_points[0][7] = AMPP_FUNCTION(HF6L2Q, HF6L4Q, HF6L3Q, M1_i44, GLOBAL(A1L6), !M1_i144, M1L01);


--M1_i159 is sld_hub:sld_hub_inst|i159 at LC4_14_P1
--operation mode is normal

M1_i159 = AMPP_FUNCTION(JF1_state[8], M1_OK_TO_UPDATE_IR_Q, HF1L1Q);


--M1_i160 is sld_hub:sld_hub_inst|i160 at LC3_14_P1
--operation mode is normal

M1_i160 = AMPP_FUNCTION(JF1_state[8], JF1_state[4]);


--HF3L1Q is sld_hub:sld_hub_inst|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[0]~reg0 at LC10_3_P1
--operation mode is normal

HF3L1Q = AMPP_FUNCTION(HF6L1Q, GLOBAL(A1L6), !M1_i144, M1_i257);


--M1L7 is sld_hub:sld_hub_inst|i45~123 at LC7_13_P1
--operation mode is normal

M1L7 = AMPP_FUNCTION(A1L8, JF1_state[12], JF1_state[2]);


--GB83_points[0][1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][1] at LC10_8_P1
--operation mode is normal

GB83_points[0][1] = AMPP_FUNCTION(HF6L2Q, HF6L4Q, HF6L3Q, M1_i44, GLOBAL(A1L6), !M1_i144, M1L01);


--M1L21 is sld_hub:sld_hub_inst|i159~8 at LC4_13_P1
--operation mode is normal

M1L21 = AMPP_FUNCTION(JF1_state[8], M1_OK_TO_UPDATE_IR_Q);


--GB83_points[0][2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][2] at LC3_8_P1
--operation mode is normal

GB83_points[0][2] = AMPP_FUNCTION(HF6L2Q, HF6L4Q, HF6L3Q, M1_i44, GLOBAL(A1L6), !M1_i144, M1L01);


--M1L41 is sld_hub:sld_hub_inst|i170~22 at LC5_9_P1
--operation mode is normal

M1L41 = AMPP_FUNCTION(GB83_points[0][2], HF5L1Q, GB83_points[0][1], M1L21);


--M1_i257 is sld_hub:sld_hub_inst|i257 at LC6_9_P1
--operation mode is normal

M1_i257 = AMPP_FUNCTION(JF1_state[5], HF4L1Q, M1_OK_TO_UPDATE_IR_Q);


--M1L82 is sld_hub:sld_hub_inst|i238~73 at LC10_9_P1
--operation mode is normal

M1L82 = AMPP_FUNCTION(HF4L1Q, HF5L1Q, GB83_points[0][2], HF1L1Q, M1L03);


--M1L03 is sld_hub:sld_hub_inst|i257~10 at LC9_9_P1
--operation mode is normal

M1L03 = AMPP_FUNCTION(JF1_state[5], M1_OK_TO_UPDATE_IR_Q);


--M1L81 is sld_hub:sld_hub_inst|i216~141 at LC5_8_P1
--operation mode is normal

M1L81 = AMPP_FUNCTION(HF6L8Q, GB83_points[0][3], HF6L4Q, HF6L5Q);


--HF6L7Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]~reg0 at LC3_6_P1
--operation mode is normal

HF6L7Q = AMPP_FUNCTION(HF6L8Q, JF1_state[4], M1L51, HF6L7Q, GLOBAL(A1L6), !M1_i144, M1_i210);


--P1_WORD_SR[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2] at LC2_4_P1
--operation mode is normal

P1_WORD_SR[2] = AMPP_FUNCTION(P1L3, A1L5, P1_WORD_SR[3], GLOBAL(A1L3), !P1_i4, B1L181);


--P1L5 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~257 at LC6_5_P1
--operation mode is normal

P1L5 = AMPP_FUNCTION(V1_sload_path[2], V1_sload_path[1]);


--P1L7 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[3]~0 at LC9_14_P1
--operation mode is normal

P1L7 = AMPP_FUNCTION(M1L23, A1L5, M1_jtag_debug_mode_usr1);


--P1L6 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~281 at LC7_5_P1
--operation mode is normal

P1L6 = AMPP_FUNCTION(V1_sload_path[1], V1_sload_path[2], V1_sload_path[3], V1_sload_path[0]);


--CB3_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2] at LC7_1_X1
--operation mode is normal

CB3_dffs[2] = AMPP_FUNCTION(U4_dffs[1], CB3_dffs[3], A1L5, GLOBAL(A1L3), !B1_i12);


--U4_dffs[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[0] at LC1_11_N1
--operation mode is qfbk_counter

U4_dffs[0] = AMPP_FUNCTION(GLOBAL(AF1_outclock0), !B1_i12, Q1L3, !U4_nClr);

--U4L1 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[1]~COUT at LC1_11_N1
--operation mode is qfbk_counter

U4L1 = AMPP_FUNCTION();


--U4_dffs[9] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[9] at LC10_11_N1
--operation mode is counter

U4_dffs[9] = AMPP_FUNCTION(U4_dffs[9], U4L9, GLOBAL(AF1_outclock0), !B1_i12, Q1L3, !U4_nClr);

--U4_cout is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|cout at LC10_11_N1
--operation mode is counter

U4_cout = AMPP_FUNCTION(U4_dffs[9], U4L9);


--P2_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2] at LC1_1_P1
--operation mode is normal

P2_WORD_SR[2] = AMPP_FUNCTION(P2L5, V73_sload_path[4], JF1_state[4], P2_WORD_SR[3], GLOBAL(A1L6), !P2_i4, M1_i282);


--P2L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|i~512 at LC8_15_P1
--operation mode is normal

P2L5 = AMPP_FUNCTION(V73_sload_path[1], V73_sload_path[2], V73_sload_path[3], V73_sload_path[0]);


--P2L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4]~0 at LC2_14_P1
--operation mode is normal

P2L7 = AMPP_FUNCTION(JF1_state[4], JF1_state[3], M1_jtag_debug_mode_usr0);


--P2L6 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|i~540 at LC10_15_P1
--operation mode is normal

P2L6 = AMPP_FUNCTION(V73_sload_path[1], V73_sload_path[0]);


--P2L2 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|i~0 at LC9_15_P1
--operation mode is normal

P2L2 = AMPP_FUNCTION(V73_sload_path[3], V73_sload_path[4], P2L6, V73_sload_path[2]);


--M1L32 is sld_hub:sld_hub_inst|i218~585 at LC1_8_P1
--operation mode is normal

M1L32 = AMPP_FUNCTION(HF6L8Q, HF6L4Q, HF6L3Q, GB83_points[0][3]);


--BB1_status_out[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2] at LC7_6_P1
--operation mode is normal

BB1_status_out[2] = AMPP_FUNCTION(HF2L2Q, GLOBAL(AF1_outclock0), !B1_i12);


--M1L42 is sld_hub:sld_hub_inst|i218~586 at LC9_6_N1
--operation mode is normal

M1L42 = AMPP_FUNCTION(HF2L2Q, AB1L5Q, R1_is_max_write_address_ff, AB1_edq);


--M1L52 is sld_hub:sld_hub_inst|i218~587 at LC5_6_P1
--operation mode is normal

M1L52 = AMPP_FUNCTION(M1L51, M1L42, CB1_dffs[6], BB1_status_out[2]);


--M1L01 is sld_hub:sld_hub_inst|i151~33 at LC7_8_P1
--operation mode is normal

M1L01 = AMPP_FUNCTION(JF1_state[3], M1_jtag_debug_mode_usr1, JF1_state[4], M1_jtag_debug_mode_usr0, M1L9);


--M1L9 is sld_hub:sld_hub_inst|i151~32 at LC6_8_P1
--operation mode is normal

M1L9 = AMPP_FUNCTION(A1L8, altera_internal_jtag);


--JF1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11] at LC4_12_P1
--operation mode is normal

JF1_state[11] = AMPP_FUNCTION(JF1_state[10], JF1_state[11], A1L8, JF1_state[14], GLOBAL(A1L6));


--JF1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] at LC6_13_P1
--operation mode is normal

JF1_state[9] = AMPP_FUNCTION(A1L8, JF1_state[2], GLOBAL(A1L6));


--JF1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2] at LC7_12_P1
--operation mode is normal

JF1_tms_cnt[2] = AMPP_FUNCTION(JF1_tms_cnt[1], A1L8, JF1_tms_cnt[2], JF1_tms_cnt[0], GLOBAL(A1L6));


--JF1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] at LC2_13_P1
--operation mode is normal

JF1_tms_cnt[0] = AMPP_FUNCTION(JF1_tms_cnt[0], A1L8, GLOBAL(A1L6));


--JF1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] at LC2_12_P1
--operation mode is normal

JF1_tms_cnt[1] = AMPP_FUNCTION(A1L8, JF1_tms_cnt[1], JF1_tms_cnt[0], GLOBAL(A1L6));


--JF1L1 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|i16~38 at LC5_12_P1
--operation mode is normal

JF1L1 = AMPP_FUNCTION(JF1_tms_cnt[2], JF1_tms_cnt[1], JF1_tms_cnt[0]);


--JF1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] at LC10_12_P1
--operation mode is normal

JF1_state[10] = AMPP_FUNCTION(A1L8, JF1_state[9], GLOBAL(A1L6));


--JF1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6] at LC2_9_P1
--operation mode is normal

JF1_state[6] = AMPP_FUNCTION(JF1_state[5], JF1_state[6], A1L8, GLOBAL(A1L6));


--VB1L021 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~345 at LC1_12_D3
--operation mode is normal

VB1L021 = !VB1L58 & !VB1L38;


--VB1L321 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~358 at LC9_14_D3
--operation mode is normal

VB1L321 = (!VB1L98 & !VB1L63 & !VB1L78 & VB1L021) & CASCADE(VB1L821);


--VB1L421 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~359 at LC10_4_D3
--operation mode is normal

VB1L421 = (VB1L721 # !VB1L801) & CASCADE(VB1L621);


--XB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~35 at LC2_6_A4
--operation mode is normal

XB1L71 = XB1L4Q & AC1_CTRL_OK & XB1L2Q & XB1L01Q;


--PB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~157 at LC6_15_E3
--operation mode is normal

PB1L31 = PB1_CMD_WAIT & !XB1L42Q & !XB1L52Q & !XB1L7Q;


--PB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~160 at LC7_15_E3
--operation mode is normal

PB1L51 = (!XB1L81Q & !XB1L22Q) & CASCADE(PB1L31);


--CC1L24Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|state~21 at LC9_5_B4
--operation mode is normal

CC1L24Q_lut_out = AC1L61 & (CC1L4 # CC1L34Q & CC1L3);
CC1L24Q = DFFE(CC1L24Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--CC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i37~57 at LC3_5_B4
--operation mode is normal

CC1L6 = CC1L24Q & HC1L01Q;


--CC1_loopcnt[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0] at LC5_5_B4
--operation mode is normal

CC1_loopcnt[0]_lut_out = CC1L34Q & (!CC1_loopcnt[0] # !CC1L14Q) # !CC1L34Q & !CC1L14Q & CC1_loopcnt[0];
CC1_loopcnt[0] = DFFE(CC1_loopcnt[0]_lut_out, GLOBAL(AF1_outclock0), , , CC1L92);


--CC1_loopcnt[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1] at LC4_5_B4
--operation mode is normal

CC1_loopcnt[1]_lut_out = CC1_loopcnt[1] & (CC1L34Q & !CC1_loopcnt[0] # !CC1L14Q) # !CC1_loopcnt[1] & CC1L34Q & CC1_loopcnt[0];
CC1_loopcnt[1] = DFFE(CC1_loopcnt[1]_lut_out, GLOBAL(AF1_outclock0), , , CC1L92);


--CC1_loopcnt[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[2] at LC2_5_B4
--operation mode is normal

CC1_loopcnt[2]_lut_out = CC1_loopcnt[2] & (!CC1L91 & CC1L34Q # !CC1L14Q) # !CC1_loopcnt[2] & CC1L91 & CC1L34Q;
CC1_loopcnt[2] = DFFE(CC1_loopcnt[2]_lut_out, GLOBAL(AF1_outclock0), , , CC1L92);


--CC1_loopcnt[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[3] at LC10_5_B4
--operation mode is normal

CC1_loopcnt[3]_lut_out = CC1_loopcnt[3] & (CC1L34Q & !CC1L5 # !CC1L14Q) # !CC1_loopcnt[3] & CC1L34Q & CC1L5;
CC1_loopcnt[3] = DFFE(CC1_loopcnt[3]_lut_out, GLOBAL(AF1_outclock0), , , CC1L92);


--CC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i36~44 at LC6_5_B4
--operation mode is normal

CC1L3 = CC1_loopcnt[2] & !CC1_loopcnt[3] & CC1_loopcnt[1] & CC1_loopcnt[0];


--CC1_srg[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[6] at LC6_16_B4
--operation mode is normal

CC1_srg[6]_lut_out = CC1L02 # CC1L24Q & CB5_dffs[6];
CC1_srg[6] = DFFE(CC1_srg[6]_lut_out, GLOBAL(AF1_outclock0), , , CC1L92);


--CC1L14Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|state~20 at LC10_14_B4
--operation mode is normal

CC1L14Q_lut_out = !AC1_STF_WAIT & !AC1_START;
CC1L14Q = DFFE(CC1L14Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--CC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~715 at LC4_16_B4
--operation mode is normal

CC1L81 = CC1L34Q & (CC1_srg[6] # CC1_srg[7] & !CC1L14Q) # !CC1L34Q & CC1_srg[7] & !CC1L14Q;


--PB1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|rec_ena~65 at LC7_5_E3
--operation mode is normal

PB1L92 = !PB1_REC_PULSE & !PB1_REC_WT;


--CC1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1]~2 at LC9_6_E3
--operation mode is normal

CC1L92 = AC1L61 & (PB1_DRREQ_WT # !PB1L82 # !PB1L92);


--WD1L201 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~64 at LC10_2_M3
--operation mode is normal

WD1L201 = BE1L9Q & (WD1_TC_RX_TIME # WD1_ID_BYTE # WD1_TC_TX_TIME);


--WD1L301 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~65 at LC8_2_M3
--operation mode is normal

WD1L301 = !V42L8 & !V52L9 & (WD1_RXSHR8 # WD1_ID_SHR8);


--WD1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1890 at LC5_2_M3
--operation mode is normal

WD1L42 = !V52L9 & !V42L8;


--FD1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_aclr~reg at LC1_3_F1
--operation mode is normal

FD1L41Q_lut_out = PB1_REC_PULSE & (!FD1L31Q # !WD1L16Q) # !PB1_REC_PULSE & FD1L41Q & (!FD1L31Q # !WD1L16Q);
FD1L41Q = DFFE(FD1L41Q_lut_out, GLOBAL(AF1_outclock0), !XB1L52Q, , );


--FD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~21 at LC7_3_F1
--operation mode is normal

FD1L3 = PB1_REC_PULSE & !FD1L41Q;


--FD1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~32 at LC5_3_F1
--operation mode is normal

FD1L7Q_lut_out = FD1L5Q # FD1L2 # FD1L6Q & !V51L41;
FD1L7Q = DFFE(FD1L7Q_lut_out, GLOBAL(AF1_outclock0), !XB1L52Q, , );


--FD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~13 at LC8_4_F1
--operation mode is normal

FD1L1 = FD1L7Q & WD1L011Q;


--FD1L11Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~36 at LC3_3_F1
--operation mode is normal

FD1L11Q_lut_out = PB1_REC_PULSE & !FD1L41Q;
FD1L11Q = DFFE(FD1L11Q_lut_out, GLOBAL(AF1_outclock0), !XB1L52Q, , );


--FD1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~35 at LC9_4_F1
--operation mode is normal

FD1L01Q_lut_out = FD1L11Q # !V51L41 & FD1L01Q;
FD1L01Q = DFFE(FD1L01Q_lut_out, GLOBAL(AF1_outclock0), !XB1L52Q, , );


--FD1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~25 at LC2_3_F1
--operation mode is normal

FD1L81 = FD1L11Q # FD1L1 # FD1L01Q & !V51L41;


--QD1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~23 at LC10_6_I3
--operation mode is normal

QD1L55Q_lut_out = !WD1_STF & (QD1L7 # QD1L35Q & QD1_last_byte);
QD1L55Q = DFFE(QD1L55Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--QD1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~829 at LC10_8_I3
--operation mode is normal

QD1L61 = QD1_loopcnt[0] & !QD1_loopcnt[5] & QD1_loopcnt[2] & QD1_loopcnt[1];


--QD1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~2 at LC4_7_I3
--operation mode is normal

QD1L9 = !QD1_loopcnt[4] # !QD1_loopcnt[3] # !QD1L61;


--WD1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~837 at LC9_8_M3
--operation mode is normal

WD1L67 = (!WD1_ID_LOAD & (V52L9 # !WD1_ID_SHR8)) & CASCADE(WD1L27);


--WD1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~832 at LC8_8_M3
--operation mode is normal

WD1L27 = !WD1_ID_BYTE & !WD1_PTYPE_SEQ0 & !WD1_CRC3 & !WD1_BYT2;


--WD1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1891 at LC5_6_M3
--operation mode is normal

WD1L52 = !PB1_SND_TC_DAT & !PB1_SND_ID;


--WD1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~82 at LC2_6_M3
--operation mode is normal

WD1L15 = WD1_DCMD_SEQ1 & (WD1L52 & !PB1L43 # !BE1L9Q);


--WD1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~833 at LC8_9_M3
--operation mode is normal

WD1L37 = WD1_BYT3 # WD1_CRC2;


--WD1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~834 at LC9_9_M3
--operation mode is normal

WD1L47 = BE1L9Q & (WD1_MTYPE_LEN1 # WD1_BYT1) # !BE1L9Q & WD1L37;


--WD1L701 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME~25 at LC2_4_M3
--operation mode is normal

WD1L701 = !WD1L1 & (V52L9 # !WD1_RXSHR8 # !V42L8);


--WD1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~835 at LC6_4_M3
--operation mode is normal

WD1L57 = WD1L51 # WD1L47 # !WD1L701 # !WD1L09;


--FD1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~reg at LC6_3_F1
--operation mode is normal

FD1L61Q_lut_out = FD1L51 # FD1L8Q # FD1L9Q & JB62_agb_out;
FD1L61Q = DFFE(FD1L61Q_lut_out, GLOBAL(AF1_outclock0), !XB1L52Q, , );


--ND1_b_non_empty is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty at LC3_12_I1
--operation mode is normal

ND1_b_non_empty_lut_out = FD1L71Q # ND1_b_full # ND1L6 & ND1_b_non_empty;
ND1_b_non_empty = DFFE(ND1_b_non_empty_lut_out, GLOBAL(AF1_outclock0), FD1L41Q, , );


--MD1_valid_rreq is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_rreq at LC6_13_I1
--operation mode is normal

MD1_valid_rreq = FD1L61Q & ND1_b_non_empty;


--FD1L71Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_wrreq~reg at LC6_4_F1
--operation mode is normal

FD1L71Q_lut_out = FD1L8Q # FD1L01Q # FD1L11Q # FD1L4;
FD1L71Q = DFFE(FD1L71Q_lut_out, GLOBAL(AF1_outclock0), !XB1L52Q, , );


--ND1_b_full is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full at LC5_12_I1
--operation mode is normal

ND1_b_full_lut_out = !FD1L61Q & (ND1_b_full # FD1L71Q & ND1L3);
ND1_b_full = DFFE(ND1_b_full_lut_out, GLOBAL(AF1_outclock0), FD1L41Q, , );


--MD1_valid_wreq is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_wreq at LC6_12_I1
--operation mode is normal

MD1_valid_wreq = FD1L71Q & !ND1_b_full;


--MD1_rd_ptr_lsb is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb at LC3_14_I1
--operation mode is normal

MD1_rd_ptr_lsb_lut_out = !MD1_rd_ptr_lsb;
MD1_rd_ptr_lsb = DFFE(MD1_rd_ptr_lsb_lut_out, GLOBAL(AF1_outclock0), FD1L41Q, , MD1_valid_rreq);


--WD1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~425 at LC5_9_M3
--operation mode is normal

WD1L46 = WD1_CRC0 # WD1_CRC2 # WD1_TCWFM_L # WD1_LEN0;


--WD1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~426 at LC10_8_M3
--operation mode is normal

WD1L56 = BE1L9Q & (WD1_PTYPE_SEQ0 # WD1L46 # WD1_BYT2);


--WD1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~427 at LC9_12_M3
--operation mode is normal

WD1L66 = WD1_BYT3 # WD1_MTYPE_LEN1 # WD1_TCWFM_H # WD1_CRC1;


--WD1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~428 at LC9_13_M3
--operation mode is normal

WD1L76 = !BE1L9Q & (WD1L66 # WD1_EOF # WD1_CRC3);


--WD1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~429 at LC4_8_M3
--operation mode is normal

WD1L86 = WD1L76 # WD1L03 # V52L9 & WD1_RXSHR8;


--WD1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~430 at LC4_4_M3
--operation mode is normal

WD1L96 = !WD1_TC_TX_TIME & (V52L9 # !WD1_TXSHR8);

--WD1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~433 at LC4_4_M3
--operation mode is normal

WD1L07 = !WD1_TC_TX_TIME & (V52L9 # !WD1_TXSHR8);


--CB7_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC5_4_I3
--operation mode is normal

CB7_dffs[1]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[1] # !WD1_ID_LOAD & CB7_dffs[2];
CB7_dffs[1] = DFFE(CB7_dffs[1]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--RB1_inst37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst37 at LC9_7_M3
--operation mode is normal

RB1_inst37 = WD1_ID_LOAD # WD1_ID_SHR8;


--WD1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~298 at LC6_9_M3
--operation mode is normal

WD1L68 = WD1_LEN0 # WD1_STF & (!PB1_SND_DAT # !BE1L9Q);


--WD1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~299 at LC10_10_M3
--operation mode is normal

WD1L78 = WD1_MTYPE_LEN1 # WD1_PTYPE_SEQ0 # WD1L68 # !WD1L4;


--WD1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~300 at LC8_4_M3
--operation mode is normal

WD1L88 = !WD1L51 & WD1L09 & !WD1L1 & !WD1L5;


--WD1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~358 at LC6_6_M3
--operation mode is normal

WD1L87 = WD1_CRC0 # WD1_DCMD_SEQ1 & (PB1_SND_DRBT # !PB1L53);


--WD1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1892 at LC4_5_M3
--operation mode is normal

WD1L62 = V42L8 & !V52L9;


--WD1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~302 at LC9_4_M3
--operation mode is normal

WD1L98 = WD1L09 & !WD1L1 & (!WD1L62 # !WD1_RXSHR8);


--WD1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~359 at LC6_5_M3
--operation mode is normal

WD1L97 = WD1L3 # BE1L9Q & WD1L87 # !WD1L98;


--WD1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~360 at LC7_12_M3
--operation mode is normal

WD1L08 = !BE1L9Q & (WD1_CRC1 # WD1_EOF # WD1_STF);


--WD1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~361 at LC6_16_M3
--operation mode is normal

WD1L18 = WD1L91 # WD1L08 # V22L43 & WD1L45Q;


--WD1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~362 at LC8_13_M3
--operation mode is normal

WD1L28 = WD1_CRC3 # BE1L9Q & WD1_CRC1 # !BE1L9Q & WD1_CRC0;


--WD1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~363 at LC1_15_M3
--operation mode is normal

WD1L38 = WD1_RXSHR8 # WD1_ID_SHR8;


--WD1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~364 at LC8_15_M3
--operation mode is normal

WD1L48 = WD1L73Q # WD1L28 # WD1L38 & V52L9;


--MB2_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9] at EC3_1_I1
MB2_q[9]_data_in = COM_AD_D[11];
MB2_q[9]_write_enable = MD1_valid_wreq;
MB2_q[9]_clock_0 = GLOBAL(AF1_outclock0);
MB2_q[9]_clock_1 = GLOBAL(AF1_outclock0);
MB2_q[9]_clear_0 = !FD1L41Q;
MB2_q[9]_clock_enable_1 = MD1_valid_rreq;
MB2_q[9]_write_address = WR_ADDR(V81_sload_path[0], V81_sload_path[1], V81_sload_path[2], V81_sload_path[3], V81_sload_path[4], V81_sload_path[5], V81_sload_path[5]);
MB2_q[9]_read_address = RD_ADDR(MB2L231, V71_sload_path[0], V71_sload_path[1], V71_sload_path[2], V71_sload_path[3], V71_sload_path[4], V71_sload_path[4]);
MB2_q[9] = MEMORY_SEGMENT(MB2_q[9]_data_in, MB2_q[9]_write_enable, MB2_q[9]_clock_0, MB2_q[9]_clock_1, MB2_q[9]_clear_0, , , MB2_q[9]_clock_enable_1, VCC, MB2_q[9]_write_address, MB2_q[9]_read_address);


--MB2_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1] at EC8_1_I1
MB2_q[1]_data_in = COM_AD_D[3];
MB2_q[1]_write_enable = MD1_valid_wreq;
MB2_q[1]_clock_0 = GLOBAL(AF1_outclock0);
MB2_q[1]_clock_1 = GLOBAL(AF1_outclock0);
MB2_q[1]_clear_0 = !FD1L41Q;
MB2_q[1]_clock_enable_1 = MD1_valid_rreq;
MB2_q[1]_write_address = WR_ADDR(V81_sload_path[0], V81_sload_path[1], V81_sload_path[2], V81_sload_path[3], V81_sload_path[4], V81_sload_path[5], V81_sload_path[5]);
MB2_q[1]_read_address = RD_ADDR(MB2L231, V71_sload_path[0], V71_sload_path[1], V71_sload_path[2], V71_sload_path[3], V71_sload_path[4], V71_sload_path[4]);
MB2_q[1] = MEMORY_SEGMENT(MB2_q[1]_data_in, MB2_q[1]_write_enable, MB2_q[1]_clock_0, MB2_q[1]_clock_1, MB2_q[1]_clear_0, , , MB2_q[1]_clock_enable_1, VCC, MB2_q[1]_write_address, MB2_q[1]_read_address);


--ZC63L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|$00012~0 at LC4_5_I3
--operation mode is normal

ZC63L1 = WD1L77Q # WD1L17Q & MB2_q[9] # !WD1L17Q & MB2_q[1];


--ZC63L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|result_node~18 at LC5_5_I3
--operation mode is normal

ZC63L2 = (CB7_dffs[1] & !WD1L17Q # !WD1L77Q) & CASCADE(ZC63L1);


--ZC53L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_6_C3
--operation mode is normal

ZC53L1 = WD1L19Q # WD1L58Q & ZC23L2 # !WD1L58Q & ZC13L2;


--ZC33L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node~81 at LC5_16_E3
--operation mode is normal

ZC33L2 = PB1_SND_IDLE # PB1_SND_DRAND # PB1_SND_DRBT;


--ZC33_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node at LC5_16_C3
--operation mode is normal

ZC33_result_node = WD1L77Q & (WD1L17Q & ZC33L2 # !WD1L17Q & !V91_pre_out[1]);


--ZC53L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|result_node~26 at LC2_6_C3
--operation mode is normal

ZC53L2 = (WD1L58Q & ZC43L2 # !WD1L58Q & ZC33_result_node # !WD1L19Q) & CASCADE(ZC53L1);


--QD1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~830 at LC3_2_I3
--operation mode is normal

QD1L71 = ZC35L2 & (ZC45L2 # !WD1L49Q) # !ZC35L2 & WD1L49Q & ZC45L2;


--CB8_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC7_1_I3
--operation mode is normal

CB8_dffs[5]_lut_out = CB8_dffs[6] & (QD1L81 # !BE1L9Q) # !CB8_dffs[6] & BE1L9Q & QD1L81;
CB8_dffs[5] = DFFE(CB8_dffs[5]_lut_out, GLOBAL(AF1_outclock0), BE1L7Q, , BE1L8Q);


--PC1L22Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|hl_edge~reg at LC5_6_K4
--operation mode is normal

PC1L22Q_lut_out = PC1L2 & (PC1L82Q & PC1L12 # !PC1L91Q) # !PC1L2 & PC1L82Q & PC1L12;
PC1L22Q = DFFE(PC1L22Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--GC1_inst10[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[8] at LC3_11_F1
--operation mode is normal

GC1_inst10[8]_lut_out = COM_AD_D[10];
GC1_inst10[8] = DFFE(GC1_inst10[8]_lut_out, GLOBAL(AF1_outclock0), , , );


--VE1L362 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7376 at LC6_12_K2
--operation mode is normal

VE1L362 = VE1L623Q # !VE1L413Q;


--VE1L462 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7377 at LC8_13_O1
--operation mode is normal

VE1L462 = VE1L523Q # VE1L713Q;


--SE1L46 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~262 at LC9_9_K2
--operation mode is normal

SE1L46 = SE1L76Q # SE1L96Q;


--ME1_ATWDTrigger_A_shift[0] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_shift[0] at LC7_13_Z2
--operation mode is normal

ME1_ATWDTrigger_A_shift[0]_lut_out = ME1_ATWDTrigger_A_sig;
ME1_ATWDTrigger_A_shift[0] = DFFE(ME1_ATWDTrigger_A_shift[0]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--ME1_i179 is daq:inst_daq|trigger:inst_trigger|i179 at LC3_11_Z2
--operation mode is normal

ME1_i179 = ME1_ATWDTrigger_A_sig & !ME1_ATWDTrigger_A_shift[0];


--ME1_ATWDTrigger_B_shift[0] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_shift[0] at LC6_11_Z2
--operation mode is normal

ME1_ATWDTrigger_B_shift[0]_lut_out = ME1_ATWDTrigger_B_sig;
ME1_ATWDTrigger_B_shift[0] = DFFE(ME1_ATWDTrigger_B_shift[0]_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--SE2L46 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~276 at LC3_9_K2
--operation mode is normal

SE2L46 = SE2L76Q # SE2L96Q;


--VE1L562 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7379 at LC6_10_O1
--operation mode is normal

VE1L562 = (!VE1L913Q & !VE1L813Q & !VE1L123Q) & CASCADE(VE1L662);


--VE2L762 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7439 at LC7_13_K1
--operation mode is normal

VE2L762 = (!VE2L423Q & !VE2L523Q) & CASCADE(VE2L862);


--C1L11 is calibration_sources:inst_calibration_sources|delay_bit~0 at LC6_6_T3
--operation mode is normal

C1L11 = K1_CS_ctrl_local.CS_mode[0] & !K1_CS_ctrl_local.CS_mode[1] & !K1_CS_ctrl_local.CS_mode[2] & !J1L4Q;


--JB91_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC8_9_G4
--operation mode is normal

JB91_aeb_out = V8_sload_path[1] & !V8_sload_path[2] & !V8_sload_path[3] & V8_sload_path[0];


--PC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~625 at LC10_6_K4
--operation mode is normal

PC1L4 = V01_sload_path[3] & V01_sload_path[2] & V01_sload_path[0] & V01_sload_path[1];


--PC1L23Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~36 at LC3_7_K4
--operation mode is normal

PC1L23Q_lut_out = PC1L02 & (PC1L13Q # PC1L23Q & !PC1L4) # !PC1L02 & PC1L23Q & !PC1L4;
PC1L23Q = DFFE(PC1L23Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--PC1L82Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~31 at LC10_5_K4
--operation mode is normal

PC1L82Q_lut_out = PC1L71 & (PC1L82Q # PC1L2 & !PC1L91Q) # !PC1L71 & PC1L2 & !PC1L91Q;
PC1L82Q = DFFE(PC1L82Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--PC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~626 at LC6_6_K4
--operation mode is normal

PC1L5 = V01_sload_path[0] & !V01_sload_path[1] & !V01_sload_path[3] & V01_sload_path[2];


--PC1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|lowsig~reg at LC5_12_K4
--operation mode is normal

PC1L32Q_lut_out = PC1L72Q & HC1L9Q & (PC1_SV4 # PC1L41) # !PC1L72Q & (PC1_SV4 # PC1L41);
PC1L32Q = DFFE(PC1L32Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--YB1_low_lev is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|low_lev at LC6_8_A1
--operation mode is normal

YB1_low_lev_lut_out = YB1L861 & !YB1L941;
YB1_low_lev = DFFE(YB1_low_lev_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--PC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~627 at LC8_7_K4
--operation mode is normal

PC1L6 = !PC1L32Q & PC1L5 & !YB1_low_lev;


--PC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~628 at LC8_6_K4
--operation mode is normal

PC1L7 = !V01_sload_path[3] & V01_sload_path[1];


--PC1L42Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|lrgsig~reg at LC6_12_K4
--operation mode is normal

PC1L42Q_lut_out = PC1_SV3 # PC1L51 # !PC1_SV4 & PC1L41;
PC1L42Q = DFFE(PC1L42Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--PC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~629 at LC7_6_K4
--operation mode is normal

PC1L8 = PC1L7 & PC1L42Q & V01_sload_path[0] & !V01_sload_path[2];


--YB1_lrg_lev is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|lrg_lev at LC10_13_A1
--operation mode is normal

YB1_lrg_lev_lut_out = YB1L802 & !YB1L981;
YB1_lrg_lev = DFFE(YB1_lrg_lev_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--PC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~630 at LC4_7_K4
--operation mode is normal

PC1L9 = PC1L82Q & (PC1L6 # !YB1_lrg_lev & PC1L8);


--YB1_lrg_hl is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|lrg_hl at LC8_16_M1
--operation mode is normal

YB1_lrg_hl_lut_out = YB1L031 & !YB1L111;
YB1_lrg_hl = DFFE(YB1_lrg_hl_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--YB1_low_hl is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|low_hl at LC3_4_A1
--operation mode is normal

YB1_low_hl_lut_out = !YB1L17 & YB1L09;
YB1_low_hl = DFFE(YB1_low_hl_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--PC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~34 at LC3_13_K4
--operation mode is normal

PC1L2 = PC1L32Q & YB1_lrg_hl & PC1L42Q # !PC1L32Q & (YB1_low_hl # YB1_lrg_hl & PC1L42Q);


--PC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~631 at LC10_7_K4
--operation mode is normal

PC1L01 = !PC1L91Q & !PC1L2;


--PC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~632 at LC7_7_K4
--operation mode is normal

PC1L11 = !PC1L32Q & PC1L5 & YB1_low_lev;


--K1L411 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~32 at LC5_11_Z3
--operation mode is normal

K1L411 = (K1L751 & (K1_i908 # !BF1L53Q # !K1L902)) & CASCADE(K1L511);


--H1L68 is rate_meters:inst_rate_meters|i354~102 at LC7_10_D4
--operation mode is normal

H1L68 = (!V23_q[9] & !V23_q[7] & !V23_q[6] & !V23_q[8]) & CASCADE(H1L78);


--H1L07 is rate_meters:inst_rate_meters|i289~102 at LC5_9_C4
--operation mode is normal

H1L07 = (!V13_q[7] & !V13_q[9] & !V13_q[6] & !V13_q[8]) & CASCADE(H1L17);


--K1_COMM_ctrl_local.rx_tail[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[1] at LC8_10_J3
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[1]_lut_out = !XB1L7Q & (K1L437 & MF1_MASTERHWDATA[1] # !K1L437 & K1_COMM_ctrl_local.rx_tail[1]);
K1_COMM_ctrl_local.rx_tail[1] = DFFE(K1_COMM_ctrl_local.rx_tail[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L332 is slaveregister:inst_slaveregister|i3239~885 at LC9_9_J3
--operation mode is normal

K1L332 = V41_q[1] & (K1_COMM_ctrl_local.rx_tail[1] # BF1L53Q) # !V41_q[1] & K1_COMM_ctrl_local.rx_tail[1] & !BF1L53Q;


--K1L432 is slaveregister:inst_slaveregister|i3239~886 at LC10_9_J3
--operation mode is normal

K1L432 = !BF1L83Q & !K1_i1654 & K1L722 & K1L332;


--RB1_inst16[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[1] at LC3_5_J3
--operation mode is normal

RB1_inst16[1]_lut_out = V32_q[1];
RB1_inst16[1] = DFFE(RB1_inst16[1]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst50);


--K1L532 is slaveregister:inst_slaveregister|i3239~887 at LC3_6_J3
--operation mode is normal

K1L532 = K1_i1945 & K1L432 # !K1_i1945 & (BF1L53Q & RB1_inst16[1] # !BF1L53Q & K1L432);


--K1L73 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~61 at LC7_12_V3
--operation mode is normal

K1L73 = BF1L53Q & K1_i1945 & (K1_i1661 # !K1L722) # !BF1L53Q & (K1_i1661 # !K1L722);


--K1L632 is slaveregister:inst_slaveregister|i3239~888 at LC4_13_V3
--operation mode is normal

K1L632 = V11_sload_path[1] & (BF1L53Q # V31_pre_out[1]) # !V11_sload_path[1] & !BF1L53Q & V31_pre_out[1];


--K1L732 is slaveregister:inst_slaveregister|i3239~889 at LC5_12_V3
--operation mode is normal

K1L732 = !BF1L83Q & !K1L522 & !K1_i1654 & K1L632;


--K1_COMM_ctrl_local.id[33] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[33] at LC7_11_R3
--operation mode is normal

K1_COMM_ctrl_local.id[33]_lut_out = MF1_MASTERHWDATA[1];
K1_COMM_ctrl_local.id[33] = DFFE(K1_COMM_ctrl_local.id[33]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L83);


--K1_COMM_ctrl_local.id[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[1] at LC2_11_R3
--operation mode is normal

K1_COMM_ctrl_local.id[1]_lut_out = MF1_MASTERHWDATA[1];
K1_COMM_ctrl_local.id[1] = DFFE(K1_COMM_ctrl_local.id[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L2);


--K1L832 is slaveregister:inst_slaveregister|i3239~890 at LC5_11_R3
--operation mode is normal

K1L832 = K1_COMM_ctrl_local.id[1] & (K1_COMM_ctrl_local.id[33] # !BF1L53Q) # !K1_COMM_ctrl_local.id[1] & BF1L53Q & K1_COMM_ctrl_local.id[33];


--K1L932 is slaveregister:inst_slaveregister|i3239~891 at LC10_11_R3
--operation mode is normal

K1L932 = K1_i2298 & (K1_i2499 & K1L032 # !K1_i2499 & K1L832);


--K1L903 is slaveregister:inst_slaveregister|i3431~559 at LC4_12_V3
--operation mode is normal

K1L903 = (K1L532 # K1L73 & (K1L732 # K1L932)) & CASCADE(K1L113);


--K1L603 is slaveregister:inst_slaveregister|i3431~554 at LC1_14_V3
--operation mode is normal

K1L603 = !BF1L83Q & !BF1L73Q & BF1L14Q & K1L712;


--K1_COMM_ctrl_local.tx_head[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[1] at LC6_14_J3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[1]_lut_out = !XB1L7Q & (K1L337 & MF1_MASTERHWDATA[1] # !K1L337 & K1_COMM_ctrl_local.tx_head[1]);
K1_COMM_ctrl_local.tx_head[1] = DFFE(K1_COMM_ctrl_local.tx_head[1]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , );


--K1L703 is slaveregister:inst_slaveregister|i3431~555 at LC10_14_V3
--operation mode is normal

K1L703 = BF1L63Q & K1_COMM_ctrl_local.tx_head[1] & !BF1L53Q;


--RB1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst50~34 at LC10_9_E4
--operation mode is normal

RB1L62 = WD1L16Q & (MC6L81 # V62_pre_out[15] # V62_pre_out[14]);


--K1L803 is slaveregister:inst_slaveregister|i3431~556 at LC8_14_V3
--operation mode is normal

K1L803 = !BF1L63Q & BF1L53Q;


--K1L013 is slaveregister:inst_slaveregister|i3431~560 at LC2_14_V3
--operation mode is normal

K1L013 = (K1L703 # RB1L62 & K1L803 & PB1_SND_DAT) & CASCADE(K1L603);


--VD1_tx_dpr_waddr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[8] at LC5_7_J4
--operation mode is normal

VD1_tx_dpr_waddr[8]_lut_out = K1_COMM_ctrl_local.tx_head[8];
VD1_tx_dpr_waddr[8] = DFFE(VD1_tx_dpr_waddr[8]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VD1_tx_dpr_waddr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[1] at LC2_8_J4
--operation mode is normal

VD1_tx_dpr_waddr[1]_lut_out = K1_COMM_ctrl_local.tx_head[1];
VD1_tx_dpr_waddr[1] = DFFE(VD1_tx_dpr_waddr[1]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VD1_tx_dpr_waddr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[2] at LC5_16_J3
--operation mode is normal

VD1_tx_dpr_waddr[2]_lut_out = K1_COMM_ctrl_local.tx_head[2];
VD1_tx_dpr_waddr[2] = DFFE(VD1_tx_dpr_waddr[2]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VD1_tx_dpr_waddr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[3] at LC3_13_J4
--operation mode is normal

VD1_tx_dpr_waddr[3]_lut_out = K1_COMM_ctrl_local.tx_head[3];
VD1_tx_dpr_waddr[3] = DFFE(VD1_tx_dpr_waddr[3]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VD1_tx_dpr_waddr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[4] at LC2_13_J4
--operation mode is normal

VD1_tx_dpr_waddr[4]_lut_out = K1_COMM_ctrl_local.tx_head[4];
VD1_tx_dpr_waddr[4] = DFFE(VD1_tx_dpr_waddr[4]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VD1_tx_dpr_waddr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[5] at LC9_14_J4
--operation mode is normal

VD1_tx_dpr_waddr[5]_lut_out = K1_COMM_ctrl_local.tx_head[5];
VD1_tx_dpr_waddr[5] = DFFE(VD1_tx_dpr_waddr[5]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VD1_tx_dpr_waddr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[6] at LC10_16_J4
--operation mode is normal

VD1_tx_dpr_waddr[6]_lut_out = K1_COMM_ctrl_local.tx_head[6];
VD1_tx_dpr_waddr[6] = DFFE(VD1_tx_dpr_waddr[6]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VD1_tx_dpr_waddr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[7] at LC9_15_J4
--operation mode is normal

VD1_tx_dpr_waddr[7]_lut_out = K1_COMM_ctrl_local.tx_head[7];
VD1_tx_dpr_waddr[7] = DFFE(VD1_tx_dpr_waddr[7]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VD1_tx_dpr_waddr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[9] at LC8_15_J4
--operation mode is normal

VD1_tx_dpr_waddr[9]_lut_out = K1_COMM_ctrl_local.tx_head[9];
VD1_tx_dpr_waddr[9] = DFFE(VD1_tx_dpr_waddr[9]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VD1_tx_dpr_waddr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[10] at LC5_16_J4
--operation mode is normal

VD1_tx_dpr_waddr[10]_lut_out = K1_COMM_ctrl_local.tx_head[10];
VD1_tx_dpr_waddr[10] = DFFE(VD1_tx_dpr_waddr[10]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VD1_tx_dpr_waddr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[11] at LC7_16_J4
--operation mode is normal

VD1_tx_dpr_waddr[11]_lut_out = K1_COMM_ctrl_local.tx_head[11];
VD1_tx_dpr_waddr[11] = DFFE(VD1_tx_dpr_waddr[11]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VD1_tx_dpr_waddr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[12] at LC7_16_J3
--operation mode is normal

VD1_tx_dpr_waddr[12]_lut_out = K1_COMM_ctrl_local.tx_head[12];
VD1_tx_dpr_waddr[12] = DFFE(VD1_tx_dpr_waddr[12]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VB1_dpr_wadr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[9] at LC8_15_D3
--operation mode is normal

VB1_dpr_wadr[9]_lut_out = V41_q[9];
VB1_dpr_wadr[9] = DFFE(VB1_dpr_wadr[9]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1_dpr_radr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[9] at LC7_16_D3
--operation mode is normal

VB1_dpr_radr[9]_lut_out = K1_COMM_ctrl_local.rx_tail[9];
VB1_dpr_radr[9] = DFFE(VB1_dpr_radr[9]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--VB1_dpr_wadr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[10] at LC3_2_D3
--operation mode is normal

VB1_dpr_wadr[10]_lut_out = V41_q[10];
VB1_dpr_wadr[10] = DFFE(VB1_dpr_wadr[10]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1_dpr_radr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[10] at LC3_5_D3
--operation mode is normal

VB1_dpr_radr[10]_lut_out = K1_COMM_ctrl_local.rx_tail[10];
VB1_dpr_radr[10] = DFFE(VB1_dpr_radr[10]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--VB1_dpr_wadr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[11] at LC10_5_D3
--operation mode is normal

VB1_dpr_wadr[11]_lut_out = V41_q[11];
VB1_dpr_wadr[11] = DFFE(VB1_dpr_wadr[11]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1_dpr_radr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[11] at LC7_5_D3
--operation mode is normal

VB1_dpr_radr[11]_lut_out = K1_COMM_ctrl_local.rx_tail[11];
VB1_dpr_radr[11] = DFFE(VB1_dpr_radr[11]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--VB1_dpr_wadr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[12] at LC7_3_D3
--operation mode is normal

VB1_dpr_wadr[12]_lut_out = V41_q[12];
VB1_dpr_wadr[12] = DFFE(VB1_dpr_wadr[12]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1_dpr_radr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[12] at LC9_5_D3
--operation mode is normal

VB1_dpr_radr[12]_lut_out = K1_COMM_ctrl_local.rx_tail[12];
VB1_dpr_radr[12] = DFFE(VB1_dpr_radr[12]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--VB1L121 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~350 at LC2_12_D3
--operation mode is normal

VB1L121 = !VB1L56 & !VB1L17 & !VB1L76 & !VB1L96;


--VB1L521 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~360 at LC3_12_D3
--operation mode is normal

VB1L521 = (!VB1L37 & !VB1L97 & !VB1L57 & !VB1L77) & CASCADE(VB1L121);


--VB1_dpr_wadr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[8] at LC6_16_D3
--operation mode is normal

VB1_dpr_wadr[8]_lut_out = V41_q[8];
VB1_dpr_wadr[8] = DFFE(VB1_dpr_wadr[8]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1_dpr_radr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[8] at LC5_4_J3
--operation mode is normal

VB1_dpr_radr[8]_lut_out = K1_COMM_ctrl_local.rx_tail[8];
VB1_dpr_radr[8] = DFFE(VB1_dpr_radr[8]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--H1L65 is rate_meters:inst_rate_meters|i275~0 at LC5_1_T4
--operation mode is normal

H1L65 = !K1_RM_ctrl_local.rm_rate_enable[0] & V43_q[11];


--K1_CS_ctrl_local.CS_time[27] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[27] at LC3_13_T3
--operation mode is normal

K1_CS_ctrl_local.CS_time[27]_lut_out = MF1_MASTERHWDATA[27];
K1_CS_ctrl_local.CS_time[27] = DFFE(K1_CS_ctrl_local.CS_time[27]_lut_out, GLOBAL(AF1_outclock0), !J1L4Q, , K1L211);


--K1L114 is slaveregister:inst_slaveregister|i3629~420 at LC6_12_T3
--operation mode is normal

K1L114 = (K1_CS_ctrl_local.CS_rate[3] & (K1_CS_ctrl_local.CS_time[27] # !BF1L53Q) # !K1_CS_ctrl_local.CS_rate[3] & BF1L53Q & K1_CS_ctrl_local.CS_time[27]) & CASCADE(K1L054);


--H1L63 is rate_meters:inst_rate_meters|i255~0 at LC3_11_T4
--operation mode is normal

H1L63 = V43_q[31] & !K1_RM_ctrl_local.rm_rate_enable[0];


--H1L4 is rate_meters:inst_rate_meters|i191~0 at LC9_11_Y4
--operation mode is normal

H1L4 = V33_q[31] & !K1_RM_ctrl_local.rm_rate_enable[1];


--Y1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i15~24 at LC7_14_N1
--operation mode is normal

Y1L1 = AMPP_FUNCTION(R1_is_max_write_address_ff, U4L11, HF2L2Q);

--Y1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i15~26 at LC7_14_N1
--operation mode is normal

Y1L2 = AMPP_FUNCTION(R1_is_max_write_address_ff, U4L11, HF2L2Q);


--Z1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|i30~114 at LC5_6_N1
--operation mode is normal

Z1L3 = AMPP_FUNCTION(V2_sload_path[9], V2_sload_path[8], CB1_dffs[4], V2_sload_path[7]);


--HF3L2Q is sld_hub:sld_hub_inst|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[1]~reg0 at LC9_3_P1
--operation mode is normal

HF3L2Q = AMPP_FUNCTION(HF6L2Q, GLOBAL(A1L6), !M1_i144, M1_i257);


--X1_i29 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i29 at LC5_10_P1
--operation mode is normal

X1_i29 = AMPP_FUNCTION(X1_trigger_happened_ff[0], CB1_dffs[2], X1_trigger_happened_ff[1], X1_trigger_happened_ff[2]);


--X1_i19 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i19 at LC6_3_U2
--operation mode is normal

X1_i19 = AMPP_FUNCTION(X1_trigger_happened_ff[1], X1_trigger_happened_ff[0]);


--X1_i12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i12 at LC3_3_U1
--operation mode is normal

X1_i12 = AMPP_FUNCTION(R1_is_max_write_address_ff, CB1_dffs[6]);


--CB1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[8] at LC9_12_G1
--operation mode is normal

CB1_dffs[8] = AMPP_FUNCTION(CB1_dffs[9], GLOBAL(A1L3), !B1_i12, Q1_i8);


--JF1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] at LC3_12_P1
--operation mode is normal

JF1_state[14] = AMPP_FUNCTION(JF1_state[13], A1L8, GLOBAL(A1L6));


--P1_WORD_SR[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3] at LC7_4_P1
--operation mode is normal

P1_WORD_SR[3] = AMPP_FUNCTION(altera_internal_jtag, A1L5, P1L4, GLOBAL(A1L3), !P1_i4, B1L181);


--P1L3 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~247 at LC9_5_P1
--operation mode is normal

P1L3 = AMPP_FUNCTION(V1_sload_path[1], V1_sload_path[2], V1_sload_path[3], V1_sload_path[0]);


--CB3_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3] at LC9_1_X1
--operation mode is normal

CB3_dffs[3] = AMPP_FUNCTION(U4_dffs[2], CB3_dffs[4], A1L5, GLOBAL(A1L3), !B1_i12);


--U4_dffs[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[1] at LC2_11_N1
--operation mode is counter

U4_dffs[1] = AMPP_FUNCTION(U4_dffs[1], U4L1, GLOBAL(AF1_outclock0), !B1_i12, Q1L3, !U4_nClr);

--U4L2 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[2]~COUT at LC2_11_N1
--operation mode is counter

U4L2 = AMPP_FUNCTION(U4_dffs[1], U4L1);


--U4_dffs[8] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[8] at LC9_11_N1
--operation mode is counter

U4_dffs[8] = AMPP_FUNCTION(U4_dffs[8], U4L8, GLOBAL(AF1_outclock0), !B1_i12, Q1L3, !U4_nClr);

--U4L9 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[9]~COUT at LC9_11_N1
--operation mode is counter

U4L9 = AMPP_FUNCTION(U4_dffs[8], U4L8);


--P2_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3] at LC8_1_P1
--operation mode is normal

P2_WORD_SR[3] = AMPP_FUNCTION(altera_internal_jtag, JF1_state[4], P2L3, GLOBAL(A1L6), !P2_i4, M1_i282);


--VB1L621 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~361 at LC9_4_D3
--operation mode is normal

VB1L621 = (!VB1L611 & !VB1L211 & !VB1L411 & !VB1L011) & CASCADE(VB1L73);


--CC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i36~45 at LC8_5_B4
--operation mode is normal

CC1L4 = CC1L24Q & !HC1L01Q # !CC1L14Q;


--CC1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~717 at LC1_4_B4
--operation mode is normal

CC1L91 = CC1_loopcnt[0] & CC1_loopcnt[1];


--CC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i36~47 at LC5_4_B4
--operation mode is normal

CC1L5 = CC1_loopcnt[2] & CC1_loopcnt[0] & CC1_loopcnt[1];


--CC1_srg[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[5] at LC10_16_B4
--operation mode is normal

CC1_srg[5]_lut_out = CC1L12 # CC1L24Q & CB5_dffs[5];
CC1_srg[5] = DFFE(CC1_srg[5]_lut_out, GLOBAL(AF1_outclock0), , , CC1L92);


--CC1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~718 at LC5_16_B4
--operation mode is normal

CC1L02 = CC1_srg[5] & (CC1L34Q # CC1_srg[6] & !CC1L14Q) # !CC1_srg[5] & CC1_srg[6] & !CC1L14Q;


--FD1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~39 at LC9_3_F1
--operation mode is normal

FD1L31Q_lut_out = WD1L16Q & V51L41 & FD1L6Q # !WD1L16Q & (FD1L31Q # V51L41 & FD1L6Q);
FD1L31Q = DFFE(FD1L31Q_lut_out, GLOBAL(AF1_outclock0), !XB1L52Q, , );


--FD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~14 at LC7_4_F1
--operation mode is normal

FD1L2 = FD1L7Q & !WD1L011Q;


--FD1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~31 at LC8_3_F1
--operation mode is normal

FD1L6Q_lut_out = FD1L21Q;
FD1L6Q = DFFE(FD1L6Q_lut_out, GLOBAL(AF1_outclock0), !XB1L52Q, , );


--QD1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i93~93 at LC2_7_I3
--operation mode is normal

QD1L7 = QD1L55Q & (!QD1L61 # !QD1_loopcnt[4] # !QD1_loopcnt[3]);


--QD1L35Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~21 at LC6_7_I3
--operation mode is normal

QD1L35Q_lut_out = !WD1_STF & (QD1L5 # QD1L4 # !QD1L25Q);
QD1L35Q = DFFE(QD1L35Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--QD1_last_byte is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|last_byte at LC7_7_I3
--operation mode is normal

QD1_last_byte_lut_out = !WD1_STF & (QD1_last_byte # WD1L73Q);
QD1_last_byte = DFFE(QD1_last_byte_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--QD1L45Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~22 at LC6_6_I3
--operation mode is normal

QD1L45Q_lut_out = !WD1_STF & (QD1L6 # QD1L45Q & QD1L8);
QD1L45Q = DFFE(QD1L45Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--QD1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~42 at LC3_7_I3
--operation mode is normal

QD1L01 = !QD1L45Q & !QD1L55Q;


--FD1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~25 at LC3_4_F1
--operation mode is normal

FD1L51 = V51L41 & (FD1L01Q # FD1L7Q & WD1L011Q) # !V51L41 & FD1L7Q & WD1L011Q;


--FD1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~258 at LC1_5_F1
--operation mode is normal

FD1L4 = FD1L9Q & JB62_agb_out;


--MD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|_~0 at LC9_13_I1
--operation mode is normal

MD1L1 = FD1L61Q & ND1_b_non_empty & !MD1_rd_ptr_lsb;


--CB7_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC3_3_I3
--operation mode is normal

CB7_dffs[2]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[2] # !WD1_ID_LOAD & CB7_dffs[3];
CB7_dffs[2] = DFFE(CB7_dffs[2]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--RC2_SRG[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[8] at LC10_14_C3
--operation mode is normal

RC2_SRG[8]_lut_out = WD1_STF # QD1_crc32_en & RC2_i10 # !QD1_crc32_en & RC2_SRG[8];
RC2_SRG[8] = DFFE(RC2_SRG[8]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_SRG[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[0] at LC8_13_C3
--operation mode is normal

RC2_SRG[0]_lut_out = WD1_STF # QD1_crc32_en & RC2_i4 # !QD1_crc32_en & RC2_SRG[0];
RC2_SRG[0] = DFFE(RC2_SRG[0]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--ZC32L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|$00012~0 at LC9_13_C3
--operation mode is normal

ZC32L1 = WD1L77Q # WD1L17Q & RC2_SRG[8] # !WD1L17Q & RC2_SRG[0];


--RC2_SRG[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[24] at LC4_13_C3
--operation mode is normal

RC2_SRG[24]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[23] # !QD1_crc32_en & RC2_SRG[24];
RC2_SRG[24] = DFFE(RC2_SRG[24]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_SRG[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[16] at LC6_13_C3
--operation mode is normal

RC2_SRG[16]_lut_out = WD1_STF # QD1_crc32_en & RC2_i14 # !QD1_crc32_en & RC2_SRG[16];
RC2_SRG[16] = DFFE(RC2_SRG[16]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--ZC32L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|result_node~26 at LC10_13_C3
--operation mode is normal

ZC32L2 = (WD1L17Q & RC2_SRG[24] # !WD1L17Q & RC2_SRG[16] # !WD1L77Q) & CASCADE(ZC32L1);


--ZC22L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|$00012~0 at LC9_7_C3
--operation mode is normal

ZC22L1 = WD1L77Q # WD1L17Q & NF1_portadataout[8] # !WD1L17Q & NF1_portadataout[0];


--ZC22L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|result_node~26 at LC10_7_C3
--operation mode is normal

ZC22L2 = (WD1L17Q & NF1_portadataout[24] # !WD1L17Q & NF1_portadataout[16] # !WD1L77Q) & CASCADE(ZC22L1);


--CB6_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC10_2_C3
--operation mode is normal

CB6_dffs[0]_lut_out = CB6_dffs[1] & (V63_sload_path[0] # !SB1L91Q) # !CB6_dffs[1] & SB1L91Q & V63_sload_path[0];
CB6_dffs[0] = DFFE(CB6_dffs[0]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC8_2_C3
--operation mode is normal

CB9_dffs[0]_lut_out = CB9_dffs[1] & (V63_sload_path[0] # !FD1L9Q) # !CB9_dffs[1] & FD1L9Q & V63_sload_path[0];
CB9_dffs[0] = DFFE(CB9_dffs[0]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--ZC52L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00018|result_node~27 at LC3_3_C3
--operation mode is normal

ZC52L1 = WD1L17Q & CB6_dffs[0] # !WD1L17Q & CB9_dffs[0] # !WD1L77Q;


--MB2_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2] at EC7_1_I1
MB2_q[2]_data_in = COM_AD_D[4];
MB2_q[2]_write_enable = MD1_valid_wreq;
MB2_q[2]_clock_0 = GLOBAL(AF1_outclock0);
MB2_q[2]_clock_1 = GLOBAL(AF1_outclock0);
MB2_q[2]_clear_0 = !FD1L41Q;
MB2_q[2]_clock_enable_1 = MD1_valid_rreq;
MB2_q[2]_write_address = WR_ADDR(V81_sload_path[0], V81_sload_path[1], V81_sload_path[2], V81_sload_path[3], V81_sload_path[4], V81_sload_path[5], V81_sload_path[5]);
MB2_q[2]_read_address = RD_ADDR(MB2L231, V71_sload_path[0], V71_sload_path[1], V71_sload_path[2], V71_sload_path[3], V71_sload_path[4], V71_sload_path[4]);
MB2_q[2] = MEMORY_SEGMENT(MB2_q[2]_data_in, MB2_q[2]_write_enable, MB2_q[2]_clock_0, MB2_q[2]_clock_1, MB2_q[2]_clear_0, , , MB2_q[2]_clock_enable_1, VCC, MB2_q[2]_write_address, MB2_q[2]_read_address);


--ZC54L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|$00012~0 at LC9_3_I3
--operation mode is normal

ZC54L1 = WD1L77Q # !WD1L17Q & MB2_q[2];


--ZC54L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|result_node~18 at LC10_3_I3
--operation mode is normal

ZC54L2 = (CB7_dffs[2] & !WD1L17Q # !WD1L77Q) & CASCADE(ZC54L1);


--ZC44L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_3_C3
--operation mode is normal

ZC44L1 = WD1L19Q # WD1L58Q & ZC14L2 # !WD1L58Q & ZC04L2;


--CB6_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC2_2_C3
--operation mode is normal

CB6_dffs[2]_lut_out = CB6_dffs[3] & (V63_sload_path[2] # !SB1L91Q) # !CB6_dffs[3] & SB1L91Q & V63_sload_path[2];
CB6_dffs[2] = DFFE(CB6_dffs[2]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC10_3_C3
--operation mode is normal

CB9_dffs[2]_lut_out = FD1L9Q & V63_sload_path[2] # !FD1L9Q & CB9_dffs[3];
CB9_dffs[2] = DFFE(CB9_dffs[2]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--ZC34_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|result_node at LC8_3_C3
--operation mode is normal

ZC34_result_node = WD1L77Q & (WD1L17Q & CB6_dffs[2] # !WD1L17Q & CB9_dffs[2]);


--ZC44L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|result_node~26 at LC2_3_C3
--operation mode is normal

ZC44L2 = (WD1L58Q & ZC34_result_node # !WD1L58Q & ZC24L2 # !WD1L19Q) & CASCADE(ZC44L1);


--QD1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~831 at LC7_4_I3
--operation mode is normal

QD1L81 = ZC26L2 & (ZC36L2 # !WD1L49Q) # !ZC26L2 & WD1L49Q & ZC36L2;


--CB8_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC6_1_I3
--operation mode is normal

CB8_dffs[6]_lut_out = CB8_dffs[7] & (QD1L91 # !BE1L9Q) # !CB8_dffs[7] & BE1L9Q & QD1L91;
CB8_dffs[6] = DFFE(CB8_dffs[6]_lut_out, GLOBAL(AF1_outclock0), BE1L7Q, , BE1L8Q);


--PC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~633 at LC3_6_K4
--operation mode is normal

PC1L21 = !V01_sload_path[3] & !V01_sload_path[2] & V01_sload_path[0] & V01_sload_path[1];


--PC1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|hl_edge~107 at LC6_5_K4
--operation mode is normal

PC1L12 = PC1L21 & !PC1L42Q & (PC1L32Q # !PC1L5) # !PC1L21 & (PC1L32Q # !PC1L5);


--GC1_inst10[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[7] at LC6_9_F1
--operation mode is normal

GC1_inst10[7]_lut_out = COM_AD_D[9];
GC1_inst10[7] = DFFE(GC1_inst10[7]_lut_out, GLOBAL(AF1_outclock0), , , );


--C1_cs_time_start is calibration_sources:inst_calibration_sources|cs_time_start at LC5_6_T3
--operation mode is normal

C1_cs_time_start_lut_out = (C1_cs_time_start # C1L42 & C1L62 & C1L52) & CASCADE(C1L38);
C1_cs_time_start = DFFE(C1_cs_time_start_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--C1_CPU_forced_start is calibration_sources:inst_calibration_sources|CPU_forced_start at LC10_6_T3
--operation mode is normal

C1_CPU_forced_start_lut_out = K1_CS_ctrl_local.CS_mode[0] & !K1_CS_ctrl_local.CS_mode[2] & K1_CS_ctrl_local.CS_mode[1];
C1_CPU_forced_start = DFFE(C1_CPU_forced_start_lut_out, GLOBAL(AF1_outclock1), !J1L4Q, , );


--C1L48 is calibration_sources:inst_calibration_sources|i~479 at LC9_6_T3
--operation mode is normal

C1L48 = (K1_CS_ctrl_local.CS_mode[0] & !C1_CPU_forced_start # !K1_CS_ctrl_local.CS_mode[0] & !C1_cs_time_start & C1L53) & CASCADE(C1L28);


--C1L28 is calibration_sources:inst_calibration_sources|i~472 at LC8_6_T3
--operation mode is normal

C1L28 = !K1_CS_ctrl_local.CS_mode[2] & K1_CS_ctrl_local.CS_mode[1];


--PC1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|cteq12~9 at LC9_5_K4
--operation mode is normal

PC1L02 = !V01_sload_path[1] & V01_sload_path[3] & V01_sload_path[2] & !V01_sload_path[0];


--PC1L13Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~35 at LC5_8_K4
--operation mode is normal

PC1L13Q_lut_out = PC1L62Q # PC1L13Q & (!PC1L3 # !V01_sload_path[2]);
PC1L13Q = DFFE(PC1L13Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--PC1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|WT3~29 at LC6_7_K4
--operation mode is normal

PC1L53 = PC1L02 & !PC1L13Q & (PC1L4 # !PC1L23Q) # !PC1L02 & (PC1L4 # !PC1L23Q);


--PC1L72Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg1~30 at LC3_12_K4
--operation mode is normal

PC1L72Q_lut_out = PC1_SV3 & (PC1L02 # PC1L72Q & HC1L9Q) # !PC1_SV3 & PC1L72Q & HC1L9Q;
PC1L72Q = DFFE(PC1L72Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--PC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~634 at LC3_4_K4
--operation mode is normal

PC1L31 = V01_sload_path[1] & !V01_sload_path[2] & !V01_sload_path[3];


--PC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~635 at LC8_12_K4
--operation mode is normal

PC1L41 = !HC1L9Q & PC1L31 & !V01_sload_path[0] & YB1_lrg_lev;


--PC1_SV4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|SV4 at LC7_12_K4
--operation mode is normal

PC1_SV4_lut_out = PC1L72Q & HC1L9Q # !PC1L72Q & (PC1_SV4 # PC1L41);
PC1_SV4 = DFFE(PC1_SV4_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--PC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~636 at LC4_12_K4
--operation mode is normal

PC1L51 = PC1L72Q & HC1L9Q;


--PC1_SV3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|SV3 at LC10_12_K4
--operation mode is normal

PC1_SV3_lut_out = PC1_SV3 & (!PC1_SV4 & PC1L41 # !PC1L02) # !PC1_SV3 & !PC1_SV4 & PC1L41;
PC1_SV3 = DFFE(PC1_SV3_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--HC1L42Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~36 at LC4_7_G4
--operation mode is normal

HC1L42Q_lut_out = HC1L42Q & (PC1L62Q & !HC1L9Q # !HC1_rxcteq9) # !HC1L42Q & PC1L62Q & !HC1L9Q;
HC1L42Q = DFFE(HC1L42Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--HC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT~195 at LC7_8_G4
--operation mode is normal

HC1L71 = (HC1L42Q # HC1L82Q & !V9_sload_path[3]) & CASCADE(HC1L61);


--H1L39 is rate_meters:inst_rate_meters|i400~0 at LC10_10_D4
--operation mode is normal

H1L39 = K1_RM_ctrl_local.rm_rate_enable[0] & V23_q[6] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1_i389 is rate_meters:inst_rate_meters|i389 at LC8_7_T4
--operation mode is normal

H1_i389 = H1_RM_daq_disc_old[0] # !ME1_discSPE_latch & !ME1_discSPE_pulse # !H1L68;


--H1L98 is rate_meters:inst_rate_meters|i392~14 at LC2_10_D4
--operation mode is normal

H1L98 = !K1_RM_ctrl_local.rm_rate_dead[9] & !H1L341 # !H1_i389 # !K1_RM_ctrl_local.rm_rate_enable[0];


--H1L29 is rate_meters:inst_rate_meters|i399~0 at LC5_11_D4
--operation mode is normal

H1L29 = V23_q[7] & K1_RM_ctrl_local.rm_rate_enable[0] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L19 is rate_meters:inst_rate_meters|i398~0 at LC9_10_D4
--operation mode is normal

H1L19 = V23_q[8] & K1_RM_ctrl_local.rm_rate_enable[0] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L09 is rate_meters:inst_rate_meters|i397~0 at LC4_10_D4
--operation mode is normal

H1L09 = K1_RM_ctrl_local.rm_rate_enable[0] & V23_q[9] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L58 is rate_meters:inst_rate_meters|i354~100 at LC5_10_D4
--operation mode is normal

H1L58 = !V23_q[4] & !V23_q[2] & !V23_q[3] & !V23_q[5];


--H1L78 is rate_meters:inst_rate_meters|i354~103 at LC6_10_D4
--operation mode is normal

H1L78 = (!V23_q[0] & !V23_q[1]) & CASCADE(H1L58);


--H1L77 is rate_meters:inst_rate_meters|i335~0 at LC3_8_C4
--operation mode is normal

H1L77 = K1_RM_ctrl_local.rm_rate_enable[1] & V13_q[6] & (K1_RM_ctrl_local.rm_rate_dead[9] # H1L061);


--H1_i324 is rate_meters:inst_rate_meters|i324 at LC2_10_Y4
--operation mode is normal

H1_i324 = H1_RM_daq_disc_old[1] # !ME1_discMPE_latch & !ME1_discMPE_pulse # !H1L07;


--H1L37 is rate_meters:inst_rate_meters|i327~14 at LC5_13_C4
--operation mode is normal

H1L37 = !H1L061 & !K1_RM_ctrl_local.rm_rate_dead[9] # !H1_i324 # !K1_RM_ctrl_local.rm_rate_enable[1];


--H1L67 is rate_meters:inst_rate_meters|i334~0 at LC9_11_C4
--operation mode is normal

H1L67 = K1_RM_ctrl_local.rm_rate_enable[1] & V13_q[7] & (H1L061 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L57 is rate_meters:inst_rate_meters|i333~0 at LC5_11_C4
--operation mode is normal

H1L57 = K1_RM_ctrl_local.rm_rate_enable[1] & V13_q[8] & (H1L061 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L47 is rate_meters:inst_rate_meters|i332~0 at LC3_13_C4
--operation mode is normal

H1L47 = K1_RM_ctrl_local.rm_rate_enable[1] & V13_q[9] & (K1_RM_ctrl_local.rm_rate_dead[9] # H1L061);


--H1L96 is rate_meters:inst_rate_meters|i289~100 at LC3_9_C4
--operation mode is normal

H1L96 = !V13_q[4] & !V13_q[3] & !V13_q[2] & !V13_q[5];


--H1L17 is rate_meters:inst_rate_meters|i289~103 at LC4_9_C4
--operation mode is normal

H1L17 = (!V13_q[0] & !V13_q[1]) & CASCADE(H1L96);


--K1L113 is slaveregister:inst_slaveregister|i3431~561 at LC3_12_V3
--operation mode is normal

K1L113 = (K1L245 # BF1L83Q # K1_i1654 # BF1L73Q) & CASCADE(K1L213);


--VD1_tx_dpr_waddr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[0] at LC6_7_J4
--operation mode is normal

VD1_tx_dpr_waddr[0]_lut_out = K1_COMM_ctrl_local.tx_head[0];
VD1_tx_dpr_waddr[0] = DFFE(VD1_tx_dpr_waddr[0]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , RB1_inst46);


--VB1_dpr_wadr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[7] at LC5_3_D3
--operation mode is normal

VB1_dpr_wadr[7]_lut_out = V41_q[7];
VB1_dpr_wadr[7] = DFFE(VB1_dpr_wadr[7]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1_dpr_radr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[7] at LC9_16_D3
--operation mode is normal

VB1_dpr_radr[7]_lut_out = K1_COMM_ctrl_local.rx_tail[7];
VB1_dpr_radr[7] = DFFE(VB1_dpr_radr[7]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--DB2L31 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1670 at LC5_13_T2
--operation mode is normal

DB2L31 = AMPP_FUNCTION(DB2L71, DB2L61, DB2L51, DB2L41);


--CB1_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9] at LC5_8_G1
--operation mode is normal

CB1_dffs[9] = AMPP_FUNCTION(CB1_dffs[10], GLOBAL(A1L3), !B1_i12, Q1_i8);


--JF1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13] at LC6_12_P1
--operation mode is normal

JF1_state[13] = AMPP_FUNCTION(A1L8, JF1_state[13], JF1_state[12], GLOBAL(A1L6));


--P1L4 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~249 at LC8_5_P1
--operation mode is normal

P1L4 = AMPP_FUNCTION(V1_sload_path[1], V1_sload_path[2], V1_sload_path[3], V1_sload_path[0]);


--CB3_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4] at LC10_1_X1
--operation mode is normal

CB3_dffs[4] = AMPP_FUNCTION(A1L5, U4_dffs[3], CB3_dffs[5], GLOBAL(A1L3), !B1_i12);


--U4_dffs[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[2] at LC3_11_N1
--operation mode is counter

U4_dffs[2] = AMPP_FUNCTION(U4_dffs[2], U4L2, GLOBAL(AF1_outclock0), !B1_i12, Q1L3, !U4_nClr);

--U4L3 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[3]~COUT at LC3_11_N1
--operation mode is counter

U4L3 = AMPP_FUNCTION(U4_dffs[2], U4L2);


--Q1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|i45~29 at LC5_12_N1
--operation mode is normal

Q1L5 = AMPP_FUNCTION(CB1_dffs[6], AB1L1Q);


--Y1_segment_write_addr_adv_ena is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|segment_write_addr_adv_ena at LC6_8_G1
--operation mode is normal

Y1_segment_write_addr_adv_ena = AMPP_FUNCTION(X1L7, JB11_aeb_out, HF2L2Q, Y1_segment_write_addr_adv_ena, GLOBAL(AF1_outclock0), !B1_i12);


--Q1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|i35~51 at LC6_13_N1
--operation mode is normal

Q1L2 = AMPP_FUNCTION(CB1_dffs[6], Y1_segment_write_addr_adv_ena);


--Q1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|i35~52 at LC4_12_N1
--operation mode is normal

Q1L3 = AMPP_FUNCTION(R1_is_max_write_address_ff, Q1L2, Q1L5, U4L11);


--U4_dffs[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[7] at LC8_11_N1
--operation mode is counter

U4_dffs[7] = AMPP_FUNCTION(U4_dffs[7], U4L7, GLOBAL(AF1_outclock0), !B1_i12, Q1L3, !U4_nClr);

--U4L8 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[8]~COUT at LC8_11_N1
--operation mode is counter

U4L8 = AMPP_FUNCTION(U4_dffs[7], U4L7);


--P2L3 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|i~501 at LC7_15_P1
--operation mode is normal

P2L3 = AMPP_FUNCTION(V73_sload_path[1], V73_sload_path[2], V73_sload_path[3], V73_sload_path[0]);


--VB1L221 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~356 at LC9_3_D3
--operation mode is normal

VB1L221 = !VB1L69 & !VB1L89 & !VB1L29 & !VB1L49;


--VB1L721 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~362 at LC10_3_D3
--operation mode is normal

VB1L721 = (!VB1L201 & !VB1L601 & !VB1L001 & !VB1L401) & CASCADE(VB1L221);


--CC1_srg[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[4] at LC9_12_B4
--operation mode is normal

CC1_srg[4]_lut_out = CC1L22 # CC1L24Q & CB5_dffs[4];
CC1_srg[4] = DFFE(CC1_srg[4]_lut_out, GLOBAL(AF1_outclock0), , , CC1L92);


--CC1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~719 at LC8_16_B4
--operation mode is normal

CC1L12 = CC1L14Q & CC1_srg[4] & CC1L34Q # !CC1L14Q & (CC1_srg[5] # CC1_srg[4] & CC1L34Q);


--FD1L21Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~37 at LC4_4_F1
--operation mode is normal

FD1L21Q_lut_out = FD1L7Q & WD1L011Q;
FD1L21Q = DFFE(FD1L21Q_lut_out, GLOBAL(AF1_outclock0), !XB1L52Q, , );


--QD1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i91~89 at LC9_7_I3
--operation mode is normal

QD1L4 = !QD1_loopcnt[3] & QD1L61 & QD1L45Q & !QD1_loopcnt[4];


--QD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i91~90 at LC8_7_I3
--operation mode is normal

QD1L5 = !QD1_last_byte & QD1L35Q & (!WD1L94Q # !BE1L9Q);


--QD1L25Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~20 at LC4_6_I3
--operation mode is normal

QD1L25Q_lut_out = !WD1_STF;
QD1L25Q = DFFE(QD1L25Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--QD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i92~96 at LC10_7_I3
--operation mode is normal

QD1L6 = !QD1_last_byte & BE1L9Q & QD1L35Q & WD1L94Q;


--QD1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~1 at LC5_7_I3
--operation mode is normal

QD1L8 = QD1_loopcnt[3] # QD1_loopcnt[4] # !QD1L61;


--WD1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~306 at LC5_4_M3
--operation mode is normal

WD1L09 = (!WD1_TC_RX_TIME & (V42L8 # V52L9 # !WD1_RXSHR8)) & CASCADE(WD1L07);


--ND1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|_~14 at LC7_12_I1
--operation mode is normal

ND1L1 = FD1L71Q & (ND1_b_full $ (FD1L61Q & ND1_b_non_empty)) # !FD1L71Q & (!ND1_b_non_empty # !FD1L61Q);


--CB7_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC6_4_I3
--operation mode is normal

CB7_dffs[3]_lut_out = K1_COMM_ctrl_local.id[3] & (WD1_ID_LOAD # CB7_dffs[4]) # !K1_COMM_ctrl_local.id[3] & !WD1_ID_LOAD & CB7_dffs[4];
CB7_dffs[3] = DFFE(CB7_dffs[3]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--RC2_SRG[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[7] at LC3_14_C3
--operation mode is normal

RC2_SRG[7]_lut_out = WD1_STF # QD1_crc32_en & RC2_i9 # !QD1_crc32_en & RC2_SRG[7];
RC2_SRG[7] = DFFE(RC2_SRG[7]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_SRG[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[31] at LC8_14_C3
--operation mode is normal

RC2_SRG[31]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[30] # !QD1_crc32_en & RC2_SRG[31];
RC2_SRG[31] = DFFE(RC2_SRG[31]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_i10 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i10 at LC5_13_C3
--operation mode is normal

RC2_i10 = RC2_SRG[31] $ RC2_SRG[7];


--QD1_crc32_en is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32_en at LC9_6_I3
--operation mode is normal

QD1_crc32_en_lut_out = !WD1_STF & (QD1L55Q # QD1L45Q);
QD1_crc32_en = DFFE(QD1_crc32_en_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--QD1_crc32_data is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32_data at LC5_6_I3
--operation mode is normal

QD1_crc32_data_lut_out = QD1_srg[7] & (WD1_STF # !QD1L55Q);
QD1_crc32_data = DFFE(QD1_crc32_data_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_i4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i4 at LC6_8_C3
--operation mode is normal

RC2_i4 = RC2_SRG[31] $ QD1_crc32_data;


--RC2_SRG[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[23] at LC2_14_C3
--operation mode is normal

RC2_SRG[23]_lut_out = WD1_STF # QD1_crc32_en & RC2_i16 # !QD1_crc32_en & RC2_SRG[23];
RC2_SRG[23] = DFFE(RC2_SRG[23]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_SRG[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[15] at LC7_14_C3
--operation mode is normal

RC2_SRG[15]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[14] # !QD1_crc32_en & RC2_SRG[15];
RC2_SRG[15] = DFFE(RC2_SRG[15]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_i14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i14 at LC3_13_C3
--operation mode is normal

RC2_i14 = RC2_SRG[31] $ RC2_SRG[15];


--CB6_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC3_2_C3
--operation mode is normal

CB6_dffs[1]_lut_out = CB6_dffs[2] & (V63_sload_path[1] # !SB1L91Q) # !CB6_dffs[2] & SB1L91Q & V63_sload_path[1];
CB6_dffs[1] = DFFE(CB6_dffs[1]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--SB1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|tx_time_lat~reg at LC4_2_Z4
--operation mode is normal

SB1L91Q_lut_out = SB1L6;
SB1L91Q = DFFE(SB1L91Q_lut_out, GLOBAL(AF1_outclock0), !PB1L25, , );


--RB1_inst36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst36 at LC9_10_M3
--operation mode is normal

RB1_inst36 = WD1_TXSHR8 # SB1L91Q;


--CB9_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC9_3_C3
--operation mode is normal

CB9_dffs[1]_lut_out = CB9_dffs[2] & (V63_sload_path[1] # !FD1L9Q) # !CB9_dffs[2] & FD1L9Q & V63_sload_path[1];
CB9_dffs[1] = DFFE(CB9_dffs[1]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--RB1_inst38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst38 at LC3_1_L3
--operation mode is normal

RB1_inst38 = WD1_RXSHR8 # FD1L9Q;


--RC2_SRG[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[9] at LC2_12_C3
--operation mode is normal

RC2_SRG[9]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[8] # !QD1_crc32_en & RC2_SRG[9];
RC2_SRG[9] = DFFE(RC2_SRG[9]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_SRG[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[1] at LC8_12_C3
--operation mode is normal

RC2_SRG[1]_lut_out = WD1_STF # QD1_crc32_en & RC2_i5 # !QD1_crc32_en & RC2_SRG[1];
RC2_SRG[1] = DFFE(RC2_SRG[1]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--ZC23L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|$00012~0 at LC5_12_C3
--operation mode is normal

ZC23L1 = WD1L77Q # WD1L17Q & RC2_SRG[9] # !WD1L17Q & RC2_SRG[1];


--RC2_SRG[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[25] at LC7_12_C3
--operation mode is normal

RC2_SRG[25]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[24] # !QD1_crc32_en & RC2_SRG[25];
RC2_SRG[25] = DFFE(RC2_SRG[25]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_SRG[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[17] at LC4_12_C3
--operation mode is normal

RC2_SRG[17]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[16] # !QD1_crc32_en & RC2_SRG[17];
RC2_SRG[17] = DFFE(RC2_SRG[17]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--ZC23L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|result_node~26 at LC6_12_C3
--operation mode is normal

ZC23L2 = (WD1L17Q & RC2_SRG[25] # !WD1L17Q & RC2_SRG[17] # !WD1L77Q) & CASCADE(ZC23L1);


--ZC13L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|$00012~0 at LC3_6_C3
--operation mode is normal

ZC13L1 = WD1L77Q # WD1L17Q & NF1_portadataout[9] # !WD1L17Q & NF1_portadataout[1];


--ZC13L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|result_node~26 at LC4_6_C3
--operation mode is normal

ZC13L2 = (WD1L17Q & NF1_portadataout[25] # !WD1L17Q & NF1_portadataout[17] # !WD1L77Q) & CASCADE(ZC13L1);


--ZC43L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|$00012~0 at LC4_2_C3
--operation mode is normal

ZC43L1 = WD1L77Q # !WD1L17Q;


--ZC43L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|result_node~28 at LC5_2_C3
--operation mode is normal

ZC43L2 = (WD1L17Q & CB6_dffs[1] # !WD1L17Q & CB9_dffs[1] # !WD1L77Q) & CASCADE(ZC43L1);


--CB6_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC5_5_C3
--operation mode is normal

CB6_dffs[3]_lut_out = CB6_dffs[4] & (V63_sload_path[3] # !SB1L91Q) # !CB6_dffs[4] & SB1L91Q & V63_sload_path[3];
CB6_dffs[3] = DFFE(CB6_dffs[3]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC9_4_C3
--operation mode is normal

CB9_dffs[3]_lut_out = CB9_dffs[4] & (V63_sload_path[3] # !FD1L9Q) # !CB9_dffs[4] & FD1L9Q & V63_sload_path[3];
CB9_dffs[3] = DFFE(CB9_dffs[3]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--MB2_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3] at EC14_1_I1
MB2_q[3]_data_in = COM_AD_D[5];
MB2_q[3]_write_enable = MD1_valid_wreq;
MB2_q[3]_clock_0 = GLOBAL(AF1_outclock0);
MB2_q[3]_clock_1 = GLOBAL(AF1_outclock0);
MB2_q[3]_clear_0 = !FD1L41Q;
MB2_q[3]_clock_enable_1 = MD1_valid_rreq;
MB2_q[3]_write_address = WR_ADDR(V81_sload_path[0], V81_sload_path[1], V81_sload_path[2], V81_sload_path[3], V81_sload_path[4], V81_sload_path[5], V81_sload_path[5]);
MB2_q[3]_read_address = RD_ADDR(MB2L231, V71_sload_path[0], V71_sload_path[1], V71_sload_path[2], V71_sload_path[3], V71_sload_path[4], V71_sload_path[4]);
MB2_q[3] = MEMORY_SEGMENT(MB2_q[3]_data_in, MB2_q[3]_write_enable, MB2_q[3]_clock_0, MB2_q[3]_clock_1, MB2_q[3]_clear_0, , , MB2_q[3]_clock_enable_1, VCC, MB2_q[3]_write_address, MB2_q[3]_read_address);


--ZC45L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|$00012~0 at LC6_3_I3
--operation mode is normal

ZC45L1 = WD1L77Q # !WD1L17Q & MB2_q[3];


--ZC45L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|result_node~18 at LC7_3_I3
--operation mode is normal

ZC45L2 = (CB7_dffs[3] & !WD1L17Q # !WD1L77Q) & CASCADE(ZC45L1);


--ZC35L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_5_C3
--operation mode is normal

ZC35L1 = WD1L19Q # WD1L58Q & ZC05L2 # !WD1L58Q & ZC94L2;


--ZC35L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|result_node~29 at LC2_5_C3
--operation mode is normal

ZC35L2 = (WD1L58Q & ZC25L2 # !WD1L58Q & ZC15L2 # !WD1L19Q) & CASCADE(ZC35L1);


--QD1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~832 at LC7_6_I3
--operation mode is normal

QD1L91 = WD1L49Q & ZC27L2 # !WD1L49Q & ZC17L2;


--CB8_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC8_1_I3
--operation mode is normal

CB8_dffs[7]_lut_out = CB8_dffs[8] & (QD1L02 # !BE1L9Q) # !CB8_dffs[8] & BE1L9Q & QD1L02;
CB8_dffs[7] = DFFE(CB8_dffs[7]_lut_out, GLOBAL(AF1_outclock0), BE1L7Q, , BE1L8Q);


--GC1_inst10[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[6] at LC5_7_F1
--operation mode is normal

GC1_inst10[6]_lut_out = COM_AD_D[8];
GC1_inst10[6] = DFFE(GC1_inst10[6]_lut_out, GLOBAL(AF1_outclock0), , , );


--YB1_max_val[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[9] at LC5_14_A1
--operation mode is normal

YB1_max_val[9]_lut_out = YB1_ina[9];
YB1_max_val[9] = DFFE(YB1_max_val[9]_lut_out, GLOBAL(AF1_outclock0), , , !PC1L52Q);


--YB1_inb[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[9] at LC8_1_A1
--operation mode is normal

YB1_inb[9]_lut_out = YB1_ina[9];
YB1_inb[9] = DFFE(YB1_inb[9]_lut_out, GLOBAL(AF1_outclock0), , , );


--H1L49 is rate_meters:inst_rate_meters|i401~0 at LC8_10_D4
--operation mode is normal

H1L49 = V23_q[5] & K1_RM_ctrl_local.rm_rate_enable[0] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L79 is rate_meters:inst_rate_meters|i404~0 at LC3_11_D4
--operation mode is normal

H1L79 = V23_q[2] & K1_RM_ctrl_local.rm_rate_enable[0] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L69 is rate_meters:inst_rate_meters|i403~0 at LC1_8_D4
--operation mode is normal

H1L69 = V23_q[3] & K1_RM_ctrl_local.rm_rate_enable[0] & (K1_RM_ctrl_local.rm_rate_dead[9] # H1L341);


--H1L59 is rate_meters:inst_rate_meters|i402~0 at LC6_11_D4
--operation mode is normal

H1L59 = V23_q[4] & K1_RM_ctrl_local.rm_rate_enable[0] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L99 is rate_meters:inst_rate_meters|i406~0 at LC1_10_D4
--operation mode is normal

H1L99 = K1_RM_ctrl_local.rm_rate_enable[0] & V23_q[0] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L89 is rate_meters:inst_rate_meters|i405~0 at LC3_10_D4
--operation mode is normal

H1L89 = K1_RM_ctrl_local.rm_rate_enable[0] & V23_q[1] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L87 is rate_meters:inst_rate_meters|i336~0 at LC4_11_C4
--operation mode is normal

H1L87 = K1_RM_ctrl_local.rm_rate_enable[1] & V13_q[5] & (H1L061 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L18 is rate_meters:inst_rate_meters|i339~0 at LC1_10_C4
--operation mode is normal

H1L18 = K1_RM_ctrl_local.rm_rate_enable[1] & V13_q[2] & (K1_RM_ctrl_local.rm_rate_dead[9] # H1L061);


--H1L08 is rate_meters:inst_rate_meters|i338~0 at LC8_11_C4
--operation mode is normal

H1L08 = K1_RM_ctrl_local.rm_rate_enable[1] & V13_q[3] & (H1L061 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L97 is rate_meters:inst_rate_meters|i337~0 at LC6_9_C4
--operation mode is normal

H1L97 = V13_q[4] & K1_RM_ctrl_local.rm_rate_enable[1] & (H1L061 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L38 is rate_meters:inst_rate_meters|i341~0 at LC5_8_C4
--operation mode is normal

H1L38 = K1_RM_ctrl_local.rm_rate_enable[1] & V13_q[0] & (K1_RM_ctrl_local.rm_rate_dead[9] # H1L061);


--H1L28 is rate_meters:inst_rate_meters|i340~0 at LC2_11_C4
--operation mode is normal

H1L28 = K1_RM_ctrl_local.rm_rate_enable[1] & V13_q[1] & (H1L061 # K1_RM_ctrl_local.rm_rate_dead[9]);


--VB1_dpr_wadr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[0] at LC10_14_D3
--operation mode is normal

VB1_dpr_wadr[0]_lut_out = V41_q[0];
VB1_dpr_wadr[0] = DFFE(VB1_dpr_wadr[0]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1_dpr_radr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[0] at LC10_4_J3
--operation mode is normal

VB1_dpr_radr[0]_lut_out = K1_COMM_ctrl_local.rx_tail[0];
VB1_dpr_radr[0] = DFFE(VB1_dpr_radr[0]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--VB1_dpr_wadr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[1] at LC6_3_D3
--operation mode is normal

VB1_dpr_wadr[1]_lut_out = V41_q[1];
VB1_dpr_wadr[1] = DFFE(VB1_dpr_wadr[1]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1_dpr_radr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[1] at LC6_10_J3
--operation mode is normal

VB1_dpr_radr[1]_lut_out = K1_COMM_ctrl_local.rx_tail[1];
VB1_dpr_radr[1] = DFFE(VB1_dpr_radr[1]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--VB1_dpr_wadr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[2] at LC3_3_D3
--operation mode is normal

VB1_dpr_wadr[2]_lut_out = V41_q[2];
VB1_dpr_wadr[2] = DFFE(VB1_dpr_wadr[2]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1_dpr_radr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[2] at LC5_5_D3
--operation mode is normal

VB1_dpr_radr[2]_lut_out = K1_COMM_ctrl_local.rx_tail[2];
VB1_dpr_radr[2] = DFFE(VB1_dpr_radr[2]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--VB1_dpr_wadr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[3] at LC1_13_D3
--operation mode is normal

VB1_dpr_wadr[3]_lut_out = V41_q[3];
VB1_dpr_wadr[3] = DFFE(VB1_dpr_wadr[3]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1_dpr_radr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[3] at LC3_8_D3
--operation mode is normal

VB1_dpr_radr[3]_lut_out = K1_COMM_ctrl_local.rx_tail[3];
VB1_dpr_radr[3] = DFFE(VB1_dpr_radr[3]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--VB1_dpr_wadr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[4] at LC2_13_D3
--operation mode is normal

VB1_dpr_wadr[4]_lut_out = V41_q[4];
VB1_dpr_wadr[4] = DFFE(VB1_dpr_wadr[4]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1_dpr_radr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[4] at LC8_5_D3
--operation mode is normal

VB1_dpr_radr[4]_lut_out = K1_COMM_ctrl_local.rx_tail[4];
VB1_dpr_radr[4] = DFFE(VB1_dpr_radr[4]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--VB1_dpr_wadr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[5] at LC4_2_D3
--operation mode is normal

VB1_dpr_wadr[5]_lut_out = V41_q[5];
VB1_dpr_wadr[5] = DFFE(VB1_dpr_wadr[5]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1_dpr_radr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[5] at LC10_16_D3
--operation mode is normal

VB1_dpr_radr[5]_lut_out = K1_COMM_ctrl_local.rx_tail[5];
VB1_dpr_radr[5] = DFFE(VB1_dpr_radr[5]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--VB1_dpr_wadr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[6] at LC5_10_D3
--operation mode is normal

VB1_dpr_wadr[6]_lut_out = V41_q[6];
VB1_dpr_wadr[6] = DFFE(VB1_dpr_wadr[6]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--VB1_dpr_radr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[6] at LC3_1_J3
--operation mode is normal

VB1_dpr_radr[6]_lut_out = K1_COMM_ctrl_local.rx_tail[6];
VB1_dpr_radr[6] = DFFE(VB1_dpr_radr[6]_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--DB2L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1609 at LC3_13_T2
--operation mode is normal

DB2L1 = AMPP_FUNCTION(DB2L12, DB2L91, DB2L02, DB2L81);


--DB2L41 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1671 at LC4_13_T2
--operation mode is normal

DB2L41 = AMPP_FUNCTION(DB2L22, DB2L42, DB2L32, DB2L52, DB2L1);


--DB1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1608 at LC2_3_U2
--operation mode is normal

DB1L1 = AMPP_FUNCTION(DB1L91, DB1L02, DB1L71, DB1L81);


--DB1L31 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1670 at LC3_3_U2
--operation mode is normal

DB1L31 = AMPP_FUNCTION(DB1L32, DB1L12, DB1L22, DB1L42, DB1L1);


--CB1_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10] at LC3_8_G1
--operation mode is normal

CB1_dffs[10] = AMPP_FUNCTION(CB1_dffs[11], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB3_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5] at LC1_2_X1
--operation mode is normal

CB3_dffs[5] = AMPP_FUNCTION(A1L5, U4_dffs[4], CB3_dffs[6], GLOBAL(A1L3), !B1_i12);


--U4_dffs[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[3] at LC4_11_N1
--operation mode is counter

U4_dffs[3] = AMPP_FUNCTION(U4_dffs[3], U4L3, GLOBAL(AF1_outclock0), !B1_i12, Q1L3, !U4_nClr);

--U4L4 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[4]~COUT at LC4_11_N1
--operation mode is counter

U4L4 = AMPP_FUNCTION(U4_dffs[3], U4L3);


--X1L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i40~134 at LC10_10_P1
--operation mode is normal

X1L7 = AMPP_FUNCTION(CB1_dffs[6], X1_i25, X1L6, DB2L31);


--U4_dffs[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[6] at LC7_11_N1
--operation mode is counter

U4_dffs[6] = AMPP_FUNCTION(U4_dffs[6], U4L6, GLOBAL(AF1_outclock0), !B1_i12, Q1L3, !U4_nClr);

--U4L7 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[7]~COUT at LC7_11_N1
--operation mode is counter

U4L7 = AMPP_FUNCTION(U4_dffs[6], U4L6);


--CC1_srg[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[3] at LC5_12_B4
--operation mode is normal

CC1_srg[3]_lut_out = CC1L32 # CC1L24Q & CB5_dffs[3];
CC1_srg[3] = DFFE(CC1_srg[3]_lut_out, GLOBAL(AF1_outclock0), , , CC1L92);


--CC1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~720 at LC10_12_B4
--operation mode is normal

CC1L22 = CC1_srg[4] & (CC1_srg[3] & CC1L34Q # !CC1L14Q) # !CC1_srg[4] & CC1_srg[3] & CC1L34Q;


--CB7_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC7_5_I3
--operation mode is normal

CB7_dffs[4]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[4] # !WD1_ID_LOAD & CB7_dffs[5];
CB7_dffs[4] = DFFE(CB7_dffs[4]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--RC2_SRG[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[6] at LC10_16_C3
--operation mode is normal

RC2_SRG[6]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[5] # !QD1_crc32_en & RC2_SRG[6];
RC2_SRG[6] = DFFE(RC2_SRG[6]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_i9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i9 at LC4_15_C3
--operation mode is normal

RC2_i9 = RC2_SRG[31] $ RC2_SRG[6];


--RC2_SRG[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[30] at LC5_15_C3
--operation mode is normal

RC2_SRG[30]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[29] # !QD1_crc32_en & RC2_SRG[30];
RC2_SRG[30] = DFFE(RC2_SRG[30]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--QD1_srg[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[7] at LC6_13_I3
--operation mode is normal

QD1_srg[7]_lut_out = QD1L12 # QD1L35Q & QD1L22;
QD1_srg[7] = DFFE(QD1_srg[7]_lut_out, GLOBAL(AF1_outclock0), , , QD1L94);


--RC2_SRG[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[22] at LC6_15_C3
--operation mode is normal

RC2_SRG[22]_lut_out = WD1_STF # QD1_crc32_en & RC2_i15 # !QD1_crc32_en & RC2_SRG[22];
RC2_SRG[22] = DFFE(RC2_SRG[22]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_i16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i16 at LC9_14_C3
--operation mode is normal

RC2_i16 = RC2_SRG[31] $ RC2_SRG[22];


--RC2_SRG[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[14] at LC4_16_C3
--operation mode is normal

RC2_SRG[14]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[13] # !QD1_crc32_en & RC2_SRG[14];
RC2_SRG[14] = DFFE(RC2_SRG[14]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_i5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i5 at LC1_13_C3
--operation mode is normal

RC2_i5 = RC2_SRG[31] $ RC2_SRG[0];


--RC2_SRG[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[10] at LC9_11_C3
--operation mode is normal

RC2_SRG[10]_lut_out = WD1_STF # QD1_crc32_en & RC2_i11 # !QD1_crc32_en & RC2_SRG[10];
RC2_SRG[10] = DFFE(RC2_SRG[10]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_SRG[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[2] at LC6_11_C3
--operation mode is normal

RC2_SRG[2]_lut_out = WD1_STF # QD1_crc32_en & RC2_i6 # !QD1_crc32_en & RC2_SRG[2];
RC2_SRG[2] = DFFE(RC2_SRG[2]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--ZC14L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|$00012~0 at LC7_11_C3
--operation mode is normal

ZC14L1 = WD1L77Q # WD1L17Q & RC2_SRG[10] # !WD1L17Q & RC2_SRG[2];


--RC2_SRG[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[26] at LC1_12_C3
--operation mode is normal

RC2_SRG[26]_lut_out = WD1_STF # QD1_crc32_en & RC2_i17 # !QD1_crc32_en & RC2_SRG[26];
RC2_SRG[26] = DFFE(RC2_SRG[26]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_SRG[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[18] at LC10_11_C3
--operation mode is normal

RC2_SRG[18]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[17] # !QD1_crc32_en & RC2_SRG[18];
RC2_SRG[18] = DFFE(RC2_SRG[18]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--ZC14L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|result_node~26 at LC8_11_C3
--operation mode is normal

ZC14L2 = (WD1L17Q & RC2_SRG[26] # !WD1L17Q & RC2_SRG[18] # !WD1L77Q) & CASCADE(ZC14L1);


--ZC04L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|$00012~0 at LC4_3_C3
--operation mode is normal

ZC04L1 = WD1L77Q # WD1L17Q & NF1_portadataout[10] # !WD1L17Q & NF1_portadataout[2];


--ZC04L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|result_node~26 at LC5_3_C3
--operation mode is normal

ZC04L2 = (WD1L17Q & NF1_portadataout[26] # !WD1L17Q & NF1_portadataout[18] # !WD1L77Q) & CASCADE(ZC04L1);


--CB6_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC10_5_C3
--operation mode is normal

CB6_dffs[4]_lut_out = SB1L91Q & V63_sload_path[4] # !SB1L91Q & CB6_dffs[5];
CB6_dffs[4] = DFFE(CB6_dffs[4]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC2_4_C3
--operation mode is normal

CB9_dffs[4]_lut_out = CB9_dffs[5] & (V63_sload_path[4] # !FD1L9Q) # !CB9_dffs[5] & FD1L9Q & V63_sload_path[4];
CB9_dffs[4] = DFFE(CB9_dffs[4]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--ZC24L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|result_node~69 at LC7_3_C3
--operation mode is normal

ZC24L2 = (WD1L17Q & ZC33L2 # !WD1L17Q & !V91_pre_out[2] # !WD1L77Q) & CASCADE(ZC24L1);


--MB2_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4] at EC10_1_I1
MB2_q[4]_data_in = COM_AD_D[6];
MB2_q[4]_write_enable = MD1_valid_wreq;
MB2_q[4]_clock_0 = GLOBAL(AF1_outclock0);
MB2_q[4]_clock_1 = GLOBAL(AF1_outclock0);
MB2_q[4]_clear_0 = !FD1L41Q;
MB2_q[4]_clock_enable_1 = MD1_valid_rreq;
MB2_q[4]_write_address = WR_ADDR(V81_sload_path[0], V81_sload_path[1], V81_sload_path[2], V81_sload_path[3], V81_sload_path[4], V81_sload_path[5], V81_sload_path[5]);
MB2_q[4]_read_address = RD_ADDR(MB2L231, V71_sload_path[0], V71_sload_path[1], V71_sload_path[2], V71_sload_path[3], V71_sload_path[4], V71_sload_path[4]);
MB2_q[4] = MEMORY_SEGMENT(MB2_q[4]_data_in, MB2_q[4]_write_enable, MB2_q[4]_clock_0, MB2_q[4]_clock_1, MB2_q[4]_clear_0, , , MB2_q[4]_clock_enable_1, VCC, MB2_q[4]_write_address, MB2_q[4]_read_address);


--ZC36L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|$00012~0 at LC3_4_I3
--operation mode is normal

ZC36L1 = WD1L77Q # !WD1L17Q & MB2_q[4];


--ZC36L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|result_node~18 at LC4_4_I3
--operation mode is normal

ZC36L2 = (!WD1L17Q & CB7_dffs[4] # !WD1L77Q) & CASCADE(ZC36L1);


--ZC26L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|$00012~0 at LC3_5_C3
--operation mode is normal

ZC26L1 = WD1L19Q # WD1L58Q & ZC95L2 # !WD1L58Q & ZC85L2;


--ZC26L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|result_node~28 at LC4_5_C3
--operation mode is normal

ZC26L2 = (WD1L58Q & ZC16L2 # !WD1L58Q & ZC06L2 # !WD1L19Q) & CASCADE(ZC26L1);


--QD1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~833 at LC5_2_I3
--operation mode is normal

QD1L02 = ZC08L2 & (ZC18L2 # !WD1L49Q) # !ZC08L2 & WD1L49Q & ZC18L2;


--CB8_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC4_1_I3
--operation mode is normal

CB8_dffs[8]_lut_out = CB8_dffs[9] & (QD1L22 # !BE1L9Q) # !CB8_dffs[9] & BE1L9Q & QD1L22;
CB8_dffs[8] = DFFE(CB8_dffs[8]_lut_out, GLOBAL(AF1_outclock0), BE1L7Q, , BE1L8Q);


--GC1_inst10[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[5] at LC3_6_F1
--operation mode is normal

GC1_inst10[5]_lut_out = COM_AD_D[7];
GC1_inst10[5] = DFFE(GC1_inst10[5]_lut_out, GLOBAL(AF1_outclock0), , , );


--C1L42 is calibration_sources:inst_calibration_sources|i54~452 at LC6_7_T3
--operation mode is normal

C1L42 = C1L93 & C1L63 & C1L83 & C1L73;

--C1L44 is calibration_sources:inst_calibration_sources|i54~505 at LC6_7_T3
--operation mode is normal

C1L44 = C1L93 & C1L63 & C1L83 & C1L73;


--C1L53 is calibration_sources:inst_calibration_sources|i54~496 at LC7_7_T3
--operation mode is normal

C1L53 = (C1L04 & C1L14 & C1L34 & C1L24) & CASCADE(C1L44);


--C1L52 is calibration_sources:inst_calibration_sources|i54~454 at LC2_7_T3
--operation mode is normal

C1L52 = C1L04 & C1L14;


--C1L62 is calibration_sources:inst_calibration_sources|i54~455 at LC4_7_T3
--operation mode is normal

C1L62 = C1L34 & C1L24;


--C1L38 is calibration_sources:inst_calibration_sources|i~477 at LC4_6_T3
--operation mode is normal

C1L38 = !K1_CS_ctrl_local.CS_mode[0] & !K1_CS_ctrl_local.CS_mode[2] & K1_CS_ctrl_local.CS_mode[1];


--YB1_ina[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[9] at LC8_1_E1
--operation mode is normal

YB1_ina[9]_lut_out = GB61_points[0][9];
YB1_ina[9] = DFFE(YB1_ina[9]_lut_out, GLOBAL(AF1_outclock0), , , );


--PC1L52Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|maxen~reg at LC2_7_K4
--operation mode is normal

PC1L52Q_lut_out = PC1L53 & PC1L81 & (!PC1L1 # !PC1L82Q);
PC1L52Q = DFFE(PC1L52Q_lut_out, GLOBAL(AF1_outclock0), !PB1L72, , );


--YB1_max_val[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[8] at LC9_14_A1
--operation mode is normal

YB1_max_val[8]_lut_out = YB1_ina[8];
YB1_max_val[8] = DFFE(YB1_max_val[8]_lut_out, GLOBAL(AF1_outclock0), , , !PC1L52Q);


--YB1_inb[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[8] at LC5_1_A1
--operation mode is normal

YB1_inb[8]_lut_out = YB1_ina[8];
YB1_inb[8] = DFFE(YB1_inb[8]_lut_out, GLOBAL(AF1_outclock0), , , );


--EB711_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_24_sm1|regoutff at LC8_14_U2
--operation mode is normal

EB711_regoutff = AMPP_FUNCTION(EB711L2, EB711L3, CB2_dffs[350], GLOBAL(AF1_outclock0));


--EB811_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_25_sm1|regoutff at LC5_15_U2
--operation mode is normal

EB811_regoutff = AMPP_FUNCTION(EB811L3, EB811L2, CB2_dffs[353], GLOBAL(AF1_outclock0));


--EB911_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_26_sm1|regoutff at LC10_7_U2
--operation mode is normal

EB911_regoutff = AMPP_FUNCTION(CB2_dffs[356], EB911L3, EB911L2, GLOBAL(AF1_outclock0));


--EB021_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_27_sm1|regoutff at LC7_11_U2
--operation mode is normal

EB021_regoutff = AMPP_FUNCTION(EB021L3, CB2_dffs[359], EB021L2, GLOBAL(AF1_outclock0));


--DB2L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1644 at LC8_15_U2
--operation mode is normal

DB2L2 = AMPP_FUNCTION(EB911_regoutff, EB021_regoutff, EB711_regoutff, EB811_regoutff);


--EB311_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_20_sm1|regoutff at LC7_7_W2
--operation mode is normal

EB311_regoutff = AMPP_FUNCTION(EB311L2, CB2_dffs[338], EB311L3, GLOBAL(AF1_outclock0));


--EB411_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_21_sm1|regoutff at LC2_15_U2
--operation mode is normal

EB411_regoutff = AMPP_FUNCTION(EB411L3, EB411L2, CB2_dffs[341], GLOBAL(AF1_outclock0));


--EB511_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_22_sm1|regoutff at LC3_15_U2
--operation mode is normal

EB511_regoutff = AMPP_FUNCTION(EB511L3, CB2_dffs[344], EB511L2, GLOBAL(AF1_outclock0));


--EB611_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_23_sm1|regoutff at LC5_1_U2
--operation mode is normal

EB611_regoutff = AMPP_FUNCTION(EB611L2, EB611L3, CB2_dffs[347], GLOBAL(AF1_outclock0));


--DB2L51 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1672 at LC9_15_U2
--operation mode is normal

DB2L51 = AMPP_FUNCTION(EB411_regoutff, EB611_regoutff, EB311_regoutff, EB511_regoutff, DB2L2);


--EB901_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_16_sm1|regoutff at LC10_5_Q2
--operation mode is normal

EB901_regoutff = AMPP_FUNCTION(CB2_dffs[326], EB901L2, EB901L3, GLOBAL(AF1_outclock0));


--EB011_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_17_sm1|regoutff at LC9_6_Q2
--operation mode is normal

EB011_regoutff = AMPP_FUNCTION(CB2_dffs[329], EB011L3, EB011L2, GLOBAL(AF1_outclock0));


--EB111_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_18_sm1|regoutff at LC2_8_W2
--operation mode is normal

EB111_regoutff = AMPP_FUNCTION(CB2_dffs[332], EB111L3, EB111L2, GLOBAL(AF1_outclock0));


--EB211_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_19_sm1|regoutff at LC7_5_W2
--operation mode is normal

EB211_regoutff = AMPP_FUNCTION(EB211L3, EB211L2, CB2_dffs[335], GLOBAL(AF1_outclock0));


--DB2L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1646 at LC8_5_Q2
--operation mode is normal

DB2L3 = AMPP_FUNCTION(EB901_regoutff, EB111_regoutff, EB211_regoutff, EB011_regoutff);


--EB501_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_12_sm1|regoutff at LC5_14_Q2
--operation mode is normal

EB501_regoutff = AMPP_FUNCTION(EB501L3, EB501L2, CB2_dffs[314], GLOBAL(AF1_outclock0));


--EB601_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_13_sm1|regoutff at LC7_15_Q2
--operation mode is normal

EB601_regoutff = AMPP_FUNCTION(CB2_dffs[316], CB2_dffs[317], CB2_dffs[315], GLOBAL(AF1_outclock0));


--EB701_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_14_sm1|regoutff at LC2_4_Q2
--operation mode is normal

EB701_regoutff = AMPP_FUNCTION(CB2_dffs[320], EB701L2, EB701L3, GLOBAL(AF1_outclock0));


--EB801_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_15_sm1|regoutff at LC7_11_Q2
--operation mode is normal

EB801_regoutff = AMPP_FUNCTION(CB2_dffs[323], EB801L3, EB801L2, GLOBAL(AF1_outclock0));


--DB2L61 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1673 at LC9_5_Q2
--operation mode is normal

DB2L61 = AMPP_FUNCTION(EB501_regoutff, EB601_regoutff, EB701_regoutff, EB801_regoutff, DB2L3);


--EB101_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_8_sm1|regoutff at LC8_8_X2
--operation mode is normal

EB101_regoutff = AMPP_FUNCTION(CB2_dffs[302], EB101L3, EB101L2, GLOBAL(AF1_outclock0));


--EB201_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_9_sm1|regoutff at LC10_5_R2
--operation mode is normal

EB201_regoutff = AMPP_FUNCTION(EB201L2, CB2_dffs[305], EB201L3, GLOBAL(AF1_outclock0));


--EB301_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_10_sm1|regoutff at LC2_12_R2
--operation mode is normal

EB301_regoutff = AMPP_FUNCTION(EB301L2, CB2_dffs[308], EB301L3, GLOBAL(AF1_outclock0));


--EB401_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_11_sm1|regoutff at LC10_11_R2
--operation mode is normal

EB401_regoutff = AMPP_FUNCTION(CB2_dffs[311], EB401L2, EB401L3, GLOBAL(AF1_outclock0));


--DB2L71 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1674 at LC8_7_X2
--operation mode is normal

DB2L71 = AMPP_FUNCTION(EB201_regoutff, EB401_regoutff, EB301_regoutff, EB101_regoutff, DB2L62);


--EB52_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_24_sm1|regoutff at LC5_12_U2
--operation mode is normal

EB52_regoutff = AMPP_FUNCTION(EB52L1, EB52L2, CB2_dffs[74], GLOBAL(AF1_outclock0));


--EB62_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_25_sm1|regoutff at LC7_14_U2
--operation mode is normal

EB62_regoutff = AMPP_FUNCTION(CB2_dffs[77], EB62L2, EB62L1, GLOBAL(AF1_outclock0));


--EB72_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_26_sm1|regoutff at LC7_6_U2
--operation mode is normal

EB72_regoutff = AMPP_FUNCTION(CB2_dffs[80], EB72L2, EB72L1, GLOBAL(AF1_outclock0));


--EB82_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_27_sm1|regoutff at LC8_11_U2
--operation mode is normal

EB82_regoutff = AMPP_FUNCTION(CB2_dffs[83], EB82L2, EB82L1, GLOBAL(AF1_outclock0));


--DB1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1643 at LC9_3_U2
--operation mode is normal

DB1L2 = AMPP_FUNCTION(EB72_regoutff, EB52_regoutff, EB62_regoutff, EB82_regoutff);


--EB12_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_20_sm1|regoutff at LC2_5_W2
--operation mode is normal

EB12_regoutff = AMPP_FUNCTION(EB12L1, CB2_dffs[62], EB12L2, GLOBAL(AF1_outclock0));


--EB22_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_21_sm1|regoutff at LC7_4_U2
--operation mode is normal

EB22_regoutff = AMPP_FUNCTION(CB2_dffs[65], EB22L1, EB22L2, GLOBAL(AF1_outclock0));


--EB32_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_22_sm1|regoutff at LC1_2_U2
--operation mode is normal

EB32_regoutff = AMPP_FUNCTION(CB2_dffs[68], EB32L1, EB32L2, GLOBAL(AF1_outclock0));


--EB42_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_23_sm1|regoutff at LC7_2_U2
--operation mode is normal

EB42_regoutff = AMPP_FUNCTION(CB2_dffs[71], EB42L1, EB42L2, GLOBAL(AF1_outclock0));


--DB1L41 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1671 at LC10_3_U2
--operation mode is normal

DB1L41 = AMPP_FUNCTION(EB42_regoutff, EB12_regoutff, EB32_regoutff, EB22_regoutff, DB1L2);


--EB71_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_16_sm1|regoutff at LC9_13_Q2
--operation mode is normal

EB71_regoutff = AMPP_FUNCTION(EB71L2, CB2_dffs[50], EB71L1, GLOBAL(AF1_outclock0));


--EB81_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_17_sm1|regoutff at LC1_12_Q2
--operation mode is normal

EB81_regoutff = AMPP_FUNCTION(EB81L2, CB2_dffs[53], EB81L1, GLOBAL(AF1_outclock0));


--EB91_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_18_sm1|regoutff at LC10_7_W2
--operation mode is normal

EB91_regoutff = AMPP_FUNCTION(EB91L2, CB2_dffs[56], EB91L1, GLOBAL(AF1_outclock0));


--EB02_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_19_sm1|regoutff at LC3_6_W2
--operation mode is normal

EB02_regoutff = AMPP_FUNCTION(EB02L1, EB02L2, CB2_dffs[59], GLOBAL(AF1_outclock0));


--DB1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1645 at LC1_13_Q2
--operation mode is normal

DB1L3 = AMPP_FUNCTION(EB91_regoutff, EB02_regoutff, EB81_regoutff, EB71_regoutff);


--EB31_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_12_sm1|regoutff at LC2_14_Q2
--operation mode is normal

EB31_regoutff = AMPP_FUNCTION(CB2_dffs[38], EB31L1, EB31L2, GLOBAL(AF1_outclock0));


--EB41_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_13_sm1|regoutff at LC7_4_Q2
--operation mode is normal

EB41_regoutff = AMPP_FUNCTION(CB2_dffs[41], CB2_dffs[40], CB2_dffs[39], GLOBAL(AF1_outclock0));


--EB51_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_14_sm1|regoutff at LC8_3_Q2
--operation mode is normal

EB51_regoutff = AMPP_FUNCTION(CB2_dffs[44], EB51L1, EB51L2, GLOBAL(AF1_outclock0));


--EB61_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_15_sm1|regoutff at LC5_13_Q2
--operation mode is normal

EB61_regoutff = AMPP_FUNCTION(EB61L2, EB61L1, CB2_dffs[47], GLOBAL(AF1_outclock0));


--DB1L51 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1672 at LC2_13_Q2
--operation mode is normal

DB1L51 = AMPP_FUNCTION(EB41_regoutff, EB31_regoutff, EB51_regoutff, EB61_regoutff, DB1L3);


--EB9_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_8_sm1|regoutff at LC3_9_X2
--operation mode is normal

EB9_regoutff = AMPP_FUNCTION(EB9L1, EB9L2, CB2_dffs[26], GLOBAL(AF1_outclock0));


--EB01_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_9_sm1|regoutff at LC9_4_R2
--operation mode is normal

EB01_regoutff = AMPP_FUNCTION(CB2_dffs[29], EB01L2, EB01L1, GLOBAL(AF1_outclock0));


--EB11_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_10_sm1|regoutff at LC8_12_R2
--operation mode is normal

EB11_regoutff = AMPP_FUNCTION(EB11L2, CB2_dffs[32], EB11L1, GLOBAL(AF1_outclock0));


--EB21_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_11_sm1|regoutff at LC3_11_R2
--operation mode is normal

EB21_regoutff = AMPP_FUNCTION(CB2_dffs[35], EB21L1, EB21L2, GLOBAL(AF1_outclock0));


--DB1L61 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1673 at LC7_9_X2
--operation mode is normal

DB1L61 = AMPP_FUNCTION(EB21_regoutff, EB11_regoutff, EB01_regoutff, EB9_regoutff, DB1L52);


--CB1_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11] at LC1_8_G1
--operation mode is normal

CB1_dffs[11] = AMPP_FUNCTION(CB1_dffs[12], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB3_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6] at LC7_2_X1
--operation mode is normal

CB3_dffs[6] = AMPP_FUNCTION(A1L5, U4_dffs[5], CB3_dffs[7], GLOBAL(A1L3), !B1_i12);


--U4_dffs[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[4] at LC5_11_N1
--operation mode is counter

U4_dffs[4] = AMPP_FUNCTION(U4_dffs[4], U4L4, GLOBAL(AF1_outclock0), !B1_i12, Q1L3, !U4_nClr);

--U4L5 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[5]~COUT at LC5_11_N1
--operation mode is counter

U4L5 = AMPP_FUNCTION(U4_dffs[4], U4L4);


--JB11_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC10_8_G1
--operation mode is normal

JB11_aeb_out = AMPP_FUNCTION(JB01_aeb_out, JB9_aeb_out);


--U4_dffs[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[5] at LC6_11_N1
--operation mode is counter

U4_dffs[5] = AMPP_FUNCTION(U4_dffs[5], U4L5, GLOBAL(AF1_outclock0), !B1_i12, Q1L3, !U4_nClr);

--U4L6 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[6]~COUT at LC6_11_N1
--operation mode is counter

U4L6 = AMPP_FUNCTION(U4_dffs[5], U4L5);


--CC1_srg[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[2] at LC4_12_B4
--operation mode is normal

CC1_srg[2]_lut_out = CC1L42 # CC1L24Q & CB5_dffs[2];
CC1_srg[2] = DFFE(CC1_srg[2]_lut_out, GLOBAL(AF1_outclock0), , , CC1L92);


--CC1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~721 at LC8_12_B4
--operation mode is normal

CC1L32 = CC1_srg[3] & (CC1_srg[2] & CC1L34Q # !CC1L14Q) # !CC1_srg[3] & CC1_srg[2] & CC1L34Q;


--CB7_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC3_5_I3
--operation mode is normal

CB7_dffs[5]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[5] # !WD1_ID_LOAD & CB7_dffs[6];
CB7_dffs[5] = DFFE(CB7_dffs[5]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--RC2_SRG[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[5] at LC5_10_C3
--operation mode is normal

RC2_SRG[5]_lut_out = WD1_STF # QD1_crc32_en & RC2_i8 # !QD1_crc32_en & RC2_SRG[5];
RC2_SRG[5] = DFFE(RC2_SRG[5]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_SRG[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[29] at LC9_15_C3
--operation mode is normal

RC2_SRG[29]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[28] # !QD1_crc32_en & RC2_SRG[29];
RC2_SRG[29] = DFFE(RC2_SRG[29]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--QD1_srg[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[6] at LC5_13_I3
--operation mode is normal

QD1_srg[6]_lut_out = QD1L11 # QD1L32 # QD1L45Q & QD1_srg[5];
QD1_srg[6] = DFFE(QD1_srg[6]_lut_out, GLOBAL(AF1_outclock0), , , QD1L94);


--QD1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~834 at LC7_13_I3
--operation mode is normal

QD1L12 = QD1L25Q & QD1L45Q & QD1_srg[6] # !QD1L25Q & (QD1_srg[7] # QD1L45Q & QD1_srg[6]);


--QD1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~835 at LC10_1_C3
--operation mode is normal

QD1L22 = ZC09L2 & (WD1L49Q # ZC98L2) # !ZC09L2 & !WD1L49Q & ZC98L2;


--QD1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[5]~2 at LC9_13_I3
--operation mode is normal

QD1L94 = !PB1_CLR_BUF & !WD1_STF;


--RC2_SRG[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[21] at LC6_16_C3
--operation mode is normal

RC2_SRG[21]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[20] # !QD1_crc32_en & RC2_SRG[21];
RC2_SRG[21] = DFFE(RC2_SRG[21]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_i15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i15 at LC7_15_C3
--operation mode is normal

RC2_i15 = RC2_SRG[31] $ RC2_SRG[21];


--RC2_SRG[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[13] at LC7_16_C3
--operation mode is normal

RC2_SRG[13]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[12] # !QD1_crc32_en & RC2_SRG[13];
RC2_SRG[13] = DFFE(RC2_SRG[13]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_i11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i11 at LC9_12_C3
--operation mode is normal

RC2_i11 = RC2_SRG[9] $ RC2_SRG[31];


--RC2_i6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i6 at LC3_11_C3
--operation mode is normal

RC2_i6 = RC2_SRG[31] $ RC2_SRG[1];


--RC2_i17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i17 at LC10_12_C3
--operation mode is normal

RC2_i17 = RC2_SRG[25] $ RC2_SRG[31];


--CB6_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC4_1_C3
--operation mode is normal

CB6_dffs[5]_lut_out = SB1L91Q & V63_sload_path[5] # !SB1L91Q & CB6_dffs[6];
CB6_dffs[5] = DFFE(CB6_dffs[5]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC10_4_C3
--operation mode is normal

CB9_dffs[5]_lut_out = CB9_dffs[6] & (V63_sload_path[5] # !FD1L9Q) # !CB9_dffs[6] & FD1L9Q & V63_sload_path[5];
CB9_dffs[5] = DFFE(CB9_dffs[5]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--RC2_SRG[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[11] at LC4_10_C3
--operation mode is normal

RC2_SRG[11]_lut_out = WD1_STF # QD1_crc32_en & RC2_i12 # !QD1_crc32_en & RC2_SRG[11];
RC2_SRG[11] = DFFE(RC2_SRG[11]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_SRG[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[3] at LC2_10_C3
--operation mode is normal

RC2_SRG[3]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[2] # !QD1_crc32_en & RC2_SRG[3];
RC2_SRG[3] = DFFE(RC2_SRG[3]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--ZC05L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|$00012~0 at LC8_10_C3
--operation mode is normal

ZC05L1 = WD1L77Q # WD1L17Q & RC2_SRG[11] # !WD1L17Q & RC2_SRG[3];


--RC2_SRG[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[27] at LC1_11_C3
--operation mode is normal

RC2_SRG[27]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[26] # !QD1_crc32_en & RC2_SRG[27];
RC2_SRG[27] = DFFE(RC2_SRG[27]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_SRG[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[19] at LC3_10_C3
--operation mode is normal

RC2_SRG[19]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[18] # !QD1_crc32_en & RC2_SRG[19];
RC2_SRG[19] = DFFE(RC2_SRG[19]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--ZC05L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|result_node~26 at LC9_10_C3
--operation mode is normal

ZC05L2 = (WD1L17Q & RC2_SRG[27] # !WD1L17Q & RC2_SRG[19] # !WD1L77Q) & CASCADE(ZC05L1);


--ZC94L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|$00012~0 at LC5_6_C3
--operation mode is normal

ZC94L1 = WD1L77Q # WD1L17Q & NF1_portadataout[11] # !WD1L17Q & NF1_portadataout[3];


--ZC94L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|result_node~26 at LC6_6_C3
--operation mode is normal

ZC94L2 = (WD1L17Q & NF1_portadataout[27] # !WD1L17Q & NF1_portadataout[19] # !WD1L77Q) & CASCADE(ZC94L1);


--ZC25L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|_~3 at LC7_6_C3
--operation mode is normal

ZC25L1 = WD1L17Q # WD1L77Q;


--ZC25L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|result_node~28 at LC8_6_C3
--operation mode is normal

ZC25L2 = (WD1L17Q & CB6_dffs[3] # !WD1L17Q & CB9_dffs[3] # !WD1L77Q) & CASCADE(ZC25L1);


--ZC15L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|$00012~0 at LC9_6_C3
--operation mode is normal

ZC15L1 = WD1L77Q # !WD1L17Q & PB1_SND_ID;


--ZC15L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|result_node~99 at LC10_6_C3
--operation mode is normal

ZC15L2 = (WD1L17Q & !PB1L63 # !WD1L17Q & !V91_pre_out[3] # !WD1L77Q) & CASCADE(ZC15L1);


--MB2_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5] at EC13_1_I1
MB2_q[5]_data_in = COM_AD_D[7];
MB2_q[5]_write_enable = MD1_valid_wreq;
MB2_q[5]_clock_0 = GLOBAL(AF1_outclock0);
MB2_q[5]_clock_1 = GLOBAL(AF1_outclock0);
MB2_q[5]_clear_0 = !FD1L41Q;
MB2_q[5]_clock_enable_1 = MD1_valid_rreq;
MB2_q[5]_write_address = WR_ADDR(V81_sload_path[0], V81_sload_path[1], V81_sload_path[2], V81_sload_path[3], V81_sload_path[4], V81_sload_path[5], V81_sload_path[5]);
MB2_q[5]_read_address = RD_ADDR(MB2L231, V71_sload_path[0], V71_sload_path[1], V71_sload_path[2], V71_sload_path[3], V71_sload_path[4], V71_sload_path[4]);
MB2_q[5] = MEMORY_SEGMENT(MB2_q[5]_data_in, MB2_q[5]_write_enable, MB2_q[5]_clock_0, MB2_q[5]_clock_1, MB2_q[5]_clear_0, , , MB2_q[5]_clock_enable_1, VCC, MB2_q[5]_write_address, MB2_q[5]_read_address);


--ZC27L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|$00012~0 at LC1_5_I3
--operation mode is normal

ZC27L1 = WD1L77Q # !WD1L17Q & MB2_q[5];


--ZC27L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|result_node~18 at LC2_5_I3
--operation mode is normal

ZC27L2 = (!WD1L17Q & CB7_dffs[5] # !WD1L77Q) & CASCADE(ZC27L1);


--ZC17L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|$00012~0 at LC5_4_C3
--operation mode is normal

ZC17L1 = WD1L19Q # WD1L58Q & ZC86L2 # !WD1L58Q & ZC76L2;


--ZC17L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|result_node~28 at LC6_4_C3
--operation mode is normal

ZC17L2 = (WD1L58Q & ZC07L2 # !WD1L58Q & ZC96L2 # !WD1L19Q) & CASCADE(ZC17L1);


--CB8_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC1_1_I3
--operation mode is normal

CB8_dffs[9]_lut_out = !WD1L93Q # !BE1L9Q;
CB8_dffs[9] = DFFE(CB8_dffs[9]_lut_out, GLOBAL(AF1_outclock0), BE1L7Q, , BE1L8Q);


--GC1_inst10[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[4] at LC7_7_F1
--operation mode is normal

GC1_inst10[4]_lut_out = COM_AD_D[6];
GC1_inst10[4] = DFFE(GC1_inst10[4]_lut_out, GLOBAL(AF1_outclock0), , , );


--GB61_points[0][9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][9] at LC7_1_E1
--operation mode is normal

GB61_points[0][9]_lut_out = (V21_sload_path[0] & DD33L7 # !V21_sload_path[0] & DD42L7 # !V21_sload_path[1]) & CASCADE(ZC01L1);
GB61_points[0][9] = DFFE(GB61_points[0][9]_lut_out, !GLOBAL(AF1_outclock0), DC1_inst5, , );


--YB1_ina[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[8] at LC5_1_E1
--operation mode is normal

YB1_ina[8]_lut_out = GB61_points[0][8];
YB1_ina[8] = DFFE(YB1_ina[8]_lut_out, GLOBAL(AF1_outclock0), , , );


--PC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~24 at LC9_7_K4
--operation mode is normal

PC1L1 = PC1L6 # PC1L42Q & !YB1_lrg_lev & PC1L21;


--PC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|ct_aclr~51 at LC9_6_K4
--operation mode is normal

PC1L81 = PC1L23Q & !PC1L4 & (PC1L91Q # PC1L2) # !PC1L23Q & (PC1L91Q # PC1L2);


--YB1_max_val[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[7] at LC4_14_A1
--operation mode is normal

YB1_max_val[7]_lut_out = YB1_ina[7];
YB1_max_val[7] = DFFE(YB1_max_val[7]_lut_out, GLOBAL(AF1_outclock0), , , !PC1L52Q);


--YB1_inb[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[7] at LC3_1_A1
--operation mode is normal

YB1_inb[7]_lut_out = YB1_ina[7];
YB1_inb[7] = DFFE(YB1_inb[7]_lut_out, GLOBAL(AF1_outclock0), , , );


--EB181_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_88_sm1|regoutff at LC7_15_D2
--operation mode is normal

EB181_regoutff = AMPP_FUNCTION(CB2_dffs[542], EB181L3, EB181L2, GLOBAL(AF1_outclock0));


--EB281_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_89_sm1|regoutff at LC7_3_J1
--operation mode is normal

EB281_regoutff = AMPP_FUNCTION(CB2_dffs[545], EB281L3, EB281L2, GLOBAL(AF1_outclock0));


--EB381_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_90_sm1|regoutff at LC10_4_J1
--operation mode is normal

EB381_regoutff = AMPP_FUNCTION(CB2_dffs[548], EB381L2, EB381L3, GLOBAL(AF1_outclock0));


--EB481_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_91_sm1|regoutff at LC7_9_J1
--operation mode is normal

EB481_regoutff = AMPP_FUNCTION(CB2_dffs[551], EB481L3, EB481L2, GLOBAL(AF1_outclock0));


--DB2L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1652 at LC2_8_J1
--operation mode is normal

DB2L4 = AMPP_FUNCTION(EB381_regoutff, EB181_regoutff, EB281_regoutff, EB481_regoutff);


--EB771_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_84_sm1|regoutff at LC7_10_J2
--operation mode is normal

EB771_regoutff = AMPP_FUNCTION(CB2_dffs[530], EB771L2, EB771L3, GLOBAL(AF1_outclock0));


--EB871_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_85_sm1|regoutff at LC7_12_J1
--operation mode is normal

EB871_regoutff = AMPP_FUNCTION(EB871L3, EB871L2, CB2_dffs[533], GLOBAL(AF1_outclock0));


--EB971_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_86_sm1|regoutff at LC6_2_J2
--operation mode is normal

EB971_regoutff = AMPP_FUNCTION(EB971L3, CB2_dffs[536], EB971L2, GLOBAL(AF1_outclock0));


--EB081_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_87_sm1|regoutff at LC8_8_J1
--operation mode is normal

EB081_regoutff = AMPP_FUNCTION(EB081L2, CB2_dffs[539], EB081L3, GLOBAL(AF1_outclock0));


--DB2L81 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1675 at LC3_8_J1
--operation mode is normal

DB2L81 = AMPP_FUNCTION(EB771_regoutff, EB971_regoutff, EB871_regoutff, EB081_regoutff, DB2L4);


--EB371_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_80_sm1|regoutff at LC5_1_Y2
--operation mode is normal

EB371_regoutff = AMPP_FUNCTION(CB2_dffs[518], EB371L3, EB371L2, GLOBAL(AF1_outclock0));


--EB471_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_81_sm1|regoutff at LC6_5_Y2
--operation mode is normal

EB471_regoutff = AMPP_FUNCTION(EB471L3, CB2_dffs[521], EB471L2, GLOBAL(AF1_outclock0));


--EB571_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_82_sm1|regoutff at LC5_2_Y2
--operation mode is normal

EB571_regoutff = AMPP_FUNCTION(CB2_dffs[524], EB571L3, EB571L2, GLOBAL(AF1_outclock0));


--EB671_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_83_sm1|regoutff at LC3_14_Y2
--operation mode is normal

EB671_regoutff = AMPP_FUNCTION(EB671L2, CB2_dffs[527], EB671L3, GLOBAL(AF1_outclock0));


--DB2L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1654 at LC5_13_Y2
--operation mode is normal

DB2L5 = AMPP_FUNCTION(EB571_regoutff, EB471_regoutff, EB371_regoutff, EB671_regoutff);


--EB961_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_76_sm1|regoutff at LC6_2_Y1
--operation mode is normal

EB961_regoutff = AMPP_FUNCTION(CB2_dffs[506], EB961L2, EB961L3, GLOBAL(AF1_outclock0));


--EB071_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_77_sm1|regoutff at LC3_3_Y1
--operation mode is normal

EB071_regoutff = AMPP_FUNCTION(CB2_dffs[509], EB071L2, EB071L3, GLOBAL(AF1_outclock0));


--EB171_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_78_sm1|regoutff at LC7_12_Y2
--operation mode is normal

EB171_regoutff = AMPP_FUNCTION(EB171L2, CB2_dffs[512], EB171L3, GLOBAL(AF1_outclock0));


--EB271_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_79_sm1|regoutff at LC6_12_Y2
--operation mode is normal

EB271_regoutff = AMPP_FUNCTION(CB2_dffs[515], CB2_dffs[514], CB2_dffs[513], GLOBAL(AF1_outclock0));


--DB2L91 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1676 at LC6_13_Y2
--operation mode is normal

DB2L91 = AMPP_FUNCTION(EB271_regoutff, EB961_regoutff, EB171_regoutff, EB071_regoutff, DB2L5);


--EB561_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_72_sm1|regoutff at LC1_5_T1
--operation mode is normal

EB561_regoutff = AMPP_FUNCTION(EB561L3, EB561L2, CB2_dffs[494], GLOBAL(AF1_outclock0));


--EB661_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_73_sm1|regoutff at LC3_7_T1
--operation mode is normal

EB661_regoutff = AMPP_FUNCTION(EB661L3, EB661L2, CB2_dffs[497], GLOBAL(AF1_outclock0));


--EB761_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_74_sm1|regoutff at LC5_5_U1
--operation mode is normal

EB761_regoutff = AMPP_FUNCTION(CB2_dffs[500], EB761L3, EB761L2, GLOBAL(AF1_outclock0));


--EB861_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_75_sm1|regoutff at LC2_14_Y1
--operation mode is normal

EB861_regoutff = AMPP_FUNCTION(CB2_dffs[503], EB861L2, EB861L3, GLOBAL(AF1_outclock0));


--DB2L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1656 at LC4_6_T1
--operation mode is normal

DB2L6 = AMPP_FUNCTION(EB861_regoutff, EB761_regoutff, EB561_regoutff, EB661_regoutff);


--EB161_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_68_sm1|regoutff at LC6_12_T1
--operation mode is normal

EB161_regoutff = AMPP_FUNCTION(EB161L3, EB161L2, CB2_dffs[482], GLOBAL(AF1_outclock0));


--EB261_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_69_sm1|regoutff at LC7_14_T1
--operation mode is normal

EB261_regoutff = AMPP_FUNCTION(EB261L3, CB2_dffs[485], EB261L2, GLOBAL(AF1_outclock0));


--EB361_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_70_sm1|regoutff at LC2_7_T1
--operation mode is normal

EB361_regoutff = AMPP_FUNCTION(EB361L2, CB2_dffs[488], EB361L3, GLOBAL(AF1_outclock0));


--EB461_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_71_sm1|regoutff at LC3_6_T1
--operation mode is normal

EB461_regoutff = AMPP_FUNCTION(EB461L3, CB2_dffs[491], EB461L2, GLOBAL(AF1_outclock0));


--DB2L02 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1677 at LC5_6_T1
--operation mode is normal

DB2L02 = AMPP_FUNCTION(EB161_regoutff, EB361_regoutff, EB461_regoutff, EB261_regoutff, DB2L6);


--EB751_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_64_sm1|regoutff at LC9_3_H4
--operation mode is normal

EB751_regoutff = AMPP_FUNCTION(EB751L3, CB2_dffs[470], EB751L2, GLOBAL(AF1_outclock0));


--EB851_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_65_sm1|regoutff at LC7_5_H4
--operation mode is normal

EB851_regoutff = AMPP_FUNCTION(CB2_dffs[473], EB851L2, EB851L3, GLOBAL(AF1_outclock0));


--EB951_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_66_sm1|regoutff at LC5_6_H4
--operation mode is normal

EB951_regoutff = AMPP_FUNCTION(CB2_dffs[476], EB951L2, EB951L3, GLOBAL(AF1_outclock0));


--EB061_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_67_sm1|regoutff at LC5_15_H4
--operation mode is normal

EB061_regoutff = AMPP_FUNCTION(CB2_dffs[479], EB061L2, EB061L3, GLOBAL(AF1_outclock0));


--DB2L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1658 at LC1_6_H4
--operation mode is normal

DB2L7 = AMPP_FUNCTION(EB751_regoutff, EB061_regoutff, EB851_regoutff, EB951_regoutff);


--EB351_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_60_sm1|regoutff at LC6_10_H4
--operation mode is normal

EB351_regoutff = AMPP_FUNCTION(EB351L3, CB2_dffs[458], EB351L2, GLOBAL(AF1_outclock0));


--EB451_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_61_sm1|regoutff at LC8_7_H4
--operation mode is normal

EB451_regoutff = AMPP_FUNCTION(CB2_dffs[461], EB451L2, EB451L3, GLOBAL(AF1_outclock0));


--EB551_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_62_sm1|regoutff at LC4_16_H4
--operation mode is normal

EB551_regoutff = AMPP_FUNCTION(CB2_dffs[464], EB551L3, EB551L2, GLOBAL(AF1_outclock0));


--EB651_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_63_sm1|regoutff at LC8_5_H4
--operation mode is normal

EB651_regoutff = AMPP_FUNCTION(EB651L2, CB2_dffs[467], EB651L3, GLOBAL(AF1_outclock0));


--DB2L12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1678 at LC2_6_H4
--operation mode is normal

DB2L12 = AMPP_FUNCTION(EB351_regoutff, EB551_regoutff, EB651_regoutff, EB451_regoutff, DB2L7);


--EB941_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_56_sm1|regoutff at LC10_5_C2
--operation mode is normal

EB941_regoutff = AMPP_FUNCTION(CB2_dffs[446], EB941L2, EB941L3, GLOBAL(AF1_outclock0));


--EB051_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_57_sm1|regoutff at LC10_7_C2
--operation mode is normal

EB051_regoutff = AMPP_FUNCTION(EB051L2, CB2_dffs[449], EB051L3, GLOBAL(AF1_outclock0));


--EB151_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_58_sm1|regoutff at LC6_15_C2
--operation mode is normal

EB151_regoutff = AMPP_FUNCTION(CB2_dffs[452], EB151L3, EB151L2, GLOBAL(AF1_outclock0));


--EB251_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_59_sm1|regoutff at LC7_10_C2
--operation mode is normal

EB251_regoutff = AMPP_FUNCTION(EB251L3, CB2_dffs[455], EB251L2, GLOBAL(AF1_outclock0));


--DB2L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1660 at LC7_9_C2
--operation mode is normal

DB2L8 = AMPP_FUNCTION(EB051_regoutff, EB151_regoutff, EB941_regoutff, EB251_regoutff);


--EB541_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_52_sm1|regoutff at LC6_9_C2
--operation mode is normal

EB541_regoutff = AMPP_FUNCTION(EB541L3, EB541L2, CB2_dffs[434], GLOBAL(AF1_outclock0));


--EB641_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_53_sm1|regoutff at LC1_8_C2
--operation mode is normal

EB641_regoutff = AMPP_FUNCTION(CB2_dffs[437], EB641L3, EB641L2, GLOBAL(AF1_outclock0));


--EB741_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_54_sm1|regoutff at LC5_13_C2
--operation mode is normal

EB741_regoutff = AMPP_FUNCTION(CB2_dffs[440], EB741L2, EB741L3, GLOBAL(AF1_outclock0));


--EB841_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_55_sm1|regoutff at LC9_3_C2
--operation mode is normal

EB841_regoutff = AMPP_FUNCTION(EB841L2, EB841L3, CB2_dffs[443], GLOBAL(AF1_outclock0));


--DB2L22 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1679 at LC8_9_C2
--operation mode is normal

DB2L22 = AMPP_FUNCTION(EB841_regoutff, EB741_regoutff, EB641_regoutff, EB541_regoutff, DB2L8);


--EB141_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_48_sm1|regoutff at LC7_9_L2
--operation mode is normal

EB141_regoutff = AMPP_FUNCTION(EB141L2, CB2_dffs[422], EB141L3, GLOBAL(AF1_outclock0));


--EB241_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_49_sm1|regoutff at LC10_8_L2
--operation mode is normal

EB241_regoutff = AMPP_FUNCTION(EB241L2, CB2_dffs[425], EB241L3, GLOBAL(AF1_outclock0));


--EB341_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_50_sm1|regoutff at LC9_5_L2
--operation mode is normal

EB341_regoutff = AMPP_FUNCTION(EB341L2, EB341L3, CB2_dffs[428], GLOBAL(AF1_outclock0));


--EB441_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_51_sm1|regoutff at LC9_4_L2
--operation mode is normal

EB441_regoutff = AMPP_FUNCTION(EB441L2, EB441L3, CB2_dffs[431], GLOBAL(AF1_outclock0));


--DB2L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1662 at LC8_14_L2
--operation mode is normal

DB2L9 = AMPP_FUNCTION(EB141_regoutff, EB341_regoutff, EB241_regoutff, EB441_regoutff);


--EB731_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_44_sm1|regoutff at LC3_13_L2
--operation mode is normal

EB731_regoutff = AMPP_FUNCTION(EB731L2, EB731L3, CB2_dffs[410], GLOBAL(AF1_outclock0));


--EB831_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_45_sm1|regoutff at LC7_14_L2
--operation mode is normal

EB831_regoutff = AMPP_FUNCTION(EB831L2, EB831L3, CB2_dffs[413], GLOBAL(AF1_outclock0));


--EB931_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_46_sm1|regoutff at LC4_1_L1
--operation mode is normal

EB931_regoutff = AMPP_FUNCTION(EB931L3, EB931L2, CB2_dffs[416], GLOBAL(AF1_outclock0));


--EB041_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_47_sm1|regoutff at LC8_12_L1
--operation mode is normal

EB041_regoutff = AMPP_FUNCTION(CB2_dffs[419], EB041L2, EB041L3, GLOBAL(AF1_outclock0));


--DB2L32 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1680 at LC9_14_L2
--operation mode is normal

DB2L32 = AMPP_FUNCTION(EB831_regoutff, EB931_regoutff, EB731_regoutff, EB041_regoutff, DB2L9);


--EB331_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_40_sm1|regoutff at LC7_13_N2
--operation mode is normal

EB331_regoutff = AMPP_FUNCTION(CB2_dffs[398], EB331L3, EB331L2, GLOBAL(AF1_outclock0));


--EB431_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_41_sm1|regoutff at LC9_12_N2
--operation mode is normal

EB431_regoutff = AMPP_FUNCTION(EB431L3, CB2_dffs[401], EB431L2, GLOBAL(AF1_outclock0));


--EB531_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_42_sm1|regoutff at LC5_2_N2
--operation mode is normal

EB531_regoutff = AMPP_FUNCTION(EB531L2, EB531L3, CB2_dffs[404], GLOBAL(AF1_outclock0));


--EB631_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_43_sm1|regoutff at LC10_6_N2
--operation mode is normal

EB631_regoutff = AMPP_FUNCTION(EB631L2, CB2_dffs[407], EB631L3, GLOBAL(AF1_outclock0));


--DB2L01 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1664 at LC3_3_N2
--operation mode is normal

DB2L01 = AMPP_FUNCTION(EB431_regoutff, EB331_regoutff, EB531_regoutff, EB631_regoutff);


--EB921_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_36_sm1|regoutff at LC6_9_T2
--operation mode is normal

EB921_regoutff = AMPP_FUNCTION(CB2_dffs[386], EB921L2, EB921L3, GLOBAL(AF1_outclock0));


--EB031_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_37_sm1|regoutff at LC7_8_N2
--operation mode is normal

EB031_regoutff = AMPP_FUNCTION(EB031L2, CB2_dffs[389], EB031L3, GLOBAL(AF1_outclock0));


--EB131_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_38_sm1|regoutff at LC8_4_N2
--operation mode is normal

EB131_regoutff = AMPP_FUNCTION(EB131L2, EB131L3, CB2_dffs[392], GLOBAL(AF1_outclock0));


--EB231_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_39_sm1|regoutff at LC5_3_N2
--operation mode is normal

EB231_regoutff = AMPP_FUNCTION(CB2_dffs[395], EB231L3, EB231L2, GLOBAL(AF1_outclock0));


--DB2L42 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1681 at LC4_3_N2
--operation mode is normal

DB2L42 = AMPP_FUNCTION(EB031_regoutff, EB131_regoutff, EB921_regoutff, EB231_regoutff, DB2L01);


--EB521_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_32_sm1|regoutff at LC7_2_T2
--operation mode is normal

EB521_regoutff = AMPP_FUNCTION(CB2_dffs[374], EB521L2, EB521L3, GLOBAL(AF1_outclock0));


--EB621_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_33_sm1|regoutff at LC7_3_T2
--operation mode is normal

EB621_regoutff = AMPP_FUNCTION(CB2_dffs[377], EB621L2, EB621L3, GLOBAL(AF1_outclock0));


--EB721_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_34_sm1|regoutff at LC5_4_T2
--operation mode is normal

EB721_regoutff = AMPP_FUNCTION(CB2_dffs[380], EB721L2, EB721L1, GLOBAL(AF1_outclock0));


--EB821_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_35_sm1|regoutff at LC2_9_T2
--operation mode is normal

EB821_regoutff = AMPP_FUNCTION(EB821L2, EB821L3, CB2_dffs[383], GLOBAL(AF1_outclock0));


--DB2L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1666 at LC6_4_T2
--operation mode is normal

DB2L11 = AMPP_FUNCTION(EB521_regoutff, EB721_regoutff, EB621_regoutff, EB821_regoutff);


--EB121_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_28_sm1|regoutff at LC4_16_V2
--operation mode is normal

EB121_regoutff = AMPP_FUNCTION(CB2_dffs[362], EB121L2, EB121L3, GLOBAL(AF1_outclock0));


--EB221_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_29_sm1|regoutff at LC8_5_V2
--operation mode is normal

EB221_regoutff = AMPP_FUNCTION(CB2_dffs[365], EB221L2, EB221L3, GLOBAL(AF1_outclock0));


--EB321_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_30_sm1|regoutff at LC10_10_T2
--operation mode is normal

EB321_regoutff = AMPP_FUNCTION(CB2_dffs[368], EB321L2, EB321L3, GLOBAL(AF1_outclock0));


--EB421_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_31_sm1|regoutff at LC6_5_T2
--operation mode is normal

EB421_regoutff = AMPP_FUNCTION(CB2_dffs[371], EB421L3, EB421L2, GLOBAL(AF1_outclock0));


--DB2L52 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1682 at LC7_4_T2
--operation mode is normal

DB2L52 = AMPP_FUNCTION(EB221_regoutff, EB421_regoutff, EB121_regoutff, EB321_regoutff, DB2L11);


--CB2_dffs[349] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349] at LC10_14_U2
--operation mode is normal

CB2_dffs[349] = AMPP_FUNCTION(CB2_dffs[350], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[348] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348] at LC7_13_U2
--operation mode is normal

CB2_dffs[348] = AMPP_FUNCTION(CB2_dffs[349], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB711_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_24_sm1|holdff at LC4_13_U2
--operation mode is normal

EB711_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[24], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[24] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24] at LC9_2_U2
--operation mode is normal

B1_acq_trigger_in_reg[24] = AMPP_FUNCTION(JE1L581Q, GLOBAL(AF1_outclock0));


--EB711L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_24_sm1|i42~184 at LC2_13_U2
--operation mode is normal

EB711L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[24], CB2_dffs[348], EB711_holdff, CB2_dffs[349]);


--EB711L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_24_sm1|i42~185 at LC1_13_U2
--operation mode is normal

EB711L3 = AMPP_FUNCTION(CB2_dffs[348], B1_acq_trigger_in_reg[24], CB2_dffs[349]);


--CB2_dffs[350] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350] at LC7_15_U2
--operation mode is normal

CB2_dffs[350] = AMPP_FUNCTION(CB2_dffs[351], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[352] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352] at LC4_15_U2
--operation mode is normal

CB2_dffs[352] = AMPP_FUNCTION(CB2_dffs[353], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[351] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351] at LC1_16_U2
--operation mode is normal

CB2_dffs[351] = AMPP_FUNCTION(CB2_dffs[352], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB811_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_25_sm1|holdff at LC4_14_U2
--operation mode is normal

EB811_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[25], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[25] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25] at LC7_5_U2
--operation mode is normal

B1_acq_trigger_in_reg[25] = AMPP_FUNCTION(JE1L312Q, GLOBAL(AF1_outclock0));


--EB811L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_25_sm1|i42~184 at LC6_15_U2
--operation mode is normal

EB811L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[25], CB2_dffs[352], EB811_holdff, CB2_dffs[351]);


--EB811L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_25_sm1|i42~185 at LC10_15_U2
--operation mode is normal

EB811L3 = AMPP_FUNCTION(CB2_dffs[352], B1_acq_trigger_in_reg[25], CB2_dffs[351]);


--CB2_dffs[353] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353] at LC5_14_U2
--operation mode is normal

CB2_dffs[353] = AMPP_FUNCTION(CB2_dffs[354], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[355] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355] at LC3_7_U2
--operation mode is normal

CB2_dffs[355] = AMPP_FUNCTION(CB2_dffs[356], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[354] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354] at LC7_7_U2
--operation mode is normal

CB2_dffs[354] = AMPP_FUNCTION(CB2_dffs[355], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB911_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_26_sm1|holdff at LC9_7_U2
--operation mode is normal

EB911_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[26], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[26] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26] at LC5_6_U2
--operation mode is normal

B1_acq_trigger_in_reg[26] = AMPP_FUNCTION(JE1L412Q, GLOBAL(AF1_outclock0));


--EB911L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_26_sm1|i42~184 at LC5_7_U2
--operation mode is normal

EB911L2 = AMPP_FUNCTION(EB911_holdff, CB2_dffs[354], B1_acq_trigger_in_reg[26], CB2_dffs[355]);


--EB911L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_26_sm1|i42~185 at LC6_7_U2
--operation mode is normal

EB911L3 = AMPP_FUNCTION(CB2_dffs[354], B1_acq_trigger_in_reg[26], CB2_dffs[355]);


--CB2_dffs[356] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356] at LC5_10_U2
--operation mode is normal

CB2_dffs[356] = AMPP_FUNCTION(CB2_dffs[357], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[358] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358] at LC10_12_U2
--operation mode is normal

CB2_dffs[358] = AMPP_FUNCTION(CB2_dffs[359], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[357] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357] at LC4_11_U2
--operation mode is normal

CB2_dffs[357] = AMPP_FUNCTION(CB2_dffs[358], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB021_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_27_sm1|holdff at LC7_12_U2
--operation mode is normal

EB021_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[27], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[27] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27] at LC6_11_U2
--operation mode is normal

B1_acq_trigger_in_reg[27] = AMPP_FUNCTION(JE1L681Q, GLOBAL(AF1_outclock0));


--EB021L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_27_sm1|i42~184 at LC2_11_U2
--operation mode is normal

EB021L2 = AMPP_FUNCTION(CB2_dffs[358], EB021_holdff, CB2_dffs[357], B1_acq_trigger_in_reg[27]);


--EB021L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_27_sm1|i42~185 at LC8_12_U2
--operation mode is normal

EB021L3 = AMPP_FUNCTION(CB2_dffs[357], B1_acq_trigger_in_reg[27], CB2_dffs[358]);


--CB2_dffs[359] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359] at LC6_15_V2
--operation mode is normal

CB2_dffs[359] = AMPP_FUNCTION(CB2_dffs[360], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[337] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337] at LC1_8_W2
--operation mode is normal

CB2_dffs[337] = AMPP_FUNCTION(CB2_dffs[338], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[336] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336] at LC2_7_W2
--operation mode is normal

CB2_dffs[336] = AMPP_FUNCTION(CB2_dffs[337], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB311_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_20_sm1|holdff at LC1_7_W2
--operation mode is normal

EB311_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[20], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[20] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20] at LC3_2_W2
--operation mode is normal

B1_acq_trigger_in_reg[20] = AMPP_FUNCTION(JE1L902Q, GLOBAL(AF1_outclock0));


--EB311L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_20_sm1|i42~184 at LC6_7_W2
--operation mode is normal

EB311L2 = AMPP_FUNCTION(CB2_dffs[336], EB311_holdff, B1_acq_trigger_in_reg[20], CB2_dffs[337]);


--EB311L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_20_sm1|i42~185 at LC3_7_W2
--operation mode is normal

EB311L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[20], CB2_dffs[336], CB2_dffs[337]);


--CB2_dffs[338] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338] at LC5_5_U2
--operation mode is normal

CB2_dffs[338] = AMPP_FUNCTION(CB2_dffs[339], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[340] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[340] at LC7_16_U2
--operation mode is normal

CB2_dffs[340] = AMPP_FUNCTION(CB2_dffs[341], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[339] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[339] at LC1_4_U2
--operation mode is normal

CB2_dffs[339] = AMPP_FUNCTION(CB2_dffs[340], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB411_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_21_sm1|holdff at LC6_5_U2
--operation mode is normal

EB411_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[21], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[21] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21] at LC8_4_U2
--operation mode is normal

B1_acq_trigger_in_reg[21] = AMPP_FUNCTION(JE1L012Q, GLOBAL(AF1_outclock0));


--EB411L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_21_sm1|i42~184 at LC10_4_U2
--operation mode is normal

EB411L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[21], EB411_holdff, CB2_dffs[340], CB2_dffs[339]);


--EB411L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_21_sm1|i42~185 at LC6_4_U2
--operation mode is normal

EB411L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[21], CB2_dffs[340], CB2_dffs[339]);


--CB2_dffs[341] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341] at LC2_16_U2
--operation mode is normal

CB2_dffs[341] = AMPP_FUNCTION(CB2_dffs[342], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[343] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343] at LC4_16_U2
--operation mode is normal

CB2_dffs[343] = AMPP_FUNCTION(CB2_dffs[344], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[342] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342] at LC3_16_U2
--operation mode is normal

CB2_dffs[342] = AMPP_FUNCTION(CB2_dffs[343], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB511_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_22_sm1|holdff at LC5_16_U2
--operation mode is normal

EB511_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[22], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[22] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22] at LC6_1_U2
--operation mode is normal

B1_acq_trigger_in_reg[22] = AMPP_FUNCTION(JE1L112Q, GLOBAL(AF1_outclock0));


--EB511L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_22_sm1|i42~184 at LC9_16_U2
--operation mode is normal

EB511L2 = AMPP_FUNCTION(EB511_holdff, CB2_dffs[343], B1_acq_trigger_in_reg[22], CB2_dffs[342]);


--EB511L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_22_sm1|i42~185 at LC8_16_U2
--operation mode is normal

EB511L3 = AMPP_FUNCTION(CB2_dffs[343], B1_acq_trigger_in_reg[22], CB2_dffs[342]);


--CB2_dffs[344] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344] at LC6_16_U2
--operation mode is normal

CB2_dffs[344] = AMPP_FUNCTION(CB2_dffs[345], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[346] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346] at LC2_1_U2
--operation mode is normal

CB2_dffs[346] = AMPP_FUNCTION(CB2_dffs[347], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[345] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345] at LC7_1_U2
--operation mode is normal

CB2_dffs[345] = AMPP_FUNCTION(CB2_dffs[346], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB611_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_23_sm1|holdff at LC10_1_U2
--operation mode is normal

EB611_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[23], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[23] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23] at LC4_1_U2
--operation mode is normal

B1_acq_trigger_in_reg[23] = AMPP_FUNCTION(JE1L212Q, GLOBAL(AF1_outclock0));


--EB611L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_23_sm1|i42~184 at LC3_1_U2
--operation mode is normal

EB611L2 = AMPP_FUNCTION(CB2_dffs[346], CB2_dffs[345], EB611_holdff, B1_acq_trigger_in_reg[23]);


--EB611L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_23_sm1|i42~185 at LC9_1_U2
--operation mode is normal

EB611L3 = AMPP_FUNCTION(CB2_dffs[345], CB2_dffs[346], B1_acq_trigger_in_reg[23]);


--CB2_dffs[347] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347] at LC1_14_U2
--operation mode is normal

CB2_dffs[347] = AMPP_FUNCTION(CB2_dffs[348], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[325] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325] at LC1_6_Q2
--operation mode is normal

CB2_dffs[325] = AMPP_FUNCTION(CB2_dffs[326], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[324] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324] at LC4_5_Q2
--operation mode is normal

CB2_dffs[324] = AMPP_FUNCTION(CB2_dffs[325], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB901_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_16_sm1|holdff at LC10_6_Q2
--operation mode is normal

EB901_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[16], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[16] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16] at LC2_6_Q2
--operation mode is normal

B1_acq_trigger_in_reg[16] = AMPP_FUNCTION(JE1L502Q, GLOBAL(AF1_outclock0));


--EB901L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_16_sm1|i42~184 at LC6_5_Q2
--operation mode is normal

EB901L2 = AMPP_FUNCTION(EB901_holdff, B1_acq_trigger_in_reg[16], CB2_dffs[324], CB2_dffs[325]);


--EB901L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_16_sm1|i42~185 at LC7_5_Q2
--operation mode is normal

EB901L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[16], CB2_dffs[324], CB2_dffs[325]);


--CB2_dffs[326] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326] at LC5_5_Q2
--operation mode is normal

CB2_dffs[326] = AMPP_FUNCTION(CB2_dffs[327], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[328] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[328] at LC6_6_Q2
--operation mode is normal

CB2_dffs[328] = AMPP_FUNCTION(CB2_dffs[329], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[327] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327] at LC2_5_Q2
--operation mode is normal

CB2_dffs[327] = AMPP_FUNCTION(CB2_dffs[328], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB011_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_17_sm1|holdff at LC3_7_Q2
--operation mode is normal

EB011_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[17], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[17] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17] at LC5_7_Q2
--operation mode is normal

B1_acq_trigger_in_reg[17] = AMPP_FUNCTION(JE1L602Q, GLOBAL(AF1_outclock0));


--EB011L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_17_sm1|i42~184 at LC7_6_Q2
--operation mode is normal

EB011L2 = AMPP_FUNCTION(EB011_holdff, CB2_dffs[328], CB2_dffs[327], B1_acq_trigger_in_reg[17]);


--EB011L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_17_sm1|i42~185 at LC8_6_Q2
--operation mode is normal

EB011L3 = AMPP_FUNCTION(CB2_dffs[328], CB2_dffs[327], B1_acq_trigger_in_reg[17]);


--CB2_dffs[329] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329] at LC5_8_W2
--operation mode is normal

CB2_dffs[329] = AMPP_FUNCTION(CB2_dffs[330], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[331] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331] at LC10_8_W2
--operation mode is normal

CB2_dffs[331] = AMPP_FUNCTION(CB2_dffs[332], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[330] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330] at LC8_7_W2
--operation mode is normal

CB2_dffs[330] = AMPP_FUNCTION(CB2_dffs[331], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB111_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_18_sm1|holdff at LC8_8_W2
--operation mode is normal

EB111_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[18], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[18] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] at LC5_2_W2
--operation mode is normal

B1_acq_trigger_in_reg[18] = AMPP_FUNCTION(JE1L702Q, GLOBAL(AF1_outclock0));


--EB111L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_18_sm1|i42~184 at LC6_8_W2
--operation mode is normal

EB111L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[18], EB111_holdff, CB2_dffs[330], CB2_dffs[331]);


--EB111L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_18_sm1|i42~185 at LC9_8_W2
--operation mode is normal

EB111L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[18], CB2_dffs[330], CB2_dffs[331]);


--CB2_dffs[332] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332] at LC9_6_W2
--operation mode is normal

CB2_dffs[332] = AMPP_FUNCTION(CB2_dffs[333], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[334] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334] at LC1_6_W2
--operation mode is normal

CB2_dffs[334] = AMPP_FUNCTION(CB2_dffs[335], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[333] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333] at LC3_5_W2
--operation mode is normal

CB2_dffs[333] = AMPP_FUNCTION(CB2_dffs[334], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB211_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_19_sm1|holdff at LC10_5_W2
--operation mode is normal

EB211_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[19], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[19] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19] at LC5_4_W2
--operation mode is normal

B1_acq_trigger_in_reg[19] = AMPP_FUNCTION(JE1L802Q, GLOBAL(AF1_outclock0));


--EB211L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_19_sm1|i42~184 at LC8_5_W2
--operation mode is normal

EB211L2 = AMPP_FUNCTION(EB211_holdff, CB2_dffs[333], B1_acq_trigger_in_reg[19], CB2_dffs[334]);


--EB211L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_19_sm1|i42~185 at LC6_5_W2
--operation mode is normal

EB211L3 = AMPP_FUNCTION(CB2_dffs[333], B1_acq_trigger_in_reg[19], CB2_dffs[334]);


--CB2_dffs[335] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335] at LC7_6_W2
--operation mode is normal

CB2_dffs[335] = AMPP_FUNCTION(CB2_dffs[336], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[313] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313] at LC6_14_Q2
--operation mode is normal

CB2_dffs[313] = AMPP_FUNCTION(CB2_dffs[314], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[312] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312] at LC10_13_Q2
--operation mode is normal

CB2_dffs[312] = AMPP_FUNCTION(CB2_dffs[313], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB501_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_12_sm1|holdff at LC4_14_Q2
--operation mode is normal

EB501_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[12], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[12] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] at LC3_9_Q2
--operation mode is normal

B1_acq_trigger_in_reg[12] = AMPP_FUNCTION(JE1L202Q, GLOBAL(AF1_outclock0));


--EB501L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_12_sm1|i42~184 at LC8_14_Q2
--operation mode is normal

EB501L2 = AMPP_FUNCTION(CB2_dffs[312], B1_acq_trigger_in_reg[12], CB2_dffs[313], EB501_holdff);


--EB501L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_12_sm1|i42~185 at LC9_14_Q2
--operation mode is normal

EB501L3 = AMPP_FUNCTION(CB2_dffs[312], CB2_dffs[313], B1_acq_trigger_in_reg[12]);


--CB2_dffs[314] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314] at LC2_15_Q2
--operation mode is normal

CB2_dffs[314] = AMPP_FUNCTION(CB2_dffs[315], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[315] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315] at LC5_15_Q2
--operation mode is normal

CB2_dffs[315] = AMPP_FUNCTION(CB2_dffs[316], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[316] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] at LC10_15_Q2
--operation mode is normal

CB2_dffs[316] = AMPP_FUNCTION(CB2_dffs[317], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[317] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317] at LC6_15_Q2
--operation mode is normal

CB2_dffs[317] = AMPP_FUNCTION(CB2_dffs[318], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[319] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319] at LC10_4_Q2
--operation mode is normal

CB2_dffs[319] = AMPP_FUNCTION(CB2_dffs[320], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[318] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318] at LC10_3_Q2
--operation mode is normal

CB2_dffs[318] = AMPP_FUNCTION(CB2_dffs[319], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB701_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_14_sm1|holdff at LC4_4_Q2
--operation mode is normal

EB701_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[14], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[14] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14] at LC2_3_Q2
--operation mode is normal

B1_acq_trigger_in_reg[14] = AMPP_FUNCTION(JE1L302Q, GLOBAL(AF1_outclock0));


--EB701L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_14_sm1|i42~184 at LC1_3_Q2
--operation mode is normal

EB701L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[14], EB701_holdff, CB2_dffs[318], CB2_dffs[319]);


--EB701L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_14_sm1|i42~185 at LC3_4_Q2
--operation mode is normal

EB701L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[14], CB2_dffs[319], CB2_dffs[318]);


--CB2_dffs[320] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320] at LC10_11_Q2
--operation mode is normal

CB2_dffs[320] = AMPP_FUNCTION(CB2_dffs[321], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[322] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322] at LC2_11_Q2
--operation mode is normal

CB2_dffs[322] = AMPP_FUNCTION(CB2_dffs[323], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[321] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321] at LC4_11_Q2
--operation mode is normal

CB2_dffs[321] = AMPP_FUNCTION(CB2_dffs[322], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB801_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_15_sm1|holdff at LC9_11_Q2
--operation mode is normal

EB801_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[15], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[15] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15] at LC9_4_Q2
--operation mode is normal

B1_acq_trigger_in_reg[15] = AMPP_FUNCTION(JE1L402Q, GLOBAL(AF1_outclock0));


--EB801L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_15_sm1|i42~184 at LC3_11_Q2
--operation mode is normal

EB801L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[15], EB801_holdff, CB2_dffs[321], CB2_dffs[322]);


--EB801L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_15_sm1|i42~185 at LC8_11_Q2
--operation mode is normal

EB801L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[15], CB2_dffs[321], CB2_dffs[322]);


--CB2_dffs[323] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323] at LC6_4_Q2
--operation mode is normal

CB2_dffs[323] = AMPP_FUNCTION(CB2_dffs[324], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[301] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301] at LC3_8_X2
--operation mode is normal

CB2_dffs[301] = AMPP_FUNCTION(CB2_dffs[302], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[300] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300] at LC10_9_X2
--operation mode is normal

CB2_dffs[300] = AMPP_FUNCTION(CB2_dffs[301], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB101_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_8_sm1|holdff at LC2_8_X2
--operation mode is normal

EB101_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[8], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[8] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8] at LC4_8_X2
--operation mode is normal

B1_acq_trigger_in_reg[8] = AMPP_FUNCTION(JE1L891Q, GLOBAL(AF1_outclock0));


--EB101L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_8_sm1|i42~184 at LC6_8_X2
--operation mode is normal

EB101L2 = AMPP_FUNCTION(EB101_holdff, CB2_dffs[301], B1_acq_trigger_in_reg[8], CB2_dffs[300]);


--EB101L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_8_sm1|i42~185 at LC5_8_X2
--operation mode is normal

EB101L3 = AMPP_FUNCTION(CB2_dffs[301], B1_acq_trigger_in_reg[8], CB2_dffs[300]);


--CB2_dffs[302] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302] at LC5_5_R2
--operation mode is normal

CB2_dffs[302] = AMPP_FUNCTION(CB2_dffs[303], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[304] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304] at LC7_4_R2
--operation mode is normal

CB2_dffs[304] = AMPP_FUNCTION(CB2_dffs[305], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[303] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] at LC9_5_R2
--operation mode is normal

CB2_dffs[303] = AMPP_FUNCTION(CB2_dffs[304], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB201_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_9_sm1|holdff at LC2_5_R2
--operation mode is normal

EB201_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[9], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[9] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9] at LC4_5_R2
--operation mode is normal

B1_acq_trigger_in_reg[9] = AMPP_FUNCTION(JE1L991Q, GLOBAL(AF1_outclock0));


--EB201L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_9_sm1|i42~184 at LC8_5_R2
--operation mode is normal

EB201L2 = AMPP_FUNCTION(CB2_dffs[304], CB2_dffs[303], EB201_holdff, B1_acq_trigger_in_reg[9]);


--EB201L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_9_sm1|i42~185 at LC3_5_R2
--operation mode is normal

EB201L3 = AMPP_FUNCTION(CB2_dffs[303], CB2_dffs[304], B1_acq_trigger_in_reg[9]);


--CB2_dffs[305] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305] at LC10_4_R2
--operation mode is normal

CB2_dffs[305] = AMPP_FUNCTION(CB2_dffs[306], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[307] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307] at LC3_13_R2
--operation mode is normal

CB2_dffs[307] = AMPP_FUNCTION(CB2_dffs[308], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[306] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306] at LC7_12_R2
--operation mode is normal

CB2_dffs[306] = AMPP_FUNCTION(CB2_dffs[307], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB301_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_10_sm1|holdff at LC6_13_R2
--operation mode is normal

EB301_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[10], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[10] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] at LC3_3_R2
--operation mode is normal

B1_acq_trigger_in_reg[10] = AMPP_FUNCTION(JE1L002Q, GLOBAL(AF1_outclock0));


--EB301L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_10_sm1|i42~184 at LC2_13_R2
--operation mode is normal

EB301L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[10], EB301_holdff, CB2_dffs[306], CB2_dffs[307]);


--EB301L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_10_sm1|i42~185 at LC9_13_R2
--operation mode is normal

EB301L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[10], CB2_dffs[306], CB2_dffs[307]);


--CB2_dffs[308] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308] at LC7_13_R2
--operation mode is normal

CB2_dffs[308] = AMPP_FUNCTION(CB2_dffs[309], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[310] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310] at LC3_12_R2
--operation mode is normal

CB2_dffs[310] = AMPP_FUNCTION(CB2_dffs[311], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[309] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309] at LC10_12_R2
--operation mode is normal

CB2_dffs[309] = AMPP_FUNCTION(CB2_dffs[310], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB401_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_11_sm1|holdff at LC4_11_R2
--operation mode is normal

EB401_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[11], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[11] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] at LC3_10_R2
--operation mode is normal

B1_acq_trigger_in_reg[11] = AMPP_FUNCTION(JE1L102Q, GLOBAL(AF1_outclock0));


--EB401L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_11_sm1|i42~184 at LC9_11_R2
--operation mode is normal

EB401L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[11], CB2_dffs[310], EB401_holdff, CB2_dffs[309]);


--EB401L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_11_sm1|i42~185 at LC7_11_R2
--operation mode is normal

EB401L3 = AMPP_FUNCTION(CB2_dffs[310], B1_acq_trigger_in_reg[11], CB2_dffs[309]);


--CB2_dffs[311] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311] at LC6_11_R2
--operation mode is normal

CB2_dffs[311] = AMPP_FUNCTION(CB2_dffs[312], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB79_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_4_sm1|regoutff at LC5_15_X2
--operation mode is normal

EB79_regoutff = AMPP_FUNCTION(EB79L3, CB2_dffs[290], EB79L2, GLOBAL(AF1_outclock0));


--EB89_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_5_sm1|regoutff at LC3_13_X2
--operation mode is normal

EB89_regoutff = AMPP_FUNCTION(EB89L2, EB89L3, CB2_dffs[293], GLOBAL(AF1_outclock0));


--EB99_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_6_sm1|regoutff at LC7_3_X2
--operation mode is normal

EB99_regoutff = AMPP_FUNCTION(EB99L3, CB2_dffs[296], EB99L2, GLOBAL(AF1_outclock0));


--EB001_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_7_sm1|regoutff at LC10_10_X2
--operation mode is normal

EB001_regoutff = AMPP_FUNCTION(EB001L2, CB2_dffs[299], EB001L3, GLOBAL(AF1_outclock0));


--DB2L21 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1668 at LC6_7_X2
--operation mode is normal

DB2L21 = AMPP_FUNCTION(EB99_regoutff, EB89_regoutff, EB79_regoutff, EB001_regoutff);


--EB39_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_0_sm1|regoutff at LC9_12_X2
--operation mode is normal

EB39_regoutff = AMPP_FUNCTION(EB39L2, EB39L3, CB2_dffs[278], GLOBAL(AF1_outclock0));


--EB49_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_1_sm1|regoutff at LC9_1_X2
--operation mode is normal

EB49_regoutff = AMPP_FUNCTION(EB49L2, CB2_dffs[281], EB49L3, GLOBAL(AF1_outclock0));


--EB59_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_2_sm1|regoutff at LC3_7_X2
--operation mode is normal

EB59_regoutff = AMPP_FUNCTION(CB2_dffs[283], CB2_dffs[284], CB2_dffs[282], GLOBAL(AF1_outclock0));


--EB69_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_3_sm1|regoutff at LC6_6_X2
--operation mode is normal

EB69_regoutff = AMPP_FUNCTION(EB69L2, EB69L3, CB2_dffs[287], GLOBAL(AF1_outclock0));


--DB2L62 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i649~1683 at LC7_7_X2
--operation mode is normal

DB2L62 = AMPP_FUNCTION(EB49_regoutff, EB39_regoutff, EB69_regoutff, EB59_regoutff, DB2L21);


--EB98_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_88_sm1|regoutff at LC5_14_J1
--operation mode is normal

EB98_regoutff = AMPP_FUNCTION(CB2_dffs[266], EB98L2, EB98L1, GLOBAL(AF1_outclock0));


--EB09_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_89_sm1|regoutff at LC6_2_J1
--operation mode is normal

EB09_regoutff = AMPP_FUNCTION(EB09L1, EB09L2, CB2_dffs[269], GLOBAL(AF1_outclock0));


--EB19_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_90_sm1|regoutff at LC4_10_J1
--operation mode is normal

EB19_regoutff = AMPP_FUNCTION(EB19L2, CB2_dffs[272], EB19L1, GLOBAL(AF1_outclock0));


--EB29_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_91_sm1|regoutff at LC3_11_J1
--operation mode is normal

EB29_regoutff = AMPP_FUNCTION(CB2_dffs[275], EB29L1, EB29L2, GLOBAL(AF1_outclock0));


--DB1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1651 at LC5_11_J1
--operation mode is normal

DB1L4 = AMPP_FUNCTION(EB09_regoutff, EB98_regoutff, EB19_regoutff, EB29_regoutff);


--EB58_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_84_sm1|regoutff at LC6_10_J2
--operation mode is normal

EB58_regoutff = AMPP_FUNCTION(CB2_dffs[254], EB58L1, EB58L2, GLOBAL(AF1_outclock0));


--EB68_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_85_sm1|regoutff at LC6_12_J1
--operation mode is normal

EB68_regoutff = AMPP_FUNCTION(EB68L1, EB68L2, CB2_dffs[257], GLOBAL(AF1_outclock0));


--EB78_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_86_sm1|regoutff at LC9_12_J1
--operation mode is normal

EB78_regoutff = AMPP_FUNCTION(EB78L1, CB2_dffs[260], EB78L2, GLOBAL(AF1_outclock0));


--EB88_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_87_sm1|regoutff at LC7_8_J1
--operation mode is normal

EB88_regoutff = AMPP_FUNCTION(CB2_dffs[263], EB88L1, EB88L2, GLOBAL(AF1_outclock0));


--DB1L71 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1674 at LC6_11_J1
--operation mode is normal

DB1L71 = AMPP_FUNCTION(EB88_regoutff, EB68_regoutff, EB58_regoutff, EB78_regoutff, DB1L4);


--EB18_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_80_sm1|regoutff at LC6_2_Y2
--operation mode is normal

EB18_regoutff = AMPP_FUNCTION(EB18L2, EB18L1, CB2_dffs[242], GLOBAL(AF1_outclock0));


--EB28_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_81_sm1|regoutff at LC3_4_Y2
--operation mode is normal

EB28_regoutff = AMPP_FUNCTION(EB28L2, CB2_dffs[245], EB28L1, GLOBAL(AF1_outclock0));


--EB38_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_82_sm1|regoutff at LC2_2_Y2
--operation mode is normal

EB38_regoutff = AMPP_FUNCTION(CB2_dffs[248], EB38L2, EB38L1, GLOBAL(AF1_outclock0));


--EB48_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_83_sm1|regoutff at LC10_15_Y2
--operation mode is normal

EB48_regoutff = AMPP_FUNCTION(CB2_dffs[251], EB48L2, EB48L1, GLOBAL(AF1_outclock0));


--DB1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1653 at LC2_3_Y2
--operation mode is normal

DB1L5 = AMPP_FUNCTION(EB38_regoutff, EB48_regoutff, EB18_regoutff, EB28_regoutff);


--EB77_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_76_sm1|regoutff at LC10_15_Y1
--operation mode is normal

EB77_regoutff = AMPP_FUNCTION(EB77L2, CB2_dffs[230], EB77L1, GLOBAL(AF1_outclock0));


--EB87_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_77_sm1|regoutff at LC6_3_Y1
--operation mode is normal

EB87_regoutff = AMPP_FUNCTION(EB87L2, EB87L1, CB2_dffs[233], GLOBAL(AF1_outclock0));


--EB97_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_78_sm1|regoutff at LC10_10_Y2
--operation mode is normal

EB97_regoutff = AMPP_FUNCTION(CB2_dffs[236], EB97L2, EB97L1, GLOBAL(AF1_outclock0));


--EB08_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_79_sm1|regoutff at LC3_9_Y2
--operation mode is normal

EB08_regoutff = AMPP_FUNCTION(CB2_dffs[239], CB2_dffs[237], CB2_dffs[238], GLOBAL(AF1_outclock0));


--DB1L81 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1675 at LC3_3_Y2
--operation mode is normal

DB1L81 = AMPP_FUNCTION(EB97_regoutff, EB77_regoutff, EB87_regoutff, EB08_regoutff, DB1L5);


--EB37_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_72_sm1|regoutff at LC5_3_T1
--operation mode is normal

EB37_regoutff = AMPP_FUNCTION(EB37L2, EB37L1, CB2_dffs[218], GLOBAL(AF1_outclock0));


--EB47_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_73_sm1|regoutff at LC6_5_T1
--operation mode is normal

EB47_regoutff = AMPP_FUNCTION(CB2_dffs[221], EB47L1, EB47L2, GLOBAL(AF1_outclock0));


--EB57_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_74_sm1|regoutff at LC10_4_U1
--operation mode is normal

EB57_regoutff = AMPP_FUNCTION(CB2_dffs[224], EB57L2, EB57L1, GLOBAL(AF1_outclock0));


--EB67_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_75_sm1|regoutff at LC1_15_Y1
--operation mode is normal

EB67_regoutff = AMPP_FUNCTION(EB67L2, EB67L1, CB2_dffs[227], GLOBAL(AF1_outclock0));


--DB1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1655 at LC4_2_T1
--operation mode is normal

DB1L6 = AMPP_FUNCTION(EB47_regoutff, EB67_regoutff, EB57_regoutff, EB37_regoutff);


--EB96_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_68_sm1|regoutff at LC9_12_T1
--operation mode is normal

EB96_regoutff = AMPP_FUNCTION(EB96L2, CB2_dffs[206], EB96L1, GLOBAL(AF1_outclock0));


--EB07_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_69_sm1|regoutff at LC2_13_T1
--operation mode is normal

EB07_regoutff = AMPP_FUNCTION(EB07L1, CB2_dffs[209], EB07L2, GLOBAL(AF1_outclock0));


--EB17_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_70_sm1|regoutff at LC9_8_T1
--operation mode is normal

EB17_regoutff = AMPP_FUNCTION(CB2_dffs[212], EB17L1, EB17L2, GLOBAL(AF1_outclock0));


--EB27_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_71_sm1|regoutff at LC6_3_T1
--operation mode is normal

EB27_regoutff = AMPP_FUNCTION(CB2_dffs[215], EB27L1, EB27L2, GLOBAL(AF1_outclock0));


--DB1L91 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1676 at LC5_2_T1
--operation mode is normal

DB1L91 = AMPP_FUNCTION(EB17_regoutff, EB96_regoutff, EB07_regoutff, EB27_regoutff, DB1L6);


--EB56_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_64_sm1|regoutff at LC5_2_H4
--operation mode is normal

EB56_regoutff = AMPP_FUNCTION(EB56L2, CB2_dffs[194], EB56L1, GLOBAL(AF1_outclock0));


--EB66_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_65_sm1|regoutff at LC2_11_H4
--operation mode is normal

EB66_regoutff = AMPP_FUNCTION(CB2_dffs[197], EB66L2, EB66L1, GLOBAL(AF1_outclock0));


--EB76_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_66_sm1|regoutff at LC5_1_H4
--operation mode is normal

EB76_regoutff = AMPP_FUNCTION(CB2_dffs[200], EB76L1, EB76L2, GLOBAL(AF1_outclock0));


--EB86_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_67_sm1|regoutff at LC5_14_H4
--operation mode is normal

EB86_regoutff = AMPP_FUNCTION(EB86L2, CB2_dffs[203], EB86L1, GLOBAL(AF1_outclock0));


--DB1L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1657 at LC3_9_H4
--operation mode is normal

DB1L7 = AMPP_FUNCTION(EB76_regoutff, EB66_regoutff, EB56_regoutff, EB86_regoutff);


--EB16_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_60_sm1|regoutff at LC4_10_H4
--operation mode is normal

EB16_regoutff = AMPP_FUNCTION(EB16L1, CB2_dffs[182], EB16L2, GLOBAL(AF1_outclock0));


--EB26_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_61_sm1|regoutff at LC1_8_H4
--operation mode is normal

EB26_regoutff = AMPP_FUNCTION(EB26L2, CB2_dffs[185], EB26L1, GLOBAL(AF1_outclock0));


--EB36_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_62_sm1|regoutff at LC8_9_H4
--operation mode is normal

EB36_regoutff = AMPP_FUNCTION(EB36L2, EB36L1, CB2_dffs[188], GLOBAL(AF1_outclock0));


--EB46_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_63_sm1|regoutff at LC6_4_H4
--operation mode is normal

EB46_regoutff = AMPP_FUNCTION(EB46L1, CB2_dffs[191], EB46L2, GLOBAL(AF1_outclock0));


--DB1L02 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1677 at LC4_9_H4
--operation mode is normal

DB1L02 = AMPP_FUNCTION(EB46_regoutff, EB36_regoutff, EB26_regoutff, EB16_regoutff, DB1L7);


--EB75_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_56_sm1|regoutff at LC6_5_C2
--operation mode is normal

EB75_regoutff = AMPP_FUNCTION(CB2_dffs[170], EB75L2, EB75L1, GLOBAL(AF1_outclock0));


--EB85_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_57_sm1|regoutff at LC3_7_C2
--operation mode is normal

EB85_regoutff = AMPP_FUNCTION(CB2_dffs[173], EB85L2, EB85L1, GLOBAL(AF1_outclock0));


--EB95_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_58_sm1|regoutff at LC7_14_C2
--operation mode is normal

EB95_regoutff = AMPP_FUNCTION(EB95L2, CB2_dffs[176], EB95L1, GLOBAL(AF1_outclock0));


--EB06_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_59_sm1|regoutff at LC7_11_C2
--operation mode is normal

EB06_regoutff = AMPP_FUNCTION(EB06L2, EB06L1, CB2_dffs[179], GLOBAL(AF1_outclock0));


--DB1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1659 at LC3_8_C2
--operation mode is normal

DB1L8 = AMPP_FUNCTION(EB75_regoutff, EB06_regoutff, EB85_regoutff, EB95_regoutff);


--EB35_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_52_sm1|regoutff at LC3_9_C2
--operation mode is normal

EB35_regoutff = AMPP_FUNCTION(EB35L2, CB2_dffs[158], EB35L1, GLOBAL(AF1_outclock0));


--EB45_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_53_sm1|regoutff at LC7_7_C2
--operation mode is normal

EB45_regoutff = AMPP_FUNCTION(CB2_dffs[161], EB45L2, EB45L1, GLOBAL(AF1_outclock0));


--EB55_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_54_sm1|regoutff at LC6_13_C2
--operation mode is normal

EB55_regoutff = AMPP_FUNCTION(CB2_dffs[164], EB55L1, EB55L2, GLOBAL(AF1_outclock0));


--EB65_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_55_sm1|regoutff at LC2_3_C2
--operation mode is normal

EB65_regoutff = AMPP_FUNCTION(EB65L2, EB65L1, CB2_dffs[167], GLOBAL(AF1_outclock0));


--DB1L12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1678 at LC4_8_C2
--operation mode is normal

DB1L12 = AMPP_FUNCTION(EB65_regoutff, EB55_regoutff, EB45_regoutff, EB35_regoutff, DB1L8);


--EB94_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_48_sm1|regoutff at LC2_9_L2
--operation mode is normal

EB94_regoutff = AMPP_FUNCTION(EB94L2, CB2_dffs[146], EB94L1, GLOBAL(AF1_outclock0));


--EB05_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_49_sm1|regoutff at LC9_7_L2
--operation mode is normal

EB05_regoutff = AMPP_FUNCTION(EB05L1, CB2_dffs[149], EB05L2, GLOBAL(AF1_outclock0));


--EB15_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_50_sm1|regoutff at LC8_6_L2
--operation mode is normal

EB15_regoutff = AMPP_FUNCTION(EB15L2, CB2_dffs[152], EB15L1, GLOBAL(AF1_outclock0));


--EB25_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_51_sm1|regoutff at LC3_3_L2
--operation mode is normal

EB25_regoutff = AMPP_FUNCTION(CB2_dffs[155], EB25L2, EB25L1, GLOBAL(AF1_outclock0));


--DB1L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1661 at LC1_3_L2
--operation mode is normal

DB1L9 = AMPP_FUNCTION(EB15_regoutff, EB05_regoutff, EB94_regoutff, EB25_regoutff);


--EB54_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_44_sm1|regoutff at LC6_13_L2
--operation mode is normal

EB54_regoutff = AMPP_FUNCTION(EB54L2, EB54L1, CB2_dffs[134], GLOBAL(AF1_outclock0));


--EB64_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_45_sm1|regoutff at LC6_15_L2
--operation mode is normal

EB64_regoutff = AMPP_FUNCTION(EB64L1, EB64L2, CB2_dffs[137], GLOBAL(AF1_outclock0));


--EB74_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_46_sm1|regoutff at LC3_1_L1
--operation mode is normal

EB74_regoutff = AMPP_FUNCTION(CB2_dffs[140], EB74L2, EB74L1, GLOBAL(AF1_outclock0));


--EB84_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_47_sm1|regoutff at LC5_13_L1
--operation mode is normal

EB84_regoutff = AMPP_FUNCTION(EB84L1, EB84L2, CB2_dffs[143], GLOBAL(AF1_outclock0));


--DB1L22 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1679 at LC2_3_L2
--operation mode is normal

DB1L22 = AMPP_FUNCTION(EB64_regoutff, EB84_regoutff, EB74_regoutff, EB54_regoutff, DB1L9);


--EB14_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_40_sm1|regoutff at LC7_12_N2
--operation mode is normal

EB14_regoutff = AMPP_FUNCTION(EB14L2, CB2_dffs[122], EB14L1, GLOBAL(AF1_outclock0));


--EB24_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_41_sm1|regoutff at LC6_7_N2
--operation mode is normal

EB24_regoutff = AMPP_FUNCTION(EB24L2, EB24L1, CB2_dffs[125], GLOBAL(AF1_outclock0));


--EB34_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_42_sm1|regoutff at LC10_1_N2
--operation mode is normal

EB34_regoutff = AMPP_FUNCTION(CB2_dffs[128], EB34L2, EB34L1, GLOBAL(AF1_outclock0));


--EB44_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_43_sm1|regoutff at LC3_6_N2
--operation mode is normal

EB44_regoutff = AMPP_FUNCTION(EB44L2, CB2_dffs[131], EB44L1, GLOBAL(AF1_outclock0));


--DB1L01 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1663 at LC7_6_N2
--operation mode is normal

DB1L01 = AMPP_FUNCTION(EB34_regoutff, EB24_regoutff, EB14_regoutff, EB44_regoutff);


--EB73_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_36_sm1|regoutff at LC8_7_T2
--operation mode is normal

EB73_regoutff = AMPP_FUNCTION(EB73L1, EB73L2, CB2_dffs[110], GLOBAL(AF1_outclock0));


--EB83_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_37_sm1|regoutff at LC6_9_N2
--operation mode is normal

EB83_regoutff = AMPP_FUNCTION(EB83L2, CB2_dffs[113], EB83L1, GLOBAL(AF1_outclock0));


--EB93_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_38_sm1|regoutff at LC6_5_N2
--operation mode is normal

EB93_regoutff = AMPP_FUNCTION(CB2_dffs[116], EB93L1, EB93L2, GLOBAL(AF1_outclock0));


--EB04_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_39_sm1|regoutff at LC8_3_N2
--operation mode is normal

EB04_regoutff = AMPP_FUNCTION(CB2_dffs[119], EB04L2, EB04L1, GLOBAL(AF1_outclock0));


--DB1L32 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1680 at LC8_6_N2
--operation mode is normal

DB1L32 = AMPP_FUNCTION(EB83_regoutff, EB73_regoutff, EB93_regoutff, EB04_regoutff, DB1L01);


--EB33_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_32_sm1|regoutff at LC6_1_T2
--operation mode is normal

EB33_regoutff = AMPP_FUNCTION(EB33L1, EB33L2, CB2_dffs[98], GLOBAL(AF1_outclock0));


--EB43_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_33_sm1|regoutff at LC10_3_T2
--operation mode is normal

EB43_regoutff = AMPP_FUNCTION(EB43L2, CB2_dffs[101], EB43L1, GLOBAL(AF1_outclock0));


--EB53_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_34_sm1|regoutff at LC4_7_T2
--operation mode is normal

EB53_regoutff = AMPP_FUNCTION(CB2_dffs[104], EB53L2, EB53L1, GLOBAL(AF1_outclock0));


--EB63_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_35_sm1|regoutff at LC5_7_T2
--operation mode is normal

EB63_regoutff = AMPP_FUNCTION(EB63L2, EB63L1, CB2_dffs[107], GLOBAL(AF1_outclock0));


--DB1L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1665 at LC5_6_T2
--operation mode is normal

DB1L11 = AMPP_FUNCTION(EB43_regoutff, EB63_regoutff, EB33_regoutff, EB53_regoutff);


--EB92_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_28_sm1|regoutff at LC9_15_V2
--operation mode is normal

EB92_regoutff = AMPP_FUNCTION(EB92L2, CB2_dffs[86], EB92L1, GLOBAL(AF1_outclock0));


--EB03_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_29_sm1|regoutff at LC5_5_V2
--operation mode is normal

EB03_regoutff = AMPP_FUNCTION(EB03L2, CB2_dffs[89], EB03L1, GLOBAL(AF1_outclock0));


--EB13_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_30_sm1|regoutff at LC9_11_T2
--operation mode is normal

EB13_regoutff = AMPP_FUNCTION(EB13L2, EB13L1, CB2_dffs[92], GLOBAL(AF1_outclock0));


--EB23_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_31_sm1|regoutff at LC8_6_T2
--operation mode is normal

EB23_regoutff = AMPP_FUNCTION(EB23L1, EB23L2, CB2_dffs[95], GLOBAL(AF1_outclock0));


--DB1L42 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1681 at LC6_6_T2
--operation mode is normal

DB1L42 = AMPP_FUNCTION(EB03_regoutff, EB13_regoutff, EB92_regoutff, EB23_regoutff, DB1L11);


--CB2_dffs[73] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] at LC5_13_U2
--operation mode is normal

CB2_dffs[73] = AMPP_FUNCTION(CB2_dffs[74], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[72] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] at LC3_13_U2
--operation mode is normal

CB2_dffs[72] = AMPP_FUNCTION(CB2_dffs[73], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB52L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_24_sm1|i42~158 at LC3_12_U2
--operation mode is normal

EB52L1 = AMPP_FUNCTION(CB2_dffs[73], EB711_holdff, B1_acq_trigger_in_reg[24], CB2_dffs[72]);


--EB52L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_24_sm1|i42~159 at LC9_12_U2
--operation mode is normal

EB52L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[24], CB2_dffs[73], CB2_dffs[72]);


--CB2_dffs[74] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] at LC9_13_U2
--operation mode is normal

CB2_dffs[74] = AMPP_FUNCTION(CB2_dffs[75], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[76] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] at LC9_14_U2
--operation mode is normal

CB2_dffs[76] = AMPP_FUNCTION(CB2_dffs[77], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[75] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] at LC8_13_U2
--operation mode is normal

CB2_dffs[75] = AMPP_FUNCTION(CB2_dffs[76], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB62L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_25_sm1|i42~158 at LC3_14_U2
--operation mode is normal

EB62L1 = AMPP_FUNCTION(CB2_dffs[75], B1_acq_trigger_in_reg[25], CB2_dffs[76], EB811_holdff);


--EB62L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_25_sm1|i42~159 at LC6_14_U2
--operation mode is normal

EB62L2 = AMPP_FUNCTION(CB2_dffs[75], CB2_dffs[76], B1_acq_trigger_in_reg[25]);


--CB2_dffs[77] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] at LC6_6_U2
--operation mode is normal

CB2_dffs[77] = AMPP_FUNCTION(CB2_dffs[78], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[79] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] at LC10_6_U2
--operation mode is normal

CB2_dffs[79] = AMPP_FUNCTION(CB2_dffs[80], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[78] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] at LC3_5_U2
--operation mode is normal

CB2_dffs[78] = AMPP_FUNCTION(CB2_dffs[79], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB72L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_26_sm1|i42~158 at LC3_6_U2
--operation mode is normal

EB72L1 = AMPP_FUNCTION(CB2_dffs[78], B1_acq_trigger_in_reg[26], CB2_dffs[79], EB911_holdff);


--EB72L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_26_sm1|i42~159 at LC9_6_U2
--operation mode is normal

EB72L2 = AMPP_FUNCTION(CB2_dffs[78], CB2_dffs[79], B1_acq_trigger_in_reg[26]);


--CB2_dffs[80] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] at LC9_10_U2
--operation mode is normal

CB2_dffs[80] = AMPP_FUNCTION(CB2_dffs[81], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[82] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] at LC3_10_U2
--operation mode is normal

CB2_dffs[82] = AMPP_FUNCTION(CB2_dffs[83], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[81] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] at LC5_11_U2
--operation mode is normal

CB2_dffs[81] = AMPP_FUNCTION(CB2_dffs[82], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB82L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_27_sm1|i42~158 at LC10_11_U2
--operation mode is normal

EB82L1 = AMPP_FUNCTION(CB2_dffs[81], EB021_holdff, CB2_dffs[82], B1_acq_trigger_in_reg[27]);


--EB82L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_27_sm1|i42~159 at LC7_10_U2
--operation mode is normal

EB82L2 = AMPP_FUNCTION(CB2_dffs[81], B1_acq_trigger_in_reg[27], CB2_dffs[82]);


--CB2_dffs[83] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] at LC6_10_U2
--operation mode is normal

CB2_dffs[83] = AMPP_FUNCTION(CB2_dffs[84], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[61] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] at LC8_6_W2
--operation mode is normal

CB2_dffs[61] = AMPP_FUNCTION(CB2_dffs[62], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[60] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] at LC9_7_W2
--operation mode is normal

CB2_dffs[60] = AMPP_FUNCTION(CB2_dffs[61], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB12L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_20_sm1|i42~158 at LC10_6_W2
--operation mode is normal

EB12L1 = AMPP_FUNCTION(CB2_dffs[61], B1_acq_trigger_in_reg[20], EB311_holdff, CB2_dffs[60]);


--EB12L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_20_sm1|i42~159 at LC4_6_W2
--operation mode is normal

EB12L2 = AMPP_FUNCTION(CB2_dffs[60], CB2_dffs[61], B1_acq_trigger_in_reg[20]);


--CB2_dffs[62] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] at LC5_6_W2
--operation mode is normal

CB2_dffs[62] = AMPP_FUNCTION(CB2_dffs[63], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[64] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] at LC2_4_U2
--operation mode is normal

CB2_dffs[64] = AMPP_FUNCTION(CB2_dffs[65], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[63] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] at LC9_5_U2
--operation mode is normal

CB2_dffs[63] = AMPP_FUNCTION(CB2_dffs[64], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB22L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_21_sm1|i42~158 at LC9_4_U2
--operation mode is normal

EB22L1 = AMPP_FUNCTION(CB2_dffs[63], EB411_holdff, B1_acq_trigger_in_reg[21], CB2_dffs[64]);


--EB22L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_21_sm1|i42~159 at LC3_4_U2
--operation mode is normal

EB22L2 = AMPP_FUNCTION(CB2_dffs[63], B1_acq_trigger_in_reg[21], CB2_dffs[64]);


--CB2_dffs[65] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] at LC4_4_U2
--operation mode is normal

CB2_dffs[65] = AMPP_FUNCTION(CB2_dffs[66], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[67] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] at LC5_2_U2
--operation mode is normal

CB2_dffs[67] = AMPP_FUNCTION(CB2_dffs[68], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[66] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] at LC10_13_U2
--operation mode is normal

CB2_dffs[66] = AMPP_FUNCTION(CB2_dffs[67], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB32L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_22_sm1|i42~158 at LC10_2_U2
--operation mode is normal

EB32L1 = AMPP_FUNCTION(EB511_holdff, CB2_dffs[66], B1_acq_trigger_in_reg[22], CB2_dffs[67]);


--EB32L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_22_sm1|i42~159 at LC8_2_U2
--operation mode is normal

EB32L2 = AMPP_FUNCTION(CB2_dffs[66], B1_acq_trigger_in_reg[22], CB2_dffs[67]);


--CB2_dffs[68] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] at LC4_2_U2
--operation mode is normal

CB2_dffs[68] = AMPP_FUNCTION(CB2_dffs[69], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[70] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] at LC6_2_U2
--operation mode is normal

CB2_dffs[70] = AMPP_FUNCTION(CB2_dffs[71], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[69] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] at LC2_2_U2
--operation mode is normal

CB2_dffs[69] = AMPP_FUNCTION(CB2_dffs[70], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB42L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_23_sm1|i42~158 at LC8_1_U2
--operation mode is normal

EB42L1 = AMPP_FUNCTION(CB2_dffs[69], CB2_dffs[70], EB611_holdff, B1_acq_trigger_in_reg[23]);


--EB42L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_23_sm1|i42~159 at LC3_2_U2
--operation mode is normal

EB42L2 = AMPP_FUNCTION(CB2_dffs[70], B1_acq_trigger_in_reg[23], CB2_dffs[69]);


--CB2_dffs[71] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] at LC6_13_U2
--operation mode is normal

CB2_dffs[71] = AMPP_FUNCTION(CB2_dffs[72], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[49] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] at LC9_12_Q2
--operation mode is normal

CB2_dffs[49] = AMPP_FUNCTION(CB2_dffs[50], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[48] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] at LC6_13_Q2
--operation mode is normal

CB2_dffs[48] = AMPP_FUNCTION(CB2_dffs[49], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB71L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_16_sm1|i42~158 at LC3_13_Q2
--operation mode is normal

EB71L1 = AMPP_FUNCTION(CB2_dffs[49], B1_acq_trigger_in_reg[16], CB2_dffs[48], EB901_holdff);


--EB71L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_16_sm1|i42~159 at LC7_13_Q2
--operation mode is normal

EB71L2 = AMPP_FUNCTION(CB2_dffs[49], CB2_dffs[48], B1_acq_trigger_in_reg[16]);


--CB2_dffs[50] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] at LC4_13_Q2
--operation mode is normal

CB2_dffs[50] = AMPP_FUNCTION(CB2_dffs[51], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[52] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] at LC8_12_Q2
--operation mode is normal

CB2_dffs[52] = AMPP_FUNCTION(CB2_dffs[53], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[51] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] at LC2_12_Q2
--operation mode is normal

CB2_dffs[51] = AMPP_FUNCTION(CB2_dffs[52], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB81L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_17_sm1|i42~158 at LC4_6_Q2
--operation mode is normal

EB81L1 = AMPP_FUNCTION(EB011_holdff, CB2_dffs[51], CB2_dffs[52], B1_acq_trigger_in_reg[17]);


--EB81L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_17_sm1|i42~159 at LC5_6_Q2
--operation mode is normal

EB81L2 = AMPP_FUNCTION(CB2_dffs[51], CB2_dffs[52], B1_acq_trigger_in_reg[17]);


--CB2_dffs[53] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] at LC5_11_Q2
--operation mode is normal

CB2_dffs[53] = AMPP_FUNCTION(CB2_dffs[54], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[55] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] at LC5_7_W2
--operation mode is normal

CB2_dffs[55] = AMPP_FUNCTION(CB2_dffs[56], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[54] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] at LC3_8_W2
--operation mode is normal

CB2_dffs[54] = AMPP_FUNCTION(CB2_dffs[55], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB91L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_18_sm1|i42~158 at LC7_8_W2
--operation mode is normal

EB91L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[18], CB2_dffs[54], CB2_dffs[55], EB111_holdff);


--EB91L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_18_sm1|i42~159 at LC4_8_W2
--operation mode is normal

EB91L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[18], CB2_dffs[55], CB2_dffs[54]);


--CB2_dffs[56] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] at LC6_6_W2
--operation mode is normal

CB2_dffs[56] = AMPP_FUNCTION(CB2_dffs[57], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[58] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] at LC2_6_W2
--operation mode is normal

CB2_dffs[58] = AMPP_FUNCTION(CB2_dffs[59], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[57] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] at LC9_5_W2
--operation mode is normal

CB2_dffs[57] = AMPP_FUNCTION(CB2_dffs[58], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB02L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_19_sm1|i42~158 at LC1_5_W2
--operation mode is normal

EB02L1 = AMPP_FUNCTION(EB211_holdff, CB2_dffs[58], B1_acq_trigger_in_reg[19], CB2_dffs[57]);


--EB02L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_19_sm1|i42~159 at LC5_5_W2
--operation mode is normal

EB02L2 = AMPP_FUNCTION(CB2_dffs[58], B1_acq_trigger_in_reg[19], CB2_dffs[57]);


--CB2_dffs[59] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] at LC4_7_W2
--operation mode is normal

CB2_dffs[59] = AMPP_FUNCTION(CB2_dffs[60], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[37] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] at LC3_15_Q2
--operation mode is normal

CB2_dffs[37] = AMPP_FUNCTION(CB2_dffs[38], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[36] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] at LC8_15_Q2
--operation mode is normal

CB2_dffs[36] = AMPP_FUNCTION(CB2_dffs[37], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB31L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_12_sm1|i42~158 at LC10_14_Q2
--operation mode is normal

EB31L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[12], EB501_holdff, CB2_dffs[37], CB2_dffs[36]);


--EB31L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_12_sm1|i42~159 at LC3_14_Q2
--operation mode is normal

EB31L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[12], CB2_dffs[37], CB2_dffs[36]);


--CB2_dffs[38] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] at LC7_14_Q2
--operation mode is normal

CB2_dffs[38] = AMPP_FUNCTION(CB2_dffs[39], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[39] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] at LC5_3_Q2
--operation mode is normal

CB2_dffs[39] = AMPP_FUNCTION(CB2_dffs[40], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[40] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] at LC7_3_Q2
--operation mode is normal

CB2_dffs[40] = AMPP_FUNCTION(CB2_dffs[41], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[41] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] at LC8_4_Q2
--operation mode is normal

CB2_dffs[41] = AMPP_FUNCTION(CB2_dffs[42], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[43] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] at LC9_3_Q2
--operation mode is normal

CB2_dffs[43] = AMPP_FUNCTION(CB2_dffs[44], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[42] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] at LC5_4_Q2
--operation mode is normal

CB2_dffs[42] = AMPP_FUNCTION(CB2_dffs[43], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB51L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_14_sm1|i42~158 at LC4_3_Q2
--operation mode is normal

EB51L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[14], EB701_holdff, CB2_dffs[43], CB2_dffs[42]);


--EB51L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_14_sm1|i42~159 at LC3_3_Q2
--operation mode is normal

EB51L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[14], CB2_dffs[43], CB2_dffs[42]);


--CB2_dffs[44] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] at LC6_12_Q2
--operation mode is normal

CB2_dffs[44] = AMPP_FUNCTION(CB2_dffs[45], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[46] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] at LC5_12_Q2
--operation mode is normal

CB2_dffs[46] = AMPP_FUNCTION(CB2_dffs[47], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[45] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] at LC3_12_Q2
--operation mode is normal

CB2_dffs[45] = AMPP_FUNCTION(CB2_dffs[46], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB61L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_15_sm1|i42~158 at LC7_12_Q2
--operation mode is normal

EB61L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[15], CB2_dffs[46], EB801_holdff, CB2_dffs[45]);


--EB61L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_15_sm1|i42~159 at LC10_12_Q2
--operation mode is normal

EB61L2 = AMPP_FUNCTION(CB2_dffs[46], B1_acq_trigger_in_reg[15], CB2_dffs[45]);


--CB2_dffs[47] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] at LC4_12_Q2
--operation mode is normal

CB2_dffs[47] = AMPP_FUNCTION(CB2_dffs[48], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[25] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] at LC2_9_X2
--operation mode is normal

CB2_dffs[25] = AMPP_FUNCTION(CB2_dffs[26], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[24] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] at LC9_9_X2
--operation mode is normal

CB2_dffs[24] = AMPP_FUNCTION(CB2_dffs[25], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB9L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_8_sm1|i42~158 at LC7_8_X2
--operation mode is normal

EB9L1 = AMPP_FUNCTION(CB2_dffs[25], EB101_holdff, B1_acq_trigger_in_reg[8], CB2_dffs[24]);


--EB9L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_8_sm1|i42~159 at LC1_8_X2
--operation mode is normal

EB9L2 = AMPP_FUNCTION(CB2_dffs[24], B1_acq_trigger_in_reg[8], CB2_dffs[25]);


--CB2_dffs[26] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] at LC7_5_R2
--operation mode is normal

CB2_dffs[26] = AMPP_FUNCTION(CB2_dffs[27], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[28] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] at LC3_4_R2
--operation mode is normal

CB2_dffs[28] = AMPP_FUNCTION(CB2_dffs[29], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[27] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] at LC1_5_R2
--operation mode is normal

CB2_dffs[27] = AMPP_FUNCTION(CB2_dffs[28], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB01L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_9_sm1|i42~158 at LC6_4_R2
--operation mode is normal

EB01L1 = AMPP_FUNCTION(CB2_dffs[27], EB201_holdff, B1_acq_trigger_in_reg[9], CB2_dffs[28]);


--EB01L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_9_sm1|i42~159 at LC5_4_R2
--operation mode is normal

EB01L2 = AMPP_FUNCTION(CB2_dffs[27], B1_acq_trigger_in_reg[9], CB2_dffs[28]);


--CB2_dffs[29] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] at LC10_13_R2
--operation mode is normal

CB2_dffs[29] = AMPP_FUNCTION(CB2_dffs[30], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[31] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] at LC5_12_R2
--operation mode is normal

CB2_dffs[31] = AMPP_FUNCTION(CB2_dffs[32], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[30] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] at LC5_13_R2
--operation mode is normal

CB2_dffs[30] = AMPP_FUNCTION(CB2_dffs[31], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB11L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_10_sm1|i42~158 at LC4_13_R2
--operation mode is normal

EB11L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[10], CB2_dffs[30], CB2_dffs[31], EB301_holdff);


--EB11L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_10_sm1|i42~159 at LC8_13_R2
--operation mode is normal

EB11L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[10], CB2_dffs[31], CB2_dffs[30]);


--CB2_dffs[32] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] at LC9_12_R2
--operation mode is normal

CB2_dffs[32] = AMPP_FUNCTION(CB2_dffs[33], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[34] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] at LC4_12_R2
--operation mode is normal

CB2_dffs[34] = AMPP_FUNCTION(CB2_dffs[35], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[33] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] at LC2_11_R2
--operation mode is normal

CB2_dffs[33] = AMPP_FUNCTION(CB2_dffs[34], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB21L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_11_sm1|i42~158 at LC5_11_R2
--operation mode is normal

EB21L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[11], CB2_dffs[34], EB401_holdff, CB2_dffs[33]);


--EB21L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_11_sm1|i42~159 at LC8_11_R2
--operation mode is normal

EB21L2 = AMPP_FUNCTION(CB2_dffs[34], B1_acq_trigger_in_reg[11], CB2_dffs[33]);


--CB2_dffs[35] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] at LC1_12_R2
--operation mode is normal

CB2_dffs[35] = AMPP_FUNCTION(CB2_dffs[36], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB5_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_4_sm1|regoutff at LC9_15_X2
--operation mode is normal

EB5_regoutff = AMPP_FUNCTION(EB5L2, EB5L1, CB2_dffs[14], GLOBAL(AF1_outclock0));


--EB6_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_5_sm1|regoutff at LC6_13_X2
--operation mode is normal

EB6_regoutff = AMPP_FUNCTION(EB6L1, EB6L2, CB2_dffs[17], GLOBAL(AF1_outclock0));


--EB7_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_6_sm1|regoutff at LC5_12_X2
--operation mode is normal

EB7_regoutff = AMPP_FUNCTION(EB7L2, CB2_dffs[20], EB7L1, GLOBAL(AF1_outclock0));


--EB8_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_7_sm1|regoutff at LC4_10_X2
--operation mode is normal

EB8_regoutff = AMPP_FUNCTION(EB8L2, CB2_dffs[23], EB8L1, GLOBAL(AF1_outclock0));


--DB1L21 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1667 at LC5_9_X2
--operation mode is normal

DB1L21 = AMPP_FUNCTION(EB7_regoutff, EB6_regoutff, EB5_regoutff, EB8_regoutff);


--EB1_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_0_sm1|regoutff at LC2_12_X2
--operation mode is normal

EB1_regoutff = AMPP_FUNCTION(EB1L1, CB2_dffs[2], EB1L2, GLOBAL(AF1_outclock0));


--EB2_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_1_sm1|regoutff at LC5_2_X2
--operation mode is normal

EB2_regoutff = AMPP_FUNCTION(CB2_dffs[5], EB2L2, EB2L1, GLOBAL(AF1_outclock0));


--EB3_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_2_sm1|regoutff at LC6_2_X2
--operation mode is normal

EB3_regoutff = AMPP_FUNCTION(CB2_dffs[8], CB2_dffs[6], CB2_dffs[7], GLOBAL(AF1_outclock0));


--EB4_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_3_sm1|regoutff at LC8_5_X2
--operation mode is normal

EB4_regoutff = AMPP_FUNCTION(CB2_dffs[11], EB4L1, EB4L2, GLOBAL(AF1_outclock0));


--DB1L52 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|i649~1682 at LC6_9_X2
--operation mode is normal

DB1L52 = AMPP_FUNCTION(EB3_regoutff, EB1_regoutff, EB2_regoutff, EB4_regoutff, DB1L21);


--CB1_dffs[12] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12] at LC5_5_G1
--operation mode is normal

CB1_dffs[12] = AMPP_FUNCTION(CB1_dffs[13], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB3_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7] at LC4_2_X1
--operation mode is normal

CB3_dffs[7] = AMPP_FUNCTION(A1L5, CB3_dffs[8], U4_dffs[6], GLOBAL(A1L3), !B1_i12);


--JB9_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[0]|aeb_out at LC4_9_G1
--operation mode is normal

JB9_aeb_out = AMPP_FUNCTION(JB4_aeb_out, JB3_aeb_out, JB5_aeb_out, JB6_aeb_out);


--CC1_srg[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[1] at LC6_12_B4
--operation mode is normal

CC1_srg[1]_lut_out = CC1L52 # CC1L24Q & CB5_dffs[1];
CC1_srg[1] = DFFE(CC1_srg[1]_lut_out, GLOBAL(AF1_outclock0), , , CC1L92);


--CC1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~722 at LC7_12_B4
--operation mode is normal

CC1L42 = CC1_srg[2] & (CC1_srg[1] & CC1L34Q # !CC1L14Q) # !CC1_srg[2] & CC1_srg[1] & CC1L34Q;


--CB7_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC8_4_I3
--operation mode is normal

CB7_dffs[6]_lut_out = K1_COMM_ctrl_local.id[6] & (WD1_ID_LOAD # CB7_dffs[7]) # !K1_COMM_ctrl_local.id[6] & !WD1_ID_LOAD & CB7_dffs[7];
CB7_dffs[6] = DFFE(CB7_dffs[6]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--RC2_SRG[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[4] at LC2_11_C3
--operation mode is normal

RC2_SRG[4]_lut_out = WD1_STF # QD1_crc32_en & RC2_i7 # !QD1_crc32_en & RC2_SRG[4];
RC2_SRG[4] = DFFE(RC2_SRG[4]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_i8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i8 at LC10_10_C3
--operation mode is normal

RC2_i8 = RC2_SRG[31] $ RC2_SRG[4];


--RC2_SRG[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[28] at LC8_15_C3
--operation mode is normal

RC2_SRG[28]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[27] # !QD1_crc32_en & RC2_SRG[28];
RC2_SRG[28] = DFFE(RC2_SRG[28]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--QD1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~837 at LC10_13_I3
--operation mode is normal

QD1L32 = QD1L35Q & (WD1L49Q & ZC18L2 # !WD1L49Q & ZC08L2);


--QD1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~91 at LC3_13_I3
--operation mode is normal

QD1L11 = !QD1L25Q & QD1_srg[6];


--QD1_srg[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[5] at LC8_12_I3
--operation mode is normal

QD1_srg[5]_lut_out = QD1L42 # QD1L35Q & QD1L91;
QD1_srg[5] = DFFE(QD1_srg[5]_lut_out, GLOBAL(AF1_outclock0), , , QD1L94);


--RC2_SRG[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[20] at LC6_10_C3
--operation mode is normal

RC2_SRG[20]_lut_out = WD1_STF # QD1_crc32_en & RC2_SRG[19] # !QD1_crc32_en & RC2_SRG[20];
RC2_SRG[20] = DFFE(RC2_SRG[20]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--RC2_SRG[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[12] at LC3_12_C3
--operation mode is normal

RC2_SRG[12]_lut_out = WD1_STF # QD1_crc32_en & RC2_i13 # !QD1_crc32_en & RC2_SRG[12];
RC2_SRG[12] = DFFE(RC2_SRG[12]_lut_out, GLOBAL(AF1_outclock0), , , !PB1_CLR_BUF);


--CB6_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC7_1_C3
--operation mode is normal

CB6_dffs[6]_lut_out = CB6_dffs[7] & (V63_sload_path[6] # !SB1L91Q) # !CB6_dffs[7] & SB1L91Q & V63_sload_path[6];
CB6_dffs[6] = DFFE(CB6_dffs[6]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC9_2_C3
--operation mode is normal

CB9_dffs[6]_lut_out = FD1L9Q & V63_sload_path[6] # !FD1L9Q & CB9_dffs[7];
CB9_dffs[6] = DFFE(CB9_dffs[6]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--RC2_i12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i12 at LC4_11_C3
--operation mode is normal

RC2_i12 = RC2_SRG[31] $ RC2_SRG[10];


--ZC95L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|$00012~0 at LC8_16_C3
--operation mode is normal

ZC95L1 = WD1L77Q # WD1L17Q & RC2_SRG[12] # !WD1L17Q & RC2_SRG[4];


--ZC95L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|result_node~26 at LC9_16_C3
--operation mode is normal

ZC95L2 = (WD1L17Q & RC2_SRG[28] # !WD1L17Q & RC2_SRG[20] # !WD1L77Q) & CASCADE(ZC95L1);


--ZC85L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|$00012~0 at LC6_5_C3
--operation mode is normal

ZC85L1 = WD1L77Q # WD1L17Q & NF1_portadataout[12] # !WD1L17Q & NF1_portadataout[4];


--ZC85L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|result_node~26 at LC7_5_C3
--operation mode is normal

ZC85L2 = (WD1L17Q & NF1_portadataout[28] # !WD1L17Q & NF1_portadataout[20] # !WD1L77Q) & CASCADE(ZC85L1);


--ZC16L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|_~3 at LC8_5_C3
--operation mode is normal

ZC16L1 = WD1L17Q # WD1L77Q;


--ZC16L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|result_node~28 at LC9_5_C3
--operation mode is normal

ZC16L2 = (WD1L17Q & CB6_dffs[4] # !WD1L17Q & CB9_dffs[4] # !WD1L77Q) & CASCADE(ZC16L1);


--ZC06L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|$00012~0 at LC1_8_C3
--operation mode is normal

ZC06L1 = WD1L77Q # PB1_SND_TC_DAT & !WD1L17Q;


--ZC06L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|result_node~18 at LC2_8_C3
--operation mode is normal

ZC06L2 = (!V91_pre_out[4] & !WD1L17Q # !WD1L77Q) & CASCADE(ZC06L1);


--MB2_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6] at EC9_1_I1
MB2_q[6]_data_in = COM_AD_D[8];
MB2_q[6]_write_enable = MD1_valid_wreq;
MB2_q[6]_clock_0 = GLOBAL(AF1_outclock0);
MB2_q[6]_clock_1 = GLOBAL(AF1_outclock0);
MB2_q[6]_clear_0 = !FD1L41Q;
MB2_q[6]_clock_enable_1 = MD1_valid_rreq;
MB2_q[6]_write_address = WR_ADDR(V81_sload_path[0], V81_sload_path[1], V81_sload_path[2], V81_sload_path[3], V81_sload_path[4], V81_sload_path[5], V81_sload_path[5]);
MB2_q[6]_read_address = RD_ADDR(MB2L231, V71_sload_path[0], V71_sload_path[1], V71_sload_path[2], V71_sload_path[3], V71_sload_path[4], V71_sload_path[4]);
MB2_q[6] = MEMORY_SEGMENT(MB2_q[6]_data_in, MB2_q[6]_write_enable, MB2_q[6]_clock_0, MB2_q[6]_clock_1, MB2_q[6]_clear_0, , , MB2_q[6]_clock_enable_1, VCC, MB2_q[6]_write_address, MB2_q[6]_read_address);


--ZC18L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|$00012~0 at LC4_3_I3
--operation mode is normal

ZC18L1 = WD1L77Q # MB2_q[6] & !WD1L17Q;


--ZC18L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|result_node~18 at LC5_3_I3
--operation mode is normal

ZC18L2 = (CB7_dffs[6] & !WD1L17Q # !WD1L77Q) & CASCADE(ZC18L1);


--ZC08L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|$00012~0 at LC4_8_C3
--operation mode is normal

ZC08L1 = WD1L19Q # WD1L58Q & ZC77L2 # !WD1L58Q & ZC67L2;


--ZC08L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|result_node~28 at LC5_8_C3
--operation mode is normal

ZC08L2 = (WD1L58Q & ZC97L2 # !WD1L58Q & ZC87L2 # !WD1L19Q) & CASCADE(ZC08L1);


--GC1_inst10[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[3] at LC5_9_F1
--operation mode is normal

GC1_inst10[3]_lut_out = COM_AD_D[5];
GC1_inst10[3] = DFFE(GC1_inst10[3]_lut_out, GLOBAL(AF1_outclock0), , , );


--C1L72 is calibration_sources:inst_calibration_sources|i54~480 at LC3_2_T3
--operation mode is normal

C1L72 = V63_sload_path[13] & K1_CS_ctrl_local.CS_time[13] & (V63_sload_path[15] $ !K1_CS_ctrl_local.CS_time[15]) # !V63_sload_path[13] & !K1_CS_ctrl_local.CS_time[13] & (V63_sload_path[15] $ !K1_CS_ctrl_local.CS_time[15]);


--C1L63 is calibration_sources:inst_calibration_sources|i54~497 at LC4_2_T3
--operation mode is normal

C1L63 = (K1_CS_ctrl_local.CS_time[2] & V63_sload_path[2] & (K1_CS_ctrl_local.CS_time[23] $ !V63_sload_path[23]) # !K1_CS_ctrl_local.CS_time[2] & !V63_sload_path[2] & (K1_CS_ctrl_local.CS_time[23] $ !V63_sload_path[23])) & CASCADE(C1L72);


--C1L82 is calibration_sources:inst_calibration_sources|i54~482 at LC8_7_R3
--operation mode is normal

C1L82 = V63_sload_path[28] & K1_CS_ctrl_local.CS_time[28] & (K1_CS_ctrl_local.CS_time[31] $ !V63_sload_path[31]) # !V63_sload_path[28] & !K1_CS_ctrl_local.CS_time[28] & (K1_CS_ctrl_local.CS_time[31] $ !V63_sload_path[31]);


--C1L73 is calibration_sources:inst_calibration_sources|i54~498 at LC9_7_R3
--operation mode is normal

C1L73 = (V63_sload_path[6] & K1_CS_ctrl_local.CS_time[6] & (V63_sload_path[21] $ !K1_CS_ctrl_local.CS_time[21]) # !V63_sload_path[6] & !K1_CS_ctrl_local.CS_time[6] & (V63_sload_path[21] $ !K1_CS_ctrl_local.CS_time[21])) & CASCADE(C1L82);


--C1L92 is calibration_sources:inst_calibration_sources|i54~484 at LC3_3_T3
--operation mode is normal

C1L92 = V63_sload_path[24] & K1_CS_ctrl_local.CS_time[24] & (K1_CS_ctrl_local.CS_time[1] $ !V63_sload_path[1]) # !V63_sload_path[24] & !K1_CS_ctrl_local.CS_time[24] & (K1_CS_ctrl_local.CS_time[1] $ !V63_sload_path[1]);


--C1L83 is calibration_sources:inst_calibration_sources|i54~499 at LC4_3_T3
--operation mode is normal

C1L83 = (V63_sload_path[25] & K1_CS_ctrl_local.CS_time[25] & (V63_sload_path[16] $ !K1_CS_ctrl_local.CS_time[16]) # !V63_sload_path[25] & !K1_CS_ctrl_local.CS_time[25] & (V63_sload_path[16] $ !K1_CS_ctrl_local.CS_time[16])) & CASCADE(C1L92);


--C1L03 is calibration_sources:inst_calibration_sources|i54~486 at LC9_4_O3
--operation mode is normal

C1L03 = K1_CS_ctrl_local.CS_time[8] & V63_sload_path[8] & (V63_sload_path[7] $ !K1_CS_ctrl_local.CS_time[7]) # !K1_CS_ctrl_local.CS_time[8] & !V63_sload_path[8] & (V63_sload_path[7] $ !K1_CS_ctrl_local.CS_time[7]);


--C1L93 is calibration_sources:inst_calibration_sources|i54~500 at LC10_4_O3
--operation mode is normal

C1L93 = (V63_sload_path[12] & K1_CS_ctrl_local.CS_time[12] & (V63_sload_path[14] $ !K1_CS_ctrl_local.CS_time[14]) # !V63_sload_path[12] & !K1_CS_ctrl_local.CS_time[12] & (V63_sload_path[14] $ !K1_CS_ctrl_local.CS_time[14])) & CASCADE(C1L03);


--C1L13 is calibration_sources:inst_calibration_sources|i54~488 at LC6_9_Z3
--operation mode is normal

C1L13 = V63_sload_path[0] & K1_CS_ctrl_local.CS_time[0] & (K1_CS_ctrl_local.CS_time[29] $ !V63_sload_path[29]) # !V63_sload_path[0] & !K1_CS_ctrl_local.CS_time[0] & (K1_CS_ctrl_local.CS_time[29] $ !V63_sload_path[29]);


--C1L04 is calibration_sources:inst_calibration_sources|i54~501 at LC7_9_Z3
--operation mode is normal

C1L04 = (V63_sload_path[4] & K1_CS_ctrl_local.CS_time[4] & (K1_CS_ctrl_local.CS_time[3] $ !V63_sload_path[3]) # !V63_sload_path[4] & !K1_CS_ctrl_local.CS_time[4] & (K1_CS_ctrl_local.CS_time[3] $ !V63_sload_path[3])) & CASCADE(C1L13);


--C1L23 is calibration_sources:inst_calibration_sources|i54~490 at LC9_4_N3
--operation mode is normal

C1L23 = V63_sload_path[11] & K1_CS_ctrl_local.CS_time[11] & (V63_sload_path[19] $ !K1_CS_ctrl_local.CS_time[19]) # !V63_sload_path[11] & !K1_CS_ctrl_local.CS_time[11] & (V63_sload_path[19] $ !K1_CS_ctrl_local.CS_time[19]);


--C1L14 is calibration_sources:inst_calibration_sources|i54~502 at LC10_4_N3
--operation mode is normal

C1L14 = (V63_sload_path[30] & K1_CS_ctrl_local.CS_time[30] & (V63_sload_path[17] $ !K1_CS_ctrl_local.CS_time[17]) # !V63_sload_path[30] & !K1_CS_ctrl_local.CS_time[30] & (V63_sload_path[17] $ !K1_CS_ctrl_local.CS_time[17])) & CASCADE(C1L23);


--C1L33 is calibration_sources:inst_calibration_sources|i54~492 at LC9_7_T3
--operation mode is normal

C1L33 = K1_CS_ctrl_local.CS_time[5] & V63_sload_path[5] & (V63_sload_path[22] $ !K1_CS_ctrl_local.CS_time[22]) # !K1_CS_ctrl_local.CS_time[5] & !V63_sload_path[5] & (V63_sload_path[22] $ !K1_CS_ctrl_local.CS_time[22]);


--C1L24 is calibration_sources:inst_calibration_sources|i54~503 at LC10_7_T3
--operation mode is normal

C1L24 = (K1_CS_ctrl_local.CS_time[26] & V63_sload_path[26] & (V63_sload_path[18] $ !K1_CS_ctrl_local.CS_time[18]) # !K1_CS_ctrl_local.CS_time[26] & !V63_sload_path[26] & (V63_sload_path[18] $ !K1_CS_ctrl_local.CS_time[18])) & CASCADE(C1L33);


--C1L43 is calibration_sources:inst_calibration_sources|i54~494 at LC7_13_T3
--operation mode is normal

C1L43 = K1_CS_ctrl_local.CS_time[9] & V63_sload_path[9] & (V63_sload_path[10] $ !K1_CS_ctrl_local.CS_time[10]) # !K1_CS_ctrl_local.CS_time[9] & !V63_sload_path[9] & (V63_sload_path[10] $ !K1_CS_ctrl_local.CS_time[10]);


--C1L34 is calibration_sources:inst_calibration_sources|i54~504 at LC8_13_T3
--operation mode is normal

C1L34 = (V63_sload_path[27] & K1_CS_ctrl_local.CS_time[27] & (V63_sload_path[20] $ !K1_CS_ctrl_local.CS_time[20]) # !V63_sload_path[27] & !K1_CS_ctrl_local.CS_time[27] & (V63_sload_path[20] $ !K1_CS_ctrl_local.CS_time[20])) & CASCADE(C1L43);


--DC1_inst5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst5 at LC5_12_E1
--operation mode is normal

DC1_inst5_lut_out = VCC;
DC1_inst5 = DFFE(DC1_inst5_lut_out, V21L6, !PB1L72, , );


--GB61_points[0][8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][8] at LC4_1_E1
--operation mode is normal

GB61_points[0][8]_lut_out = (ZC9L3 # !V21_sload_path[0] & (DD72_sout_node[3] $ DD42L5)) & CASCADE(ZC9L1);
GB61_points[0][8] = DFFE(GB61_points[0][8]_lut_out, !GLOBAL(AF1_outclock0), DC1_inst5, , );


--YB1_ina[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[7] at LC9_10_E1
--operation mode is normal

YB1_ina[7]_lut_out = GB61_points[0][7];
YB1_ina[7] = DFFE(YB1_ina[7]_lut_out, GLOBAL(AF1_outclock0), , , );


--YB1_max_val[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[6] at LC3_6_A1
--operation mode is normal

YB1_max_val[6]_lut_out = YB1_ina[6];
YB1_max_val[6] = DFFE(YB1_max_val[6]_lut_out, GLOBAL(AF1_outclock0), , , !PC1L52Q);


--YB1_inb[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[6] at LC5_8_A1
--operation mode is normal

YB1_inb[6]_lut_out = YB1_ina[6];
YB1_inb[6] = DFFE(YB1_inb[6]_lut_out, GLOBAL(AF1_outclock0), , , );


--CB2_dffs[541] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[541] at LC3_15_D2
--operation mode is normal

CB2_dffs[541] = AMPP_FUNCTION(CB2_dffs[542], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[540] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[540] at LC5_15_D2
--operation mode is normal

CB2_dffs[540] = AMPP_FUNCTION(CB2_dffs[541], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB181_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_88_sm1|holdff at LC6_14_J1
--operation mode is normal

EB181_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[88], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[88] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88] at LC6_15_D2
--operation mode is normal

B1_acq_trigger_in_reg[88] = AMPP_FUNCTION(LE1L115Q, GLOBAL(AF1_outclock0));


--EB181L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_88_sm1|i42~184 at LC5_16_D2
--operation mode is normal

EB181L2 = AMPP_FUNCTION(CB2_dffs[540], B1_acq_trigger_in_reg[88], CB2_dffs[541], EB181_holdff);


--EB181L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_88_sm1|i42~185 at LC8_15_D2
--operation mode is normal

EB181L3 = AMPP_FUNCTION(CB2_dffs[540], B1_acq_trigger_in_reg[88], CB2_dffs[541]);


--CB2_dffs[542] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[542] at LC2_3_J1
--operation mode is normal

CB2_dffs[542] = AMPP_FUNCTION(CB2_dffs[543], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[544] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[544] at LC5_3_J1
--operation mode is normal

CB2_dffs[544] = AMPP_FUNCTION(CB2_dffs[545], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[543] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[543] at LC3_2_J1
--operation mode is normal

CB2_dffs[543] = AMPP_FUNCTION(CB2_dffs[544], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB281_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_89_sm1|holdff at LC9_3_J1
--operation mode is normal

EB281_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[89], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[89] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89] at LC6_16_J2
--operation mode is normal

B1_acq_trigger_in_reg[89] = AMPP_FUNCTION(LE1L505Q, GLOBAL(AF1_outclock0));


--EB281L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_89_sm1|i42~184 at LC3_3_J1
--operation mode is normal

EB281L2 = AMPP_FUNCTION(CB2_dffs[543], B1_acq_trigger_in_reg[89], CB2_dffs[544], EB281_holdff);


--EB281L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_89_sm1|i42~185 at LC10_3_J1
--operation mode is normal

EB281L3 = AMPP_FUNCTION(CB2_dffs[543], CB2_dffs[544], B1_acq_trigger_in_reg[89]);


--CB2_dffs[545] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[545] at LC5_4_J1
--operation mode is normal

CB2_dffs[545] = AMPP_FUNCTION(CB2_dffs[546], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[547] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[547] at LC9_4_J1
--operation mode is normal

CB2_dffs[547] = AMPP_FUNCTION(CB2_dffs[548], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[546] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[546] at LC4_4_J1
--operation mode is normal

CB2_dffs[546] = AMPP_FUNCTION(CB2_dffs[547], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB381_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_90_sm1|holdff at LC1_4_J1
--operation mode is normal

EB381_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[90], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[90] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[90] at LC3_15_J2
--operation mode is normal

B1_acq_trigger_in_reg[90] = AMPP_FUNCTION(LE1L605Q, GLOBAL(AF1_outclock0));


--EB381L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_90_sm1|i42~184 at LC7_4_J1
--operation mode is normal

EB381L2 = AMPP_FUNCTION(CB2_dffs[546], CB2_dffs[547], B1_acq_trigger_in_reg[90], EB381_holdff);


--EB381L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_90_sm1|i42~185 at LC3_4_J1
--operation mode is normal

EB381L3 = AMPP_FUNCTION(CB2_dffs[546], B1_acq_trigger_in_reg[90], CB2_dffs[547]);


--CB2_dffs[548] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548] at LC9_8_J1
--operation mode is normal

CB2_dffs[548] = AMPP_FUNCTION(CB2_dffs[549], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[550] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[550] at LC1_9_J1
--operation mode is normal

CB2_dffs[550] = AMPP_FUNCTION(CB2_dffs[551], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[549] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[549] at LC2_9_J1
--operation mode is normal

CB2_dffs[549] = AMPP_FUNCTION(CB2_dffs[550], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB481_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_91_sm1|holdff at LC3_10_J1
--operation mode is normal

EB481_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[91], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[91] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91] at LC3_8_J2
--operation mode is normal

B1_acq_trigger_in_reg[91] = AMPP_FUNCTION(LE1L515Q, GLOBAL(AF1_outclock0));


--EB481L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_91_sm1|i42~184 at LC7_10_J1
--operation mode is normal

EB481L2 = AMPP_FUNCTION(CB2_dffs[549], B1_acq_trigger_in_reg[91], CB2_dffs[550], EB481_holdff);


--EB481L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_91_sm1|i42~185 at LC5_9_J1
--operation mode is normal

EB481L3 = AMPP_FUNCTION(CB2_dffs[549], B1_acq_trigger_in_reg[91], CB2_dffs[550]);


--CB2_dffs[551] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[551] at LC8_10_J1
--operation mode is normal

CB2_dffs[551] = AMPP_FUNCTION(altera_internal_jtag, GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[529] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[529] at LC3_10_J2
--operation mode is normal

CB2_dffs[529] = AMPP_FUNCTION(CB2_dffs[530], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[528] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[528] at LC5_10_J2
--operation mode is normal

CB2_dffs[528] = AMPP_FUNCTION(CB2_dffs[529], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB771_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_84_sm1|holdff at LC2_10_J2
--operation mode is normal

EB771_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[84], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[84] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[84] at LC8_10_J2
--operation mode is normal

B1_acq_trigger_in_reg[84] = AMPP_FUNCTION(LE1L215Q, GLOBAL(AF1_outclock0));


--EB771L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_84_sm1|i42~184 at LC4_10_J2
--operation mode is normal

EB771L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[84], CB2_dffs[528], EB771_holdff, CB2_dffs[529]);


--EB771L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_84_sm1|i42~185 at LC7_11_J2
--operation mode is normal

EB771L3 = AMPP_FUNCTION(CB2_dffs[528], CB2_dffs[529], B1_acq_trigger_in_reg[84]);


--CB2_dffs[530] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[530] at LC8_12_J1
--operation mode is normal

CB2_dffs[530] = AMPP_FUNCTION(CB2_dffs[531], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[532] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[532] at LC2_12_J1
--operation mode is normal

CB2_dffs[532] = AMPP_FUNCTION(CB2_dffs[533], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[531] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[531] at LC8_11_J1
--operation mode is normal

CB2_dffs[531] = AMPP_FUNCTION(CB2_dffs[532], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB871_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_85_sm1|holdff at LC9_11_J1
--operation mode is normal

EB871_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[85], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[85] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[85] at LC3_14_J2
--operation mode is normal

B1_acq_trigger_in_reg[85] = AMPP_FUNCTION(LE1L805Q, GLOBAL(AF1_outclock0));


--EB871L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_85_sm1|i42~184 at LC7_11_J1
--operation mode is normal

EB871L2 = AMPP_FUNCTION(EB871_holdff, CB2_dffs[532], B1_acq_trigger_in_reg[85], CB2_dffs[531]);


--EB871L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_85_sm1|i42~185 at LC4_11_J1
--operation mode is normal

EB871L3 = AMPP_FUNCTION(CB2_dffs[532], B1_acq_trigger_in_reg[85], CB2_dffs[531]);


--CB2_dffs[533] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[533] at LC6_3_J2
--operation mode is normal

CB2_dffs[533] = AMPP_FUNCTION(CB2_dffs[534], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[535] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[535] at LC3_3_J2
--operation mode is normal

CB2_dffs[535] = AMPP_FUNCTION(CB2_dffs[536], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[534] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[534] at LC7_3_J2
--operation mode is normal

CB2_dffs[534] = AMPP_FUNCTION(CB2_dffs[535], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB971_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_86_sm1|holdff at LC2_13_J1
--operation mode is normal

EB971_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[86], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[86] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[86] at LC5_3_J2
--operation mode is normal

B1_acq_trigger_in_reg[86] = AMPP_FUNCTION(LE1L905Q, GLOBAL(AF1_outclock0));


--EB971L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_86_sm1|i42~184 at LC2_3_J2
--operation mode is normal

EB971L2 = AMPP_FUNCTION(CB2_dffs[535], B1_acq_trigger_in_reg[86], EB971_holdff, CB2_dffs[534]);


--EB971L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_86_sm1|i42~185 at LC8_3_J2
--operation mode is normal

EB971L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[86], CB2_dffs[535], CB2_dffs[534]);


--CB2_dffs[536] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[536] at LC9_3_J2
--operation mode is normal

CB2_dffs[536] = AMPP_FUNCTION(CB2_dffs[537], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[538] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[538] at LC3_7_J1
--operation mode is normal

CB2_dffs[538] = AMPP_FUNCTION(CB2_dffs[539], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[537] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[537] at LC2_7_J1
--operation mode is normal

CB2_dffs[537] = AMPP_FUNCTION(CB2_dffs[538], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB081_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_87_sm1|holdff at LC10_8_J1
--operation mode is normal

EB081_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[87], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[87] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[87] at LC5_8_J1
--operation mode is normal

B1_acq_trigger_in_reg[87] = AMPP_FUNCTION(LE1L015Q, GLOBAL(AF1_outclock0));


--EB081L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_87_sm1|i42~184 at LC9_7_J1
--operation mode is normal

EB081L2 = AMPP_FUNCTION(CB2_dffs[538], CB2_dffs[537], EB081_holdff, B1_acq_trigger_in_reg[87]);


--EB081L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_87_sm1|i42~185 at LC6_8_J1
--operation mode is normal

EB081L3 = AMPP_FUNCTION(CB2_dffs[537], B1_acq_trigger_in_reg[87], CB2_dffs[538]);


--CB2_dffs[539] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[539] at LC10_7_J1
--operation mode is normal

CB2_dffs[539] = AMPP_FUNCTION(CB2_dffs[540], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[517] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517] at LC3_1_Y2
--operation mode is normal

CB2_dffs[517] = AMPP_FUNCTION(CB2_dffs[518], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[516] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516] at LC8_1_Y2
--operation mode is normal

CB2_dffs[516] = AMPP_FUNCTION(CB2_dffs[517], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB371_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_80_sm1|holdff at LC9_1_Y2
--operation mode is normal

EB371_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[80], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[80] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[80] at LC7_2_Y2
--operation mode is normal

B1_acq_trigger_in_reg[80] = AMPP_FUNCTION(LE1L615Q, GLOBAL(AF1_outclock0));


--EB371L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_80_sm1|i42~184 at LC2_1_Y2
--operation mode is normal

EB371L2 = AMPP_FUNCTION(EB371_holdff, CB2_dffs[517], CB2_dffs[516], B1_acq_trigger_in_reg[80]);


--EB371L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_80_sm1|i42~185 at LC4_1_Y2
--operation mode is normal

EB371L3 = AMPP_FUNCTION(CB2_dffs[517], CB2_dffs[516], B1_acq_trigger_in_reg[80]);


--CB2_dffs[518] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[518] at LC10_6_Y2
--operation mode is normal

CB2_dffs[518] = AMPP_FUNCTION(CB2_dffs[519], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[520] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[520] at LC9_6_Y2
--operation mode is normal

CB2_dffs[520] = AMPP_FUNCTION(CB2_dffs[521], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[519] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[519] at LC7_6_Y2
--operation mode is normal

CB2_dffs[519] = AMPP_FUNCTION(CB2_dffs[520], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB471_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_81_sm1|holdff at LC4_5_Y2
--operation mode is normal

EB471_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[81], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[81] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] at LC7_5_Y2
--operation mode is normal

B1_acq_trigger_in_reg[81] = AMPP_FUNCTION(LE1L815Q, GLOBAL(AF1_outclock0));


--EB471L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_81_sm1|i42~184 at LC10_5_Y2
--operation mode is normal

EB471L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[81], CB2_dffs[519], EB471_holdff, CB2_dffs[520]);


--EB471L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_81_sm1|i42~185 at LC5_5_Y2
--operation mode is normal

EB471L3 = AMPP_FUNCTION(CB2_dffs[519], B1_acq_trigger_in_reg[81], CB2_dffs[520]);


--CB2_dffs[521] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[521] at LC3_6_Y2
--operation mode is normal

CB2_dffs[521] = AMPP_FUNCTION(CB2_dffs[522], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[523] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[523] at LC1_2_Y2
--operation mode is normal

CB2_dffs[523] = AMPP_FUNCTION(CB2_dffs[524], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[522] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[522] at LC6_3_Y2
--operation mode is normal

CB2_dffs[522] = AMPP_FUNCTION(CB2_dffs[523], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB571_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_82_sm1|holdff at LC6_4_Y2
--operation mode is normal

EB571_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[82], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[82] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82] at LC10_3_Y2
--operation mode is normal

B1_acq_trigger_in_reg[82] = AMPP_FUNCTION(LE1L315Q, GLOBAL(AF1_outclock0));


--EB571L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_82_sm1|i42~184 at LC8_3_Y2
--operation mode is normal

EB571L2 = AMPP_FUNCTION(EB571_holdff, CB2_dffs[522], CB2_dffs[523], B1_acq_trigger_in_reg[82]);


--EB571L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_82_sm1|i42~185 at LC8_2_Y2
--operation mode is normal

EB571L3 = AMPP_FUNCTION(CB2_dffs[522], B1_acq_trigger_in_reg[82], CB2_dffs[523]);


--CB2_dffs[524] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524] at LC8_15_Y2
--operation mode is normal

CB2_dffs[524] = AMPP_FUNCTION(CB2_dffs[525], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[526] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[526] at LC6_16_Y2
--operation mode is normal

CB2_dffs[526] = AMPP_FUNCTION(CB2_dffs[527], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[525] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525] at LC5_15_Y2
--operation mode is normal

CB2_dffs[525] = AMPP_FUNCTION(CB2_dffs[526], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB671_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_83_sm1|holdff at LC3_16_Y2
--operation mode is normal

EB671_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[83], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[83] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83] at LC8_16_Y2
--operation mode is normal

B1_acq_trigger_in_reg[83] = AMPP_FUNCTION(LE1L415Q, GLOBAL(AF1_outclock0));


--EB671L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_83_sm1|i42~184 at LC3_15_Y2
--operation mode is normal

EB671L2 = AMPP_FUNCTION(EB671_holdff, CB2_dffs[526], CB2_dffs[525], B1_acq_trigger_in_reg[83]);


--EB671L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_83_sm1|i42~185 at LC6_15_Y2
--operation mode is normal

EB671L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[83], CB2_dffs[525], CB2_dffs[526]);


--CB2_dffs[527] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[527] at LC7_15_Y2
--operation mode is normal

CB2_dffs[527] = AMPP_FUNCTION(CB2_dffs[528], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[505] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[505] at LC9_2_Y1
--operation mode is normal

CB2_dffs[505] = AMPP_FUNCTION(CB2_dffs[506], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[504] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[504] at LC10_2_Y1
--operation mode is normal

CB2_dffs[504] = AMPP_FUNCTION(CB2_dffs[505], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB961_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_76_sm1|holdff at LC2_2_Y1
--operation mode is normal

EB961_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[76], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[76] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76] at LC9_15_Y1
--operation mode is normal

B1_acq_trigger_in_reg[76] = AMPP_FUNCTION(LE1_rdaddr[7], GLOBAL(AF1_outclock0));


--EB961L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_76_sm1|i42~184 at LC7_2_Y1
--operation mode is normal

EB961L2 = AMPP_FUNCTION(EB961_holdff, CB2_dffs[504], CB2_dffs[505], B1_acq_trigger_in_reg[76]);


--EB961L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_76_sm1|i42~185 at LC3_2_Y1
--operation mode is normal

EB961L3 = AMPP_FUNCTION(CB2_dffs[505], CB2_dffs[504], B1_acq_trigger_in_reg[76]);


--CB2_dffs[506] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[506] at LC4_3_Y1
--operation mode is normal

CB2_dffs[506] = AMPP_FUNCTION(CB2_dffs[507], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[508] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[508] at LC2_3_Y1
--operation mode is normal

CB2_dffs[508] = AMPP_FUNCTION(CB2_dffs[509], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[507] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[507] at LC6_4_Y1
--operation mode is normal

CB2_dffs[507] = AMPP_FUNCTION(CB2_dffs[508], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB071_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_77_sm1|holdff at LC5_3_Y1
--operation mode is normal

EB071_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[77], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[77] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77] at LC5_14_Y2
--operation mode is normal

B1_acq_trigger_in_reg[77] = AMPP_FUNCTION(LE1_rdaddr[8], GLOBAL(AF1_outclock0));


--EB071L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_77_sm1|i42~184 at LC8_3_Y1
--operation mode is normal

EB071L2 = AMPP_FUNCTION(EB071_holdff, CB2_dffs[507], B1_acq_trigger_in_reg[77], CB2_dffs[508]);


--EB071L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_77_sm1|i42~185 at LC10_3_Y1
--operation mode is normal

EB071L3 = AMPP_FUNCTION(CB2_dffs[507], B1_acq_trigger_in_reg[77], CB2_dffs[508]);


--CB2_dffs[509] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[509] at LC5_12_Y2
--operation mode is normal

CB2_dffs[509] = AMPP_FUNCTION(CB2_dffs[510], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[511] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[511] at LC10_11_Y2
--operation mode is normal

CB2_dffs[511] = AMPP_FUNCTION(CB2_dffs[512], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[510] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510] at LC1_12_Y2
--operation mode is normal

CB2_dffs[510] = AMPP_FUNCTION(CB2_dffs[511], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB171_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_78_sm1|holdff at LC5_11_Y2
--operation mode is normal

EB171_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[78], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[78] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] at LC4_11_Y2
--operation mode is normal

B1_acq_trigger_in_reg[78] = AMPP_FUNCTION(LE1L715Q, GLOBAL(AF1_outclock0));


--EB171L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_78_sm1|i42~184 at LC6_11_Y2
--operation mode is normal

EB171L2 = AMPP_FUNCTION(CB2_dffs[511], EB171_holdff, B1_acq_trigger_in_reg[78], CB2_dffs[510]);


--EB171L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_78_sm1|i42~185 at LC3_12_Y2
--operation mode is normal

EB171L3 = AMPP_FUNCTION(CB2_dffs[511], CB2_dffs[510], B1_acq_trigger_in_reg[78]);


--CB2_dffs[512] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[512] at LC8_11_Y2
--operation mode is normal

CB2_dffs[512] = AMPP_FUNCTION(CB2_dffs[513], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[513] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[513] at LC2_11_Y2
--operation mode is normal

CB2_dffs[513] = AMPP_FUNCTION(CB2_dffs[514], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[514] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[514] at LC3_11_Y2
--operation mode is normal

CB2_dffs[514] = AMPP_FUNCTION(CB2_dffs[515], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[515] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515] at LC9_12_Y2
--operation mode is normal

CB2_dffs[515] = AMPP_FUNCTION(CB2_dffs[516], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[493] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493] at LC7_5_T1
--operation mode is normal

CB2_dffs[493] = AMPP_FUNCTION(CB2_dffs[494], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[492] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492] at LC4_4_T1
--operation mode is normal

CB2_dffs[492] = AMPP_FUNCTION(CB2_dffs[493], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB561_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_72_sm1|holdff at LC3_4_T1
--operation mode is normal

EB561_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[72], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[72] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72] at LC5_4_T1
--operation mode is normal

B1_acq_trigger_in_reg[72] = AMPP_FUNCTION(LE1_rdaddr[3], GLOBAL(AF1_outclock0));


--EB561L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_72_sm1|i42~184 at LC6_4_T1
--operation mode is normal

EB561L2 = AMPP_FUNCTION(EB561_holdff, B1_acq_trigger_in_reg[72], CB2_dffs[492], CB2_dffs[493]);


--EB561L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_72_sm1|i42~185 at LC9_4_T1
--operation mode is normal

EB561L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[72], CB2_dffs[492], CB2_dffs[493]);


--CB2_dffs[494] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494] at LC10_6_T1
--operation mode is normal

CB2_dffs[494] = AMPP_FUNCTION(CB2_dffs[495], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[496] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[496] at LC6_6_T1
--operation mode is normal

CB2_dffs[496] = AMPP_FUNCTION(CB2_dffs[497], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[495] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[495] at LC2_5_T1
--operation mode is normal

CB2_dffs[495] = AMPP_FUNCTION(CB2_dffs[496], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB661_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_73_sm1|holdff at LC8_6_T1
--operation mode is normal

EB661_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[73], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[73] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73] at LC4_16_T2
--operation mode is normal

B1_acq_trigger_in_reg[73] = AMPP_FUNCTION(LE1_rdaddr[4], GLOBAL(AF1_outclock0));


--EB661L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_73_sm1|i42~184 at LC1_6_T1
--operation mode is normal

EB661L2 = AMPP_FUNCTION(CB2_dffs[496], EB661_holdff, CB2_dffs[495], B1_acq_trigger_in_reg[73]);


--EB661L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_73_sm1|i42~185 at LC7_6_T1
--operation mode is normal

EB661L3 = AMPP_FUNCTION(CB2_dffs[495], CB2_dffs[496], B1_acq_trigger_in_reg[73]);


--CB2_dffs[497] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[497] at LC5_4_U1
--operation mode is normal

CB2_dffs[497] = AMPP_FUNCTION(CB2_dffs[498], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[499] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[499] at LC6_5_U1
--operation mode is normal

CB2_dffs[499] = AMPP_FUNCTION(CB2_dffs[500], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[498] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[498] at LC9_4_U1
--operation mode is normal

CB2_dffs[498] = AMPP_FUNCTION(CB2_dffs[499], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB761_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_74_sm1|holdff at LC3_6_U1
--operation mode is normal

EB761_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[74], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[74] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[74] at LC7_5_U1
--operation mode is normal

B1_acq_trigger_in_reg[74] = AMPP_FUNCTION(LE1_rdaddr[5], GLOBAL(AF1_outclock0));


--EB761L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_74_sm1|i42~184 at LC9_5_U1
--operation mode is normal

EB761L2 = AMPP_FUNCTION(CB2_dffs[498], EB761_holdff, CB2_dffs[499], B1_acq_trigger_in_reg[74]);


--EB761L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_74_sm1|i42~185 at LC8_5_U1
--operation mode is normal

EB761L3 = AMPP_FUNCTION(CB2_dffs[498], CB2_dffs[499], B1_acq_trigger_in_reg[74]);


--CB2_dffs[500] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[500] at LC8_14_Y1
--operation mode is normal

CB2_dffs[500] = AMPP_FUNCTION(CB2_dffs[501], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[502] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[502] at LC9_14_Y1
--operation mode is normal

CB2_dffs[502] = AMPP_FUNCTION(CB2_dffs[503], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[501] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[501] at LC5_14_Y1
--operation mode is normal

CB2_dffs[501] = AMPP_FUNCTION(CB2_dffs[502], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB861_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_75_sm1|holdff at LC7_14_Y1
--operation mode is normal

EB861_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[75], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[75] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75] at LC4_14_Y1
--operation mode is normal

B1_acq_trigger_in_reg[75] = AMPP_FUNCTION(LE1_rdaddr[6], GLOBAL(AF1_outclock0));


--EB861L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_75_sm1|i42~184 at LC4_13_Y1
--operation mode is normal

EB861L2 = AMPP_FUNCTION(EB861_holdff, CB2_dffs[502], B1_acq_trigger_in_reg[75], CB2_dffs[501]);


--EB861L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_75_sm1|i42~185 at LC3_14_Y1
--operation mode is normal

EB861L3 = AMPP_FUNCTION(CB2_dffs[502], CB2_dffs[501], B1_acq_trigger_in_reg[75]);


--CB2_dffs[503] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503] at LC8_2_Y1
--operation mode is normal

CB2_dffs[503] = AMPP_FUNCTION(CB2_dffs[504], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[481] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[481] at LC4_13_T1
--operation mode is normal

CB2_dffs[481] = AMPP_FUNCTION(CB2_dffs[482], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[480] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[480] at LC2_12_T1
--operation mode is normal

CB2_dffs[480] = AMPP_FUNCTION(CB2_dffs[481], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB161_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_68_sm1|holdff at LC10_12_T1
--operation mode is normal

EB161_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[68], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[68] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68] at LC3_16_T2
--operation mode is normal

B1_acq_trigger_in_reg[68] = AMPP_FUNCTION(LE1L794Q, GLOBAL(AF1_outclock0));


--EB161L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_68_sm1|i42~184 at LC4_12_T1
--operation mode is normal

EB161L2 = AMPP_FUNCTION(EB161_holdff, CB2_dffs[480], B1_acq_trigger_in_reg[68], CB2_dffs[481]);


--EB161L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_68_sm1|i42~185 at LC8_12_T1
--operation mode is normal

EB161L3 = AMPP_FUNCTION(CB2_dffs[480], B1_acq_trigger_in_reg[68], CB2_dffs[481]);


--CB2_dffs[482] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[482] at LC5_13_T1
--operation mode is normal

CB2_dffs[482] = AMPP_FUNCTION(CB2_dffs[483], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[484] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484] at LC1_14_T1
--operation mode is normal

CB2_dffs[484] = AMPP_FUNCTION(CB2_dffs[485], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[483] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483] at LC4_14_T1
--operation mode is normal

CB2_dffs[483] = AMPP_FUNCTION(CB2_dffs[484], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB261_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_69_sm1|holdff at LC3_14_T1
--operation mode is normal

EB261_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[69], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[69] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69] at LC10_14_T1
--operation mode is normal

B1_acq_trigger_in_reg[69] = AMPP_FUNCTION(LE1_rdaddr[0], GLOBAL(AF1_outclock0));


--EB261L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_69_sm1|i42~184 at LC5_14_T1
--operation mode is normal

EB261L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[69], CB2_dffs[484], CB2_dffs[483], EB261_holdff);


--EB261L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_69_sm1|i42~185 at LC8_14_T1
--operation mode is normal

EB261L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[69], CB2_dffs[483], CB2_dffs[484]);


--CB2_dffs[485] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485] at LC8_13_T1
--operation mode is normal

CB2_dffs[485] = AMPP_FUNCTION(CB2_dffs[486], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[487] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[487] at LC5_9_T1
--operation mode is normal

CB2_dffs[487] = AMPP_FUNCTION(CB2_dffs[488], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[486] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486] at LC8_9_T1
--operation mode is normal

CB2_dffs[486] = AMPP_FUNCTION(CB2_dffs[487], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB361_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_70_sm1|holdff at LC3_9_T1
--operation mode is normal

EB361_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[70], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[70] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70] at LC6_9_T1
--operation mode is normal

B1_acq_trigger_in_reg[70] = AMPP_FUNCTION(LE1_rdaddr[1], GLOBAL(AF1_outclock0));


--EB361L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_70_sm1|i42~184 at LC6_8_T1
--operation mode is normal

EB361L2 = AMPP_FUNCTION(EB361_holdff, CB2_dffs[486], CB2_dffs[487], B1_acq_trigger_in_reg[70]);


--EB361L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_70_sm1|i42~185 at LC5_8_T1
--operation mode is normal

EB361L3 = AMPP_FUNCTION(CB2_dffs[486], CB2_dffs[487], B1_acq_trigger_in_reg[70]);


--CB2_dffs[488] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[488] at LC7_7_T1
--operation mode is normal

CB2_dffs[488] = AMPP_FUNCTION(CB2_dffs[489], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[490] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[490] at LC5_7_T1
--operation mode is normal

CB2_dffs[490] = AMPP_FUNCTION(CB2_dffs[491], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[489] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[489] at LC9_6_T1
--operation mode is normal

CB2_dffs[489] = AMPP_FUNCTION(CB2_dffs[490], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB461_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_71_sm1|holdff at LC9_7_T1
--operation mode is normal

EB461_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[71], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[71] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71] at LC8_8_T1
--operation mode is normal

B1_acq_trigger_in_reg[71] = AMPP_FUNCTION(LE1_rdaddr[2], GLOBAL(AF1_outclock0));


--EB461L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_71_sm1|i42~184 at LC6_7_T1
--operation mode is normal

EB461L2 = AMPP_FUNCTION(CB2_dffs[489], B1_acq_trigger_in_reg[71], CB2_dffs[490], EB461_holdff);


--EB461L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_71_sm1|i42~185 at LC10_7_T1
--operation mode is normal

EB461L3 = AMPP_FUNCTION(CB2_dffs[489], CB2_dffs[490], B1_acq_trigger_in_reg[71]);


--CB2_dffs[491] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[491] at LC5_5_T1
--operation mode is normal

CB2_dffs[491] = AMPP_FUNCTION(CB2_dffs[492], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[469] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[469] at LC6_2_H4
--operation mode is normal

CB2_dffs[469] = AMPP_FUNCTION(CB2_dffs[470], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[468] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[468] at LC1_3_H4
--operation mode is normal

CB2_dffs[468] = AMPP_FUNCTION(CB2_dffs[469], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB751_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_64_sm1|holdff at LC10_3_H4
--operation mode is normal

EB751_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[64], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[64] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64] at LC8_12_A2
--operation mode is normal

B1_acq_trigger_in_reg[64] = AMPP_FUNCTION(JE1L222Q, GLOBAL(AF1_outclock0));


--EB751L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_64_sm1|i42~184 at LC3_3_H4
--operation mode is normal

EB751L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[64], EB751_holdff, CB2_dffs[469], CB2_dffs[468]);


--EB751L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_64_sm1|i42~185 at LC5_3_H4
--operation mode is normal

EB751L3 = AMPP_FUNCTION(CB2_dffs[468], CB2_dffs[469], B1_acq_trigger_in_reg[64]);


--CB2_dffs[470] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[470] at LC3_2_H4
--operation mode is normal

CB2_dffs[470] = AMPP_FUNCTION(CB2_dffs[471], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[472] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[472] at LC1_11_H4
--operation mode is normal

CB2_dffs[472] = AMPP_FUNCTION(CB2_dffs[473], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[471] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[471] at LC7_12_H4
--operation mode is normal

CB2_dffs[471] = AMPP_FUNCTION(CB2_dffs[472], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB851_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_65_sm1|holdff at LC5_11_H4
--operation mode is normal

EB851_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[65], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[65] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65] at LC4_14_A2
--operation mode is normal

B1_acq_trigger_in_reg[65] = AMPP_FUNCTION(JE1L322Q, GLOBAL(AF1_outclock0));


--EB851L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_65_sm1|i42~184 at LC5_12_H4
--operation mode is normal

EB851L2 = AMPP_FUNCTION(EB851_holdff, CB2_dffs[471], CB2_dffs[472], B1_acq_trigger_in_reg[65]);


--EB851L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_65_sm1|i42~185 at LC8_11_H4
--operation mode is normal

EB851L3 = AMPP_FUNCTION(CB2_dffs[471], B1_acq_trigger_in_reg[65], CB2_dffs[472]);


--CB2_dffs[473] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[473] at LC4_6_H4
--operation mode is normal

CB2_dffs[473] = AMPP_FUNCTION(CB2_dffs[474], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[475] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[475] at LC6_6_H4
--operation mode is normal

CB2_dffs[475] = AMPP_FUNCTION(CB2_dffs[476], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[474] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[474] at LC7_6_H4
--operation mode is normal

CB2_dffs[474] = AMPP_FUNCTION(CB2_dffs[475], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB951_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_66_sm1|holdff at LC7_1_H4
--operation mode is normal

EB951_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[66], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[66] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66] at LC5_1_H2
--operation mode is normal

B1_acq_trigger_in_reg[66] = AMPP_FUNCTION(JE1L422Q, GLOBAL(AF1_outclock0));


--EB951L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_66_sm1|i42~184 at LC9_6_H4
--operation mode is normal

EB951L2 = AMPP_FUNCTION(EB951_holdff, CB2_dffs[475], B1_acq_trigger_in_reg[66], CB2_dffs[474]);


--EB951L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_66_sm1|i42~185 at LC3_6_H4
--operation mode is normal

EB951L3 = AMPP_FUNCTION(CB2_dffs[475], B1_acq_trigger_in_reg[66], CB2_dffs[474]);


--CB2_dffs[476] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[476] at LC3_13_H4
--operation mode is normal

CB2_dffs[476] = AMPP_FUNCTION(CB2_dffs[477], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[478] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[478] at LC4_15_H4
--operation mode is normal

CB2_dffs[478] = AMPP_FUNCTION(CB2_dffs[479], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[477] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[477] at LC9_14_H4
--operation mode is normal

CB2_dffs[477] = AMPP_FUNCTION(CB2_dffs[478], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB061_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_67_sm1|holdff at LC9_15_H4
--operation mode is normal

EB061_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[67], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[67] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67] at LC7_14_H2
--operation mode is normal

B1_acq_trigger_in_reg[67] = AMPP_FUNCTION(JE1L522Q, GLOBAL(AF1_outclock0));


--EB061L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_67_sm1|i42~184 at LC7_15_H4
--operation mode is normal

EB061L2 = AMPP_FUNCTION(CB2_dffs[477], B1_acq_trigger_in_reg[67], CB2_dffs[478], EB061_holdff);


--EB061L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_67_sm1|i42~185 at LC3_15_H4
--operation mode is normal

EB061L3 = AMPP_FUNCTION(CB2_dffs[477], CB2_dffs[478], B1_acq_trigger_in_reg[67]);


--CB2_dffs[479] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[479] at LC10_13_T1
--operation mode is normal

CB2_dffs[479] = AMPP_FUNCTION(CB2_dffs[480], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[457] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[457] at LC2_10_H4
--operation mode is normal

CB2_dffs[457] = AMPP_FUNCTION(CB2_dffs[458], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[456] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[456] at LC10_9_H4
--operation mode is normal

CB2_dffs[456] = AMPP_FUNCTION(CB2_dffs[457], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB351_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_60_sm1|holdff at LC10_10_H4
--operation mode is normal

EB351_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[60], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[60] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60] at LC5_14_B2
--operation mode is normal

B1_acq_trigger_in_reg[60] = AMPP_FUNCTION(JE1L742Q, GLOBAL(AF1_outclock0));


--EB351L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_60_sm1|i42~184 at LC3_10_H4
--operation mode is normal

EB351L2 = AMPP_FUNCTION(CB2_dffs[456], EB351_holdff, CB2_dffs[457], B1_acq_trigger_in_reg[60]);


--EB351L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_60_sm1|i42~185 at LC7_10_H4
--operation mode is normal

EB351L3 = AMPP_FUNCTION(CB2_dffs[456], CB2_dffs[457], B1_acq_trigger_in_reg[60]);


--CB2_dffs[458] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458] at LC9_9_H4
--operation mode is normal

CB2_dffs[458] = AMPP_FUNCTION(CB2_dffs[459], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[460] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[460] at LC5_7_H4
--operation mode is normal

CB2_dffs[460] = AMPP_FUNCTION(CB2_dffs[461], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[459] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[459] at LC8_8_H4
--operation mode is normal

CB2_dffs[459] = AMPP_FUNCTION(CB2_dffs[460], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB451_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_61_sm1|holdff at LC9_7_H4
--operation mode is normal

EB451_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[61], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[61] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61] at LC7_14_M2
--operation mode is normal

B1_acq_trigger_in_reg[61] = AMPP_FUNCTION(JE1L912Q, GLOBAL(AF1_outclock0));


--EB451L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_61_sm1|i42~184 at LC10_7_H4
--operation mode is normal

EB451L2 = AMPP_FUNCTION(CB2_dffs[459], CB2_dffs[460], B1_acq_trigger_in_reg[61], EB451_holdff);


--EB451L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_61_sm1|i42~185 at LC2_8_H4
--operation mode is normal

EB451L3 = AMPP_FUNCTION(CB2_dffs[459], CB2_dffs[460], B1_acq_trigger_in_reg[61]);


--CB2_dffs[461] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461] at LC3_7_H4
--operation mode is normal

CB2_dffs[461] = AMPP_FUNCTION(CB2_dffs[462], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[463] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463] at LC3_16_H4
--operation mode is normal

CB2_dffs[463] = AMPP_FUNCTION(CB2_dffs[464], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[462] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462] at LC5_16_H4
--operation mode is normal

CB2_dffs[462] = AMPP_FUNCTION(CB2_dffs[463], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB551_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_62_sm1|holdff at LC9_16_H4
--operation mode is normal

EB551_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[62], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[62] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62] at LC10_16_H4
--operation mode is normal

B1_acq_trigger_in_reg[62] = AMPP_FUNCTION(JE1L022Q, GLOBAL(AF1_outclock0));


--EB551L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_62_sm1|i42~184 at LC8_16_H4
--operation mode is normal

EB551L2 = AMPP_FUNCTION(EB551_holdff, CB2_dffs[462], B1_acq_trigger_in_reg[62], CB2_dffs[463]);


--EB551L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_62_sm1|i42~185 at LC6_16_H4
--operation mode is normal

EB551L3 = AMPP_FUNCTION(CB2_dffs[462], B1_acq_trigger_in_reg[62], CB2_dffs[463]);


--CB2_dffs[464] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464] at LC5_4_H4
--operation mode is normal

CB2_dffs[464] = AMPP_FUNCTION(CB2_dffs[465], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[466] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466] at LC9_4_H4
--operation mode is normal

CB2_dffs[466] = AMPP_FUNCTION(CB2_dffs[467], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[465] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465] at LC3_4_H4
--operation mode is normal

CB2_dffs[465] = AMPP_FUNCTION(CB2_dffs[466], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB651_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_63_sm1|holdff at LC10_5_H4
--operation mode is normal

EB651_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[63], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[63] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63] at LC9_8_A2
--operation mode is normal

B1_acq_trigger_in_reg[63] = AMPP_FUNCTION(JE1L122Q, GLOBAL(AF1_outclock0));


--EB651L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_63_sm1|i42~184 at LC2_4_H4
--operation mode is normal

EB651L2 = AMPP_FUNCTION(CB2_dffs[466], EB651_holdff, B1_acq_trigger_in_reg[63], CB2_dffs[465]);


--EB651L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_63_sm1|i42~185 at LC3_5_H4
--operation mode is normal

EB651L3 = AMPP_FUNCTION(CB2_dffs[466], CB2_dffs[465], B1_acq_trigger_in_reg[63]);


--CB2_dffs[467] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[467] at LC4_4_H4
--operation mode is normal

CB2_dffs[467] = AMPP_FUNCTION(CB2_dffs[468], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[445] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[445] at LC2_4_C2
--operation mode is normal

CB2_dffs[445] = AMPP_FUNCTION(CB2_dffs[446], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[444] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[444] at LC10_3_C2
--operation mode is normal

CB2_dffs[444] = AMPP_FUNCTION(CB2_dffs[445], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB941_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_56_sm1|holdff at LC9_4_C2
--operation mode is normal

EB941_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[56], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[56] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56] at LC4_5_C2
--operation mode is normal

B1_acq_trigger_in_reg[56] = AMPP_FUNCTION(JE1L442Q, GLOBAL(AF1_outclock0));


--EB941L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_56_sm1|i42~184 at LC7_4_C2
--operation mode is normal

EB941L2 = AMPP_FUNCTION(EB941_holdff, CB2_dffs[445], CB2_dffs[444], B1_acq_trigger_in_reg[56]);


--EB941L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_56_sm1|i42~185 at LC3_4_C2
--operation mode is normal

EB941L3 = AMPP_FUNCTION(CB2_dffs[445], CB2_dffs[444], B1_acq_trigger_in_reg[56]);


--CB2_dffs[446] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[446] at LC1_5_C2
--operation mode is normal

CB2_dffs[446] = AMPP_FUNCTION(CB2_dffs[447], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[448] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[448] at LC5_6_C2
--operation mode is normal

CB2_dffs[448] = AMPP_FUNCTION(CB2_dffs[449], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[447] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[447] at LC10_6_C2
--operation mode is normal

CB2_dffs[447] = AMPP_FUNCTION(CB2_dffs[448], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB051_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_57_sm1|holdff at LC8_6_C2
--operation mode is normal

EB051_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[57], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[57] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] at LC9_10_B2
--operation mode is normal

B1_acq_trigger_in_reg[57] = AMPP_FUNCTION(JE1L542Q, GLOBAL(AF1_outclock0));


--EB051L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_57_sm1|i42~184 at LC7_6_C2
--operation mode is normal

EB051L2 = AMPP_FUNCTION(CB2_dffs[448], EB051_holdff, B1_acq_trigger_in_reg[57], CB2_dffs[447]);


--EB051L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_57_sm1|i42~185 at LC6_6_C2
--operation mode is normal

EB051L3 = AMPP_FUNCTION(CB2_dffs[448], B1_acq_trigger_in_reg[57], CB2_dffs[447]);


--CB2_dffs[449] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[449] at LC2_7_C2
--operation mode is normal

CB2_dffs[449] = AMPP_FUNCTION(CB2_dffs[450], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[451] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[451] at LC4_15_C2
--operation mode is normal

CB2_dffs[451] = AMPP_FUNCTION(CB2_dffs[452], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[450] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[450] at LC1_14_C2
--operation mode is normal

CB2_dffs[450] = AMPP_FUNCTION(CB2_dffs[451], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB151_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_58_sm1|holdff at LC8_15_C2
--operation mode is normal

EB151_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[58], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[58] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58] at LC2_12_M2
--operation mode is normal

B1_acq_trigger_in_reg[58] = AMPP_FUNCTION(JE1L812Q, GLOBAL(AF1_outclock0));


--EB151L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_58_sm1|i42~184 at LC3_15_C2
--operation mode is normal

EB151L2 = AMPP_FUNCTION(CB2_dffs[451], CB2_dffs[450], EB151_holdff, B1_acq_trigger_in_reg[58]);


--EB151L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_58_sm1|i42~185 at LC7_15_C2
--operation mode is normal

EB151L3 = AMPP_FUNCTION(CB2_dffs[450], CB2_dffs[451], B1_acq_trigger_in_reg[58]);


--CB2_dffs[452] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[452] at LC7_12_C2
--operation mode is normal

CB2_dffs[452] = AMPP_FUNCTION(CB2_dffs[453], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[454] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[454] at LC10_10_C2
--operation mode is normal

CB2_dffs[454] = AMPP_FUNCTION(CB2_dffs[455], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[453] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[453] at LC1_11_C2
--operation mode is normal

CB2_dffs[453] = AMPP_FUNCTION(CB2_dffs[454], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB251_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_59_sm1|holdff at LC3_12_C2
--operation mode is normal

EB251_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[59], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[59] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59] at LC8_10_B2
--operation mode is normal

B1_acq_trigger_in_reg[59] = AMPP_FUNCTION(JE1L642Q, GLOBAL(AF1_outclock0));


--EB251L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_59_sm1|i42~184 at LC5_11_C2
--operation mode is normal

EB251L2 = AMPP_FUNCTION(EB251_holdff, B1_acq_trigger_in_reg[59], CB2_dffs[454], CB2_dffs[453]);


--EB251L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_59_sm1|i42~185 at LC8_11_C2
--operation mode is normal

EB251L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[59], CB2_dffs[454], CB2_dffs[453]);


--CB2_dffs[455] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[455] at LC7_9_H4
--operation mode is normal

CB2_dffs[455] = AMPP_FUNCTION(CB2_dffs[456], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[433] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433] at LC2_9_C2
--operation mode is normal

CB2_dffs[433] = AMPP_FUNCTION(CB2_dffs[434], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[432] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432] at LC10_9_C2
--operation mode is normal

CB2_dffs[432] = AMPP_FUNCTION(CB2_dffs[433], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB541_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_52_sm1|holdff at LC4_10_C2
--operation mode is normal

EB541_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[52], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[52] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52] at LC9_10_C2
--operation mode is normal

B1_acq_trigger_in_reg[52] = AMPP_FUNCTION(JE1L042Q, GLOBAL(AF1_outclock0));


--EB541L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_52_sm1|i42~184 at LC9_9_C2
--operation mode is normal

EB541L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[52], CB2_dffs[433], CB2_dffs[432], EB541_holdff);


--EB541L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_52_sm1|i42~185 at LC3_10_C2
--operation mode is normal

EB541L3 = AMPP_FUNCTION(CB2_dffs[432], CB2_dffs[433], B1_acq_trigger_in_reg[52]);


--CB2_dffs[434] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434] at LC1_9_C2
--operation mode is normal

CB2_dffs[434] = AMPP_FUNCTION(CB2_dffs[435], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[436] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[436] at LC6_8_C2
--operation mode is normal

CB2_dffs[436] = AMPP_FUNCTION(CB2_dffs[437], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[435] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435] at LC7_8_C2
--operation mode is normal

CB2_dffs[435] = AMPP_FUNCTION(CB2_dffs[436], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB641_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_53_sm1|holdff at LC3_1_C2
--operation mode is normal

EB641_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[53], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[53] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53] at LC10_12_D2
--operation mode is normal

B1_acq_trigger_in_reg[53] = AMPP_FUNCTION(JE1L142Q, GLOBAL(AF1_outclock0));


--EB641L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_53_sm1|i42~184 at LC5_9_C2
--operation mode is normal

EB641L2 = AMPP_FUNCTION(CB2_dffs[436], B1_acq_trigger_in_reg[53], CB2_dffs[435], EB641_holdff);


--EB641L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_53_sm1|i42~185 at LC10_8_C2
--operation mode is normal

EB641L3 = AMPP_FUNCTION(CB2_dffs[436], B1_acq_trigger_in_reg[53], CB2_dffs[435]);


--CB2_dffs[437] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[437] at LC6_12_C2
--operation mode is normal

CB2_dffs[437] = AMPP_FUNCTION(CB2_dffs[438], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[439] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[439] at LC1_13_C2
--operation mode is normal

CB2_dffs[439] = AMPP_FUNCTION(CB2_dffs[440], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[438] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[438] at LC4_13_C2
--operation mode is normal

CB2_dffs[438] = AMPP_FUNCTION(CB2_dffs[439], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB741_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_54_sm1|holdff at LC6_1_C2
--operation mode is normal

EB741_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[54], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[54] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54] at LC5_13_B2
--operation mode is normal

B1_acq_trigger_in_reg[54] = AMPP_FUNCTION(JE1L242Q, GLOBAL(AF1_outclock0));


--EB741L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_54_sm1|i42~184 at LC8_13_C2
--operation mode is normal

EB741L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[54], EB741_holdff, CB2_dffs[438], CB2_dffs[439]);


--EB741L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_54_sm1|i42~185 at LC7_13_C2
--operation mode is normal

EB741L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[54], CB2_dffs[438], CB2_dffs[439]);


--CB2_dffs[440] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[440] at LC5_3_C2
--operation mode is normal

CB2_dffs[440] = AMPP_FUNCTION(CB2_dffs[441], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[442] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[442] at LC3_3_C2
--operation mode is normal

CB2_dffs[442] = AMPP_FUNCTION(CB2_dffs[443], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[441] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[441] at LC3_2_C2
--operation mode is normal

CB2_dffs[441] = AMPP_FUNCTION(CB2_dffs[442], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB841_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_55_sm1|holdff at LC5_2_C2
--operation mode is normal

EB841_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[55], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[55] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55] at LC7_14_B2
--operation mode is normal

B1_acq_trigger_in_reg[55] = AMPP_FUNCTION(JE1L342Q, GLOBAL(AF1_outclock0));


--EB841L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_55_sm1|i42~184 at LC7_2_C2
--operation mode is normal

EB841L2 = AMPP_FUNCTION(CB2_dffs[441], EB841_holdff, B1_acq_trigger_in_reg[55], CB2_dffs[442]);


--EB841L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_55_sm1|i42~185 at LC9_2_C2
--operation mode is normal

EB841L3 = AMPP_FUNCTION(CB2_dffs[441], CB2_dffs[442], B1_acq_trigger_in_reg[55]);


--CB2_dffs[443] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[443] at LC6_3_C2
--operation mode is normal

CB2_dffs[443] = AMPP_FUNCTION(CB2_dffs[444], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[421] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421] at LC1_9_L2
--operation mode is normal

CB2_dffs[421] = AMPP_FUNCTION(CB2_dffs[422], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[420] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420] at LC4_9_L2
--operation mode is normal

CB2_dffs[420] = AMPP_FUNCTION(CB2_dffs[421], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB141_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_48_sm1|holdff at LC5_10_L2
--operation mode is normal

EB141_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[48], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[48] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48] at LC2_6_D2
--operation mode is normal

B1_acq_trigger_in_reg[48] = AMPP_FUNCTION(JE1L632Q, GLOBAL(AF1_outclock0));


--EB141L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_48_sm1|i42~184 at LC2_10_L2
--operation mode is normal

EB141L2 = AMPP_FUNCTION(CB2_dffs[420], EB141_holdff, CB2_dffs[421], B1_acq_trigger_in_reg[48]);


--EB141L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_48_sm1|i42~185 at LC3_9_L2
--operation mode is normal

EB141L3 = AMPP_FUNCTION(CB2_dffs[420], B1_acq_trigger_in_reg[48], CB2_dffs[421]);


--CB2_dffs[422] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422] at LC4_8_L2
--operation mode is normal

CB2_dffs[422] = AMPP_FUNCTION(CB2_dffs[423], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[424] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424] at LC3_7_L2
--operation mode is normal

CB2_dffs[424] = AMPP_FUNCTION(CB2_dffs[425], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[423] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423] at LC10_7_L2
--operation mode is normal

CB2_dffs[423] = AMPP_FUNCTION(CB2_dffs[424], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB241_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_49_sm1|holdff at LC5_7_L2
--operation mode is normal

EB241_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[49], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[49] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49] at LC7_13_D2
--operation mode is normal

B1_acq_trigger_in_reg[49] = AMPP_FUNCTION(JE1L732Q, GLOBAL(AF1_outclock0));


--EB241L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_49_sm1|i42~184 at LC2_8_L2
--operation mode is normal

EB241L2 = AMPP_FUNCTION(CB2_dffs[423], EB241_holdff, CB2_dffs[424], B1_acq_trigger_in_reg[49]);


--EB241L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_49_sm1|i42~185 at LC5_8_L2
--operation mode is normal

EB241L3 = AMPP_FUNCTION(CB2_dffs[423], CB2_dffs[424], B1_acq_trigger_in_reg[49]);


--CB2_dffs[425] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[425] at LC9_8_L2
--operation mode is normal

CB2_dffs[425] = AMPP_FUNCTION(CB2_dffs[426], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[427] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427] at LC2_6_L2
--operation mode is normal

CB2_dffs[427] = AMPP_FUNCTION(CB2_dffs[428], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[426] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[426] at LC7_7_L2
--operation mode is normal

CB2_dffs[426] = AMPP_FUNCTION(CB2_dffs[427], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB341_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_50_sm1|holdff at LC3_2_L2
--operation mode is normal

EB341_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[50], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[50] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50] at LC10_8_D2
--operation mode is normal

B1_acq_trigger_in_reg[50] = AMPP_FUNCTION(JE1L832Q, GLOBAL(AF1_outclock0));


--EB341L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_50_sm1|i42~184 at LC9_6_L2
--operation mode is normal

EB341L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[50], EB341_holdff, CB2_dffs[427], CB2_dffs[426]);


--EB341L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_50_sm1|i42~185 at LC7_6_L2
--operation mode is normal

EB341L3 = AMPP_FUNCTION(CB2_dffs[426], CB2_dffs[427], B1_acq_trigger_in_reg[50]);


--CB2_dffs[428] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[428] at LC5_5_L2
--operation mode is normal

CB2_dffs[428] = AMPP_FUNCTION(CB2_dffs[429], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[430] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430] at LC10_4_L2
--operation mode is normal

CB2_dffs[430] = AMPP_FUNCTION(CB2_dffs[431], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[429] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429] at LC7_4_L2
--operation mode is normal

CB2_dffs[429] = AMPP_FUNCTION(CB2_dffs[430], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB441_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_51_sm1|holdff at LC4_4_L2
--operation mode is normal

EB441_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[51], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[51] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51] at LC6_10_D2
--operation mode is normal

B1_acq_trigger_in_reg[51] = AMPP_FUNCTION(JE1L932Q, GLOBAL(AF1_outclock0));


--EB441L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_51_sm1|i42~184 at LC9_3_L2
--operation mode is normal

EB441L2 = AMPP_FUNCTION(EB441_holdff, CB2_dffs[429], B1_acq_trigger_in_reg[51], CB2_dffs[430]);


--EB441L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_51_sm1|i42~185 at LC5_3_L2
--operation mode is normal

EB441L3 = AMPP_FUNCTION(CB2_dffs[430], B1_acq_trigger_in_reg[51], CB2_dffs[429]);


--CB2_dffs[431] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431] at LC4_5_L2
--operation mode is normal

CB2_dffs[431] = AMPP_FUNCTION(CB2_dffs[432], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[409] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[409] at LC9_12_L2
--operation mode is normal

CB2_dffs[409] = AMPP_FUNCTION(CB2_dffs[410], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[408] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408] at LC7_13_L2
--operation mode is normal

CB2_dffs[408] = AMPP_FUNCTION(CB2_dffs[409], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB731_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_44_sm1|holdff at LC3_11_L2
--operation mode is normal

EB731_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[44], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[44] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44] at LC8_5_F2
--operation mode is normal

B1_acq_trigger_in_reg[44] = AMPP_FUNCTION(JE1L332Q, GLOBAL(AF1_outclock0));


--EB731L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_44_sm1|i42~184 at LC10_12_L2
--operation mode is normal

EB731L2 = AMPP_FUNCTION(CB2_dffs[409], CB2_dffs[408], EB731_holdff, B1_acq_trigger_in_reg[44]);


--EB731L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_44_sm1|i42~185 at LC4_12_L2
--operation mode is normal

EB731L3 = AMPP_FUNCTION(CB2_dffs[409], CB2_dffs[408], B1_acq_trigger_in_reg[44]);


--CB2_dffs[410] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410] at LC10_15_L2
--operation mode is normal

CB2_dffs[410] = AMPP_FUNCTION(CB2_dffs[411], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[412] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[412] at LC6_14_L2
--operation mode is normal

CB2_dffs[412] = AMPP_FUNCTION(CB2_dffs[413], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[411] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411] at LC4_15_L2
--operation mode is normal

CB2_dffs[411] = AMPP_FUNCTION(CB2_dffs[412], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB831_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_45_sm1|holdff at LC2_15_L2
--operation mode is normal

EB831_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[45], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[45] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45] at LC6_12_F2
--operation mode is normal

B1_acq_trigger_in_reg[45] = AMPP_FUNCTION(JE1L432Q, GLOBAL(AF1_outclock0));


--EB831L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_45_sm1|i42~184 at LC7_15_L2
--operation mode is normal

EB831L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[45], EB831_holdff, CB2_dffs[412], CB2_dffs[411]);


--EB831L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_45_sm1|i42~185 at LC1_15_L2
--operation mode is normal

EB831L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[45], CB2_dffs[412], CB2_dffs[411]);


--CB2_dffs[413] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413] at LC5_15_L2
--operation mode is normal

CB2_dffs[413] = AMPP_FUNCTION(CB2_dffs[414], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[415] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415] at LC8_1_L1
--operation mode is normal

CB2_dffs[415] = AMPP_FUNCTION(CB2_dffs[416], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[414] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414] at LC9_2_L1
--operation mode is normal

CB2_dffs[414] = AMPP_FUNCTION(CB2_dffs[415], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB931_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_46_sm1|holdff at LC7_2_L1
--operation mode is normal

EB931_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[46], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[46] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46] at LC5_15_G2
--operation mode is normal

B1_acq_trigger_in_reg[46] = AMPP_FUNCTION(JE1L532Q, GLOBAL(AF1_outclock0));


--EB931L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_46_sm1|i42~184 at LC9_1_L1
--operation mode is normal

EB931L2 = AMPP_FUNCTION(EB931_holdff, CB2_dffs[414], B1_acq_trigger_in_reg[46], CB2_dffs[415]);


--EB931L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_46_sm1|i42~185 at LC7_1_L1
--operation mode is normal

EB931L3 = AMPP_FUNCTION(CB2_dffs[414], B1_acq_trigger_in_reg[46], CB2_dffs[415]);


--CB2_dffs[416] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416] at LC10_2_L1
--operation mode is normal

CB2_dffs[416] = AMPP_FUNCTION(CB2_dffs[417], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[418] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418] at LC3_13_L1
--operation mode is normal

CB2_dffs[418] = AMPP_FUNCTION(CB2_dffs[419], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[417] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417] at LC6_12_L1
--operation mode is normal

CB2_dffs[417] = AMPP_FUNCTION(CB2_dffs[418], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB041_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_47_sm1|holdff at LC9_13_L1
--operation mode is normal

EB041_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[47], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[47] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47] at LC7_10_M2
--operation mode is normal

B1_acq_trigger_in_reg[47] = AMPP_FUNCTION(JE1L712Q, GLOBAL(AF1_outclock0));


--EB041L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_47_sm1|i42~184 at LC3_12_L1
--operation mode is normal

EB041L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[47], CB2_dffs[417], EB041_holdff, CB2_dffs[418]);


--EB041L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_47_sm1|i42~185 at LC8_13_L1
--operation mode is normal

EB041L3 = AMPP_FUNCTION(CB2_dffs[417], B1_acq_trigger_in_reg[47], CB2_dffs[418]);


--CB2_dffs[419] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419] at LC5_12_L1
--operation mode is normal

CB2_dffs[419] = AMPP_FUNCTION(CB2_dffs[420], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[397] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] at LC3_13_N2
--operation mode is normal

CB2_dffs[397] = AMPP_FUNCTION(CB2_dffs[398], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[396] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] at LC6_14_N2
--operation mode is normal

CB2_dffs[396] = AMPP_FUNCTION(CB2_dffs[397], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB331_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_40_sm1|holdff at LC3_15_N2
--operation mode is normal

EB331_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[40], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[40] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40] at LC5_14_E2
--operation mode is normal

B1_acq_trigger_in_reg[40] = AMPP_FUNCTION(JE1L922Q, GLOBAL(AF1_outclock0));


--EB331L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_40_sm1|i42~184 at LC9_14_N2
--operation mode is normal

EB331L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[40], EB331_holdff, CB2_dffs[397], CB2_dffs[396]);


--EB331L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_40_sm1|i42~185 at LC6_13_N2
--operation mode is normal

EB331L3 = AMPP_FUNCTION(CB2_dffs[396], B1_acq_trigger_in_reg[40], CB2_dffs[397]);


--CB2_dffs[398] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398] at LC5_14_N2
--operation mode is normal

CB2_dffs[398] = AMPP_FUNCTION(CB2_dffs[399], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[400] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[400] at LC8_12_N2
--operation mode is normal

CB2_dffs[400] = AMPP_FUNCTION(CB2_dffs[401], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[399] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[399] at LC10_13_N2
--operation mode is normal

CB2_dffs[399] = AMPP_FUNCTION(CB2_dffs[400], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB431_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_41_sm1|holdff at LC3_11_N2
--operation mode is normal

EB431_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[41], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[41] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41] at LC7_7_E2
--operation mode is normal

B1_acq_trigger_in_reg[41] = AMPP_FUNCTION(JE1L032Q, GLOBAL(AF1_outclock0));


--EB431L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_41_sm1|i42~184 at LC5_12_N2
--operation mode is normal

EB431L2 = AMPP_FUNCTION(EB431_holdff, CB2_dffs[400], B1_acq_trigger_in_reg[41], CB2_dffs[399]);


--EB431L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_41_sm1|i42~185 at LC6_12_N2
--operation mode is normal

EB431L3 = AMPP_FUNCTION(CB2_dffs[400], B1_acq_trigger_in_reg[41], CB2_dffs[399]);


--CB2_dffs[401] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[401] at LC7_1_N2
--operation mode is normal

CB2_dffs[401] = AMPP_FUNCTION(CB2_dffs[402], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[403] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[403] at LC8_2_N2
--operation mode is normal

CB2_dffs[403] = AMPP_FUNCTION(CB2_dffs[404], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[402] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[402] at LC10_2_N2
--operation mode is normal

CB2_dffs[402] = AMPP_FUNCTION(CB2_dffs[403], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB531_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_42_sm1|holdff at LC9_1_N2
--operation mode is normal

EB531_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[42], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[42] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42] at LC4_15_E2
--operation mode is normal

B1_acq_trigger_in_reg[42] = AMPP_FUNCTION(JE1L132Q, GLOBAL(AF1_outclock0));


--EB531L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_42_sm1|i42~184 at LC5_1_N2
--operation mode is normal

EB531L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[42], CB2_dffs[403], EB531_holdff, CB2_dffs[402]);


--EB531L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_42_sm1|i42~185 at LC1_1_N2
--operation mode is normal

EB531L3 = AMPP_FUNCTION(CB2_dffs[403], B1_acq_trigger_in_reg[42], CB2_dffs[402]);


--CB2_dffs[404] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[404] at LC3_2_N2
--operation mode is normal

CB2_dffs[404] = AMPP_FUNCTION(CB2_dffs[405], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[406] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[406] at LC3_8_N2
--operation mode is normal

CB2_dffs[406] = AMPP_FUNCTION(CB2_dffs[407], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[405] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[405] at LC2_7_N2
--operation mode is normal

CB2_dffs[405] = AMPP_FUNCTION(CB2_dffs[406], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB631_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_43_sm1|holdff at LC9_7_N2
--operation mode is normal

EB631_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[43], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[43] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43] at LC1_14_F2
--operation mode is normal

B1_acq_trigger_in_reg[43] = AMPP_FUNCTION(JE1L232Q, GLOBAL(AF1_outclock0));


--EB631L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_43_sm1|i42~184 at LC1_7_N2
--operation mode is normal

EB631L2 = AMPP_FUNCTION(EB631_holdff, CB2_dffs[405], B1_acq_trigger_in_reg[43], CB2_dffs[406]);


--EB631L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_43_sm1|i42~185 at LC4_7_N2
--operation mode is normal

EB631L3 = AMPP_FUNCTION(CB2_dffs[405], B1_acq_trigger_in_reg[43], CB2_dffs[406]);


--CB2_dffs[407] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407] at LC7_7_N2
--operation mode is normal

CB2_dffs[407] = AMPP_FUNCTION(CB2_dffs[408], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[385] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385] at LC1_9_T2
--operation mode is normal

CB2_dffs[385] = AMPP_FUNCTION(CB2_dffs[386], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[384] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384] at LC9_8_T2
--operation mode is normal

CB2_dffs[384] = AMPP_FUNCTION(CB2_dffs[385], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB921_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_36_sm1|holdff at LC4_9_T2
--operation mode is normal

EB921_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[36], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[36] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36] at LC1_6_M2
--operation mode is normal

B1_acq_trigger_in_reg[36] = AMPP_FUNCTION(JE1L612Q, GLOBAL(AF1_outclock0));


--EB921L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_36_sm1|i42~184 at LC8_9_T2
--operation mode is normal

EB921L2 = AMPP_FUNCTION(CB2_dffs[384], B1_acq_trigger_in_reg[36], CB2_dffs[385], EB921_holdff);


--EB921L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_36_sm1|i42~185 at LC9_9_T2
--operation mode is normal

EB921L3 = AMPP_FUNCTION(CB2_dffs[384], CB2_dffs[385], B1_acq_trigger_in_reg[36]);


--CB2_dffs[386] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386] at LC10_8_N2
--operation mode is normal

CB2_dffs[386] = AMPP_FUNCTION(CB2_dffs[387], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[388] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[388] at LC6_8_N2
--operation mode is normal

CB2_dffs[388] = AMPP_FUNCTION(CB2_dffs[389], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[387] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387] at LC5_9_N2
--operation mode is normal

CB2_dffs[387] = AMPP_FUNCTION(CB2_dffs[388], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB031_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_37_sm1|holdff at LC10_9_N2
--operation mode is normal

EB031_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[37], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[37] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37] at LC1_10_E2
--operation mode is normal

B1_acq_trigger_in_reg[37] = AMPP_FUNCTION(JE1L622Q, GLOBAL(AF1_outclock0));


--EB031L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_37_sm1|i42~184 at LC8_9_N2
--operation mode is normal

EB031L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[37], CB2_dffs[387], CB2_dffs[388], EB031_holdff);


--EB031L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_37_sm1|i42~185 at LC4_9_N2
--operation mode is normal

EB031L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[37], CB2_dffs[388], CB2_dffs[387]);


--CB2_dffs[389] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389] at LC6_4_N2
--operation mode is normal

CB2_dffs[389] = AMPP_FUNCTION(CB2_dffs[390], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[391] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391] at LC5_4_N2
--operation mode is normal

CB2_dffs[391] = AMPP_FUNCTION(CB2_dffs[392], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[390] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390] at LC8_5_N2
--operation mode is normal

CB2_dffs[390] = AMPP_FUNCTION(CB2_dffs[391], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB131_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_38_sm1|holdff at LC6_6_N2
--operation mode is normal

EB131_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[38], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[38] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38] at LC2_16_E2
--operation mode is normal

B1_acq_trigger_in_reg[38] = AMPP_FUNCTION(JE1L722Q, GLOBAL(AF1_outclock0));


--EB131L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_38_sm1|i42~184 at LC2_5_N2
--operation mode is normal

EB131L2 = AMPP_FUNCTION(EB131_holdff, B1_acq_trigger_in_reg[38], CB2_dffs[391], CB2_dffs[390]);


--EB131L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_38_sm1|i42~185 at LC4_5_N2
--operation mode is normal

EB131L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[38], CB2_dffs[391], CB2_dffs[390]);


--CB2_dffs[392] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392] at LC7_5_N2
--operation mode is normal

CB2_dffs[392] = AMPP_FUNCTION(CB2_dffs[393], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[394] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394] at LC6_3_N2
--operation mode is normal

CB2_dffs[394] = AMPP_FUNCTION(CB2_dffs[395], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[393] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393] at LC1_4_N2
--operation mode is normal

CB2_dffs[393] = AMPP_FUNCTION(CB2_dffs[394], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB231_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_39_sm1|holdff at LC9_3_N2
--operation mode is normal

EB231_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[39], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[39] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39] at LC8_9_E2
--operation mode is normal

B1_acq_trigger_in_reg[39] = AMPP_FUNCTION(JE1L822Q, GLOBAL(AF1_outclock0));


--EB231L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_39_sm1|i42~184 at LC10_4_N2
--operation mode is normal

EB231L2 = AMPP_FUNCTION(EB231_holdff, B1_acq_trigger_in_reg[39], CB2_dffs[394], CB2_dffs[393]);


--EB231L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_39_sm1|i42~185 at LC1_3_N2
--operation mode is normal

EB231L3 = AMPP_FUNCTION(CB2_dffs[393], B1_acq_trigger_in_reg[39], CB2_dffs[394]);


--CB2_dffs[395] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395] at LC8_13_N2
--operation mode is normal

CB2_dffs[395] = AMPP_FUNCTION(CB2_dffs[396], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[373] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[373] at LC3_1_T2
--operation mode is normal

CB2_dffs[373] = AMPP_FUNCTION(CB2_dffs[374], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[372] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[372] at LC8_2_T2
--operation mode is normal

CB2_dffs[372] = AMPP_FUNCTION(CB2_dffs[373], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB521_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_32_sm1|holdff at LC10_1_T2
--operation mode is normal

EB521_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[32], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[32] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32] at LC5_1_T2
--operation mode is normal

B1_acq_trigger_in_reg[32] = AMPP_FUNCTION(JE1L191Q, GLOBAL(AF1_outclock0));


--EB521L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_32_sm1|i42~184 at LC1_1_T2
--operation mode is normal

EB521L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[32], CB2_dffs[372], EB521_holdff, CB2_dffs[373]);


--EB521L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_32_sm1|i42~185 at LC2_1_T2
--operation mode is normal

EB521L3 = AMPP_FUNCTION(CB2_dffs[372], B1_acq_trigger_in_reg[32], CB2_dffs[373]);


--CB2_dffs[374] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374] at LC10_2_T2
--operation mode is normal

CB2_dffs[374] = AMPP_FUNCTION(CB2_dffs[375], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[376] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376] at LC6_3_T2
--operation mode is normal

CB2_dffs[376] = AMPP_FUNCTION(CB2_dffs[377], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[375] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375] at LC5_2_T2
--operation mode is normal

CB2_dffs[375] = AMPP_FUNCTION(CB2_dffs[376], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB621_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_33_sm1|holdff at LC9_2_T2
--operation mode is normal

EB621_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[33], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[33] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33] at LC2_3_T2
--operation mode is normal

B1_acq_trigger_in_reg[33] = AMPP_FUNCTION(JE1L291Q, GLOBAL(AF1_outclock0));


--EB621L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_33_sm1|i42~184 at LC8_3_T2
--operation mode is normal

EB621L2 = AMPP_FUNCTION(EB621_holdff, B1_acq_trigger_in_reg[33], CB2_dffs[375], CB2_dffs[376]);


--EB621L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_33_sm1|i42~185 at LC3_3_T2
--operation mode is normal

EB621L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[33], CB2_dffs[375], CB2_dffs[376]);


--CB2_dffs[377] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377] at LC4_4_T2
--operation mode is normal

CB2_dffs[377] = AMPP_FUNCTION(CB2_dffs[378], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[379] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379] at LC9_4_T2
--operation mode is normal

CB2_dffs[379] = AMPP_FUNCTION(CB2_dffs[380], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[378] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378] at LC10_4_T2
--operation mode is normal

CB2_dffs[378] = AMPP_FUNCTION(CB2_dffs[379], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB821_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_35_sm1|holdff at LC9_10_T2
--operation mode is normal

EB821_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[35], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[35] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35] at LC8_9_A2
--operation mode is normal

B1_acq_trigger_in_reg[35] = AMPP_FUNCTION(MF1_SLAVEHREADYO, GLOBAL(AF1_outclock0));


--EB721L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_34_sm1|i42~182 at LC3_4_T2
--operation mode is normal

EB721L1 = AMPP_FUNCTION(EB821_holdff, CB2_dffs[379], B1_acq_trigger_in_reg[35], CB2_dffs[378]);


--EB721L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_34_sm1|i42~183 at LC8_4_T2
--operation mode is normal

EB721L2 = AMPP_FUNCTION(CB2_dffs[379], B1_acq_trigger_in_reg[35], CB2_dffs[378]);


--CB2_dffs[380] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380] at LC6_11_T2
--operation mode is normal

CB2_dffs[380] = AMPP_FUNCTION(CB2_dffs[381], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[382] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382] at LC3_10_T2
--operation mode is normal

CB2_dffs[382] = AMPP_FUNCTION(CB2_dffs[383], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[381] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381] at LC5_10_T2
--operation mode is normal

CB2_dffs[381] = AMPP_FUNCTION(CB2_dffs[382], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB821L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_35_sm1|i42~184 at LC7_10_T2
--operation mode is normal

EB821L2 = AMPP_FUNCTION(CB2_dffs[382], EB821_holdff, B1_acq_trigger_in_reg[35], CB2_dffs[381]);


--EB821L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_35_sm1|i42~185 at LC7_9_T2
--operation mode is normal

EB821L3 = AMPP_FUNCTION(CB2_dffs[381], B1_acq_trigger_in_reg[35], CB2_dffs[382]);


--CB2_dffs[383] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383] at LC10_9_T2
--operation mode is normal

CB2_dffs[383] = AMPP_FUNCTION(CB2_dffs[384], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[361] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361] at LC10_16_V2
--operation mode is normal

CB2_dffs[361] = AMPP_FUNCTION(CB2_dffs[362], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[360] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360] at LC3_15_V2
--operation mode is normal

CB2_dffs[360] = AMPP_FUNCTION(CB2_dffs[361], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB121_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_28_sm1|holdff at LC3_7_Z3
--operation mode is normal

EB121_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[28], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[28] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28] at LC6_7_Z3
--operation mode is normal

B1_acq_trigger_in_reg[28] = AMPP_FUNCTION(JE1L781Q, GLOBAL(AF1_outclock0));


--EB121L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_28_sm1|i42~184 at LC1_16_V2
--operation mode is normal

EB121L2 = AMPP_FUNCTION(CB2_dffs[360], B1_acq_trigger_in_reg[28], CB2_dffs[361], EB121_holdff);


--EB121L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_28_sm1|i42~185 at LC3_16_V2
--operation mode is normal

EB121L3 = AMPP_FUNCTION(CB2_dffs[360], CB2_dffs[361], B1_acq_trigger_in_reg[28]);


--CB2_dffs[362] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362] at LC10_5_V2
--operation mode is normal

CB2_dffs[362] = AMPP_FUNCTION(CB2_dffs[363], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[364] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[364] at LC7_5_V2
--operation mode is normal

CB2_dffs[364] = AMPP_FUNCTION(CB2_dffs[365], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[363] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363] at LC4_5_V2
--operation mode is normal

CB2_dffs[363] = AMPP_FUNCTION(CB2_dffs[364], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB221_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_29_sm1|holdff at LC9_5_V2
--operation mode is normal

EB221_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[29], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[29] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29] at LC5_6_V2
--operation mode is normal

B1_acq_trigger_in_reg[29] = AMPP_FUNCTION(JE1L881Q, GLOBAL(AF1_outclock0));


--EB221L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_29_sm1|i42~184 at LC6_5_V2
--operation mode is normal

EB221L2 = AMPP_FUNCTION(CB2_dffs[363], CB2_dffs[364], B1_acq_trigger_in_reg[29], EB221_holdff);


--EB221L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_29_sm1|i42~185 at LC10_6_V2
--operation mode is normal

EB221L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[29], CB2_dffs[364], CB2_dffs[363]);


--CB2_dffs[365] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365] at LC7_12_T2
--operation mode is normal

CB2_dffs[365] = AMPP_FUNCTION(CB2_dffs[366], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[367] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367] at LC9_12_T2
--operation mode is normal

CB2_dffs[367] = AMPP_FUNCTION(CB2_dffs[368], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[366] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366] at LC3_12_T2
--operation mode is normal

CB2_dffs[366] = AMPP_FUNCTION(CB2_dffs[367], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB321_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_30_sm1|holdff at LC7_11_T2
--operation mode is normal

EB321_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[30], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[30] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30] at LC2_6_T2
--operation mode is normal

B1_acq_trigger_in_reg[30] = AMPP_FUNCTION(JE1L981Q, GLOBAL(AF1_outclock0));


--EB321L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_30_sm1|i42~184 at LC2_11_T2
--operation mode is normal

EB321L2 = AMPP_FUNCTION(CB2_dffs[367], EB321_holdff, B1_acq_trigger_in_reg[30], CB2_dffs[366]);


--EB321L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_30_sm1|i42~185 at LC8_11_T2
--operation mode is normal

EB321L3 = AMPP_FUNCTION(CB2_dffs[367], B1_acq_trigger_in_reg[30], CB2_dffs[366]);


--CB2_dffs[368] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368] at LC10_11_T2
--operation mode is normal

CB2_dffs[368] = AMPP_FUNCTION(CB2_dffs[369], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[370] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[370] at LC5_5_T2
--operation mode is normal

CB2_dffs[370] = AMPP_FUNCTION(CB2_dffs[371], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[369] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369] at LC3_5_T2
--operation mode is normal

CB2_dffs[369] = AMPP_FUNCTION(CB2_dffs[370], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB421_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_31_sm1|holdff at LC7_6_T2
--operation mode is normal

EB421_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[31], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[31] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31] at LC10_5_T2
--operation mode is normal

B1_acq_trigger_in_reg[31] = AMPP_FUNCTION(JE1L091Q, GLOBAL(AF1_outclock0));


--EB421L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_31_sm1|i42~184 at LC1_6_T2
--operation mode is normal

EB421L2 = AMPP_FUNCTION(CB2_dffs[370], EB421_holdff, B1_acq_trigger_in_reg[31], CB2_dffs[369]);


--EB421L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_31_sm1|i42~185 at LC7_5_T2
--operation mode is normal

EB421L3 = AMPP_FUNCTION(CB2_dffs[370], CB2_dffs[369], B1_acq_trigger_in_reg[31]);


--CB2_dffs[371] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[371] at LC9_13_T2
--operation mode is normal

CB2_dffs[371] = AMPP_FUNCTION(CB2_dffs[372], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[289] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] at LC1_15_X2
--operation mode is normal

CB2_dffs[289] = AMPP_FUNCTION(CB2_dffs[290], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[288] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288] at LC5_16_X2
--operation mode is normal

CB2_dffs[288] = AMPP_FUNCTION(CB2_dffs[289], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB79_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_4_sm1|holdff at LC3_15_X2
--operation mode is normal

EB79_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[4], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[4] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] at LC5_4_X2
--operation mode is normal

B1_acq_trigger_in_reg[4] = AMPP_FUNCTION(JE1L491Q, GLOBAL(AF1_outclock0));


--EB79L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_4_sm1|i42~184 at LC8_15_X2
--operation mode is normal

EB79L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[4], CB2_dffs[288], EB79_holdff, CB2_dffs[289]);


--EB79L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_4_sm1|i42~185 at LC7_15_X2
--operation mode is normal

EB79L3 = AMPP_FUNCTION(CB2_dffs[288], B1_acq_trigger_in_reg[4], CB2_dffs[289]);


--CB2_dffs[290] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290] at LC5_14_X2
--operation mode is normal

CB2_dffs[290] = AMPP_FUNCTION(CB2_dffs[291], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[292] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292] at LC8_14_X2
--operation mode is normal

CB2_dffs[292] = AMPP_FUNCTION(CB2_dffs[293], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[291] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291] at LC4_15_X2
--operation mode is normal

CB2_dffs[291] = AMPP_FUNCTION(CB2_dffs[292], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB89_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_5_sm1|holdff at LC9_8_X2
--operation mode is normal

EB89_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[5], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[5] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5] at LC9_7_X2
--operation mode is normal

B1_acq_trigger_in_reg[5] = AMPP_FUNCTION(JE1L591Q, GLOBAL(AF1_outclock0));


--EB89L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_5_sm1|i42~184 at LC4_14_X2
--operation mode is normal

EB89L2 = AMPP_FUNCTION(EB89_holdff, CB2_dffs[292], B1_acq_trigger_in_reg[5], CB2_dffs[291]);


--EB89L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_5_sm1|i42~185 at LC10_14_X2
--operation mode is normal

EB89L3 = AMPP_FUNCTION(CB2_dffs[292], B1_acq_trigger_in_reg[5], CB2_dffs[291]);


--CB2_dffs[293] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293] at LC7_13_X2
--operation mode is normal

CB2_dffs[293] = AMPP_FUNCTION(CB2_dffs[294], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[295] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295] at LC8_11_X2
--operation mode is normal

CB2_dffs[295] = AMPP_FUNCTION(CB2_dffs[296], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[294] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294] at LC2_3_X2
--operation mode is normal

CB2_dffs[294] = AMPP_FUNCTION(CB2_dffs[295], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB99_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_6_sm1|holdff at LC10_3_X2
--operation mode is normal

EB99_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[6], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[6] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] at LC5_3_X2
--operation mode is normal

B1_acq_trigger_in_reg[6] = AMPP_FUNCTION(JE1L691Q, GLOBAL(AF1_outclock0));


--EB99L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_6_sm1|i42~184 at LC3_3_X2
--operation mode is normal

EB99L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[6], EB99_holdff, CB2_dffs[294], CB2_dffs[295]);


--EB99L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_6_sm1|i42~185 at LC8_3_X2
--operation mode is normal

EB99L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[6], CB2_dffs[294], CB2_dffs[295]);


--CB2_dffs[296] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296] at LC5_11_X2
--operation mode is normal

CB2_dffs[296] = AMPP_FUNCTION(CB2_dffs[297], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[298] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298] at LC7_10_X2
--operation mode is normal

CB2_dffs[298] = AMPP_FUNCTION(CB2_dffs[299], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[297] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297] at LC10_11_X2
--operation mode is normal

CB2_dffs[297] = AMPP_FUNCTION(CB2_dffs[298], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB001_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_7_sm1|holdff at LC2_10_X2
--operation mode is normal

EB001_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[7], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[7] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7] at LC5_10_X2
--operation mode is normal

B1_acq_trigger_in_reg[7] = AMPP_FUNCTION(JE1L791Q, GLOBAL(AF1_outclock0));


--EB001L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_7_sm1|i42~184 at LC8_10_X2
--operation mode is normal

EB001L2 = AMPP_FUNCTION(CB2_dffs[298], EB001_holdff, B1_acq_trigger_in_reg[7], CB2_dffs[297]);


--EB001L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_7_sm1|i42~185 at LC9_10_X2
--operation mode is normal

EB001L3 = AMPP_FUNCTION(CB2_dffs[297], B1_acq_trigger_in_reg[7], CB2_dffs[298]);


--CB2_dffs[299] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299] at LC8_9_X2
--operation mode is normal

CB2_dffs[299] = AMPP_FUNCTION(CB2_dffs[300], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[277] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] at LC10_12_X2
--operation mode is normal

CB2_dffs[277] = AMPP_FUNCTION(CB2_dffs[278], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[276] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] at LC4_12_X2
--operation mode is normal

CB2_dffs[276] = AMPP_FUNCTION(CB2_dffs[277], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB39_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_0_sm1|holdff at LC6_12_X2
--operation mode is normal

EB39_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[0], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] at LC2_11_X2
--operation mode is normal

B1_acq_trigger_in_reg[0] = AMPP_FUNCTION(LE1L1Q, GLOBAL(AF1_outclock0));


--EB39L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_0_sm1|i42~184 at LC9_11_X2
--operation mode is normal

EB39L2 = AMPP_FUNCTION(CB2_dffs[276], B1_acq_trigger_in_reg[0], CB2_dffs[277], EB39_holdff);


--EB39L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_0_sm1|i42~185 at LC1_11_X2
--operation mode is normal

EB39L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[0], CB2_dffs[277], CB2_dffs[276]);


--CB2_dffs[278] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278] at LC8_2_X2
--operation mode is normal

CB2_dffs[278] = AMPP_FUNCTION(CB2_dffs[279], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[280] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280] at LC4_1_X2
--operation mode is normal

CB2_dffs[280] = AMPP_FUNCTION(CB2_dffs[281], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[279] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279] at LC10_2_X2
--operation mode is normal

CB2_dffs[279] = AMPP_FUNCTION(CB2_dffs[280], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB49_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_1_sm1|holdff at LC8_1_X2
--operation mode is normal

EB49_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[1], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1] at LC7_1_X2
--operation mode is normal

B1_acq_trigger_in_reg[1] = AMPP_FUNCTION(JE1L281Q, GLOBAL(AF1_outclock0));


--EB49L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_1_sm1|i42~184 at LC10_1_X2
--operation mode is normal

EB49L2 = AMPP_FUNCTION(CB2_dffs[279], CB2_dffs[280], B1_acq_trigger_in_reg[1], EB49_holdff);


--EB49L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_1_sm1|i42~185 at LC3_1_X2
--operation mode is normal

EB49L3 = AMPP_FUNCTION(CB2_dffs[279], B1_acq_trigger_in_reg[1], CB2_dffs[280]);


--CB2_dffs[281] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281] at LC5_1_X2
--operation mode is normal

CB2_dffs[281] = AMPP_FUNCTION(CB2_dffs[282], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[282] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282] at LC8_6_X2
--operation mode is normal

CB2_dffs[282] = AMPP_FUNCTION(CB2_dffs[283], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[283] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283] at LC3_6_X2
--operation mode is normal

CB2_dffs[283] = AMPP_FUNCTION(CB2_dffs[284], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[284] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284] at LC5_7_X2
--operation mode is normal

CB2_dffs[284] = AMPP_FUNCTION(CB2_dffs[285], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[286] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286] at LC9_6_X2
--operation mode is normal

CB2_dffs[286] = AMPP_FUNCTION(CB2_dffs[287], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[285] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285] at LC10_6_X2
--operation mode is normal

CB2_dffs[285] = AMPP_FUNCTION(CB2_dffs[286], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB69_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_3_sm1|holdff at LC5_5_X2
--operation mode is normal

EB69_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[3], GLOBAL(AF1_outclock0));


--B1_acq_trigger_in_reg[3] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] at LC10_5_X2
--operation mode is normal

B1_acq_trigger_in_reg[3] = AMPP_FUNCTION(JE1L391Q, GLOBAL(AF1_outclock0));


--EB69L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_3_sm1|i42~184 at LC6_5_X2
--operation mode is normal

EB69L2 = AMPP_FUNCTION(CB2_dffs[286], CB2_dffs[285], B1_acq_trigger_in_reg[3], EB69_holdff);


--EB69L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_3_sm1|i42~185 at LC2_5_X2
--operation mode is normal

EB69L3 = AMPP_FUNCTION(CB2_dffs[286], B1_acq_trigger_in_reg[3], CB2_dffs[285]);


--CB2_dffs[287] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287] at LC2_7_X2
--operation mode is normal

CB2_dffs[287] = AMPP_FUNCTION(CB2_dffs[288], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[265] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] at LC3_14_J1
--operation mode is normal

CB2_dffs[265] = AMPP_FUNCTION(CB2_dffs[266], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[264] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] at LC10_14_J1
--operation mode is normal

CB2_dffs[264] = AMPP_FUNCTION(CB2_dffs[265], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB98L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_88_sm1|i42~158 at LC7_14_J1
--operation mode is normal

EB98L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[88], EB181_holdff, CB2_dffs[264], CB2_dffs[265]);


--EB98L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_88_sm1|i42~159 at LC4_14_J1
--operation mode is normal

EB98L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[88], CB2_dffs[264], CB2_dffs[265]);


--CB2_dffs[266] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] at LC1_3_J1
--operation mode is normal

CB2_dffs[266] = AMPP_FUNCTION(CB2_dffs[267], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[268] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] at LC7_2_J1
--operation mode is normal

CB2_dffs[268] = AMPP_FUNCTION(CB2_dffs[269], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[267] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] at LC1_2_J1
--operation mode is normal

CB2_dffs[267] = AMPP_FUNCTION(CB2_dffs[268], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB09L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_89_sm1|i42~158 at LC6_3_J1
--operation mode is normal

EB09L1 = AMPP_FUNCTION(CB2_dffs[268], B1_acq_trigger_in_reg[89], CB2_dffs[267], EB281_holdff);


--EB09L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_89_sm1|i42~159 at LC4_3_J1
--operation mode is normal

EB09L2 = AMPP_FUNCTION(CB2_dffs[268], CB2_dffs[267], B1_acq_trigger_in_reg[89]);


--CB2_dffs[269] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269] at LC8_3_J1
--operation mode is normal

CB2_dffs[269] = AMPP_FUNCTION(CB2_dffs[270], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[271] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271] at LC4_8_J1
--operation mode is normal

CB2_dffs[271] = AMPP_FUNCTION(CB2_dffs[272], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[270] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270] at LC2_4_J1
--operation mode is normal

CB2_dffs[270] = AMPP_FUNCTION(CB2_dffs[271], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB19L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_90_sm1|i42~158 at LC8_4_J1
--operation mode is normal

EB19L1 = AMPP_FUNCTION(CB2_dffs[271], CB2_dffs[270], B1_acq_trigger_in_reg[90], EB381_holdff);


--EB19L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_90_sm1|i42~159 at LC6_4_J1
--operation mode is normal

EB19L2 = AMPP_FUNCTION(CB2_dffs[271], B1_acq_trigger_in_reg[90], CB2_dffs[270]);


--CB2_dffs[272] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272] at LC9_9_J1
--operation mode is normal

CB2_dffs[272] = AMPP_FUNCTION(CB2_dffs[273], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[274] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274] at LC6_9_J1
--operation mode is normal

CB2_dffs[274] = AMPP_FUNCTION(CB2_dffs[275], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[273] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] at LC10_9_J1
--operation mode is normal

CB2_dffs[273] = AMPP_FUNCTION(CB2_dffs[274], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB29L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_91_sm1|i42~158 at LC6_10_J1
--operation mode is normal

EB29L1 = AMPP_FUNCTION(CB2_dffs[273], B1_acq_trigger_in_reg[91], CB2_dffs[274], EB481_holdff);


--EB29L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_91_sm1|i42~159 at LC9_10_J1
--operation mode is normal

EB29L2 = AMPP_FUNCTION(CB2_dffs[273], CB2_dffs[274], B1_acq_trigger_in_reg[91]);


--CB2_dffs[275] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] at LC5_10_J1
--operation mode is normal

CB2_dffs[275] = AMPP_FUNCTION(CB2_dffs[276], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[253] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253] at LC3_9_J2
--operation mode is normal

CB2_dffs[253] = AMPP_FUNCTION(CB2_dffs[254], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[252] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252] at LC10_10_J2
--operation mode is normal

CB2_dffs[252] = AMPP_FUNCTION(CB2_dffs[253], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB58L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_84_sm1|i42~158 at LC6_9_J2
--operation mode is normal

EB58L1 = AMPP_FUNCTION(CB2_dffs[252], EB771_holdff, CB2_dffs[253], B1_acq_trigger_in_reg[84]);


--EB58L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_84_sm1|i42~159 at LC9_10_J2
--operation mode is normal

EB58L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[84], CB2_dffs[252], CB2_dffs[253]);


--CB2_dffs[254] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254] at LC5_9_J2
--operation mode is normal

CB2_dffs[254] = AMPP_FUNCTION(CB2_dffs[255], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[256] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256] at LC1_12_J1
--operation mode is normal

CB2_dffs[256] = AMPP_FUNCTION(CB2_dffs[257], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[255] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255] at LC10_11_J1
--operation mode is normal

CB2_dffs[255] = AMPP_FUNCTION(CB2_dffs[256], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB68L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_85_sm1|i42~158 at LC3_12_J1
--operation mode is normal

EB68L1 = AMPP_FUNCTION(CB2_dffs[255], EB871_holdff, CB2_dffs[256], B1_acq_trigger_in_reg[85]);


--EB68L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_85_sm1|i42~159 at LC5_12_J1
--operation mode is normal

EB68L2 = AMPP_FUNCTION(CB2_dffs[255], CB2_dffs[256], B1_acq_trigger_in_reg[85]);


--CB2_dffs[257] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257] at LC10_13_J1
--operation mode is normal

CB2_dffs[257] = AMPP_FUNCTION(CB2_dffs[258], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[259] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259] at LC3_13_J1
--operation mode is normal

CB2_dffs[259] = AMPP_FUNCTION(CB2_dffs[260], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[258] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258] at LC8_14_J1
--operation mode is normal

CB2_dffs[258] = AMPP_FUNCTION(CB2_dffs[259], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB78L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_86_sm1|i42~158 at LC9_13_J1
--operation mode is normal

EB78L1 = AMPP_FUNCTION(EB971_holdff, CB2_dffs[258], B1_acq_trigger_in_reg[86], CB2_dffs[259]);


--EB78L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_86_sm1|i42~159 at LC5_13_J1
--operation mode is normal

EB78L2 = AMPP_FUNCTION(CB2_dffs[258], B1_acq_trigger_in_reg[86], CB2_dffs[259]);


--CB2_dffs[260] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260] at LC6_13_J1
--operation mode is normal

CB2_dffs[260] = AMPP_FUNCTION(CB2_dffs[261], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[262] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262] at LC8_7_J1
--operation mode is normal

CB2_dffs[262] = AMPP_FUNCTION(CB2_dffs[263], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[261] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261] at LC5_7_J1
--operation mode is normal

CB2_dffs[261] = AMPP_FUNCTION(CB2_dffs[262], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB88L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_87_sm1|i42~158 at LC7_7_J1
--operation mode is normal

EB88L1 = AMPP_FUNCTION(EB081_holdff, CB2_dffs[262], CB2_dffs[261], B1_acq_trigger_in_reg[87]);


--EB88L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_87_sm1|i42~159 at LC4_7_J1
--operation mode is normal

EB88L2 = AMPP_FUNCTION(CB2_dffs[262], CB2_dffs[261], B1_acq_trigger_in_reg[87]);


--CB2_dffs[263] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263] at LC6_7_J1
--operation mode is normal

CB2_dffs[263] = AMPP_FUNCTION(CB2_dffs[264], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[241] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] at LC4_2_Y2
--operation mode is normal

CB2_dffs[241] = AMPP_FUNCTION(CB2_dffs[242], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[240] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] at LC9_2_Y2
--operation mode is normal

CB2_dffs[240] = AMPP_FUNCTION(CB2_dffs[241], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB18L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_80_sm1|i42~158 at LC6_1_Y2
--operation mode is normal

EB18L1 = AMPP_FUNCTION(CB2_dffs[241], EB371_holdff, CB2_dffs[240], B1_acq_trigger_in_reg[80]);


--EB18L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_80_sm1|i42~159 at LC10_1_Y2
--operation mode is normal

EB18L2 = AMPP_FUNCTION(CB2_dffs[241], CB2_dffs[240], B1_acq_trigger_in_reg[80]);


--CB2_dffs[242] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] at LC3_2_Y2
--operation mode is normal

CB2_dffs[242] = AMPP_FUNCTION(CB2_dffs[243], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[244] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] at LC5_6_Y2
--operation mode is normal

CB2_dffs[244] = AMPP_FUNCTION(CB2_dffs[245], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[243] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] at LC6_6_Y2
--operation mode is normal

CB2_dffs[243] = AMPP_FUNCTION(CB2_dffs[244], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB28L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_81_sm1|i42~158 at LC8_5_Y2
--operation mode is normal

EB28L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[81], CB2_dffs[243], EB471_holdff, CB2_dffs[244]);


--EB28L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_81_sm1|i42~159 at LC9_5_Y2
--operation mode is normal

EB28L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[81], CB2_dffs[243], CB2_dffs[244]);


--CB2_dffs[245] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] at LC9_4_Y2
--operation mode is normal

CB2_dffs[245] = AMPP_FUNCTION(CB2_dffs[246], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[247] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] at LC10_2_Y2
--operation mode is normal

CB2_dffs[247] = AMPP_FUNCTION(CB2_dffs[248], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[246] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] at LC7_4_Y2
--operation mode is normal

CB2_dffs[246] = AMPP_FUNCTION(CB2_dffs[247], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB38L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_82_sm1|i42~158 at LC9_3_Y2
--operation mode is normal

EB38L1 = AMPP_FUNCTION(EB571_holdff, CB2_dffs[246], CB2_dffs[247], B1_acq_trigger_in_reg[82]);


--EB38L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_82_sm1|i42~159 at LC7_3_Y2
--operation mode is normal

EB38L2 = AMPP_FUNCTION(CB2_dffs[246], CB2_dffs[247], B1_acq_trigger_in_reg[82]);


--CB2_dffs[248] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] at LC10_16_Y2
--operation mode is normal

CB2_dffs[248] = AMPP_FUNCTION(CB2_dffs[249], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[250] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] at LC1_15_Y2
--operation mode is normal

CB2_dffs[250] = AMPP_FUNCTION(CB2_dffs[251], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[249] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] at LC5_16_Y2
--operation mode is normal

CB2_dffs[249] = AMPP_FUNCTION(CB2_dffs[250], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB48L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_83_sm1|i42~158 at LC4_16_Y2
--operation mode is normal

EB48L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[83], CB2_dffs[249], CB2_dffs[250], EB671_holdff);


--EB48L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_83_sm1|i42~159 at LC4_15_Y2
--operation mode is normal

EB48L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[83], CB2_dffs[249], CB2_dffs[250]);


--CB2_dffs[251] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] at LC9_16_Y2
--operation mode is normal

CB2_dffs[251] = AMPP_FUNCTION(CB2_dffs[252], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[229] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] at LC7_15_Y1
--operation mode is normal

CB2_dffs[229] = AMPP_FUNCTION(CB2_dffs[230], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[228] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] at LC4_15_Y1
--operation mode is normal

CB2_dffs[228] = AMPP_FUNCTION(CB2_dffs[229], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB77L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_76_sm1|i42~158 at LC2_15_Y1
--operation mode is normal

EB77L1 = AMPP_FUNCTION(EB961_holdff, CB2_dffs[228], B1_acq_trigger_in_reg[76], CB2_dffs[229]);


--EB77L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_76_sm1|i42~159 at LC8_15_Y1
--operation mode is normal

EB77L2 = AMPP_FUNCTION(CB2_dffs[228], B1_acq_trigger_in_reg[76], CB2_dffs[229]);


--CB2_dffs[230] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] at LC6_14_Y1
--operation mode is normal

CB2_dffs[230] = AMPP_FUNCTION(CB2_dffs[231], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[232] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] at LC3_4_Y1
--operation mode is normal

CB2_dffs[232] = AMPP_FUNCTION(CB2_dffs[233], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[231] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] at LC5_4_Y1
--operation mode is normal

CB2_dffs[231] = AMPP_FUNCTION(CB2_dffs[232], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB87L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_77_sm1|i42~158 at LC9_3_Y1
--operation mode is normal

EB87L1 = AMPP_FUNCTION(EB071_holdff, CB2_dffs[231], B1_acq_trigger_in_reg[77], CB2_dffs[232]);


--EB87L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_77_sm1|i42~159 at LC7_3_Y1
--operation mode is normal

EB87L2 = AMPP_FUNCTION(CB2_dffs[231], B1_acq_trigger_in_reg[77], CB2_dffs[232]);


--CB2_dffs[233] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] at LC7_4_Y1
--operation mode is normal

CB2_dffs[233] = AMPP_FUNCTION(CB2_dffs[234], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[235] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] at LC6_10_Y2
--operation mode is normal

CB2_dffs[235] = AMPP_FUNCTION(CB2_dffs[236], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[234] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] at LC7_11_Y2
--operation mode is normal

CB2_dffs[234] = AMPP_FUNCTION(CB2_dffs[235], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB97L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_78_sm1|i42~158 at LC3_10_Y2
--operation mode is normal

EB97L1 = AMPP_FUNCTION(EB171_holdff, B1_acq_trigger_in_reg[78], CB2_dffs[234], CB2_dffs[235]);


--EB97L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_78_sm1|i42~159 at LC7_10_Y2
--operation mode is normal

EB97L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[78], CB2_dffs[234], CB2_dffs[235]);


--CB2_dffs[236] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] at LC9_11_Y2
--operation mode is normal

CB2_dffs[236] = AMPP_FUNCTION(CB2_dffs[237], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[237] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] at LC8_10_Y2
--operation mode is normal

CB2_dffs[237] = AMPP_FUNCTION(CB2_dffs[238], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[238] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] at LC4_10_Y2
--operation mode is normal

CB2_dffs[238] = AMPP_FUNCTION(CB2_dffs[239], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[239] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] at LC9_10_Y2
--operation mode is normal

CB2_dffs[239] = AMPP_FUNCTION(CB2_dffs[240], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[217] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] at LC7_4_T1
--operation mode is normal

CB2_dffs[217] = AMPP_FUNCTION(CB2_dffs[218], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[216] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] at LC8_3_T1
--operation mode is normal

CB2_dffs[216] = AMPP_FUNCTION(CB2_dffs[217], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB37L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_72_sm1|i42~158 at LC9_3_T1
--operation mode is normal

EB37L1 = AMPP_FUNCTION(CB2_dffs[217], CB2_dffs[216], B1_acq_trigger_in_reg[72], EB561_holdff);


--EB37L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_72_sm1|i42~159 at LC10_3_T1
--operation mode is normal

EB37L2 = AMPP_FUNCTION(CB2_dffs[217], B1_acq_trigger_in_reg[72], CB2_dffs[216]);


--CB2_dffs[218] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] at LC1_4_T1
--operation mode is normal

CB2_dffs[218] = AMPP_FUNCTION(CB2_dffs[219], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[220] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] at LC3_5_T1
--operation mode is normal

CB2_dffs[220] = AMPP_FUNCTION(CB2_dffs[221], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[219] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] at LC8_4_T1
--operation mode is normal

CB2_dffs[219] = AMPP_FUNCTION(CB2_dffs[220], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB47L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_73_sm1|i42~158 at LC10_5_T1
--operation mode is normal

EB47L1 = AMPP_FUNCTION(CB2_dffs[220], B1_acq_trigger_in_reg[73], CB2_dffs[219], EB661_holdff);


--EB47L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_73_sm1|i42~159 at LC4_5_T1
--operation mode is normal

EB47L2 = AMPP_FUNCTION(CB2_dffs[220], CB2_dffs[219], B1_acq_trigger_in_reg[73]);


--CB2_dffs[221] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] at LC9_5_T1
--operation mode is normal

CB2_dffs[221] = AMPP_FUNCTION(CB2_dffs[222], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[223] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] at LC7_4_U1
--operation mode is normal

CB2_dffs[223] = AMPP_FUNCTION(CB2_dffs[224], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[222] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] at LC6_4_U1
--operation mode is normal

CB2_dffs[222] = AMPP_FUNCTION(CB2_dffs[223], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB57L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_74_sm1|i42~158 at LC4_5_U1
--operation mode is normal

EB57L1 = AMPP_FUNCTION(CB2_dffs[222], EB761_holdff, CB2_dffs[223], B1_acq_trigger_in_reg[74]);


--EB57L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_74_sm1|i42~159 at LC3_4_U1
--operation mode is normal

EB57L2 = AMPP_FUNCTION(CB2_dffs[223], CB2_dffs[222], B1_acq_trigger_in_reg[74]);


--CB2_dffs[224] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] at LC10_5_U1
--operation mode is normal

CB2_dffs[224] = AMPP_FUNCTION(CB2_dffs[225], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[226] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] at LC3_15_Y1
--operation mode is normal

CB2_dffs[226] = AMPP_FUNCTION(CB2_dffs[227], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[225] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] at LC5_15_Y1
--operation mode is normal

CB2_dffs[225] = AMPP_FUNCTION(CB2_dffs[226], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB67L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_75_sm1|i42~158 at LC1_14_Y1
--operation mode is normal

EB67L1 = AMPP_FUNCTION(CB2_dffs[226], CB2_dffs[225], EB861_holdff, B1_acq_trigger_in_reg[75]);


--EB67L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_75_sm1|i42~159 at LC10_14_Y1
--operation mode is normal

EB67L2 = AMPP_FUNCTION(CB2_dffs[225], CB2_dffs[226], B1_acq_trigger_in_reg[75]);


--CB2_dffs[227] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] at LC6_15_Y1
--operation mode is normal

CB2_dffs[227] = AMPP_FUNCTION(CB2_dffs[228], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[205] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] at LC3_12_T1
--operation mode is normal

CB2_dffs[205] = AMPP_FUNCTION(CB2_dffs[206], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[204] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] at LC7_13_T1
--operation mode is normal

CB2_dffs[204] = AMPP_FUNCTION(CB2_dffs[205], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB96L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_68_sm1|i42~158 at LC5_12_T1
--operation mode is normal

EB96L1 = AMPP_FUNCTION(EB161_holdff, CB2_dffs[204], B1_acq_trigger_in_reg[68], CB2_dffs[205]);


--EB96L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_68_sm1|i42~159 at LC7_12_T1
--operation mode is normal

EB96L2 = AMPP_FUNCTION(CB2_dffs[204], B1_acq_trigger_in_reg[68], CB2_dffs[205]);


--CB2_dffs[206] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] at LC9_13_T1
--operation mode is normal

CB2_dffs[206] = AMPP_FUNCTION(CB2_dffs[207], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[208] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] at LC6_13_T1
--operation mode is normal

CB2_dffs[208] = AMPP_FUNCTION(CB2_dffs[209], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[207] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] at LC9_14_T1
--operation mode is normal

CB2_dffs[207] = AMPP_FUNCTION(CB2_dffs[208], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB07L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_69_sm1|i42~158 at LC2_14_T1
--operation mode is normal

EB07L1 = AMPP_FUNCTION(CB2_dffs[207], B1_acq_trigger_in_reg[69], CB2_dffs[208], EB261_holdff);


--EB07L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_69_sm1|i42~159 at LC3_13_T1
--operation mode is normal

EB07L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[69], CB2_dffs[208], CB2_dffs[207]);


--CB2_dffs[209] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] at LC1_12_T1
--operation mode is normal

CB2_dffs[209] = AMPP_FUNCTION(CB2_dffs[210], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[211] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] at LC7_8_T1
--operation mode is normal

CB2_dffs[211] = AMPP_FUNCTION(CB2_dffs[212], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[210] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] at LC9_9_T1
--operation mode is normal

CB2_dffs[210] = AMPP_FUNCTION(CB2_dffs[211], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB17L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_70_sm1|i42~158 at LC10_8_T1
--operation mode is normal

EB17L1 = AMPP_FUNCTION(CB2_dffs[210], B1_acq_trigger_in_reg[70], EB361_holdff, CB2_dffs[211]);


--EB17L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_70_sm1|i42~159 at LC1_8_T1
--operation mode is normal

EB17L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[70], CB2_dffs[210], CB2_dffs[211]);


--CB2_dffs[212] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] at LC10_9_T1
--operation mode is normal

CB2_dffs[212] = AMPP_FUNCTION(CB2_dffs[213], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[214] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214] at LC7_3_T1
--operation mode is normal

CB2_dffs[214] = AMPP_FUNCTION(CB2_dffs[215], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[213] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] at LC4_8_T1
--operation mode is normal

CB2_dffs[213] = AMPP_FUNCTION(CB2_dffs[214], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB27L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_71_sm1|i42~158 at LC4_7_T1
--operation mode is normal

EB27L1 = AMPP_FUNCTION(CB2_dffs[213], B1_acq_trigger_in_reg[71], CB2_dffs[214], EB461_holdff);


--EB27L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_71_sm1|i42~159 at LC1_7_T1
--operation mode is normal

EB27L2 = AMPP_FUNCTION(CB2_dffs[213], CB2_dffs[214], B1_acq_trigger_in_reg[71]);


--CB2_dffs[215] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] at LC3_3_T1
--operation mode is normal

CB2_dffs[215] = AMPP_FUNCTION(CB2_dffs[216], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[193] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] at LC8_3_H4
--operation mode is normal

CB2_dffs[193] = AMPP_FUNCTION(CB2_dffs[194], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[192] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] at LC6_3_H4
--operation mode is normal

CB2_dffs[192] = AMPP_FUNCTION(CB2_dffs[193], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB56L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_64_sm1|i42~158 at LC4_3_H4
--operation mode is normal

EB56L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[64], CB2_dffs[192], CB2_dffs[193], EB751_holdff);


--EB56L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_64_sm1|i42~159 at LC7_3_H4
--operation mode is normal

EB56L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[64], CB2_dffs[193], CB2_dffs[192]);


--CB2_dffs[194] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] at LC5_9_H4
--operation mode is normal

CB2_dffs[194] = AMPP_FUNCTION(CB2_dffs[195], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[196] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] at LC10_11_H4
--operation mode is normal

CB2_dffs[196] = AMPP_FUNCTION(CB2_dffs[197], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[195] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] at LC1_10_H4
--operation mode is normal

CB2_dffs[195] = AMPP_FUNCTION(CB2_dffs[196], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB66L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_65_sm1|i42~158 at LC3_11_H4
--operation mode is normal

EB66L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[65], EB851_holdff, CB2_dffs[195], CB2_dffs[196]);


--EB66L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_65_sm1|i42~159 at LC9_11_H4
--operation mode is normal

EB66L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[65], CB2_dffs[195], CB2_dffs[196]);


--CB2_dffs[197] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] at LC6_12_H4
--operation mode is normal

CB2_dffs[197] = AMPP_FUNCTION(CB2_dffs[198], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[199] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] at LC10_1_H4
--operation mode is normal

CB2_dffs[199] = AMPP_FUNCTION(CB2_dffs[200], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[198] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] at LC6_1_H4
--operation mode is normal

CB2_dffs[198] = AMPP_FUNCTION(CB2_dffs[199], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB76L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_66_sm1|i42~158 at LC9_1_H4
--operation mode is normal

EB76L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[66], CB2_dffs[198], EB951_holdff, CB2_dffs[199]);


--EB76L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_66_sm1|i42~159 at LC3_1_H4
--operation mode is normal

EB76L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[66], CB2_dffs[198], CB2_dffs[199]);


--CB2_dffs[200] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] at LC8_15_H4
--operation mode is normal

CB2_dffs[200] = AMPP_FUNCTION(CB2_dffs[201], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[202] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] at LC6_14_H4
--operation mode is normal

CB2_dffs[202] = AMPP_FUNCTION(CB2_dffs[203], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[201] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] at LC3_14_H4
--operation mode is normal

CB2_dffs[201] = AMPP_FUNCTION(CB2_dffs[202], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB86L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_67_sm1|i42~158 at LC2_15_H4
--operation mode is normal

EB86L1 = AMPP_FUNCTION(CB2_dffs[202], B1_acq_trigger_in_reg[67], CB2_dffs[201], EB061_holdff);


--EB86L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_67_sm1|i42~159 at LC1_15_H4
--operation mode is normal

EB86L2 = AMPP_FUNCTION(CB2_dffs[202], CB2_dffs[201], B1_acq_trigger_in_reg[67]);


--CB2_dffs[203] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] at LC7_14_H4
--operation mode is normal

CB2_dffs[203] = AMPP_FUNCTION(CB2_dffs[204], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[181] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] at LC5_10_H4
--operation mode is normal

CB2_dffs[181] = AMPP_FUNCTION(CB2_dffs[182], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[180] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] at LC7_11_H4
--operation mode is normal

CB2_dffs[180] = AMPP_FUNCTION(CB2_dffs[181], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB16L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_60_sm1|i42~158 at LC8_10_H4
--operation mode is normal

EB16L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[60], CB2_dffs[181], CB2_dffs[180], EB351_holdff);


--EB16L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_60_sm1|i42~159 at LC4_11_H4
--operation mode is normal

EB16L2 = AMPP_FUNCTION(CB2_dffs[180], CB2_dffs[181], B1_acq_trigger_in_reg[60]);


--CB2_dffs[182] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] at LC6_9_H4
--operation mode is normal

CB2_dffs[182] = AMPP_FUNCTION(CB2_dffs[183], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[184] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] at LC10_8_H4
--operation mode is normal

CB2_dffs[184] = AMPP_FUNCTION(CB2_dffs[185], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[183] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] at LC9_8_H4
--operation mode is normal

CB2_dffs[183] = AMPP_FUNCTION(CB2_dffs[184], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB26L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_61_sm1|i42~158 at LC4_8_H4
--operation mode is normal

EB26L1 = AMPP_FUNCTION(CB2_dffs[184], B1_acq_trigger_in_reg[61], EB451_holdff, CB2_dffs[183]);


--EB26L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_61_sm1|i42~159 at LC5_8_H4
--operation mode is normal

EB26L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[61], CB2_dffs[184], CB2_dffs[183]);


--CB2_dffs[185] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] at LC4_7_H4
--operation mode is normal

CB2_dffs[185] = AMPP_FUNCTION(CB2_dffs[186], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[187] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] at LC7_7_H4
--operation mode is normal

CB2_dffs[187] = AMPP_FUNCTION(CB2_dffs[188], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[186] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] at LC6_8_H4
--operation mode is normal

CB2_dffs[186] = AMPP_FUNCTION(CB2_dffs[187], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB36L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_62_sm1|i42~158 at LC3_8_H4
--operation mode is normal

EB36L1 = AMPP_FUNCTION(EB551_holdff, B1_acq_trigger_in_reg[62], CB2_dffs[187], CB2_dffs[186]);


--EB36L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_62_sm1|i42~159 at LC7_8_H4
--operation mode is normal

EB36L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[62], CB2_dffs[187], CB2_dffs[186]);


--CB2_dffs[188] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] at LC10_4_H4
--operation mode is normal

CB2_dffs[188] = AMPP_FUNCTION(CB2_dffs[189], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[190] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] at LC7_4_H4
--operation mode is normal

CB2_dffs[190] = AMPP_FUNCTION(CB2_dffs[191], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[189] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] at LC6_5_H4
--operation mode is normal

CB2_dffs[189] = AMPP_FUNCTION(CB2_dffs[190], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB46L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_63_sm1|i42~158 at LC4_5_H4
--operation mode is normal

EB46L1 = AMPP_FUNCTION(EB651_holdff, CB2_dffs[190], CB2_dffs[189], B1_acq_trigger_in_reg[63]);


--EB46L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_63_sm1|i42~159 at LC5_5_H4
--operation mode is normal

EB46L2 = AMPP_FUNCTION(CB2_dffs[190], CB2_dffs[189], B1_acq_trigger_in_reg[63]);


--CB2_dffs[191] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] at LC2_3_H4
--operation mode is normal

CB2_dffs[191] = AMPP_FUNCTION(CB2_dffs[192], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[169] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] at LC6_4_C2
--operation mode is normal

CB2_dffs[169] = AMPP_FUNCTION(CB2_dffs[170], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[168] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] at LC4_4_C2
--operation mode is normal

CB2_dffs[168] = AMPP_FUNCTION(CB2_dffs[169], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB75L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_56_sm1|i42~158 at LC7_5_C2
--operation mode is normal

EB75L1 = AMPP_FUNCTION(CB2_dffs[169], EB941_holdff, B1_acq_trigger_in_reg[56], CB2_dffs[168]);


--EB75L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_56_sm1|i42~159 at LC8_4_C2
--operation mode is normal

EB75L2 = AMPP_FUNCTION(CB2_dffs[169], CB2_dffs[168], B1_acq_trigger_in_reg[56]);


--CB2_dffs[170] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] at LC10_4_C2
--operation mode is normal

CB2_dffs[170] = AMPP_FUNCTION(CB2_dffs[171], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[172] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] at LC3_6_C2
--operation mode is normal

CB2_dffs[172] = AMPP_FUNCTION(CB2_dffs[173], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[171] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] at LC5_5_C2
--operation mode is normal

CB2_dffs[171] = AMPP_FUNCTION(CB2_dffs[172], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB85L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_57_sm1|i42~158 at LC4_6_C2
--operation mode is normal

EB85L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[57], EB051_holdff, CB2_dffs[171], CB2_dffs[172]);


--EB85L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_57_sm1|i42~159 at LC1_6_C2
--operation mode is normal

EB85L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[57], CB2_dffs[171], CB2_dffs[172]);


--CB2_dffs[173] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] at LC9_7_C2
--operation mode is normal

CB2_dffs[173] = AMPP_FUNCTION(CB2_dffs[174], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[175] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] at LC2_15_C2
--operation mode is normal

CB2_dffs[175] = AMPP_FUNCTION(CB2_dffs[176], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[174] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] at LC5_16_C2
--operation mode is normal

CB2_dffs[174] = AMPP_FUNCTION(CB2_dffs[175], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB95L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_58_sm1|i42~158 at LC10_15_C2
--operation mode is normal

EB95L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[58], CB2_dffs[174], EB151_holdff, CB2_dffs[175]);


--EB95L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_58_sm1|i42~159 at LC9_15_C2
--operation mode is normal

EB95L2 = AMPP_FUNCTION(CB2_dffs[174], B1_acq_trigger_in_reg[58], CB2_dffs[175]);


--CB2_dffs[176] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] at LC6_14_C2
--operation mode is normal

CB2_dffs[176] = AMPP_FUNCTION(CB2_dffs[177], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[178] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] at LC10_11_C2
--operation mode is normal

CB2_dffs[178] = AMPP_FUNCTION(CB2_dffs[179], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[177] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] at LC5_12_C2
--operation mode is normal

CB2_dffs[177] = AMPP_FUNCTION(CB2_dffs[178], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB06L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_59_sm1|i42~158 at LC6_11_C2
--operation mode is normal

EB06L1 = AMPP_FUNCTION(EB251_holdff, CB2_dffs[177], B1_acq_trigger_in_reg[59], CB2_dffs[178]);


--EB06L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_59_sm1|i42~159 at LC4_11_C2
--operation mode is normal

EB06L2 = AMPP_FUNCTION(CB2_dffs[177], B1_acq_trigger_in_reg[59], CB2_dffs[178]);


--CB2_dffs[179] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] at LC3_11_C2
--operation mode is normal

CB2_dffs[179] = AMPP_FUNCTION(CB2_dffs[180], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[157] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] at LC9_11_C2
--operation mode is normal

CB2_dffs[157] = AMPP_FUNCTION(CB2_dffs[158], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[156] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] at LC2_11_C2
--operation mode is normal

CB2_dffs[156] = AMPP_FUNCTION(CB2_dffs[157], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB35L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_52_sm1|i42~158 at LC5_10_C2
--operation mode is normal

EB35L1 = AMPP_FUNCTION(CB2_dffs[157], CB2_dffs[156], EB541_holdff, B1_acq_trigger_in_reg[52]);


--EB35L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_52_sm1|i42~159 at LC8_10_C2
--operation mode is normal

EB35L2 = AMPP_FUNCTION(CB2_dffs[156], CB2_dffs[157], B1_acq_trigger_in_reg[52]);


--CB2_dffs[158] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] at LC9_8_C2
--operation mode is normal

CB2_dffs[158] = AMPP_FUNCTION(CB2_dffs[159], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[160] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] at LC8_8_C2
--operation mode is normal

CB2_dffs[160] = AMPP_FUNCTION(CB2_dffs[161], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[159] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] at LC4_9_C2
--operation mode is normal

CB2_dffs[159] = AMPP_FUNCTION(CB2_dffs[160], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB45L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_53_sm1|i42~158 at LC2_8_C2
--operation mode is normal

EB45L1 = AMPP_FUNCTION(EB641_holdff, CB2_dffs[160], B1_acq_trigger_in_reg[53], CB2_dffs[159]);


--EB45L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_53_sm1|i42~159 at LC5_8_C2
--operation mode is normal

EB45L2 = AMPP_FUNCTION(CB2_dffs[160], B1_acq_trigger_in_reg[53], CB2_dffs[159]);


--CB2_dffs[161] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] at LC6_7_C2
--operation mode is normal

CB2_dffs[161] = AMPP_FUNCTION(CB2_dffs[162], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[163] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] at LC3_14_C2
--operation mode is normal

CB2_dffs[163] = AMPP_FUNCTION(CB2_dffs[164], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[162] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] at LC10_14_C2
--operation mode is normal

CB2_dffs[162] = AMPP_FUNCTION(CB2_dffs[163], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB55L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_54_sm1|i42~158 at LC9_13_C2
--operation mode is normal

EB55L1 = AMPP_FUNCTION(EB741_holdff, CB2_dffs[162], B1_acq_trigger_in_reg[54], CB2_dffs[163]);


--EB55L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_54_sm1|i42~159 at LC2_13_C2
--operation mode is normal

EB55L2 = AMPP_FUNCTION(CB2_dffs[162], B1_acq_trigger_in_reg[54], CB2_dffs[163]);


--CB2_dffs[164] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] at LC5_14_C2
--operation mode is normal

CB2_dffs[164] = AMPP_FUNCTION(CB2_dffs[165], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[166] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] at LC4_3_C2
--operation mode is normal

CB2_dffs[166] = AMPP_FUNCTION(CB2_dffs[167], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[165] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] at LC8_2_C2
--operation mode is normal

CB2_dffs[165] = AMPP_FUNCTION(CB2_dffs[166], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB65L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_55_sm1|i42~158 at LC6_2_C2
--operation mode is normal

EB65L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[55], EB841_holdff, CB2_dffs[165], CB2_dffs[166]);


--EB65L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_55_sm1|i42~159 at LC10_2_C2
--operation mode is normal

EB65L2 = AMPP_FUNCTION(CB2_dffs[166], CB2_dffs[165], B1_acq_trigger_in_reg[55]);


--CB2_dffs[167] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] at LC7_3_C2
--operation mode is normal

CB2_dffs[167] = AMPP_FUNCTION(CB2_dffs[168], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[145] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] at LC8_9_L2
--operation mode is normal

CB2_dffs[145] = AMPP_FUNCTION(CB2_dffs[146], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[144] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] at LC9_9_L2
--operation mode is normal

CB2_dffs[144] = AMPP_FUNCTION(CB2_dffs[145], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB94L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_48_sm1|i42~158 at LC10_9_L2
--operation mode is normal

EB94L1 = AMPP_FUNCTION(EB141_holdff, CB2_dffs[144], B1_acq_trigger_in_reg[48], CB2_dffs[145]);


--EB94L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_48_sm1|i42~159 at LC6_9_L2
--operation mode is normal

EB94L2 = AMPP_FUNCTION(CB2_dffs[144], B1_acq_trigger_in_reg[48], CB2_dffs[145]);


--CB2_dffs[146] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] at LC7_8_L2
--operation mode is normal

CB2_dffs[146] = AMPP_FUNCTION(CB2_dffs[147], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[148] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] at LC2_7_L2
--operation mode is normal

CB2_dffs[148] = AMPP_FUNCTION(CB2_dffs[149], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[147] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] at LC3_8_L2
--operation mode is normal

CB2_dffs[147] = AMPP_FUNCTION(CB2_dffs[148], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB05L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_49_sm1|i42~158 at LC8_8_L2
--operation mode is normal

EB05L1 = AMPP_FUNCTION(EB241_holdff, B1_acq_trigger_in_reg[49], CB2_dffs[148], CB2_dffs[147]);


--EB05L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_49_sm1|i42~159 at LC6_8_L2
--operation mode is normal

EB05L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[49], CB2_dffs[148], CB2_dffs[147]);


--CB2_dffs[149] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] at LC5_6_L2
--operation mode is normal

CB2_dffs[149] = AMPP_FUNCTION(CB2_dffs[150], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[151] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] at LC3_5_L2
--operation mode is normal

CB2_dffs[151] = AMPP_FUNCTION(CB2_dffs[152], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[150] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] at LC10_5_L2
--operation mode is normal

CB2_dffs[150] = AMPP_FUNCTION(CB2_dffs[151], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB15L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_50_sm1|i42~158 at LC6_6_L2
--operation mode is normal

EB15L1 = AMPP_FUNCTION(CB2_dffs[151], B1_acq_trigger_in_reg[50], CB2_dffs[150], EB341_holdff);


--EB15L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_50_sm1|i42~159 at LC10_6_L2
--operation mode is normal

EB15L2 = AMPP_FUNCTION(CB2_dffs[151], CB2_dffs[150], B1_acq_trigger_in_reg[50]);


--CB2_dffs[152] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] at LC6_5_L2
--operation mode is normal

CB2_dffs[152] = AMPP_FUNCTION(CB2_dffs[153], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[154] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] at LC8_5_L2
--operation mode is normal

CB2_dffs[154] = AMPP_FUNCTION(CB2_dffs[155], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[153] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] at LC8_4_L2
--operation mode is normal

CB2_dffs[153] = AMPP_FUNCTION(CB2_dffs[154], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB25L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_51_sm1|i42~158 at LC6_4_L2
--operation mode is normal

EB25L1 = AMPP_FUNCTION(CB2_dffs[153], B1_acq_trigger_in_reg[51], CB2_dffs[154], EB441_holdff);


--EB25L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_51_sm1|i42~159 at LC6_3_L2
--operation mode is normal

EB25L2 = AMPP_FUNCTION(CB2_dffs[154], B1_acq_trigger_in_reg[51], CB2_dffs[153]);


--CB2_dffs[155] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] at LC2_4_L2
--operation mode is normal

CB2_dffs[155] = AMPP_FUNCTION(CB2_dffs[156], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[133] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] at LC8_13_L2
--operation mode is normal

CB2_dffs[133] = AMPP_FUNCTION(CB2_dffs[134], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[132] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] at LC2_13_L2
--operation mode is normal

CB2_dffs[132] = AMPP_FUNCTION(CB2_dffs[133], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB54L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_44_sm1|i42~158 at LC5_12_L2
--operation mode is normal

EB54L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[44], CB2_dffs[133], EB731_holdff, CB2_dffs[132]);


--EB54L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_44_sm1|i42~159 at LC1_12_L2
--operation mode is normal

EB54L2 = AMPP_FUNCTION(CB2_dffs[133], B1_acq_trigger_in_reg[44], CB2_dffs[132]);


--CB2_dffs[134] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] at LC10_14_L2
--operation mode is normal

CB2_dffs[134] = AMPP_FUNCTION(CB2_dffs[135], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[136] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] at LC9_15_L2
--operation mode is normal

CB2_dffs[136] = AMPP_FUNCTION(CB2_dffs[137], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[135] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] at LC3_15_L2
--operation mode is normal

CB2_dffs[135] = AMPP_FUNCTION(CB2_dffs[136], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB64L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_45_sm1|i42~158 at LC10_16_L2
--operation mode is normal

EB64L1 = AMPP_FUNCTION(CB2_dffs[135], EB831_holdff, CB2_dffs[136], B1_acq_trigger_in_reg[45]);


--EB64L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_45_sm1|i42~159 at LC8_15_L2
--operation mode is normal

EB64L2 = AMPP_FUNCTION(CB2_dffs[135], B1_acq_trigger_in_reg[45], CB2_dffs[136]);


--CB2_dffs[137] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] at LC6_2_L1
--operation mode is normal

CB2_dffs[137] = AMPP_FUNCTION(CB2_dffs[138], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[139] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] at LC6_1_L1
--operation mode is normal

CB2_dffs[139] = AMPP_FUNCTION(CB2_dffs[140], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[138] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] at LC3_2_L1
--operation mode is normal

CB2_dffs[138] = AMPP_FUNCTION(CB2_dffs[139], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB74L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_46_sm1|i42~158 at LC5_1_L1
--operation mode is normal

EB74L1 = AMPP_FUNCTION(EB931_holdff, CB2_dffs[139], B1_acq_trigger_in_reg[46], CB2_dffs[138]);


--EB74L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_46_sm1|i42~159 at LC10_1_L1
--operation mode is normal

EB74L2 = AMPP_FUNCTION(CB2_dffs[139], B1_acq_trigger_in_reg[46], CB2_dffs[138]);


--CB2_dffs[140] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] at LC7_13_L1
--operation mode is normal

CB2_dffs[140] = AMPP_FUNCTION(CB2_dffs[141], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[142] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] at LC10_13_L1
--operation mode is normal

CB2_dffs[142] = AMPP_FUNCTION(CB2_dffs[143], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[141] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] at LC9_12_L1
--operation mode is normal

CB2_dffs[141] = AMPP_FUNCTION(CB2_dffs[142], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB84L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_47_sm1|i42~158 at LC7_12_L1
--operation mode is normal

EB84L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[47], CB2_dffs[142], EB041_holdff, CB2_dffs[141]);


--EB84L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_47_sm1|i42~159 at LC2_12_L1
--operation mode is normal

EB84L2 = AMPP_FUNCTION(CB2_dffs[142], B1_acq_trigger_in_reg[47], CB2_dffs[141]);


--CB2_dffs[143] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] at LC6_14_L1
--operation mode is normal

CB2_dffs[143] = AMPP_FUNCTION(CB2_dffs[144], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[121] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] at LC2_13_N2
--operation mode is normal

CB2_dffs[121] = AMPP_FUNCTION(CB2_dffs[122], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[120] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] at LC5_13_N2
--operation mode is normal

CB2_dffs[120] = AMPP_FUNCTION(CB2_dffs[121], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB14L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_40_sm1|i42~158 at LC4_13_N2
--operation mode is normal

EB14L1 = AMPP_FUNCTION(EB331_holdff, B1_acq_trigger_in_reg[40], CB2_dffs[120], CB2_dffs[121]);


--EB14L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_40_sm1|i42~159 at LC9_13_N2
--operation mode is normal

EB14L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[40], CB2_dffs[120], CB2_dffs[121]);


--CB2_dffs[122] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] at LC2_12_N2
--operation mode is normal

CB2_dffs[122] = AMPP_FUNCTION(CB2_dffs[123], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[124] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] at LC3_7_N2
--operation mode is normal

CB2_dffs[124] = AMPP_FUNCTION(CB2_dffs[125], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[123] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] at LC3_12_N2
--operation mode is normal

CB2_dffs[123] = AMPP_FUNCTION(CB2_dffs[124], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB24L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_41_sm1|i42~158 at LC4_12_N2
--operation mode is normal

EB24L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[41], EB431_holdff, CB2_dffs[124], CB2_dffs[123]);


--EB24L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_41_sm1|i42~159 at LC10_12_N2
--operation mode is normal

EB24L2 = AMPP_FUNCTION(CB2_dffs[124], B1_acq_trigger_in_reg[41], CB2_dffs[123]);


--CB2_dffs[125] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] at LC8_8_N2
--operation mode is normal

CB2_dffs[125] = AMPP_FUNCTION(CB2_dffs[126], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[127] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] at LC7_2_N2
--operation mode is normal

CB2_dffs[127] = AMPP_FUNCTION(CB2_dffs[128], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[126] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] at LC6_2_N2
--operation mode is normal

CB2_dffs[126] = AMPP_FUNCTION(CB2_dffs[127], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB34L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_42_sm1|i42~158 at LC3_1_N2
--operation mode is normal

EB34L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[42], CB2_dffs[126], EB531_holdff, CB2_dffs[127]);


--EB34L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_42_sm1|i42~159 at LC6_1_N2
--operation mode is normal

EB34L2 = AMPP_FUNCTION(CB2_dffs[126], B1_acq_trigger_in_reg[42], CB2_dffs[127]);


--CB2_dffs[128] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] at LC9_2_N2
--operation mode is normal

CB2_dffs[128] = AMPP_FUNCTION(CB2_dffs[129], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[130] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] at LC9_6_N2
--operation mode is normal

CB2_dffs[130] = AMPP_FUNCTION(CB2_dffs[131], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[129] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] at LC5_6_N2
--operation mode is normal

CB2_dffs[129] = AMPP_FUNCTION(CB2_dffs[130], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB44L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_43_sm1|i42~158 at LC10_7_N2
--operation mode is normal

EB44L1 = AMPP_FUNCTION(CB2_dffs[129], EB631_holdff, CB2_dffs[130], B1_acq_trigger_in_reg[43]);


--EB44L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_43_sm1|i42~159 at LC8_7_N2
--operation mode is normal

EB44L2 = AMPP_FUNCTION(CB2_dffs[129], CB2_dffs[130], B1_acq_trigger_in_reg[43]);


--CB2_dffs[131] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] at LC3_12_L2
--operation mode is normal

CB2_dffs[131] = AMPP_FUNCTION(CB2_dffs[132], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[109] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] at LC7_7_T2
--operation mode is normal

CB2_dffs[109] = AMPP_FUNCTION(CB2_dffs[110], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[108] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] at LC6_7_T2
--operation mode is normal

CB2_dffs[108] = AMPP_FUNCTION(CB2_dffs[109], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB73L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_36_sm1|i42~158 at LC5_8_T2
--operation mode is normal

EB73L1 = AMPP_FUNCTION(CB2_dffs[108], B1_acq_trigger_in_reg[36], CB2_dffs[109], EB921_holdff);


--EB73L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_36_sm1|i42~159 at LC3_7_T2
--operation mode is normal

EB73L2 = AMPP_FUNCTION(CB2_dffs[108], B1_acq_trigger_in_reg[36], CB2_dffs[109]);


--CB2_dffs[110] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] at LC5_7_N2
--operation mode is normal

CB2_dffs[110] = AMPP_FUNCTION(CB2_dffs[111], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[112] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] at LC3_9_N2
--operation mode is normal

CB2_dffs[112] = AMPP_FUNCTION(CB2_dffs[113], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[111] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] at LC5_8_N2
--operation mode is normal

CB2_dffs[111] = AMPP_FUNCTION(CB2_dffs[112], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB83L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_37_sm1|i42~158 at LC7_9_N2
--operation mode is normal

EB83L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[37], CB2_dffs[112], CB2_dffs[111], EB031_holdff);


--EB83L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_37_sm1|i42~159 at LC9_9_N2
--operation mode is normal

EB83L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[37], CB2_dffs[111], CB2_dffs[112]);


--CB2_dffs[113] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] at LC9_8_N2
--operation mode is normal

CB2_dffs[113] = AMPP_FUNCTION(CB2_dffs[114], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[115] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] at LC9_5_N2
--operation mode is normal

CB2_dffs[115] = AMPP_FUNCTION(CB2_dffs[116], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[114] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] at LC9_4_N2
--operation mode is normal

CB2_dffs[114] = AMPP_FUNCTION(CB2_dffs[115], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB93L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_38_sm1|i42~158 at LC10_5_N2
--operation mode is normal

EB93L1 = AMPP_FUNCTION(EB131_holdff, B1_acq_trigger_in_reg[38], CB2_dffs[114], CB2_dffs[115]);


--EB93L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_38_sm1|i42~159 at LC3_5_N2
--operation mode is normal

EB93L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[38], CB2_dffs[114], CB2_dffs[115]);


--CB2_dffs[116] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] at LC5_5_N2
--operation mode is normal

CB2_dffs[116] = AMPP_FUNCTION(CB2_dffs[117], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[118] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] at LC2_3_N2
--operation mode is normal

CB2_dffs[118] = AMPP_FUNCTION(CB2_dffs[119], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[117] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] at LC3_4_N2
--operation mode is normal

CB2_dffs[117] = AMPP_FUNCTION(CB2_dffs[118], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB04L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_39_sm1|i42~158 at LC7_3_N2
--operation mode is normal

EB04L1 = AMPP_FUNCTION(EB231_holdff, CB2_dffs[118], B1_acq_trigger_in_reg[39], CB2_dffs[117]);


--EB04L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_39_sm1|i42~159 at LC10_3_N2
--operation mode is normal

EB04L2 = AMPP_FUNCTION(CB2_dffs[118], B1_acq_trigger_in_reg[39], CB2_dffs[117]);


--CB2_dffs[119] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] at LC4_4_N2
--operation mode is normal

CB2_dffs[119] = AMPP_FUNCTION(CB2_dffs[120], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[97] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97] at LC9_1_T2
--operation mode is normal

CB2_dffs[97] = AMPP_FUNCTION(CB2_dffs[98], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[96] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96] at LC3_2_T2
--operation mode is normal

CB2_dffs[96] = AMPP_FUNCTION(CB2_dffs[97], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB33L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_32_sm1|i42~158 at LC4_1_T2
--operation mode is normal

EB33L1 = AMPP_FUNCTION(CB2_dffs[96], EB521_holdff, B1_acq_trigger_in_reg[32], CB2_dffs[97]);


--EB33L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_32_sm1|i42~159 at LC7_1_T2
--operation mode is normal

EB33L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[32], CB2_dffs[96], CB2_dffs[97]);


--CB2_dffs[98] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98] at LC6_2_T2
--operation mode is normal

CB2_dffs[98] = AMPP_FUNCTION(CB2_dffs[99], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[100] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] at LC3_8_T2
--operation mode is normal

CB2_dffs[100] = AMPP_FUNCTION(CB2_dffs[101], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[99] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99] at LC4_3_T2
--operation mode is normal

CB2_dffs[99] = AMPP_FUNCTION(CB2_dffs[100], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB43L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_33_sm1|i42~158 at LC5_3_T2
--operation mode is normal

EB43L1 = AMPP_FUNCTION(EB621_holdff, B1_acq_trigger_in_reg[33], CB2_dffs[99], CB2_dffs[100]);


--EB43L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_33_sm1|i42~159 at LC9_3_T2
--operation mode is normal

EB43L2 = AMPP_FUNCTION(CB2_dffs[99], B1_acq_trigger_in_reg[33], CB2_dffs[100]);


--CB2_dffs[101] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] at LC5_9_T2
--operation mode is normal

CB2_dffs[101] = AMPP_FUNCTION(CB2_dffs[102], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[103] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] at LC2_8_T2
--operation mode is normal

CB2_dffs[103] = AMPP_FUNCTION(CB2_dffs[104], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[102] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] at LC6_8_T2
--operation mode is normal

CB2_dffs[102] = AMPP_FUNCTION(CB2_dffs[103], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB53L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_34_sm1|i42~158 at LC4_8_T2
--operation mode is normal

EB53L1 = AMPP_FUNCTION(EB821_holdff, CB2_dffs[102], B1_acq_trigger_in_reg[35], CB2_dffs[103]);


--EB53L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_34_sm1|i42~159 at LC10_8_T2
--operation mode is normal

EB53L2 = AMPP_FUNCTION(CB2_dffs[102], B1_acq_trigger_in_reg[35], CB2_dffs[103]);


--CB2_dffs[104] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] at LC10_7_T2
--operation mode is normal

CB2_dffs[104] = AMPP_FUNCTION(CB2_dffs[105], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[106] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] at LC2_7_T2
--operation mode is normal

CB2_dffs[106] = AMPP_FUNCTION(CB2_dffs[107], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[105] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] at LC5_11_T2
--operation mode is normal

CB2_dffs[105] = AMPP_FUNCTION(CB2_dffs[106], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB63L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_35_sm1|i42~182 at LC7_8_T2
--operation mode is normal

EB63L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[35], EB821_holdff, CB2_dffs[106], CB2_dffs[105]);


--EB63L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_35_sm1|i42~183 at LC8_8_T2
--operation mode is normal

EB63L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[35], CB2_dffs[106], CB2_dffs[105]);


--CB2_dffs[107] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] at LC1_8_T2
--operation mode is normal

CB2_dffs[107] = AMPP_FUNCTION(CB2_dffs[108], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[85] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85] at LC8_16_V2
--operation mode is normal

CB2_dffs[85] = AMPP_FUNCTION(CB2_dffs[86], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[84] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84] at LC5_15_V2
--operation mode is normal

CB2_dffs[84] = AMPP_FUNCTION(CB2_dffs[85], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB92L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_28_sm1|i42~158 at LC2_16_V2
--operation mode is normal

EB92L1 = AMPP_FUNCTION(CB2_dffs[84], B1_acq_trigger_in_reg[28], CB2_dffs[85], EB121_holdff);


--EB92L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_28_sm1|i42~159 at LC9_16_V2
--operation mode is normal

EB92L2 = AMPP_FUNCTION(CB2_dffs[84], CB2_dffs[85], B1_acq_trigger_in_reg[28]);


--CB2_dffs[86] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] at LC6_16_V2
--operation mode is normal

CB2_dffs[86] = AMPP_FUNCTION(CB2_dffs[87], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[88] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88] at LC7_15_V2
--operation mode is normal

CB2_dffs[88] = AMPP_FUNCTION(CB2_dffs[89], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[87] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87] at LC10_15_V2
--operation mode is normal

CB2_dffs[87] = AMPP_FUNCTION(CB2_dffs[88], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB03L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_29_sm1|i42~158 at LC3_5_V2
--operation mode is normal

EB03L1 = AMPP_FUNCTION(CB2_dffs[88], B1_acq_trigger_in_reg[29], CB2_dffs[87], EB221_holdff);


--EB03L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_29_sm1|i42~159 at LC2_5_V2
--operation mode is normal

EB03L2 = AMPP_FUNCTION(CB2_dffs[88], CB2_dffs[87], B1_acq_trigger_in_reg[29]);


--CB2_dffs[89] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89] at LC6_13_T2
--operation mode is normal

CB2_dffs[89] = AMPP_FUNCTION(CB2_dffs[90], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[91] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91] at LC5_12_T2
--operation mode is normal

CB2_dffs[91] = AMPP_FUNCTION(CB2_dffs[92], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[90] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90] at LC4_12_T2
--operation mode is normal

CB2_dffs[90] = AMPP_FUNCTION(CB2_dffs[91], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB13L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_30_sm1|i42~158 at LC3_11_T2
--operation mode is normal

EB13L1 = AMPP_FUNCTION(CB2_dffs[90], CB2_dffs[91], B1_acq_trigger_in_reg[30], EB321_holdff);


--EB13L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_30_sm1|i42~159 at LC8_12_T2
--operation mode is normal

EB13L2 = AMPP_FUNCTION(CB2_dffs[91], B1_acq_trigger_in_reg[30], CB2_dffs[90]);


--CB2_dffs[92] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92] at LC6_12_T2
--operation mode is normal

CB2_dffs[92] = AMPP_FUNCTION(CB2_dffs[93], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[94] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94] at LC3_6_T2
--operation mode is normal

CB2_dffs[94] = AMPP_FUNCTION(CB2_dffs[95], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[93] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93] at LC4_6_T2
--operation mode is normal

CB2_dffs[93] = AMPP_FUNCTION(CB2_dffs[94], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB23L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_31_sm1|i42~158 at LC9_5_T2
--operation mode is normal

EB23L1 = AMPP_FUNCTION(EB421_holdff, B1_acq_trigger_in_reg[31], CB2_dffs[93], CB2_dffs[94]);


--EB23L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_31_sm1|i42~159 at LC8_5_T2
--operation mode is normal

EB23L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[31], CB2_dffs[93], CB2_dffs[94]);


--CB2_dffs[95] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95] at LC10_6_T2
--operation mode is normal

CB2_dffs[95] = AMPP_FUNCTION(CB2_dffs[96], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[13] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] at LC3_16_X2
--operation mode is normal

CB2_dffs[13] = AMPP_FUNCTION(CB2_dffs[14], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[12] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] at LC6_16_X2
--operation mode is normal

CB2_dffs[12] = AMPP_FUNCTION(CB2_dffs[13], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB5L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_4_sm1|i42~158 at LC10_15_X2
--operation mode is normal

EB5L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[4], CB2_dffs[12], EB79_holdff, CB2_dffs[13]);


--EB5L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_4_sm1|i42~159 at LC2_15_X2
--operation mode is normal

EB5L2 = AMPP_FUNCTION(CB2_dffs[12], B1_acq_trigger_in_reg[4], CB2_dffs[13]);


--CB2_dffs[14] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] at LC7_16_X2
--operation mode is normal

CB2_dffs[14] = AMPP_FUNCTION(CB2_dffs[15], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[16] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] at LC7_14_X2
--operation mode is normal

CB2_dffs[16] = AMPP_FUNCTION(CB2_dffs[17], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[15] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] at LC6_15_X2
--operation mode is normal

CB2_dffs[15] = AMPP_FUNCTION(CB2_dffs[16], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB6L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_5_sm1|i42~158 at LC2_14_X2
--operation mode is normal

EB6L1 = AMPP_FUNCTION(EB89_holdff, CB2_dffs[15], B1_acq_trigger_in_reg[5], CB2_dffs[16]);


--EB6L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_5_sm1|i42~159 at LC6_14_X2
--operation mode is normal

EB6L2 = AMPP_FUNCTION(CB2_dffs[15], B1_acq_trigger_in_reg[5], CB2_dffs[16]);


--CB2_dffs[17] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] at LC3_14_X2
--operation mode is normal

CB2_dffs[17] = AMPP_FUNCTION(CB2_dffs[18], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[19] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] at LC9_13_X2
--operation mode is normal

CB2_dffs[19] = AMPP_FUNCTION(CB2_dffs[20], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[18] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] at LC8_13_X2
--operation mode is normal

CB2_dffs[18] = AMPP_FUNCTION(CB2_dffs[19], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB7L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_6_sm1|i42~158 at LC2_13_X2
--operation mode is normal

EB7L1 = AMPP_FUNCTION(EB99_holdff, CB2_dffs[19], B1_acq_trigger_in_reg[6], CB2_dffs[18]);


--EB7L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_6_sm1|i42~159 at LC10_13_X2
--operation mode is normal

EB7L2 = AMPP_FUNCTION(CB2_dffs[19], B1_acq_trigger_in_reg[6], CB2_dffs[18]);


--CB2_dffs[20] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] at LC7_12_X2
--operation mode is normal

CB2_dffs[20] = AMPP_FUNCTION(CB2_dffs[21], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[22] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] at LC6_10_X2
--operation mode is normal

CB2_dffs[22] = AMPP_FUNCTION(CB2_dffs[23], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[21] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] at LC3_11_X2
--operation mode is normal

CB2_dffs[21] = AMPP_FUNCTION(CB2_dffs[22], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB8L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_7_sm1|i42~158 at LC1_10_X2
--operation mode is normal

EB8L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[7], EB001_holdff, CB2_dffs[21], CB2_dffs[22]);


--EB8L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_7_sm1|i42~159 at LC4_11_X2
--operation mode is normal

EB8L2 = AMPP_FUNCTION(CB2_dffs[22], B1_acq_trigger_in_reg[7], CB2_dffs[21]);


--CB2_dffs[23] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] at LC1_9_X2
--operation mode is normal

CB2_dffs[23] = AMPP_FUNCTION(CB2_dffs[24], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] at LC8_12_X2
--operation mode is normal

CB2_dffs[1] = AMPP_FUNCTION(CB2_dffs[2], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] at LC4_13_X2
--operation mode is normal

CB2_dffs[0] = AMPP_FUNCTION(CB2_dffs[1], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_0_sm1|i42~158 at LC1_12_X2
--operation mode is normal

EB1L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[0], CB2_dffs[1], EB39_holdff, CB2_dffs[0]);


--EB1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_0_sm1|i42~159 at LC3_12_X2
--operation mode is normal

EB1L2 = AMPP_FUNCTION(CB2_dffs[1], B1_acq_trigger_in_reg[0], CB2_dffs[0]);


--CB2_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] at LC9_3_X2
--operation mode is normal

CB2_dffs[2] = AMPP_FUNCTION(CB2_dffs[3], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] at LC6_3_X2
--operation mode is normal

CB2_dffs[4] = AMPP_FUNCTION(CB2_dffs[5], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] at LC4_3_X2
--operation mode is normal

CB2_dffs[3] = AMPP_FUNCTION(CB2_dffs[4], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB2L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_1_sm1|i42~158 at LC3_2_X2
--operation mode is normal

EB2L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[1], CB2_dffs[4], EB49_holdff, CB2_dffs[3]);


--EB2L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_1_sm1|i42~159 at LC9_2_X2
--operation mode is normal

EB2L2 = AMPP_FUNCTION(CB2_dffs[4], B1_acq_trigger_in_reg[1], CB2_dffs[3]);


--CB2_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] at LC7_2_X2
--operation mode is normal

CB2_dffs[5] = AMPP_FUNCTION(CB2_dffs[6], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6] at LC2_1_X2
--operation mode is normal

CB2_dffs[6] = AMPP_FUNCTION(CB2_dffs[7], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7] at LC1_2_X2
--operation mode is normal

CB2_dffs[7] = AMPP_FUNCTION(CB2_dffs[8], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8] at LC5_6_X2
--operation mode is normal

CB2_dffs[8] = AMPP_FUNCTION(CB2_dffs[9], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] at LC4_5_X2
--operation mode is normal

CB2_dffs[10] = AMPP_FUNCTION(CB2_dffs[11], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB2_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9] at LC7_6_X2
--operation mode is normal

CB2_dffs[9] = AMPP_FUNCTION(CB2_dffs[10], GLOBAL(A1L3), !B1_i12, Q1_i8);


--EB4L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_3_sm1|i42~158 at LC7_5_X2
--operation mode is normal

EB4L1 = AMPP_FUNCTION(CB2_dffs[9], CB2_dffs[10], B1_acq_trigger_in_reg[3], EB69_holdff);


--EB4L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_3_sm1|i42~159 at LC3_5_X2
--operation mode is normal

EB4L2 = AMPP_FUNCTION(CB2_dffs[9], B1_acq_trigger_in_reg[3], CB2_dffs[10]);


--CB2_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] at LC9_16_X2
--operation mode is normal

CB2_dffs[11] = AMPP_FUNCTION(CB2_dffs[12], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB1_dffs[13] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[13] at LC6_5_G1
--operation mode is normal

CB1_dffs[13] = AMPP_FUNCTION(CB1_dffs[14], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB3_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8] at LC5_1_X1
--operation mode is normal

CB3_dffs[8] = AMPP_FUNCTION(A1L5, U4_dffs[7], CB3_dffs[9], GLOBAL(A1L3), !B1_i12);


--U2_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[8] at LC9_7_G1
--operation mode is counter

U2_dffs[8] = AMPP_FUNCTION(U2_dffs[8], U2_dffs[8], U2L8, GLOBAL(AF1_outclock0), !B1_i12, !U2_nClr, !Y1_segment_write_addr_adv_ena);

--U2L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[9]~COUT at LC9_7_G1
--operation mode is counter

U2L9 = AMPP_FUNCTION(U2_dffs[8], U2L8);


--CB1_dffs[15] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15] at LC7_6_G1
--operation mode is normal

CB1_dffs[15] = AMPP_FUNCTION(CB1_dffs[16], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB1_dffs[16] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16] at LC8_5_G1
--operation mode is normal

CB1_dffs[16] = AMPP_FUNCTION(CB1_dffs[17], GLOBAL(A1L3), !B1_i12, Q1_i8);


--JB7_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[4]|aeb_out at LC9_6_G1
--operation mode is normal

JB7_aeb_out = AMPP_FUNCTION(CB1_dffs[15], U2_dffs[9], CB1_dffs[16], U2_dffs[8]);


--U2_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[6] at LC7_7_G1
--operation mode is counter

U2_dffs[6] = AMPP_FUNCTION(U2_dffs[6], U2_dffs[6], U2L6, GLOBAL(AF1_outclock0), !B1_i12, !U2_nClr, !Y1_segment_write_addr_adv_ena);

--U2L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[7]~COUT at LC7_7_G1
--operation mode is counter

U2L7 = AMPP_FUNCTION(U2_dffs[6], U2L6);


--U2_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[7] at LC8_7_G1
--operation mode is counter

U2_dffs[7] = AMPP_FUNCTION(U2_dffs[7], U2_dffs[7], U2L7, GLOBAL(AF1_outclock0), !B1_i12, !U2_nClr, !Y1_segment_write_addr_adv_ena);

--U2L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[8]~COUT at LC8_7_G1
--operation mode is counter

U2L8 = AMPP_FUNCTION(U2_dffs[7], U2L7);


--CB1_dffs[14] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[14] at LC4_5_G1
--operation mode is normal

CB1_dffs[14] = AMPP_FUNCTION(CB1_dffs[15], GLOBAL(A1L3), !B1_i12, Q1_i8);


--JB6_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[3]|aeb_out at LC5_6_G1
--operation mode is normal

JB6_aeb_out = AMPP_FUNCTION(CB1_dffs[13], U2_dffs[7], CB1_dffs[14], U2_dffs[6]);


--U2_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[4] at LC5_7_G1
--operation mode is counter

U2_dffs[4] = AMPP_FUNCTION(U2_dffs[4], U2_dffs[4], U2L4, GLOBAL(AF1_outclock0), !B1_i12, !U2_nClr, !Y1_segment_write_addr_adv_ena);

--U2L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[5]~COUT at LC5_7_G1
--operation mode is counter

U2L5 = AMPP_FUNCTION(U2_dffs[4], U2L4);


--U2_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[5] at LC6_7_G1
--operation mode is counter

U2_dffs[5] = AMPP_FUNCTION(U2_dffs[5], U2_dffs[5], U2L5, GLOBAL(AF1_outclock0), !B1_i12, !U2_nClr, !Y1_segment_write_addr_adv_ena);

--U2L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[6]~COUT at LC6_7_G1
--operation mode is counter

U2L6 = AMPP_FUNCTION(U2_dffs[5], U2L5);


--JB5_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out at LC9_8_G1
--operation mode is normal

JB5_aeb_out = AMPP_FUNCTION(U2_dffs[5], CB1_dffs[12], U2_dffs[4], CB1_dffs[11]);


--U2_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[0] at LC1_7_G1
--operation mode is qfbk_counter

U2_dffs[0] = AMPP_FUNCTION(U2_dffs[0], GLOBAL(AF1_outclock0), !B1_i12, !U2_nClr, !Y1_segment_write_addr_adv_ena);

--U2L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[1]~COUT at LC1_7_G1
--operation mode is qfbk_counter

U2L1 = AMPP_FUNCTION();


--U2_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[1] at LC2_7_G1
--operation mode is counter

U2_dffs[1] = AMPP_FUNCTION(U2_dffs[1], U2_dffs[1], U2L1, GLOBAL(AF1_outclock0), !B1_i12, !U2_nClr, !Y1_segment_write_addr_adv_ena);

--U2L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[2]~COUT at LC2_7_G1
--operation mode is counter

U2L2 = AMPP_FUNCTION(U2_dffs[1], U2L1);


--JB3_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC3_11_G1
--operation mode is normal

JB3_aeb_out = AMPP_FUNCTION(U2_dffs[0], CB1_dffs[8], U2_dffs[1], CB1_dffs[7]);


--U2_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[2] at LC3_7_G1
--operation mode is counter

U2_dffs[2] = AMPP_FUNCTION(U2_dffs[2], U2_dffs[2], U2L2, GLOBAL(AF1_outclock0), !B1_i12, !U2_nClr, !Y1_segment_write_addr_adv_ena);

--U2L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[3]~COUT at LC3_7_G1
--operation mode is counter

U2L3 = AMPP_FUNCTION(U2_dffs[2], U2L2);


--U2_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[3] at LC4_7_G1
--operation mode is counter

U2_dffs[3] = AMPP_FUNCTION(U2_dffs[3], U2_dffs[3], U2L3, GLOBAL(AF1_outclock0), !B1_i12, !U2_nClr, !Y1_segment_write_addr_adv_ena);

--U2L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[4]~COUT at LC4_7_G1
--operation mode is counter

U2L4 = AMPP_FUNCTION(U2_dffs[3], U2L3);


--JB4_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out at LC7_8_G1
--operation mode is normal

JB4_aeb_out = AMPP_FUNCTION(U2_dffs[3], CB1_dffs[9], U2_dffs[2], CB1_dffs[10]);


--CC1_srg[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[0] at LC3_12_B4
--operation mode is normal

CC1_srg[0]_lut_out = CC1L24Q & (CB5_dffs[0] # CC1_srg[0] & !CC1L14Q) # !CC1L24Q & CC1_srg[0] & !CC1L14Q;
CC1_srg[0] = DFFE(CC1_srg[0]_lut_out, GLOBAL(AF1_outclock0), , , CC1L92);


--CC1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~723 at LC2_12_B4
--operation mode is normal

CC1L52 = CC1_srg[1] & (CC1_srg[0] & CC1L34Q # !CC1L14Q) # !CC1_srg[1] & CC1_srg[0] & CC1L34Q;


--CB7_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC6_8_L3
--operation mode is normal

CB7_dffs[7]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[7] # !WD1_ID_LOAD & CB7_dffs[8];
CB7_dffs[7] = DFFE(CB7_dffs[7]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--RC2_i7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i7 at LC7_10_C3
--operation mode is normal

RC2_i7 = RC2_SRG[31] $ RC2_SRG[3];


--QD1_srg[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[4] at LC5_12_I3
--operation mode is normal

QD1_srg[4]_lut_out = QD1L52 # QD1L35Q & QD1L81;
QD1_srg[4] = DFFE(QD1_srg[4]_lut_out, GLOBAL(AF1_outclock0), , , QD1L94);


--QD1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~839 at LC10_12_I3
--operation mode is normal

QD1L42 = QD1_srg[4] & (QD1L45Q # !QD1L25Q & QD1_srg[5]) # !QD1_srg[4] & !QD1L25Q & QD1_srg[5];


--MB2_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7] at EC11_1_I1
MB2_q[7]_data_in = COM_AD_D[9];
MB2_q[7]_write_enable = MD1_valid_wreq;
MB2_q[7]_clock_0 = GLOBAL(AF1_outclock0);
MB2_q[7]_clock_1 = GLOBAL(AF1_outclock0);
MB2_q[7]_clear_0 = !FD1L41Q;
MB2_q[7]_clock_enable_1 = MD1_valid_rreq;
MB2_q[7]_write_address = WR_ADDR(V81_sload_path[0], V81_sload_path[1], V81_sload_path[2], V81_sload_path[3], V81_sload_path[4], V81_sload_path[5], V81_sload_path[5]);
MB2_q[7]_read_address = RD_ADDR(MB2L231, V71_sload_path[0], V71_sload_path[1], V71_sload_path[2], V71_sload_path[3], V71_sload_path[4], V71_sload_path[4]);
MB2_q[7] = MEMORY_SEGMENT(MB2_q[7]_data_in, MB2_q[7]_write_enable, MB2_q[7]_clock_0, MB2_q[7]_clock_1, MB2_q[7]_clear_0, , , MB2_q[7]_clock_enable_1, VCC, MB2_q[7]_write_address, MB2_q[7]_read_address);


--ZC09L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|$00012~0 at LC2_1_C3
--operation mode is normal

ZC09L1 = WD1L77Q # MB2_q[7] & !WD1L17Q;


--ZC09L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|result_node~18 at LC3_1_C3
--operation mode is normal

ZC09L2 = (!WD1L17Q & CB7_dffs[7] # !WD1L77Q) & CASCADE(ZC09L1);


--ZC98L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|$00012~0 at LC5_1_C3
--operation mode is normal

ZC98L1 = WD1L19Q # WD1L58Q & ZC68L2 # !WD1L58Q & ZC58L3;


--ZC98L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|result_node~28 at LC6_1_C3
--operation mode is normal

ZC98L2 = (WD1L58Q & ZC88L1 # !WD1L58Q & ZC78L2 # !WD1L19Q) & CASCADE(ZC98L1);


--RC2_i13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i13 at LC5_11_C3
--operation mode is normal

RC2_i13 = RC2_SRG[11] $ RC2_SRG[31];


--CB6_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC9_3_S3
--operation mode is normal

CB6_dffs[7]_lut_out = SB1L91Q & V63_sload_path[7] # !SB1L91Q & CB6_dffs[8];
CB6_dffs[7] = DFFE(CB6_dffs[7]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC2_1_S3
--operation mode is normal

CB9_dffs[7]_lut_out = CB9_dffs[8] & (V63_sload_path[7] # !FD1L9Q) # !CB9_dffs[8] & FD1L9Q & V63_sload_path[7];
CB9_dffs[7] = DFFE(CB9_dffs[7]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--ZC86L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|$00012~0 at LC1_16_C3
--operation mode is normal

ZC86L1 = WD1L77Q # WD1L17Q & RC2_SRG[13] # !WD1L17Q & RC2_SRG[5];


--ZC86L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|result_node~26 at LC2_16_C3
--operation mode is normal

ZC86L2 = (WD1L17Q & RC2_SRG[29] # !WD1L17Q & RC2_SRG[21] # !WD1L77Q) & CASCADE(ZC86L1);


--ZC76L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|$00012~0 at LC3_4_C3
--operation mode is normal

ZC76L1 = WD1L77Q # WD1L17Q & NF1_portadataout[13] # !WD1L17Q & NF1_portadataout[5];


--ZC76L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|result_node~26 at LC4_4_C3
--operation mode is normal

ZC76L2 = (WD1L17Q & NF1_portadataout[29] # !WD1L17Q & NF1_portadataout[21] # !WD1L77Q) & CASCADE(ZC76L1);


--ZC07L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|$00012~0 at LC7_4_C3
--operation mode is normal

ZC07L1 = WD1L77Q # !WD1L17Q;


--ZC07L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|result_node~28 at LC8_4_C3
--operation mode is normal

ZC07L2 = (WD1L17Q & CB6_dffs[5] # !WD1L17Q & CB9_dffs[5] # !WD1L77Q) & CASCADE(ZC07L1);


--ZC96L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|$00012~0 at LC8_8_C3
--operation mode is normal

ZC96L1 = WD1L77Q # WD1L17Q & PB1L43 # !WD1L17Q & PB1_SND_TC_DAT;


--ZC96L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|result_node~18 at LC9_8_C3
--operation mode is normal

ZC96L2 = (!V91_pre_out[5] & !WD1L17Q # !WD1L77Q) & CASCADE(ZC96L1);


--GC1_inst10[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[2] at LC9_7_F1
--operation mode is normal

GC1_inst10[2]_lut_out = COM_AD_D[4];
GC1_inst10[2] = DFFE(GC1_inst10[2]_lut_out, GLOBAL(AF1_outclock0), , , );


--DD51L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC9_8_E1
--operation mode is normal

DD51L5 = DD81_sout_node[2] & DD21_sout_node[5] & DD81_sout_node[1] & DD81_sout_node[0];


--DD51L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC10_1_E1
--operation mode is normal

DD51L7 = DD81_sout_node[4] $ (DD81_sout_node[3] & DD51L5);


--DD6L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC3_2_E1
--operation mode is normal

DD6L5 = DD9_sout_node[0] & DD9_sout_node[1] & DD9_sout_node[2] & DD3_sout_node[5];


--DD6L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC2_1_E1
--operation mode is normal

DD6L7 = DD9_sout_node[4] $ (DD9_sout_node[3] & DD6L5);


--ZC01L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00027|$00012~0 at LC6_1_E1
--operation mode is normal

ZC01L1 = V21_sload_path[1] # V21_sload_path[0] & DD51L7 # !V21_sload_path[0] & DD6L7;


--DD33L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC3_14_E1
--operation mode is normal

DD33L5 = DD63_sout_node[0] & DD03_sout_node[5] & DD63_sout_node[2] & DD63_sout_node[1];


--DD33L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC2_14_E1
--operation mode is normal

DD33L7 = DD63_sout_node[4] $ (DD63_sout_node[3] & DD33L5);


--DD42L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC7_4_E1
--operation mode is normal

DD42L5 = DD72_sout_node[2] & DD12_sout_node[5] & DD72_sout_node[1] & DD72_sout_node[0];


--DD42L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC4_3_E1
--operation mode is normal

DD42L7 = DD72_sout_node[4] $ (DD72_sout_node[3] & DD42L5);


--GB61_points[0][7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][7] at LC2_11_E1
--operation mode is normal

GB61_points[0][7]_lut_out = (V21_sload_path[0] & DD33L4 # !V21_sload_path[0] & DD42L4 # !V21_sload_path[1]) & CASCADE(ZC8L1);
GB61_points[0][7] = DFFE(GB61_points[0][7]_lut_out, !GLOBAL(AF1_outclock0), DC1_inst5, , );


--YB1_ina[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[6] at LC7_10_E1
--operation mode is normal

YB1_ina[6]_lut_out = GB61_points[0][6];
YB1_ina[6] = DFFE(YB1_ina[6]_lut_out, GLOBAL(AF1_outclock0), , , );


--YB1_max_val[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[5] at LC7_13_A1
--operation mode is normal

YB1_max_val[5]_lut_out = YB1_ina[5];
YB1_max_val[5] = DFFE(YB1_max_val[5]_lut_out, GLOBAL(AF1_outclock0), , , !PC1L52Q);


--YB1_inb[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[5] at LC7_1_A1
--operation mode is normal

YB1_inb[5]_lut_out = YB1_ina[5];
YB1_inb[5] = DFFE(YB1_inb[5]_lut_out, GLOBAL(AF1_outclock0), , , );


--CB3_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9] at LC9_2_X1
--operation mode is normal

CB3_dffs[9] = AMPP_FUNCTION(A1L5, U4_dffs[8], CB3_dffs[10], GLOBAL(A1L3), !B1_i12);


--CB1_dffs[17] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17] at LC3_6_G1
--operation mode is normal

CB1_dffs[17] = AMPP_FUNCTION(CB1_dffs[18], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB7_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC3_9_L3
--operation mode is normal

CB7_dffs[8]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[8] # !WD1_ID_LOAD & CB7_dffs[9];
CB7_dffs[8] = DFFE(CB7_dffs[8]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--QD1_srg[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[3] at LC4_12_I3
--operation mode is normal

QD1_srg[3]_lut_out = QD1L62 # QD1L35Q & QD1L71;
QD1_srg[3] = DFFE(QD1_srg[3]_lut_out, GLOBAL(AF1_outclock0), , , QD1L94);


--QD1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~841 at LC2_12_I3
--operation mode is normal

QD1L52 = QD1_srg[4] & (QD1_srg[3] & QD1L45Q # !QD1L25Q) # !QD1_srg[4] & QD1_srg[3] & QD1L45Q;


--CB6_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC7_3_S3
--operation mode is normal

CB6_dffs[8]_lut_out = SB1L91Q & V63_sload_path[8] # !SB1L91Q & CB6_dffs[9];
CB6_dffs[8] = DFFE(CB6_dffs[8]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC3_1_S3
--operation mode is normal

CB9_dffs[8]_lut_out = CB9_dffs[9] & (V63_sload_path[8] # !FD1L9Q) # !CB9_dffs[9] & FD1L9Q & V63_sload_path[8];
CB9_dffs[8] = DFFE(CB9_dffs[8]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--ZC77L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|$00012~0 at LC1_15_C3
--operation mode is normal

ZC77L1 = WD1L77Q # WD1L17Q & RC2_SRG[14] # !WD1L17Q & RC2_SRG[6];


--ZC77L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|result_node~26 at LC2_15_C3
--operation mode is normal

ZC77L2 = (WD1L17Q & RC2_SRG[30] # !WD1L17Q & RC2_SRG[22] # !WD1L77Q) & CASCADE(ZC77L1);


--ZC67L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|$00012~0 at LC7_9_C3
--operation mode is normal

ZC67L1 = WD1L77Q # WD1L17Q & NF1_portadataout[14] # !WD1L17Q & NF1_portadataout[6];


--ZC67L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|result_node~26 at LC8_9_C3
--operation mode is normal

ZC67L2 = (WD1L17Q & NF1_portadataout[30] # !WD1L17Q & NF1_portadataout[22] # !WD1L77Q) & CASCADE(ZC67L1);


--ZC97L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|$00012~0 at LC5_9_C3
--operation mode is normal

ZC97L1 = WD1L77Q # !WD1L17Q;


--ZC97L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|result_node~28 at LC6_9_C3
--operation mode is normal

ZC97L2 = (WD1L17Q & CB6_dffs[6] # !WD1L17Q & CB9_dffs[6] # !WD1L77Q) & CASCADE(ZC97L1);


--ZC87L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|$00012~0 at LC1_9_C3
--operation mode is normal

ZC87L1 = WD1L77Q # WD1L17Q & PB1L43 # !WD1L17Q & PB1_SND_TC_DAT;


--YB1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_dn_rq~reg at LC4_4_A4
--operation mode is normal

YB1L31Q_lut_out = YB1L822 & (YB1L922 # YB1_adcmax[5] # YB1_adcmax[4]);
YB1L31Q = DFFE(YB1L31Q_lut_out, GLOBAL(AF1_outclock0), , , YB1L21);


--ZC87L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|result_node~32 at LC2_9_C3
--operation mode is normal

ZC87L2 = (WD1L17Q & YB1L31Q # !WD1L17Q & !V91_pre_out[6] # !WD1L77Q) & CASCADE(ZC87L1);


--GC1_inst10[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[1] at LC6_7_F1
--operation mode is normal

GC1_inst10[1]_lut_out = COM_AD_D[3];
GC1_inst10[1] = DFFE(GC1_inst10[1]_lut_out, GLOBAL(AF1_outclock0), , , );


--DD51L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC7_8_E1
--operation mode is normal

DD51L2 = DD21_sout_node[5] & DD81_sout_node[0];


--DD51L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC6_8_E1
--operation mode is normal

DD51L6 = DD81_sout_node[1] & DD51L2 & DD81_sout_node[2] & DD81_sout_node[3];


--DC1_inst is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst at LC6_10_E1
--operation mode is normal

DC1_inst_lut_out = JB32_aeb_out;
DC1_inst = DFFE(DC1_inst_lut_out, !GLOBAL(AF1_outclock0), !MC3L1, , );


--DC1_inst8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst8 at LC5_10_E1
--operation mode is normal

DC1_inst8 = DC1_inst # PB1L92 & PB1L82 & !PB1_DRREQ_WT;


--DD6L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC4_2_E1
--operation mode is normal

DD6L2 = DD9_sout_node[0] & DD3_sout_node[5];


--DD6L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC1_2_E1
--operation mode is normal

DD6L6 = DD9_sout_node[2] & DD6L2 & DD9_sout_node[3] & DD9_sout_node[1];


--DC1_inst4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst4 at LC3_10_E1
--operation mode is normal

DC1_inst4_lut_out = JB22_aeb_out;
DC1_inst4 = DFFE(DC1_inst4_lut_out, !GLOBAL(AF1_outclock0), !MC2L1, , );


--DC1_inst7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst7 at LC10_10_E1
--operation mode is normal

DC1_inst7 = DC1_inst4 # PB1L92 & PB1L82 & !PB1_DRREQ_WT;


--DD33L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC10_13_E1
--operation mode is normal

DD33L2 = DD63_sout_node[0] & DD03_sout_node[5];


--DD33L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC2_13_E1
--operation mode is normal

DD33L6 = DD33L2 & DD63_sout_node[1] & DD63_sout_node[3] & DD63_sout_node[2];


--DC1_inst2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst2 at LC1_13_E1
--operation mode is normal

DC1_inst2_lut_out = JB52_aeb_out;
DC1_inst2 = DFFE(DC1_inst2_lut_out, !GLOBAL(AF1_outclock0), !MC5L1, , );


--DC1_inst9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst9 at LC4_14_E1
--operation mode is normal

DC1_inst9 = DC1_inst2 # PB1L82 & !PB1_DRREQ_WT & PB1L92;


--DD42L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC8_4_E1
--operation mode is normal

DD42L2 = DD12_sout_node[5] & DD72_sout_node[0];


--DD42L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC5_3_E1
--operation mode is normal

DD42L6 = DD42L2 & DD72_sout_node[1] & DD72_sout_node[3] & DD72_sout_node[2];


--DC1_inst3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst3 at LC4_13_E1
--operation mode is normal

DC1_inst3_lut_out = JB42_aeb_out;
DC1_inst3 = DFFE(DC1_inst3_lut_out, !GLOBAL(AF1_outclock0), !MC4L1, , );


--DC1_inst6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst6 at LC3_3_E1
--operation mode is normal

DC1_inst6 = DC1_inst3 # PB1L92 & PB1L82 & !PB1_DRREQ_WT;


--ZC9L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|_~4 at LC9_1_E1
--operation mode is normal

ZC9L2 = V21_sload_path[1] # V21_sload_path[0] & (DD81_sout_node[3] $ DD51L5);


--ZC9L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|$00012~0 at LC3_1_E1
--operation mode is normal

ZC9L1 = ZC9L2 # !V21_sload_path[0] & (DD9_sout_node[3] $ DD6L5);


--ZC9L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|result_node~72 at LC1_1_E1
--operation mode is normal

ZC9L3 = V21_sload_path[0] & (DD63_sout_node[3] $ DD33L5) # !V21_sload_path[1];


--GB61_points[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][6] at LC9_11_E1
--operation mode is normal

GB61_points[0][6]_lut_out = (V21_sload_path[0] & DD33L3 # !V21_sload_path[0] & DD42L3 # !V21_sload_path[1]) & CASCADE(ZC7L1);
GB61_points[0][6] = DFFE(GB61_points[0][6]_lut_out, !GLOBAL(AF1_outclock0), DC1_inst5, , );


--YB1_ina[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[5] at LC4_6_E1
--operation mode is normal

YB1_ina[5]_lut_out = GB61_points[0][5];
YB1_ina[5] = DFFE(YB1_ina[5]_lut_out, GLOBAL(AF1_outclock0), , , );


--YB1_max_val[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[4] at LC5_11_A1
--operation mode is normal

YB1_max_val[4]_lut_out = YB1_ina[4];
YB1_max_val[4] = DFFE(YB1_max_val[4]_lut_out, GLOBAL(AF1_outclock0), , , !PC1L52Q);


--YB1_inb[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[4] at LC10_1_A1
--operation mode is normal

YB1_inb[4]_lut_out = YB1_ina[4];
YB1_inb[4] = DFFE(YB1_inb[4]_lut_out, GLOBAL(AF1_outclock0), , , );


--CB3_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] at LC6_2_X1
--operation mode is normal

CB3_dffs[10] = AMPP_FUNCTION(A1L5, U4_dffs[9], CB3_dffs[11], GLOBAL(A1L3), !B1_i12);


--CB1_dffs[18] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18] at LC2_6_G1
--operation mode is normal

CB1_dffs[18] = AMPP_FUNCTION(CB1_dffs[19], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB7_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC5_2_H3
--operation mode is normal

CB7_dffs[9]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[9] # !WD1_ID_LOAD & CB7_dffs[10];
CB7_dffs[9] = DFFE(CB7_dffs[9]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--QD1_srg[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[2] at LC3_12_I3
--operation mode is normal

QD1_srg[2]_lut_out = QD1L21 # QD1L72 # QD1L45Q & QD1_srg[1];
QD1_srg[2] = DFFE(QD1_srg[2]_lut_out, GLOBAL(AF1_outclock0), , , QD1L94);


--QD1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~843 at LC1_12_I3
--operation mode is normal

QD1L62 = QD1_srg[2] & (QD1L45Q # !QD1L25Q & QD1_srg[3]) # !QD1_srg[2] & !QD1L25Q & QD1_srg[3];


--ZC68L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|$00012~0 at LC4_14_C3
--operation mode is normal

ZC68L1 = WD1L77Q # WD1L17Q & RC2_SRG[15] # !WD1L17Q & RC2_SRG[7];


--ZC68L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|result_node~26 at LC5_14_C3
--operation mode is normal

ZC68L2 = (WD1L17Q & RC2_SRG[31] # !WD1L17Q & RC2_SRG[23] # !WD1L77Q) & CASCADE(ZC68L1);


--WD1L25Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|dom_adr_en~reg at LC2_8_M3
--operation mode is normal

WD1L25Q_lut_out = WD1_DATA_BODY & !WD1L16Q & (WD1L25Q # WD1_BYT2) # !WD1_DATA_BODY & (WD1L25Q # WD1_BYT2);
WD1L25Q = DFFE(WD1L25Q_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--ZC58L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|_~133 at LC8_4_A3
--operation mode is normal

ZC58L2 = A_nB & (NF1_portadataout[15] # !WD1L25Q) # !A_nB & WD1L25Q & NF1_portadataout[15];


--ZC58L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|$00012~0 at LC8_1_C3
--operation mode is normal

ZC58L1 = WD1L77Q # WD1L17Q & ZC58L2 # !WD1L17Q & NF1_portadataout[7];


--ZC58L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|result_node~26 at LC9_1_C3
--operation mode is normal

ZC58L3 = (WD1L17Q & NF1_portadataout[31] # !WD1L17Q & NF1_portadataout[23] # !WD1L77Q) & CASCADE(ZC58L1);


--ZC88L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00018|result_node~27 at LC1_1_C3
--operation mode is normal

ZC88L1 = WD1L17Q & CB6_dffs[7] # !WD1L17Q & CB9_dffs[7] # !WD1L77Q;


--ZC78L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|_~4 at LC1_4_A4
--operation mode is normal

ZC78L1 = WD1L77Q # A_nB & WD1L17Q;


--YB1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_up_rq~reg at LC3_4_A4
--operation mode is normal

YB1L41Q_lut_out = !YB1_adcmax[9] # !YB1_adcmax[6] # !YB1_adcmax[8] # !YB1_adcmax[7];
YB1L41Q = DFFE(YB1L41Q_lut_out, GLOBAL(AF1_outclock0), , , YB1L21);


--ZC78L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|result_node~32 at LC2_4_A4
--operation mode is normal

ZC78L2 = (WD1L17Q & YB1L41Q # !WD1L17Q & !V91_pre_out[7] # !WD1L77Q) & CASCADE(ZC78L1);


--CB6_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC10_3_S3
--operation mode is normal

CB6_dffs[9]_lut_out = SB1L91Q & V63_sload_path[9] # !SB1L91Q & CB6_dffs[10];
CB6_dffs[9] = DFFE(CB6_dffs[9]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC5_3_S3
--operation mode is normal

CB9_dffs[9]_lut_out = CB9_dffs[10] & (V63_sload_path[9] # !FD1L9Q) # !CB9_dffs[10] & FD1L9Q & V63_sload_path[9];
CB9_dffs[9] = DFFE(CB9_dffs[9]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--YB1_adcmax[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[6] at LC6_14_A1
--operation mode is normal

YB1_adcmax[6]_lut_out = YB1_ina[6];
YB1_adcmax[6] = DFFE(YB1_adcmax[6]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , YB1L722);


--YB1_adcmax[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[7] at LC7_14_A1
--operation mode is normal

YB1_adcmax[7]_lut_out = YB1_ina[7];
YB1_adcmax[7] = DFFE(YB1_adcmax[7]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , YB1L722);


--YB1_adcmax[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[8] at LC8_14_A1
--operation mode is normal

YB1_adcmax[8]_lut_out = YB1_ina[8];
YB1_adcmax[8] = DFFE(YB1_adcmax[8]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , YB1L722);


--YB1_adcmax[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[9] at LC10_14_A1
--operation mode is normal

YB1_adcmax[9]_lut_out = YB1_ina[9];
YB1_adcmax[9] = DFFE(YB1_adcmax[9]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , YB1L722);


--YB1L822 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_11~92 at LC8_4_A4
--operation mode is normal

YB1L822 = YB1_adcmax[7] & YB1_adcmax[8] & YB1_adcmax[6] & YB1_adcmax[9];


--YB1_adcmax[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[4] at LC3_14_A1
--operation mode is normal

YB1_adcmax[4]_lut_out = YB1_ina[4];
YB1_adcmax[4] = DFFE(YB1_adcmax[4]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , YB1L722);


--YB1_adcmax[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[5] at LC1_14_A1
--operation mode is normal

YB1_adcmax[5]_lut_out = YB1_ina[5];
YB1_adcmax[5] = DFFE(YB1_adcmax[5]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , YB1L722);


--YB1_adcmax[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[3] at LC5_16_A1
--operation mode is normal

YB1_adcmax[3]_lut_out = YB1_ina[3];
YB1_adcmax[3] = DFFE(YB1_adcmax[3]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , YB1L722);


--YB1_adcmax[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[2] at LC7_16_A1
--operation mode is normal

YB1_adcmax[2]_lut_out = YB1_ina[2];
YB1_adcmax[2] = DFFE(YB1_adcmax[2]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , YB1L722);


--YB1_adcmax[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[0] at LC3_16_A1
--operation mode is normal

YB1_adcmax[0]_lut_out = YB1_ina[0];
YB1_adcmax[0] = DFFE(YB1_adcmax[0]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , YB1L722);


--YB1_adcmax[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[1] at LC10_16_A1
--operation mode is normal

YB1_adcmax[1]_lut_out = YB1_ina[1];
YB1_adcmax[1] = DFFE(YB1_adcmax[1]_lut_out, GLOBAL(AF1_outclock0), HC1L9Q, , YB1L722);


--YB1L922 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_11~93 at LC4_16_A1
--operation mode is normal

YB1L922 = YB1_adcmax[3] & (YB1_adcmax[2] # YB1_adcmax[1] & YB1_adcmax[0]);


--XB1_dom_rcvd is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|dom_rcvd at LC6_4_A4
--operation mode is normal

XB1_dom_rcvd_lut_out = CB5_dffs[7];
XB1_dom_rcvd = DFFE(XB1_dom_rcvd_lut_out, GLOBAL(AF1_outclock0), !HC1L92Q, , XB1L8);


--YB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_dn_rq~1 at LC7_4_A4
--operation mode is normal

YB1L21 = AC1_PTYPE_SEQ0 & HC1L01Q & (A_nB $ !XB1_dom_rcvd);


--GC1_inst10[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[0] at LC3_9_F1
--operation mode is normal

GC1_inst10[0]_lut_out = COM_AD_D[2];
GC1_inst10[0] = DFFE(GC1_inst10[0]_lut_out, GLOBAL(AF1_outclock0), , , );


--MC3L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|last_node[0]~47 at LC9_16_E1
--operation mode is normal

MC3L1 = MC3_or_node[0][3] & (DD81_sout_node[3] & DD81_sout_node[4] & DD51L5 # !DD81_sout_node[3] & !DD81_sout_node[4] & !DD51L5);


--DD51L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC8_8_E1
--operation mode is normal

DD51L4 = DD81_sout_node[2] $ (DD21_sout_node[5] & DD81_sout_node[1] & DD81_sout_node[0]);


--DD51L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC10_8_E1
--operation mode is normal

DD51L3 = DD81_sout_node[1] $ (DD21_sout_node[5] & DD81_sout_node[0]);


--DD51L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC4_7_E1
--operation mode is normal

DD51L1 = DD81_sout_node[0] $ DD21_sout_node[5];


--MC2L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|last_node[0]~47 at LC7_11_E1
--operation mode is normal

MC2L1 = MC2_or_node[0][3] & (DD9_sout_node[3] & DD9_sout_node[4] & DD6L5 # !DD9_sout_node[3] & !DD9_sout_node[4] & !DD6L5);


--DD6L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC5_2_E1
--operation mode is normal

DD6L4 = DD9_sout_node[2] $ (DD9_sout_node[0] & DD9_sout_node[1] & DD3_sout_node[5]);


--DD6L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC2_2_E1
--operation mode is normal

DD6L3 = DD9_sout_node[1] $ (DD9_sout_node[0] & DD3_sout_node[5]);


--DD6L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC3_6_E1
--operation mode is normal

DD6L1 = DD3_sout_node[5] $ DD9_sout_node[0];


--MC5L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|last_node[0]~47 at LC9_13_E1
--operation mode is normal

MC5L1 = MC5_or_node[0][3] & (DD63_sout_node[3] & DD33L5 & DD63_sout_node[4] # !DD63_sout_node[3] & !DD33L5 & !DD63_sout_node[4]);


--DD33L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC1_14_E1
--operation mode is normal

DD33L4 = DD63_sout_node[2] $ (DD63_sout_node[0] & DD03_sout_node[5] & DD63_sout_node[1]);


--DD33L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC5_14_E1
--operation mode is normal

DD33L3 = DD63_sout_node[1] $ (DD03_sout_node[5] & DD63_sout_node[0]);


--DD33L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC1_6_E1
--operation mode is normal

DD33L1 = DD03_sout_node[5] $ DD63_sout_node[0];


--MC4L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|last_node[0]~47 at LC10_3_E1
--operation mode is normal

MC4L1 = MC4_or_node[0][3] & (DD72_sout_node[3] & DD42L5 & DD72_sout_node[4] # !DD72_sout_node[3] & !DD42L5 & !DD72_sout_node[4]);


--DD42L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC9_4_E1
--operation mode is normal

DD42L4 = DD72_sout_node[2] $ (DD12_sout_node[5] & DD72_sout_node[1] & DD72_sout_node[0]);


--DD42L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC6_4_E1
--operation mode is normal

DD42L3 = DD72_sout_node[1] $ (DD12_sout_node[5] & DD72_sout_node[0]);


--DD42L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC10_4_E1
--operation mode is normal

DD42L1 = DD12_sout_node[5] $ DD72_sout_node[0];


--ZC8L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00023|$00012~0 at LC1_11_E1
--operation mode is normal

ZC8L1 = V21_sload_path[1] # V21_sload_path[0] & DD51L4 # !V21_sload_path[0] & DD6L4;


--GB61_points[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][5] at LC8_6_E1
--operation mode is normal

GB61_points[0][5]_lut_out = (V21_sload_path[0] & DD33L1 # !V21_sload_path[0] & DD42L1 # !V21_sload_path[1]) & CASCADE(ZC6L1);
GB61_points[0][5] = DFFE(GB61_points[0][5]_lut_out, !GLOBAL(AF1_outclock0), DC1_inst5, , );


--YB1_ina[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[4] at LC10_6_E1
--operation mode is normal

YB1_ina[4]_lut_out = GB61_points[0][4];
YB1_ina[4] = DFFE(YB1_ina[4]_lut_out, GLOBAL(AF1_outclock0), , , );


--YB1_max_val[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[3] at LC3_11_A1
--operation mode is normal

YB1_max_val[3]_lut_out = YB1_ina[3];
YB1_max_val[3] = DFFE(YB1_max_val[3]_lut_out, GLOBAL(AF1_outclock0), , , !PC1L52Q);


--YB1_inb[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[3] at LC3_8_A1
--operation mode is normal

YB1_inb[3]_lut_out = YB1_ina[3];
YB1_inb[3] = DFFE(YB1_inb[3]_lut_out, GLOBAL(AF1_outclock0), , , );


--CB3_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] at LC10_2_X1
--operation mode is normal

CB3_dffs[11] = AMPP_FUNCTION(LB1_dffs[0], A1L5, CB3_dffs[12], GLOBAL(A1L3), !B1_i12);


--CB1_dffs[19] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[19] at LC5_13_X2
--operation mode is normal

CB1_dffs[19] = AMPP_FUNCTION(CB2_dffs[0], GLOBAL(A1L3), !B1_i12, Q1_i8);


--CB7_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC9_2_H3
--operation mode is normal

CB7_dffs[10]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[10] # !WD1_ID_LOAD & CB7_dffs[11];
CB7_dffs[10] = DFFE(CB7_dffs[10]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--QD1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~845 at LC1_11_I3
--operation mode is normal

QD1L72 = QD1L35Q & (WD1L49Q & ZC54L2 # !WD1L49Q & ZC44L2);


--QD1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~107 at LC10_11_I3
--operation mode is normal

QD1L21 = !QD1L25Q & QD1_srg[2];


--QD1_srg[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[1] at LC7_12_I3
--operation mode is normal

QD1_srg[1]_lut_out = QD1L82 # QD1L35Q & QD1L41;
QD1_srg[1] = DFFE(QD1_srg[1]_lut_out, GLOBAL(AF1_outclock0), , , QD1L94);


--WD1_DATA_BODY is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|DATA_BODY at LC5_8_M3
--operation mode is normal

WD1_DATA_BODY_lut_out = WD1_DATA_BODY & (!WD1L25Q & WD1_BYT2 # !WD1L16Q) # !WD1_DATA_BODY & !WD1L25Q & WD1_BYT2;
WD1_DATA_BODY = DFFE(WD1_DATA_BODY_lut_out, GLOBAL(AF1_outclock0), !PB1_CLR_BUF, , );


--CB6_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC3_3_S3
--operation mode is normal

CB6_dffs[10]_lut_out = SB1L91Q & V63_sload_path[10] # !SB1L91Q & CB6_dffs[11];
CB6_dffs[10] = DFFE(CB6_dffs[10]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC6_1_S3
--operation mode is normal

CB9_dffs[10]_lut_out = CB9_dffs[11] & (V63_sload_path[10] # !FD1L9Q) # !CB9_dffs[11] & FD1L9Q & V63_sload_path[10];
CB9_dffs[10] = DFFE(CB9_dffs[10]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--YB1_ina[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[3] at LC8_10_E1
--operation mode is normal

YB1_ina[3]_lut_out = GB61_points[0][3];
YB1_ina[3] = DFFE(YB1_ina[3]_lut_out, GLOBAL(AF1_outclock0), , , );


--YB1_ina[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[2] at LC10_16_E1
--operation mode is normal

YB1_ina[2]_lut_out = GB61_points[0][2];
YB1_ina[2] = DFFE(YB1_ina[2]_lut_out, GLOBAL(AF1_outclock0), , , );


--YB1_ina[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[0] at LC3_10_D1
--operation mode is normal

YB1_ina[0]_lut_out = GB61_points[0][0];
YB1_ina[0] = DFFE(YB1_ina[0]_lut_out, GLOBAL(AF1_outclock0), , , );


--YB1_ina[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[1] at LC3_6_C1
--operation mode is normal

YB1_ina[1]_lut_out = GB61_points[0][1];
YB1_ina[1] = DFFE(YB1_ina[1]_lut_out, GLOBAL(AF1_outclock0), , , );


--JB32_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[1]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC4_10_E1
--operation mode is normal

JB32_aeb_out = V21_sload_path[0] & !V21_sload_path[1];


--JB22_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC10_11_E1
--operation mode is normal

JB22_aeb_out = !V21_sload_path[0] & !V21_sload_path[1];


--JB52_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[3]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC6_12_E1
--operation mode is normal

JB52_aeb_out = V21_sload_path[1] & V21_sload_path[0];


--JB42_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[2]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC7_12_E1
--operation mode is normal

JB42_aeb_out = V21_sload_path[1] & !V21_sload_path[0];


--ZC7L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00021|$00012~0 at LC8_11_E1
--operation mode is normal

ZC7L1 = V21_sload_path[1] # V21_sload_path[0] & DD51L3 # !V21_sload_path[0] & DD6L3;


--GB61_points[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][4] at LC6_6_E1
--operation mode is normal

GB61_points[0][4]_lut_out = (V21_sload_path[0] & DD03_sout_node[4] # !V21_sload_path[0] & DD12_sout_node[4] # !V21_sload_path[1]) & CASCADE(ZC5L1);
GB61_points[0][4] = DFFE(GB61_points[0][4]_lut_out, !GLOBAL(AF1_outclock0), DC1_inst5, , );


--YB1_max_val[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[2] at LC4_11_A1
--operation mode is normal

YB1_max_val[2]_lut_out = YB1_ina[2];
YB1_max_val[2] = DFFE(YB1_max_val[2]_lut_out, GLOBAL(AF1_outclock0), , , !PC1L52Q);


--YB1_inb[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[2] at LC9_1_A1
--operation mode is normal

YB1_inb[2]_lut_out = YB1_ina[2];
YB1_inb[2] = DFFE(YB1_inb[2]_lut_out, GLOBAL(AF1_outclock0), , , );


--CB3_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] at LC8_2_X1
--operation mode is normal

CB3_dffs[12] = AMPP_FUNCTION(LB1_dffs[1], CB3_dffs[13], A1L5, GLOBAL(A1L3), !B1_i12);


--LB1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[0] at LC2_2_X1
--operation mode is normal

LB1_dffs[0] = AMPP_FUNCTION(U4_dffs[0], GLOBAL(AF1_outclock0), !B1_i12, R1L2);


--CB7_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC6_2_H3
--operation mode is normal

CB7_dffs[11]_lut_out = K1_COMM_ctrl_local.id[11] & (WD1_ID_LOAD # CB7_dffs[12]) # !K1_COMM_ctrl_local.id[11] & !WD1_ID_LOAD & CB7_dffs[12];
CB7_dffs[11] = DFFE(CB7_dffs[11]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--QD1_srg[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[0] at LC6_12_I3
--operation mode is normal

QD1_srg[0]_lut_out = QD1_srg[0] & (QD1L35Q & QD1L31 # !QD1L25Q) # !QD1_srg[0] & QD1L35Q & QD1L31;
QD1_srg[0] = DFFE(QD1_srg[0]_lut_out, GLOBAL(AF1_outclock0), , , QD1L94);


--QD1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~847 at LC9_12_I3
--operation mode is normal

QD1L82 = QD1_srg[1] & (QD1_srg[0] & QD1L45Q # !QD1L25Q) # !QD1_srg[1] & QD1_srg[0] & QD1L45Q;


--CB6_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC4_5_S3
--operation mode is normal

CB6_dffs[11]_lut_out = CB6_dffs[12] & (V63_sload_path[11] # !SB1L91Q) # !CB6_dffs[12] & SB1L91Q & V63_sload_path[11];
CB6_dffs[11] = DFFE(CB6_dffs[11]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC8_1_S3
--operation mode is normal

CB9_dffs[11]_lut_out = CB9_dffs[12] & (V63_sload_path[11] # !FD1L9Q) # !CB9_dffs[12] & FD1L9Q & V63_sload_path[11];
CB9_dffs[11] = DFFE(CB9_dffs[11]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--GB61_points[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][3] at LC4_9_E1
--operation mode is normal

GB61_points[0][3]_lut_out = (V21_sload_path[0] & DD03_sout_node[3] # !V21_sload_path[0] & DD12_sout_node[3] # !V21_sload_path[1]) & CASCADE(ZC4L1);
GB61_points[0][3] = DFFE(GB61_points[0][3]_lut_out, !GLOBAL(AF1_outclock0), DC1_inst5, , );


--GB61_points[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][2] at LC10_15_E1
--operation mode is normal

GB61_points[0][2]_lut_out = (V21_sload_path[0] & DD03_sout_node[2] # !V21_sload_path[0] & DD12_sout_node[2] # !V21_sload_path[1]) & CASCADE(ZC3L1);
GB61_points[0][2] = DFFE(GB61_points[0][2]_lut_out, !GLOBAL(AF1_outclock0), DC1_inst5, , );


--GB61_points[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][0] at LC8_15_E1
--operation mode is normal

GB61_points[0][0]_lut_out = (V21_sload_path[0] & DD03_sout_node[0] # !V21_sload_path[0] & DD12_sout_node[0] # !V21_sload_path[1]) & CASCADE(ZC1L1);
GB61_points[0][0] = DFFE(GB61_points[0][0]_lut_out, !GLOBAL(AF1_outclock0), DC1_inst5, , );


--GB61_points[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][1] at LC2_7_E1
--operation mode is normal

GB61_points[0][1]_lut_out = (V21_sload_path[0] & DD03_sout_node[1] # !V21_sload_path[0] & DD12_sout_node[1] # !V21_sload_path[1]) & CASCADE(ZC2L1);
GB61_points[0][1] = DFFE(GB61_points[0][1]_lut_out, !GLOBAL(AF1_outclock0), DC1_inst5, , );


--ZC6L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00019|$00012~0 at LC7_6_E1
--operation mode is normal

ZC6L1 = V21_sload_path[1] # V21_sload_path[0] & DD51L1 # !V21_sload_path[0] & DD6L1;


--YB1_max_val[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[1] at LC1_11_A1
--operation mode is normal

YB1_max_val[1]_lut_out = YB1_ina[1];
YB1_max_val[1] = DFFE(YB1_max_val[1]_lut_out, GLOBAL(AF1_outclock0), , , !PC1L52Q);


--YB1_inb[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[1] at LC9_16_A1
--operation mode is normal

YB1_inb[1]_lut_out = YB1_ina[1];
YB1_inb[1] = DFFE(YB1_inb[1]_lut_out, GLOBAL(AF1_outclock0), , , );


--CB3_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] at LC3_1_X1
--operation mode is normal

CB3_dffs[13] = AMPP_FUNCTION(A1L5, CB3_dffs[14], LB1_dffs[2], GLOBAL(A1L3), !B1_i12);


--LB1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[1] at LC6_1_X1
--operation mode is normal

LB1_dffs[1] = AMPP_FUNCTION(U4_dffs[1], GLOBAL(AF1_outclock0), !B1_i12, R1L2);


--R1L2 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|i33~47 at LC10_14_N1
--operation mode is normal

R1L2 = AMPP_FUNCTION(AB1L5Q, R1L1, CB1_dffs[6], BB1_status_out[0]);


--CB7_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC1_2_H3
--operation mode is normal

CB7_dffs[12]_lut_out = K1_COMM_ctrl_local.id[12] & (WD1_ID_LOAD # CB7_dffs[13]) # !K1_COMM_ctrl_local.id[12] & !WD1_ID_LOAD & CB7_dffs[13];
CB7_dffs[12] = DFFE(CB7_dffs[12]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC1_5_S3
--operation mode is normal

CB6_dffs[12]_lut_out = CB6_dffs[13] & (V63_sload_path[12] # !SB1L91Q) # !CB6_dffs[13] & SB1L91Q & V63_sload_path[12];
CB6_dffs[12] = DFFE(CB6_dffs[12]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC7_1_S3
--operation mode is normal

CB9_dffs[12]_lut_out = CB9_dffs[13] & (V63_sload_path[12] # !FD1L9Q) # !CB9_dffs[13] & FD1L9Q & V63_sload_path[12];
CB9_dffs[12] = DFFE(CB9_dffs[12]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--ZC5L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00017|$00012~0 at LC5_6_E1
--operation mode is normal

ZC5L1 = V21_sload_path[1] # V21_sload_path[0] & DD21_sout_node[4] # !V21_sload_path[0] & DD3_sout_node[4];


--YB1_max_val[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[0] at LC2_11_A1
--operation mode is normal

YB1_max_val[0]_lut_out = YB1_ina[0];
YB1_max_val[0] = DFFE(YB1_max_val[0]_lut_out, GLOBAL(AF1_outclock0), , , !PC1L52Q);


--YB1_inb[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[0] at LC6_1_A1
--operation mode is normal

YB1_inb[0]_lut_out = YB1_ina[0];
YB1_inb[0] = DFFE(YB1_inb[0]_lut_out, GLOBAL(AF1_outclock0), , , );


--CB3_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14] at LC7_12_X1
--operation mode is normal

CB3_dffs[14] = AMPP_FUNCTION(CB3_dffs[15], A1L5, LB1_dffs[3], GLOBAL(A1L3), !B1_i12);


--LB1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[2] at LC8_1_X1
--operation mode is normal

LB1_dffs[2] = AMPP_FUNCTION(U4_dffs[2], GLOBAL(AF1_outclock0), !B1_i12, R1L2);


--CB7_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC10_2_H3
--operation mode is normal

CB7_dffs[13]_lut_out = K1_COMM_ctrl_local.id[13] & (WD1_ID_LOAD # CB7_dffs[14]) # !K1_COMM_ctrl_local.id[13] & !WD1_ID_LOAD & CB7_dffs[14];
CB7_dffs[13] = DFFE(CB7_dffs[13]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC6_3_S3
--operation mode is normal

CB6_dffs[13]_lut_out = SB1L91Q & V63_sload_path[13] # !SB1L91Q & CB6_dffs[14];
CB6_dffs[13] = DFFE(CB6_dffs[13]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC5_1_S3
--operation mode is normal

CB9_dffs[13]_lut_out = CB9_dffs[14] & (V63_sload_path[13] # !FD1L9Q) # !CB9_dffs[14] & FD1L9Q & V63_sload_path[13];
CB9_dffs[13] = DFFE(CB9_dffs[13]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--ZC4L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00015|$00012~0 at LC3_9_E1
--operation mode is normal

ZC4L1 = V21_sload_path[1] # V21_sload_path[0] & DD21_sout_node[3] # !V21_sload_path[0] & DD3_sout_node[3];


--ZC3L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00013|$00012~0 at LC9_15_E1
--operation mode is normal

ZC3L1 = V21_sload_path[1] # V21_sload_path[0] & DD21_sout_node[2] # !V21_sload_path[0] & DD3_sout_node[2];


--ZC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~0 at LC7_15_E1
--operation mode is normal

ZC1L1 = V21_sload_path[1] # V21_sload_path[0] & DD21_sout_node[0] # !V21_sload_path[0] & DD3_sout_node[0];


--ZC2L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00011|$00012~0 at LC1_7_E1
--operation mode is normal

ZC2L1 = V21_sload_path[1] # V21_sload_path[0] & DD21_sout_node[1] # !V21_sload_path[0] & DD3_sout_node[1];


--CB3_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15] at LC6_12_X1
--operation mode is normal

CB3_dffs[15] = AMPP_FUNCTION(LB1_dffs[4], A1L5, CB3_dffs[16], GLOBAL(A1L3), !B1_i12);


--LB1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[3] at LC3_12_X1
--operation mode is normal

LB1_dffs[3] = AMPP_FUNCTION(U4_dffs[3], GLOBAL(AF1_outclock0), !B1_i12, R1L2);


--CB7_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC8_2_H3
--operation mode is normal

CB7_dffs[14]_lut_out = K1_COMM_ctrl_local.id[14] & (WD1_ID_LOAD # CB7_dffs[15]) # !K1_COMM_ctrl_local.id[14] & !WD1_ID_LOAD & CB7_dffs[15];
CB7_dffs[14] = DFFE(CB7_dffs[14]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC2_3_S3
--operation mode is normal

CB6_dffs[14]_lut_out = CB6_dffs[15] & (V63_sload_path[14] # !SB1L91Q) # !CB6_dffs[15] & SB1L91Q & V63_sload_path[14];
CB6_dffs[14] = DFFE(CB6_dffs[14]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC8_2_S3
--operation mode is normal

CB9_dffs[14]_lut_out = FD1L9Q & V63_sload_path[14] # !FD1L9Q & CB9_dffs[15];
CB9_dffs[14] = DFFE(CB9_dffs[14]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--CB3_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16] at LC5_12_X1
--operation mode is normal

CB3_dffs[16] = AMPP_FUNCTION(CB3_dffs[17], LB1_dffs[5], A1L5, GLOBAL(A1L3), !B1_i12);


--LB1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[4] at LC10_12_X1
--operation mode is normal

LB1_dffs[4] = AMPP_FUNCTION(U4_dffs[4], GLOBAL(AF1_outclock0), !B1_i12, R1L2);


--CB7_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC2_2_H3
--operation mode is normal

CB7_dffs[15]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[15] # !WD1_ID_LOAD & CB7_dffs[16];
CB7_dffs[15] = DFFE(CB7_dffs[15]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC4_3_S3
--operation mode is normal

CB6_dffs[15]_lut_out = SB1L91Q & V63_sload_path[15] # !SB1L91Q & CB6_dffs[16];
CB6_dffs[15] = DFFE(CB6_dffs[15]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC5_5_S3
--operation mode is normal

CB9_dffs[15]_lut_out = CB9_dffs[16] & (V63_sload_path[15] # !FD1L9Q) # !CB9_dffs[16] & FD1L9Q & V63_sload_path[15];
CB9_dffs[15] = DFFE(CB9_dffs[15]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--CB3_dffs[17] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17] at LC6_11_X1
--operation mode is normal

CB3_dffs[17] = AMPP_FUNCTION(A1L5, LB1_dffs[6], CB3_dffs[18], GLOBAL(A1L3), !B1_i12);


--LB1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[5] at LC3_11_X1
--operation mode is normal

LB1_dffs[5] = AMPP_FUNCTION(U4_dffs[5], GLOBAL(AF1_outclock0), !B1_i12, R1L2);


--CB7_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC5_5_R3
--operation mode is normal

CB7_dffs[16]_lut_out = K1_COMM_ctrl_local.id[16] & (WD1_ID_LOAD # CB7_dffs[17]) # !K1_COMM_ctrl_local.id[16] & !WD1_ID_LOAD & CB7_dffs[17];
CB7_dffs[16] = DFFE(CB7_dffs[16]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC1_7_S3
--operation mode is normal

CB6_dffs[16]_lut_out = SB1L91Q & V63_sload_path[16] # !SB1L91Q & CB6_dffs[17];
CB6_dffs[16] = DFFE(CB6_dffs[16]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC7_5_S3
--operation mode is normal

CB9_dffs[16]_lut_out = CB9_dffs[17] & (V63_sload_path[16] # !FD1L9Q) # !CB9_dffs[17] & FD1L9Q & V63_sload_path[16];
CB9_dffs[16] = DFFE(CB9_dffs[16]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--CB3_dffs[18] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18] at LC9_12_X1
--operation mode is normal

CB3_dffs[18] = AMPP_FUNCTION(CB3_dffs[19], LB1_dffs[7], A1L5, GLOBAL(A1L3), !B1_i12);


--LB1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[6] at LC9_11_X1
--operation mode is normal

LB1_dffs[6] = AMPP_FUNCTION(U4_dffs[6], GLOBAL(AF1_outclock0), !B1_i12, R1L2);


--CB7_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC4_5_R3
--operation mode is normal

CB7_dffs[17]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[17] # !WD1_ID_LOAD & CB7_dffs[18];
CB7_dffs[17] = DFFE(CB7_dffs[17]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC2_5_S3
--operation mode is normal

CB6_dffs[17]_lut_out = CB6_dffs[18] & (V63_sload_path[17] # !SB1L91Q) # !CB6_dffs[18] & SB1L91Q & V63_sload_path[17];
CB6_dffs[17] = DFFE(CB6_dffs[17]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC10_5_S3
--operation mode is normal

CB9_dffs[17]_lut_out = CB9_dffs[18] & (V63_sload_path[17] # !FD1L9Q) # !CB9_dffs[18] & FD1L9Q & V63_sload_path[17];
CB9_dffs[17] = DFFE(CB9_dffs[17]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--CB3_dffs[19] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19] at LC5_11_X1
--operation mode is normal

CB3_dffs[19] = AMPP_FUNCTION(A1L5, CB3_dffs[20], LB1_dffs[8], GLOBAL(A1L3), !B1_i12);


--LB1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[7] at LC7_11_X1
--operation mode is normal

LB1_dffs[7] = AMPP_FUNCTION(U4_dffs[7], GLOBAL(AF1_outclock0), !B1_i12, R1L2);


--CB7_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC8_5_R3
--operation mode is normal

CB7_dffs[18]_lut_out = K1_COMM_ctrl_local.id[18] & (WD1_ID_LOAD # CB7_dffs[19]) # !K1_COMM_ctrl_local.id[18] & !WD1_ID_LOAD & CB7_dffs[19];
CB7_dffs[18] = DFFE(CB7_dffs[18]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC6_5_S3
--operation mode is normal

CB6_dffs[18]_lut_out = CB6_dffs[19] & (V63_sload_path[18] # !SB1L91Q) # !CB6_dffs[19] & SB1L91Q & V63_sload_path[18];
CB6_dffs[18] = DFFE(CB6_dffs[18]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC9_5_S3
--operation mode is normal

CB9_dffs[18]_lut_out = CB9_dffs[19] & (V63_sload_path[18] # !FD1L9Q) # !CB9_dffs[19] & FD1L9Q & V63_sload_path[18];
CB9_dffs[18] = DFFE(CB9_dffs[18]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--CB3_dffs[20] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20] at LC8_15_X1
--operation mode is normal

CB3_dffs[20] = AMPP_FUNCTION(LB1_dffs[9], A1L5, CB4_dffs[0], GLOBAL(A1L3), !B1_i12);


--LB1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[8] at LC8_12_X1
--operation mode is normal

LB1_dffs[8] = AMPP_FUNCTION(U4_dffs[8], GLOBAL(AF1_outclock0), !B1_i12, R1L2);


--CB7_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC10_5_R3
--operation mode is normal

CB7_dffs[19]_lut_out = K1_COMM_ctrl_local.id[19] & (WD1_ID_LOAD # CB7_dffs[20]) # !K1_COMM_ctrl_local.id[19] & !WD1_ID_LOAD & CB7_dffs[20];
CB7_dffs[19] = DFFE(CB7_dffs[19]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC3_5_S3
--operation mode is normal

CB6_dffs[19]_lut_out = CB6_dffs[20] & (V63_sload_path[19] # !SB1L91Q) # !CB6_dffs[20] & SB1L91Q & V63_sload_path[19];
CB6_dffs[19] = DFFE(CB6_dffs[19]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC8_5_S3
--operation mode is normal

CB9_dffs[19]_lut_out = CB9_dffs[20] & (V63_sload_path[19] # !FD1L9Q) # !CB9_dffs[20] & FD1L9Q & V63_sload_path[19];
CB9_dffs[19] = DFFE(CB9_dffs[19]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--CB4_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] at LC1_15_X1
--operation mode is normal

CB4_dffs[0] = AMPP_FUNCTION(CB4_dffs[1], MB1_q[0], V3L81, S1_i42, GLOBAL(A1L3), !B1_i12);


--LB1_dffs[9] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[9] at LC10_15_X1
--operation mode is normal

LB1_dffs[9] = AMPP_FUNCTION(U4_dffs[9], GLOBAL(AF1_outclock0), !B1_i12, R1L2);


--CB7_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC7_5_R3
--operation mode is normal

CB7_dffs[20]_lut_out = K1_COMM_ctrl_local.id[20] & (WD1_ID_LOAD # CB7_dffs[21]) # !K1_COMM_ctrl_local.id[20] & !WD1_ID_LOAD & CB7_dffs[21];
CB7_dffs[20] = DFFE(CB7_dffs[20]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC7_7_S3
--operation mode is normal

CB6_dffs[20]_lut_out = CB6_dffs[21] & (V63_sload_path[20] # !SB1L91Q) # !CB6_dffs[21] & SB1L91Q & V63_sload_path[20];
CB6_dffs[20] = DFFE(CB6_dffs[20]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC10_1_S3
--operation mode is normal

CB9_dffs[20]_lut_out = CB9_dffs[21] & (V63_sload_path[20] # !FD1L9Q) # !CB9_dffs[21] & FD1L9Q & V63_sload_path[20];
CB9_dffs[20] = DFFE(CB9_dffs[20]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--MB1_q[0] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[0] at EC1_1_X2
MB1_q[0] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][0], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1] at LC6_15_X1
--operation mode is normal

CB4_dffs[1] = AMPP_FUNCTION(V3L81, S1_i42, MB1_q[1], CB4_dffs[2], GLOBAL(A1L3), !B1_i12);


--S1_i42 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|i42 at LC3_2_P1
--operation mode is normal

S1_i42 = AMPP_FUNCTION(A1L5, M1_jtag_debug_mode_usr1, M1L23, HF2L4Q);


--JB51_aeb_out is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|lpm_compare:$00015|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC10_14_W1
--operation mode is normal

JB51_aeb_out = AMPP_FUNCTION(V3_sload_path[5], V3_sload_path[6], V3_sload_path[4]);


--V3L71 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|sload_path[0]~106 at LC8_13_W1
--operation mode is normal

V3L71 = AMPP_FUNCTION(V3_sload_path[2], V3_sload_path[1]);


--V3L81 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|sload_path[0]~107 at LC4_13_W1
--operation mode is normal

V3L81 = AMPP_FUNCTION(JB51_aeb_out, V3_sload_path[0], V3L71, V3_sload_path[3]);


--CB7_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC6_5_R3
--operation mode is normal

CB7_dffs[21]_lut_out = K1_COMM_ctrl_local.id[21] & (WD1_ID_LOAD # CB7_dffs[22]) # !K1_COMM_ctrl_local.id[21] & !WD1_ID_LOAD & CB7_dffs[22];
CB7_dffs[21] = DFFE(CB7_dffs[21]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC5_7_S3
--operation mode is normal

CB6_dffs[21]_lut_out = CB6_dffs[22] & (V63_sload_path[21] # !SB1L91Q) # !CB6_dffs[22] & SB1L91Q & V63_sload_path[21];
CB6_dffs[21] = DFFE(CB6_dffs[21]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC4_1_S3
--operation mode is normal

CB9_dffs[21]_lut_out = CB9_dffs[22] & (V63_sload_path[21] # !FD1L9Q) # !CB9_dffs[22] & FD1L9Q & V63_sload_path[21];
CB9_dffs[21] = DFFE(CB9_dffs[21]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][0] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0] at LC6_11_X2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][0] = AMPP_FUNCTION(EB39_holdff, GLOBAL(AF1_outclock0));


--MB1_q[1] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[1] at EC2_1_X2
MB1_q[1] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][1], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2] at LC9_15_X1
--operation mode is normal

CB4_dffs[2] = AMPP_FUNCTION(V3L81, S1_i42, MB1_q[2], CB4_dffs[3], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC3_5_R3
--operation mode is normal

CB7_dffs[22]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[22] # !WD1_ID_LOAD & CB7_dffs[23];
CB7_dffs[22] = DFFE(CB7_dffs[22]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC8_7_S3
--operation mode is normal

CB6_dffs[22]_lut_out = CB6_dffs[23] & (V63_sload_path[22] # !SB1L91Q) # !CB6_dffs[23] & SB1L91Q & V63_sload_path[22];
CB6_dffs[22] = DFFE(CB6_dffs[22]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC10_11_S3
--operation mode is normal

CB9_dffs[22]_lut_out = CB9_dffs[23] & (V63_sload_path[22] # !FD1L9Q) # !CB9_dffs[23] & FD1L9Q & V63_sload_path[22];
CB9_dffs[22] = DFFE(CB9_dffs[22]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--S1L2 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|i28~33 at LC5_4_P1
--operation mode is normal

S1L2 = AMPP_FUNCTION(HF2L2Q, HF2L4Q, B1L181, B1_i12);


--S1_do_advance_read_pointer is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|do_advance_read_pointer at LC3_15_W1
--operation mode is normal

S1_do_advance_read_pointer = AMPP_FUNCTION(JB51_aeb_out, V3_sload_path[3], V3_sload_path[0], V3L71);


--B1_acq_data_in_pipe_reg[2][1] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][1] at LC6_1_X2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][1] = AMPP_FUNCTION(EB49_holdff, GLOBAL(AF1_outclock0));


--MB1_q[2] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[2] at EC1_1_X4
MB1_q[2] = AMPP_FUNCTION(~GND, GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3] at LC5_15_X1
--operation mode is normal

CB4_dffs[3] = AMPP_FUNCTION(CB4_dffs[4], MB1_q[3], V3L81, S1_i42, GLOBAL(A1L3), !B1_i12);


--JB61_aeb_out is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|lpm_compare:$00015|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC8_14_W1
--operation mode is normal

JB61_aeb_out = AMPP_FUNCTION(JB41_aeb_out, JB51_aeb_out);


--CB7_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC9_5_R3
--operation mode is normal

CB7_dffs[23]_lut_out = K1_COMM_ctrl_local.id[23] & (WD1_ID_LOAD # CB7_dffs[24]) # !K1_COMM_ctrl_local.id[23] & !WD1_ID_LOAD & CB7_dffs[24];
CB7_dffs[23] = DFFE(CB7_dffs[23]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC3_7_S3
--operation mode is normal

CB6_dffs[23]_lut_out = CB6_dffs[24] & (V63_sload_path[23] # !SB1L91Q) # !CB6_dffs[24] & SB1L91Q & V63_sload_path[23];
CB6_dffs[23] = DFFE(CB6_dffs[23]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC8_3_S3
--operation mode is normal

CB9_dffs[23]_lut_out = CB9_dffs[24] & (V63_sload_path[23] # !FD1L9Q) # !CB9_dffs[24] & FD1L9Q & V63_sload_path[23];
CB9_dffs[23] = DFFE(CB9_dffs[23]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--MB1_q[3] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[3] at EC2_1_X1
MB1_q[3] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][3], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4] at LC4_15_X1
--operation mode is normal

CB4_dffs[4] = AMPP_FUNCTION(CB4_dffs[5], MB1_q[4], V3L81, S1_i42, GLOBAL(A1L3), !B1_i12);


--JB41_aeb_out is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|lpm_compare:$00015|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC9_14_W1
--operation mode is normal

JB41_aeb_out = AMPP_FUNCTION(V3_sload_path[2], V3_sload_path[3], V3_sload_path[1], V3_sload_path[0]);


--CB7_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC2_10_R3
--operation mode is normal

CB7_dffs[24]_lut_out = CB7_dffs[25] & (K1_COMM_ctrl_local.id[24] # !WD1_ID_LOAD) # !CB7_dffs[25] & WD1_ID_LOAD & K1_COMM_ctrl_local.id[24];
CB7_dffs[24] = DFFE(CB7_dffs[24]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC2_7_S3
--operation mode is normal

CB6_dffs[24]_lut_out = CB6_dffs[25] & (V63_sload_path[24] # !SB1L91Q) # !CB6_dffs[25] & SB1L91Q & V63_sload_path[24];
CB6_dffs[24] = DFFE(CB6_dffs[24]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC1_3_S3
--operation mode is normal

CB9_dffs[24]_lut_out = CB9_dffs[25] & (V63_sload_path[24] # !FD1L9Q) # !CB9_dffs[25] & FD1L9Q & V63_sload_path[24];
CB9_dffs[24] = DFFE(CB9_dffs[24]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][3] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3] at LC9_5_X2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][3] = AMPP_FUNCTION(EB69_holdff, GLOBAL(AF1_outclock0));


--MB1_q[4] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[4] at EC1_1_X1
MB1_q[4] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][4], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5] at LC2_15_X1
--operation mode is normal

CB4_dffs[5] = AMPP_FUNCTION(CB4_dffs[6], MB1_q[5], V3L81, S1_i42, GLOBAL(A1L3), !B1_i12);


--CB7_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC1_10_R3
--operation mode is normal

CB7_dffs[25]_lut_out = K1_COMM_ctrl_local.id[25] & (WD1_ID_LOAD # CB7_dffs[26]) # !K1_COMM_ctrl_local.id[25] & !WD1_ID_LOAD & CB7_dffs[26];
CB7_dffs[25] = DFFE(CB7_dffs[25]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC6_7_S3
--operation mode is normal

CB6_dffs[25]_lut_out = CB6_dffs[26] & (V63_sload_path[25] # !SB1L91Q) # !CB6_dffs[26] & SB1L91Q & V63_sload_path[25];
CB6_dffs[25] = DFFE(CB6_dffs[25]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC9_7_S3
--operation mode is normal

CB9_dffs[25]_lut_out = CB9_dffs[26] & (V63_sload_path[25] # !FD1L9Q) # !CB9_dffs[26] & FD1L9Q & V63_sload_path[25];
CB9_dffs[25] = DFFE(CB9_dffs[25]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][4] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4] at LC9_14_X2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][4] = AMPP_FUNCTION(EB79_holdff, GLOBAL(AF1_outclock0));


--MB1_q[5] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[5] at EC2_1_X3
MB1_q[5] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][5], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6] at LC7_15_X1
--operation mode is normal

CB4_dffs[6] = AMPP_FUNCTION(CB4_dffs[7], MB1_q[6], V3L81, S1_i42, GLOBAL(A1L3), !B1_i12);


--CB7_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC7_10_R3
--operation mode is normal

CB7_dffs[26]_lut_out = K1_COMM_ctrl_local.id[26] & (WD1_ID_LOAD # CB7_dffs[27]) # !K1_COMM_ctrl_local.id[26] & !WD1_ID_LOAD & CB7_dffs[27];
CB7_dffs[26] = DFFE(CB7_dffs[26]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC4_7_S3
--operation mode is normal

CB6_dffs[26]_lut_out = CB6_dffs[27] & (V63_sload_path[26] # !SB1L91Q) # !CB6_dffs[27] & SB1L91Q & V63_sload_path[26];
CB6_dffs[26] = DFFE(CB6_dffs[26]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC7_9_S3
--operation mode is normal

CB9_dffs[26]_lut_out = FD1L9Q & V63_sload_path[26] # !FD1L9Q & CB9_dffs[27];
CB9_dffs[26] = DFFE(CB9_dffs[26]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][5] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5] at LC3_16_X3
--operation mode is normal

B1_acq_data_in_pipe_reg[2][5] = AMPP_FUNCTION(EB89_holdff, GLOBAL(AF1_outclock0));


--MB1_q[6] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[6] at EC2_1_X4
MB1_q[6] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][6], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7] at LC3_15_X1
--operation mode is normal

CB4_dffs[7] = AMPP_FUNCTION(CB4_dffs[8], MB1_q[7], V3L81, S1_i42, GLOBAL(A1L3), !B1_i12);


--CB7_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC4_10_R3
--operation mode is normal

CB7_dffs[27]_lut_out = K1_COMM_ctrl_local.id[27] & (WD1_ID_LOAD # CB7_dffs[28]) # !K1_COMM_ctrl_local.id[27] & !WD1_ID_LOAD & CB7_dffs[28];
CB7_dffs[27] = DFFE(CB7_dffs[27]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC6_14_S3
--operation mode is normal

CB6_dffs[27]_lut_out = CB6_dffs[28] & (V63_sload_path[27] # !SB1L91Q) # !CB6_dffs[28] & SB1L91Q & V63_sload_path[27];
CB6_dffs[27] = DFFE(CB6_dffs[27]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC4_9_S3
--operation mode is normal

CB9_dffs[27]_lut_out = FD1L9Q & V63_sload_path[27] # !FD1L9Q & CB9_dffs[28];
CB9_dffs[27] = DFFE(CB9_dffs[27]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][6] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6] at LC3_4_X2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][6] = AMPP_FUNCTION(EB99_holdff, GLOBAL(AF1_outclock0));


--MB1_q[7] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[7] at EC1_1_X3
MB1_q[7] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][7], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8] at LC2_13_W1
--operation mode is normal

CB4_dffs[8] = AMPP_FUNCTION(MB1_q[8], V3L81, CB4_dffs[9], S1_i42, GLOBAL(A1L3), !B1_i12);


--CB7_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC10_10_R3
--operation mode is normal

CB7_dffs[28]_lut_out = CB7_dffs[29] & (K1_COMM_ctrl_local.id[28] # !WD1_ID_LOAD) # !CB7_dffs[29] & WD1_ID_LOAD & K1_COMM_ctrl_local.id[28];
CB7_dffs[28] = DFFE(CB7_dffs[28]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC3_15_S3
--operation mode is normal

CB6_dffs[28]_lut_out = SB1L91Q & V63_sload_path[28] # !SB1L91Q & CB6_dffs[29];
CB6_dffs[28] = DFFE(CB6_dffs[28]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC10_9_S3
--operation mode is normal

CB9_dffs[28]_lut_out = FD1L9Q & V63_sload_path[28] # !FD1L9Q & CB9_dffs[29];
CB9_dffs[28] = DFFE(CB9_dffs[28]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][7] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7] at LC7_11_X2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][7] = AMPP_FUNCTION(EB001_holdff, GLOBAL(AF1_outclock0));


--MB1_q[8] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[8] at EC2_1_R2
MB1_q[8] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][8], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9] at LC1_13_W1
--operation mode is normal

CB4_dffs[9] = AMPP_FUNCTION(MB1_q[9], V3L81, CB4_dffs[10], S1_i42, GLOBAL(A1L3), !B1_i12);


--CB7_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC10_12_R3
--operation mode is normal

CB7_dffs[29]_lut_out = K1_COMM_ctrl_local.id[29] & (WD1_ID_LOAD # CB7_dffs[30]) # !K1_COMM_ctrl_local.id[29] & !WD1_ID_LOAD & CB7_dffs[30];
CB7_dffs[29] = DFFE(CB7_dffs[29]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC2_15_S3
--operation mode is normal

CB6_dffs[29]_lut_out = SB1L91Q & V63_sload_path[29] # !SB1L91Q & CB6_dffs[30];
CB6_dffs[29] = DFFE(CB6_dffs[29]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC10_7_S3
--operation mode is normal

CB9_dffs[29]_lut_out = CB9_dffs[30] & (V63_sload_path[29] # !FD1L9Q) # !CB9_dffs[30] & FD1L9Q & V63_sload_path[29];
CB9_dffs[29] = DFFE(CB9_dffs[29]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][8] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8] at LC10_8_X2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][8] = AMPP_FUNCTION(EB101_holdff, GLOBAL(AF1_outclock0));


--MB1_q[9] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[9] at EC1_1_R2
MB1_q[9] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][9], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] at LC9_8_Q1
--operation mode is normal

CB4_dffs[10] = AMPP_FUNCTION(MB1_q[10], V3L81, S1_i42, CB4_dffs[11], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC7_12_R3
--operation mode is normal

CB7_dffs[30]_lut_out = CB7_dffs[31] & (K1_COMM_ctrl_local.id[30] # !WD1_ID_LOAD) # !CB7_dffs[31] & WD1_ID_LOAD & K1_COMM_ctrl_local.id[30];
CB7_dffs[30] = DFFE(CB7_dffs[30]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC7_14_S3
--operation mode is normal

CB6_dffs[30]_lut_out = CB6_dffs[31] & (V63_sload_path[30] # !SB1L91Q) # !CB6_dffs[31] & SB1L91Q & V63_sload_path[30];
CB6_dffs[30] = DFFE(CB6_dffs[30]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC5_9_S3
--operation mode is normal

CB9_dffs[30]_lut_out = CB9_dffs[31] & (V63_sload_path[30] # !FD1L9Q) # !CB9_dffs[31] & FD1L9Q & V63_sload_path[30];
CB9_dffs[30] = DFFE(CB9_dffs[30]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][9] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9] at LC6_5_R2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][9] = AMPP_FUNCTION(EB201_holdff, GLOBAL(AF1_outclock0));


--MB1_q[10] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[10] at EC1_1_S1
MB1_q[10] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][10], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] at LC10_8_Q1
--operation mode is normal

CB4_dffs[11] = AMPP_FUNCTION(MB1_q[11], V3L81, S1_i42, CB4_dffs[12], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC9_12_R3
--operation mode is normal

CB7_dffs[31]_lut_out = K1_COMM_ctrl_local.id[31] & (WD1_ID_LOAD # CB7_dffs[32]) # !K1_COMM_ctrl_local.id[31] & !WD1_ID_LOAD & CB7_dffs[32];
CB7_dffs[31] = DFFE(CB7_dffs[31]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC8_14_S3
--operation mode is normal

CB6_dffs[31]_lut_out = CB6_dffs[32] & (V63_sload_path[31] # !SB1L91Q) # !CB6_dffs[32] & SB1L91Q & V63_sload_path[31];
CB6_dffs[31] = DFFE(CB6_dffs[31]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC2_9_S3
--operation mode is normal

CB9_dffs[31]_lut_out = CB9_dffs[32] & (V63_sload_path[31] # !FD1L9Q) # !CB9_dffs[32] & FD1L9Q & V63_sload_path[31];
CB9_dffs[31] = DFFE(CB9_dffs[31]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][10] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10] at LC6_12_R2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][10] = AMPP_FUNCTION(EB301_holdff, GLOBAL(AF1_outclock0));


--MB1_q[11] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[11] at EC1_1_Q1
MB1_q[11] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][11], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] at LC8_8_Q1
--operation mode is normal

CB4_dffs[12] = AMPP_FUNCTION(MB1_q[12], V3L81, S1_i42, CB4_dffs[13], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC3_12_R3
--operation mode is normal

CB7_dffs[32]_lut_out = CB7_dffs[33] & (K1_COMM_ctrl_local.id[32] # !WD1_ID_LOAD) # !CB7_dffs[33] & WD1_ID_LOAD & K1_COMM_ctrl_local.id[32];
CB7_dffs[32] = DFFE(CB7_dffs[32]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC6_15_S3
--operation mode is normal

CB6_dffs[32]_lut_out = SB1L91Q & V63_sload_path[32] # !SB1L91Q & CB6_dffs[33];
CB6_dffs[32] = DFFE(CB6_dffs[32]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC6_9_S3
--operation mode is normal

CB9_dffs[32]_lut_out = CB9_dffs[33] & (V63_sload_path[32] # !FD1L9Q) # !CB9_dffs[33] & FD1L9Q & V63_sload_path[32];
CB9_dffs[32] = DFFE(CB9_dffs[32]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][11] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11] at LC5_10_R2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][11] = AMPP_FUNCTION(EB401_holdff, GLOBAL(AF1_outclock0));


--MB1_q[12] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[12] at EC2_1_Q1
MB1_q[12] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][12], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] at LC6_8_Q1
--operation mode is normal

CB4_dffs[13] = AMPP_FUNCTION(MB1_q[13], V3L81, S1_i42, CB4_dffs[14], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC8_12_R3
--operation mode is normal

CB7_dffs[33]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[33] # !WD1_ID_LOAD & CB7_dffs[34];
CB7_dffs[33] = DFFE(CB7_dffs[33]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC1_15_S3
--operation mode is normal

CB6_dffs[33]_lut_out = SB1L91Q & V63_sload_path[33] # !SB1L91Q & CB6_dffs[34];
CB6_dffs[33] = DFFE(CB6_dffs[33]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC2_11_S3
--operation mode is normal

CB9_dffs[33]_lut_out = FD1L9Q & V63_sload_path[33] # !FD1L9Q & CB9_dffs[34];
CB9_dffs[33] = DFFE(CB9_dffs[33]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][12] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12] at LC3_16_Q1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][12] = AMPP_FUNCTION(EB501_holdff, GLOBAL(AF1_outclock0));


--MB1_q[13] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[13] at EC2_1_Q4
MB1_q[13] = AMPP_FUNCTION(~GND, GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] at LC2_8_Q1
--operation mode is normal

CB4_dffs[14] = AMPP_FUNCTION(MB1_q[14], V3L81, S1_i42, CB4_dffs[15], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC5_9_H3
--operation mode is normal

CB7_dffs[34]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[34] # !WD1_ID_LOAD & CB7_dffs[35];
CB7_dffs[34] = DFFE(CB7_dffs[34]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC10_15_S3
--operation mode is normal

CB6_dffs[34]_lut_out = SB1L91Q & V63_sload_path[34] # !SB1L91Q & CB6_dffs[35];
CB6_dffs[34] = DFFE(CB6_dffs[34]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC8_9_S3
--operation mode is normal

CB9_dffs[34]_lut_out = CB9_dffs[35] & (V63_sload_path[34] # !FD1L9Q) # !CB9_dffs[35] & FD1L9Q & V63_sload_path[34];
CB9_dffs[34] = DFFE(CB9_dffs[34]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--MB1_q[14] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[14] at EC1_1_Q4
MB1_q[14] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][14], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] at LC4_8_Q1
--operation mode is normal

CB4_dffs[15] = AMPP_FUNCTION(MB1_q[15], V3L81, S1_i42, CB4_dffs[16], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC10_9_H3
--operation mode is normal

CB7_dffs[35]_lut_out = K1_COMM_ctrl_local.id[35] & (WD1_ID_LOAD # CB7_dffs[36]) # !K1_COMM_ctrl_local.id[35] & !WD1_ID_LOAD & CB7_dffs[36];
CB7_dffs[35] = DFFE(CB7_dffs[35]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC4_14_S3
--operation mode is normal

CB6_dffs[35]_lut_out = CB6_dffs[36] & (V63_sload_path[35] # !SB1L91Q) # !CB6_dffs[36] & SB1L91Q & V63_sload_path[35];
CB6_dffs[35] = DFFE(CB6_dffs[35]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC3_9_S3
--operation mode is normal

CB9_dffs[35]_lut_out = CB9_dffs[36] & (V63_sload_path[35] # !FD1L9Q) # !CB9_dffs[36] & FD1L9Q & V63_sload_path[35];
CB9_dffs[35] = DFFE(CB9_dffs[35]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][14] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14] at LC6_3_Q2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][14] = AMPP_FUNCTION(EB701_holdff, GLOBAL(AF1_outclock0));


--MB1_q[15] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[15] at EC2_1_Q2
MB1_q[15] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][15], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] at LC1_8_Q1
--operation mode is normal

CB4_dffs[16] = AMPP_FUNCTION(MB1_q[16], V3L81, S1_i42, CB4_dffs[17], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC7_9_H3
--operation mode is normal

CB7_dffs[36]_lut_out = K1_COMM_ctrl_local.id[36] & (WD1_ID_LOAD # CB7_dffs[37]) # !K1_COMM_ctrl_local.id[36] & !WD1_ID_LOAD & CB7_dffs[37];
CB7_dffs[36] = DFFE(CB7_dffs[36]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC4_15_S3
--operation mode is normal

CB6_dffs[36]_lut_out = SB1L91Q & V63_sload_path[36] # !SB1L91Q & CB6_dffs[37];
CB6_dffs[36] = DFFE(CB6_dffs[36]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC5_11_S3
--operation mode is normal

CB9_dffs[36]_lut_out = FD1L9Q & V63_sload_path[36] # !FD1L9Q & CB9_dffs[37];
CB9_dffs[36] = DFFE(CB9_dffs[36]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][15] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15] at LC6_11_Q2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][15] = AMPP_FUNCTION(EB801_holdff, GLOBAL(AF1_outclock0));


--MB1_q[16] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[16] at EC1_1_Q2
MB1_q[16] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][16], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[17] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] at LC5_8_Q1
--operation mode is normal

CB4_dffs[17] = AMPP_FUNCTION(MB1_q[17], V3L81, S1_i42, CB4_dffs[18], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC6_9_H3
--operation mode is normal

CB7_dffs[37]_lut_out = K1_COMM_ctrl_local.id[37] & (WD1_ID_LOAD # CB7_dffs[38]) # !K1_COMM_ctrl_local.id[37] & !WD1_ID_LOAD & CB7_dffs[38];
CB7_dffs[37] = DFFE(CB7_dffs[37]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC9_14_S3
--operation mode is normal

CB6_dffs[37]_lut_out = CB6_dffs[38] & (V63_sload_path[37] # !SB1L91Q) # !CB6_dffs[38] & SB1L91Q & V63_sload_path[37];
CB6_dffs[37] = DFFE(CB6_dffs[37]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC1_9_S3
--operation mode is normal

CB9_dffs[37]_lut_out = CB9_dffs[38] & (V63_sload_path[37] # !FD1L9Q) # !CB9_dffs[38] & FD1L9Q & V63_sload_path[37];
CB9_dffs[37] = DFFE(CB9_dffs[37]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][16] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16] at LC3_16_Q2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][16] = AMPP_FUNCTION(EB901_holdff, GLOBAL(AF1_outclock0));


--MB1_q[17] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[17] at EC1_1_Q3
MB1_q[17] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][17], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[18] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] at LC7_8_Q1
--operation mode is normal

CB4_dffs[18] = AMPP_FUNCTION(MB1_q[18], V3L81, S1_i42, CB4_dffs[19], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC10_7_H3
--operation mode is normal

CB7_dffs[38]_lut_out = K1_COMM_ctrl_local.id[38] & (WD1_ID_LOAD # CB7_dffs[39]) # !K1_COMM_ctrl_local.id[38] & !WD1_ID_LOAD & CB7_dffs[39];
CB7_dffs[38] = DFFE(CB7_dffs[38]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC5_14_S3
--operation mode is normal

CB6_dffs[38]_lut_out = CB6_dffs[39] & (V63_sload_path[38] # !SB1L91Q) # !CB6_dffs[39] & SB1L91Q & V63_sload_path[38];
CB6_dffs[38] = DFFE(CB6_dffs[38]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC9_9_S3
--operation mode is normal

CB9_dffs[38]_lut_out = CB9_dffs[39] & (V63_sload_path[38] # !FD1L9Q) # !CB9_dffs[39] & FD1L9Q & V63_sload_path[38];
CB9_dffs[38] = DFFE(CB9_dffs[38]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][17] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17] at LC6_7_Q2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][17] = AMPP_FUNCTION(EB011_holdff, GLOBAL(AF1_outclock0));


--MB1_q[18] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[18] at EC2_1_S1
MB1_q[18] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][18], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[19] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] at LC3_8_Q1
--operation mode is normal

CB4_dffs[19] = AMPP_FUNCTION(CB4_dffs[20], V3L81, S1_i42, MB1_q[19], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC1_7_H3
--operation mode is normal

CB7_dffs[39]_lut_out = K1_COMM_ctrl_local.id[39] & (WD1_ID_LOAD # CB7_dffs[40]) # !K1_COMM_ctrl_local.id[39] & !WD1_ID_LOAD & CB7_dffs[40];
CB7_dffs[39] = DFFE(CB7_dffs[39]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC2_14_S3
--operation mode is normal

CB6_dffs[39]_lut_out = SB1L91Q & V63_sload_path[39] # !SB1L91Q & CB6_dffs[40];
CB6_dffs[39] = DFFE(CB6_dffs[39]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC9_11_S3
--operation mode is normal

CB9_dffs[39]_lut_out = CB9_dffs[40] & (V63_sload_path[39] # !FD1L9Q) # !CB9_dffs[40] & FD1L9Q & V63_sload_path[39];
CB9_dffs[39] = DFFE(CB9_dffs[39]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][18] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18] at LC5_9_W2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][18] = AMPP_FUNCTION(EB111_holdff, GLOBAL(AF1_outclock0));


--MB1_q[19] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[19] at EC2_1_Q3
MB1_q[19] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][19], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[20] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] at LC10_10_U1
--operation mode is normal

CB4_dffs[20] = AMPP_FUNCTION(MB1_q[20], V3L81, S1_i42, CB4_dffs[21], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC2_7_H3
--operation mode is normal

CB7_dffs[40]_lut_out = K1_COMM_ctrl_local.id[40] & (WD1_ID_LOAD # CB7_dffs[41]) # !K1_COMM_ctrl_local.id[40] & !WD1_ID_LOAD & CB7_dffs[41];
CB7_dffs[40] = DFFE(CB7_dffs[40]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC8_13_S3
--operation mode is normal

CB6_dffs[40]_lut_out = SB1L91Q & V63_sload_path[40] # !SB1L91Q & CB6_dffs[41];
CB6_dffs[40] = DFFE(CB6_dffs[40]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC7_11_S3
--operation mode is normal

CB9_dffs[40]_lut_out = CB9_dffs[41] & (V63_sload_path[40] # !FD1L9Q) # !CB9_dffs[41] & FD1L9Q & V63_sload_path[40];
CB9_dffs[40] = DFFE(CB9_dffs[40]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][19] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][19] at LC3_4_W2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][19] = AMPP_FUNCTION(EB211_holdff, GLOBAL(AF1_outclock0));


--MB1_q[20] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[20] at EC2_1_Z2
MB1_q[20] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][20], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[21] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] at LC4_10_U1
--operation mode is normal

CB4_dffs[21] = AMPP_FUNCTION(MB1_q[21], V3L81, S1_i42, CB4_dffs[22], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC7_7_H3
--operation mode is normal

CB7_dffs[41]_lut_out = K1_COMM_ctrl_local.id[41] & (WD1_ID_LOAD # CB7_dffs[42]) # !K1_COMM_ctrl_local.id[41] & !WD1_ID_LOAD & CB7_dffs[42];
CB7_dffs[41] = DFFE(CB7_dffs[41]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC10_13_S3
--operation mode is normal

CB6_dffs[41]_lut_out = SB1L91Q & V63_sload_path[41] # !SB1L91Q & CB6_dffs[42];
CB6_dffs[41] = DFFE(CB6_dffs[41]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC9_12_S3
--operation mode is normal

CB9_dffs[41]_lut_out = FD1L9Q & V63_sload_path[41] # !FD1L9Q & CB9_dffs[42];
CB9_dffs[41] = DFFE(CB9_dffs[41]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][20] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20] at LC5_8_Z2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][20] = AMPP_FUNCTION(EB311_holdff, GLOBAL(AF1_outclock0));


--MB1_q[21] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[21] at EC1_1_U1
MB1_q[21] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][21], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[22] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] at LC5_10_U1
--operation mode is normal

CB4_dffs[22] = AMPP_FUNCTION(MB1_q[22], V3L81, S1_i42, CB4_dffs[23], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC6_7_H3
--operation mode is normal

CB7_dffs[42]_lut_out = K1_COMM_ctrl_local.id[42] & (WD1_ID_LOAD # CB7_dffs[43]) # !K1_COMM_ctrl_local.id[42] & !WD1_ID_LOAD & CB7_dffs[43];
CB7_dffs[42] = DFFE(CB7_dffs[42]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC5_13_S3
--operation mode is normal

CB6_dffs[42]_lut_out = SB1L91Q & V63_sload_path[42] # !SB1L91Q & CB6_dffs[43];
CB6_dffs[42] = DFFE(CB6_dffs[42]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC8_11_S3
--operation mode is normal

CB9_dffs[42]_lut_out = FD1L9Q & V63_sload_path[42] # !FD1L9Q & CB9_dffs[43];
CB9_dffs[42] = DFFE(CB9_dffs[42]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][21] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21] at LC3_16_U1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][21] = AMPP_FUNCTION(EB411_holdff, GLOBAL(AF1_outclock0));


--MB1_q[22] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[22] at EC2_1_U1
MB1_q[22] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][22], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[23] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] at LC7_10_U1
--operation mode is normal

CB4_dffs[23] = AMPP_FUNCTION(MB1_q[23], V3L81, S1_i42, CB4_dffs[24], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC4_8_H3
--operation mode is normal

CB7_dffs[43]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[43] # !WD1_ID_LOAD & CB7_dffs[44];
CB7_dffs[43] = DFFE(CB7_dffs[43]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC7_13_S3
--operation mode is normal

CB6_dffs[43]_lut_out = SB1L91Q & V63_sload_path[43] # !SB1L91Q & CB6_dffs[44];
CB6_dffs[43] = DFFE(CB6_dffs[43]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC4_11_S3
--operation mode is normal

CB9_dffs[43]_lut_out = CB9_dffs[44] & (V63_sload_path[43] # !FD1L9Q) # !CB9_dffs[44] & FD1L9Q & V63_sload_path[43];
CB9_dffs[43] = DFFE(CB9_dffs[43]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][22] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22] at LC10_16_U2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][22] = AMPP_FUNCTION(EB511_holdff, GLOBAL(AF1_outclock0));


--MB1_q[23] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[23] at EC2_1_U3
MB1_q[23] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][23], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[24] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] at LC6_10_U1
--operation mode is normal

CB4_dffs[24] = AMPP_FUNCTION(CB4_dffs[25], V3L81, S1_i42, MB1_q[24], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC8_8_H3
--operation mode is normal

CB7_dffs[44]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[44] # !WD1_ID_LOAD & CB7_dffs[45];
CB7_dffs[44] = DFFE(CB7_dffs[44]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC3_13_S3
--operation mode is normal

CB6_dffs[44]_lut_out = SB1L91Q & V63_sload_path[44] # !SB1L91Q & CB6_dffs[45];
CB6_dffs[44] = DFFE(CB6_dffs[44]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC6_11_S3
--operation mode is normal

CB9_dffs[44]_lut_out = CB9_dffs[45] & (V63_sload_path[44] # !FD1L9Q) # !CB9_dffs[45] & FD1L9Q & V63_sload_path[44];
CB9_dffs[44] = DFFE(CB9_dffs[44]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][23] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23] at LC3_1_U3
--operation mode is normal

B1_acq_data_in_pipe_reg[2][23] = AMPP_FUNCTION(EB611_holdff, GLOBAL(AF1_outclock0));


--MB1_q[24] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[24] at EC1_1_U3
MB1_q[24] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][24], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[25] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] at LC9_10_U1
--operation mode is normal

CB4_dffs[25] = AMPP_FUNCTION(MB1_q[25], V3L81, S1_i42, CB4_dffs[26], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC4_9_H3
--operation mode is normal

CB7_dffs[45]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[45] # !WD1_ID_LOAD & CB7_dffs[46];
CB7_dffs[45] = DFFE(CB7_dffs[45]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC6_13_S3
--operation mode is normal

CB6_dffs[45]_lut_out = SB1L91Q & V63_sload_path[45] # !SB1L91Q & CB6_dffs[46];
CB6_dffs[45] = DFFE(CB6_dffs[45]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC3_11_S3
--operation mode is normal

CB9_dffs[45]_lut_out = CB9_dffs[46] & (V63_sload_path[45] # !FD1L9Q) # !CB9_dffs[46] & FD1L9Q & V63_sload_path[45];
CB9_dffs[45] = DFFE(CB9_dffs[45]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][24] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24] at LC3_16_U3
--operation mode is normal

B1_acq_data_in_pipe_reg[2][24] = AMPP_FUNCTION(EB711_holdff, GLOBAL(AF1_outclock0));


--MB1_q[25] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[25] at EC2_1_U2
MB1_q[25] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][25], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[26] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] at LC8_10_U1
--operation mode is normal

CB4_dffs[26] = AMPP_FUNCTION(MB1_q[26], V3L81, S1_i42, CB4_dffs[27], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC1_8_H3
--operation mode is normal

CB7_dffs[46]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[46] # !WD1_ID_LOAD & CB7_dffs[47];
CB7_dffs[46] = DFFE(CB7_dffs[46]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC9_13_S3
--operation mode is normal

CB6_dffs[46]_lut_out = SB1L91Q & V63_sload_path[46] # !SB1L91Q & CB6_dffs[47];
CB6_dffs[46] = DFFE(CB6_dffs[46]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC1_11_S3
--operation mode is normal

CB9_dffs[46]_lut_out = CB9_dffs[47] & (V63_sload_path[46] # !FD1L9Q) # !CB9_dffs[47] & FD1L9Q & V63_sload_path[46];
CB9_dffs[46] = DFFE(CB9_dffs[46]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][25] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25] at LC2_14_U2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][25] = AMPP_FUNCTION(EB811_holdff, GLOBAL(AF1_outclock0));


--MB1_q[26] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[26] at EC1_1_U2
MB1_q[26] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][26], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[27] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] at LC3_10_U1
--operation mode is normal

CB4_dffs[27] = AMPP_FUNCTION(MB1_q[27], V3L81, S1_i42, CB4_dffs[28], GLOBAL(A1L3), !B1_i12);


--CB7_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC5_8_H3
--operation mode is normal

CB7_dffs[47]_lut_out = WD1_ID_LOAD & K1_COMM_ctrl_local.id[47];
CB7_dffs[47] = DFFE(CB7_dffs[47]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst37);


--CB6_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC4_13_S3
--operation mode is normal

CB6_dffs[47]_lut_out = V63_sload_path[47] & SB1L91Q;
CB6_dffs[47] = DFFE(CB6_dffs[47]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst36);


--CB9_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC10_12_S3
--operation mode is normal

CB9_dffs[47]_lut_out = FD1L9Q & V63_sload_path[47];
CB9_dffs[47] = DFFE(CB9_dffs[47]_lut_out, GLOBAL(AF1_outclock0), , , RB1_inst38);


--B1_acq_data_in_pipe_reg[2][26] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26] at LC3_8_U2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][26] = AMPP_FUNCTION(EB911_holdff, GLOBAL(AF1_outclock0));


--MB1_q[27] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[27] at EC2_1_V2
MB1_q[27] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][27], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[28] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] at LC2_10_U1
--operation mode is normal

CB4_dffs[28] = AMPP_FUNCTION(MB1_q[28], V3L81, S1_i42, CB4_dffs[29], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][27] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][27] at LC9_11_U2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][27] = AMPP_FUNCTION(EB021_holdff, GLOBAL(AF1_outclock0));


--MB1_q[28] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[28] at EC1_1_Z2
MB1_q[28] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][28], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[29] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] at LC1_10_U1
--operation mode is normal

CB4_dffs[29] = AMPP_FUNCTION(CB4_dffs[30], V3L81, S1_i42, MB1_q[29], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][28] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][28] at LC10_7_Z3
--operation mode is normal

B1_acq_data_in_pipe_reg[2][28] = AMPP_FUNCTION(EB121_holdff, GLOBAL(AF1_outclock0));


--MB1_q[29] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[29] at EC1_1_V2
MB1_q[29] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][29], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[30] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] at LC7_13_W1
--operation mode is normal

CB4_dffs[30] = AMPP_FUNCTION(MB1_q[30], V3L81, S1_i42, CB4_dffs[31], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][29] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][29] at LC6_6_V2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][29] = AMPP_FUNCTION(EB221_holdff, GLOBAL(AF1_outclock0));


--MB1_q[30] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[30] at EC2_1_W2
MB1_q[30] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][30], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[31] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] at LC6_13_W1
--operation mode is normal

CB4_dffs[31] = AMPP_FUNCTION(CB4_dffs[32], V3L81, MB1_q[31], S1_i42, GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][30] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][30] at LC10_12_T2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][30] = AMPP_FUNCTION(EB321_holdff, GLOBAL(AF1_outclock0));


--MB1_q[31] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[31] at EC1_1_W2
MB1_q[31] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][31], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[32] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] at LC9_10_T1
--operation mode is normal

CB4_dffs[32] = AMPP_FUNCTION(MB1_q[32], V3L81, S1_i42, CB4_dffs[33], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][31] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31] at LC3_16_W2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][31] = AMPP_FUNCTION(EB421_holdff, GLOBAL(AF1_outclock0));


--MB1_q[32] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[32] at EC2_1_T2
MB1_q[32] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][32], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[33] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] at LC8_10_T1
--operation mode is normal

CB4_dffs[33] = AMPP_FUNCTION(MB1_q[33], V3L81, S1_i42, CB4_dffs[34], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][32] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][32] at LC7_16_T2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][32] = AMPP_FUNCTION(EB521_holdff, GLOBAL(AF1_outclock0));


--MB1_q[33] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[33] at EC1_1_T1
MB1_q[33] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][33], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[34] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] at LC2_10_T1
--operation mode is normal

CB4_dffs[34] = AMPP_FUNCTION(MB1_q[34], V3L81, S1_i42, CB4_dffs[35], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][33] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33] at LC3_16_T1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][33] = AMPP_FUNCTION(EB621_holdff, GLOBAL(AF1_outclock0));


--MB1_q[34] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[34] at EC2_1_T1
MB1_q[34] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][34], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[35] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] at LC10_10_T1
--operation mode is normal

CB4_dffs[35] = AMPP_FUNCTION(MB1_q[35], V3L81, S1_i42, CB4_dffs[36], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][34] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][34] at LC8_10_T2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][34] = AMPP_FUNCTION(EB821_holdff, GLOBAL(AF1_outclock0));


--MB1_q[35] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[35] at EC2_1_T3
MB1_q[35] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][34], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[36] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] at LC6_10_T1
--operation mode is normal

CB4_dffs[36] = AMPP_FUNCTION(MB1_q[36], V3L81, S1_i42, CB4_dffs[37], GLOBAL(A1L3), !B1_i12);


--MB1_q[36] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[36] at EC1_1_T3
MB1_q[36] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][36], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[37] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] at LC4_10_T1
--operation mode is normal

CB4_dffs[37] = AMPP_FUNCTION(MB1_q[37], V3L81, S1_i42, CB4_dffs[38], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][36] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36] at LC6_10_T2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][36] = AMPP_FUNCTION(EB921_holdff, GLOBAL(AF1_outclock0));


--MB1_q[37] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[37] at EC2_1_Z1
MB1_q[37] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][37], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[38] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38] at LC5_10_T1
--operation mode is normal

CB4_dffs[38] = AMPP_FUNCTION(MB1_q[38], V3L81, S1_i42, CB4_dffs[39], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][37] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37] at LC3_10_N2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][37] = AMPP_FUNCTION(EB031_holdff, GLOBAL(AF1_outclock0));


--MB1_q[38] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[38] at EC1_1_Z1
MB1_q[38] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][38], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[39] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39] at LC7_10_T1
--operation mode is normal

CB4_dffs[39] = AMPP_FUNCTION(MB1_q[39], V3L81, S1_i42, CB4_dffs[40], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][38] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][38] at LC3_16_N2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][38] = AMPP_FUNCTION(EB131_holdff, GLOBAL(AF1_outclock0));


--MB1_q[39] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[39] at EC2_1_S2
MB1_q[39] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][39], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[40] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40] at LC1_10_T1
--operation mode is normal

CB4_dffs[40] = AMPP_FUNCTION(MB1_q[40], V3L81, S1_i42, CB4_dffs[41], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][39] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][39] at LC3_16_S2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][39] = AMPP_FUNCTION(EB231_holdff, GLOBAL(AF1_outclock0));


--MB1_q[40] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[40] at EC1_1_T2
MB1_q[40] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][40], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[41] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] at LC3_10_T1
--operation mode is normal

CB4_dffs[41] = AMPP_FUNCTION(MB1_q[41], V3L81, S1_i42, CB4_dffs[42], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][40] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40] at LC5_16_T2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][40] = AMPP_FUNCTION(EB331_holdff, GLOBAL(AF1_outclock0));


--MB1_q[41] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[41] at EC1_1_S2
MB1_q[41] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][41], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[42] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] at LC5_14_L4
--operation mode is normal

CB4_dffs[42] = AMPP_FUNCTION(V3L81, MB1_q[42], CB4_dffs[43], S1_i42, GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][41] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][41] at LC3_7_S2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][41] = AMPP_FUNCTION(EB431_holdff, GLOBAL(AF1_outclock0));


--MB1_q[42] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[42] at EC2_1_I4
MB1_q[42] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][42], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[43] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] at LC10_14_L4
--operation mode is normal

CB4_dffs[43] = AMPP_FUNCTION(V3L81, MB1_q[43], CB4_dffs[44], S1_i42, GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][42] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][42] at LC3_16_I4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][42] = AMPP_FUNCTION(EB531_holdff, GLOBAL(AF1_outclock0));


--MB1_q[43] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[43] at EC2_1_F4
MB1_q[43] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][43], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[44] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] at LC6_14_L4
--operation mode is normal

CB4_dffs[44] = AMPP_FUNCTION(V3L81, MB1_q[44], CB4_dffs[45], S1_i42, GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][43] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][43] at LC3_16_F4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][43] = AMPP_FUNCTION(EB631_holdff, GLOBAL(AF1_outclock0));


--MB1_q[44] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[44] at EC1_1_F4
MB1_q[44] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][44], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[45] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] at LC9_14_L4
--operation mode is normal

CB4_dffs[45] = AMPP_FUNCTION(V3L81, MB1_q[45], CB4_dffs[46], S1_i42, GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][44] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][44] at LC5_11_L2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][44] = AMPP_FUNCTION(EB731_holdff, GLOBAL(AF1_outclock0));


--MB1_q[45] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[45] at EC2_1_L4
MB1_q[45] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][45], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[46] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] at LC4_14_L4
--operation mode is normal

CB4_dffs[46] = AMPP_FUNCTION(V3L81, MB1_q[46], CB4_dffs[47], S1_i42, GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][45] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][45] at LC5_14_L2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][45] = AMPP_FUNCTION(EB831_holdff, GLOBAL(AF1_outclock0));


--MB1_q[46] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[46] at EC1_1_L4
MB1_q[46] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][46], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[47] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] at LC3_14_L4
--operation mode is normal

CB4_dffs[47] = AMPP_FUNCTION(V3L81, MB1_q[47], CB4_dffs[48], S1_i42, GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][46] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][46] at LC3_10_L4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][46] = AMPP_FUNCTION(EB931_holdff, GLOBAL(AF1_outclock0));


--MB1_q[47] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[47] at EC1_1_G4
MB1_q[47] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][47], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[48] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48] at LC7_14_L4
--operation mode is normal

CB4_dffs[48] = AMPP_FUNCTION(V3L81, CB4_dffs[49], MB1_q[48], S1_i42, GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][47] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][47] at LC3_11_L1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][47] = AMPP_FUNCTION(EB041_holdff, GLOBAL(AF1_outclock0));


--MB1_q[48] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[48] at EC2_1_G4
MB1_q[48] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][48], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[49] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] at LC2_14_L4
--operation mode is normal

CB4_dffs[49] = AMPP_FUNCTION(V3L81, MB1_q[49], CB4_dffs[50], S1_i42, GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][48] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48] at LC3_16_G4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][48] = AMPP_FUNCTION(EB141_holdff, GLOBAL(AF1_outclock0));


--MB1_q[49] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[49] at EC2_1_K4
MB1_q[49] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][49], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[50] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50] at LC8_14_L4
--operation mode is normal

CB4_dffs[50] = AMPP_FUNCTION(V3L81, S1_i42, CB4_dffs[51], MB1_q[50], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][49] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49] at LC3_6_L4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][49] = AMPP_FUNCTION(EB241_holdff, GLOBAL(AF1_outclock0));


--MB1_q[50] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[50] at EC1_1_I4
MB1_q[50] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][50], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[51] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51] at LC1_13_L4
--operation mode is normal

CB4_dffs[51] = AMPP_FUNCTION(MB1_q[51], S1_i42, CB4_dffs[52], V3L81, GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][50] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][50] at LC3_1_L2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][50] = AMPP_FUNCTION(EB341_holdff, GLOBAL(AF1_outclock0));


--MB1_q[51] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[51] at EC1_1_K4
MB1_q[51] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][51], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[52] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52] at LC5_12_L4
--operation mode is normal

CB4_dffs[52] = AMPP_FUNCTION(V3L81, MB1_q[52], S1_i42, CB4_dffs[53], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][51] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][51] at LC7_5_L2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][51] = AMPP_FUNCTION(EB441_holdff, GLOBAL(AF1_outclock0));


--MB1_q[52] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[52] at EC2_1_J4
MB1_q[52] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][52], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[53] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53] at LC3_12_L4
--operation mode is normal

CB4_dffs[53] = AMPP_FUNCTION(V3L81, MB1_q[53], S1_i42, CB4_dffs[54], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][52] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][52] at LC6_10_C2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][52] = AMPP_FUNCTION(EB541_holdff, GLOBAL(AF1_outclock0));


--MB1_q[53] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[53] at EC2_1_A4
MB1_q[53] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][53], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[54] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54] at LC8_13_L4
--operation mode is normal

CB4_dffs[54] = AMPP_FUNCTION(CB4_dffs[55], S1_i42, MB1_q[54], V3L81, GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][53] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][53] at LC6_16_C2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][53] = AMPP_FUNCTION(EB641_holdff, GLOBAL(AF1_outclock0));


--MB1_q[54] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[54] at EC1_1_J4
MB1_q[54] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][54], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[55] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55] at LC5_12_D4
--operation mode is normal

CB4_dffs[55] = AMPP_FUNCTION(MB1_q[55], V3L81, S1_i42, CB4_dffs[56], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][54] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][54] at LC5_1_C2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][54] = AMPP_FUNCTION(EB741_holdff, GLOBAL(AF1_outclock0));


--MB1_q[55] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[55] at EC1_1_A4
MB1_q[55] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][55], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[56] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] at LC3_12_D4
--operation mode is normal

CB4_dffs[56] = AMPP_FUNCTION(MB1_q[56], V3L81, S1_i42, CB4_dffs[57], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][55] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][55] at LC6_4_A2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][55] = AMPP_FUNCTION(EB841_holdff, GLOBAL(AF1_outclock0));


--MB1_q[56] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[56] at EC1_1_E4
MB1_q[56] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][56], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[57] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57] at LC9_6_D4
--operation mode is normal

CB4_dffs[57] = AMPP_FUNCTION(MB1_q[57], V3L81, S1_i42, CB4_dffs[58], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][56] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][56] at LC8_3_C2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][56] = AMPP_FUNCTION(EB941_holdff, GLOBAL(AF1_outclock0));


--MB1_q[57] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[57] at EC1_1_C4
MB1_q[57] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][57], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[58] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58] at LC7_6_D4
--operation mode is normal

CB4_dffs[58] = AMPP_FUNCTION(MB1_q[58], V3L81, S1_i42, CB4_dffs[59], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][57] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][57] at LC8_7_C2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][57] = AMPP_FUNCTION(EB051_holdff, GLOBAL(AF1_outclock0));


--MB1_q[58] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[58] at EC2_1_C4
MB1_q[58] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][58], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[59] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59] at LC5_6_D4
--operation mode is normal

CB4_dffs[59] = AMPP_FUNCTION(MB1_q[59], V3L81, S1_i42, CB4_dffs[60], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][58] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][58] at LC9_14_C2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][58] = AMPP_FUNCTION(EB151_holdff, GLOBAL(AF1_outclock0));


--MB1_q[59] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[59] at EC1_1_B4
MB1_q[59] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][59], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[60] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] at LC4_6_D4
--operation mode is normal

CB4_dffs[60] = AMPP_FUNCTION(MB1_q[60], V3L81, S1_i42, CB4_dffs[61], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][59] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][59] at LC9_12_C2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][59] = AMPP_FUNCTION(EB251_holdff, GLOBAL(AF1_outclock0));


--MB1_q[60] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[60] at EC2_1_B4
MB1_q[60] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][60], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[61] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] at LC6_6_D4
--operation mode is normal

CB4_dffs[61] = AMPP_FUNCTION(MB1_q[61], V3L81, S1_i42, CB4_dffs[62], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][60] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][60] at LC6_11_H4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][60] = AMPP_FUNCTION(EB351_holdff, GLOBAL(AF1_outclock0));


--MB1_q[61] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[61] at EC1_1_H4
MB1_q[61] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][61], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[62] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] at LC3_6_D4
--operation mode is normal

CB4_dffs[62] = AMPP_FUNCTION(MB1_q[62], V3L81, S1_i42, CB4_dffs[63], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][61] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][61] at LC10_6_H4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][61] = AMPP_FUNCTION(EB451_holdff, GLOBAL(AF1_outclock0));


--MB1_q[62] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[62] at EC2_1_H4
MB1_q[62] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][62], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[63] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] at LC10_6_D4
--operation mode is normal

CB4_dffs[63] = AMPP_FUNCTION(MB1_q[63], V3L81, S1_i42, CB4_dffs[64], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][62] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][62] at LC7_16_H4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][62] = AMPP_FUNCTION(EB551_holdff, GLOBAL(AF1_outclock0));


--MB1_q[63] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[63] at EC2_1_D4
MB1_q[63] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][63], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[64] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64] at LC8_6_D4
--operation mode is normal

CB4_dffs[64] = AMPP_FUNCTION(MB1_q[64], V3L81, S1_i42, CB4_dffs[65], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][63] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][63] at LC1_5_H4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][63] = AMPP_FUNCTION(EB651_holdff, GLOBAL(AF1_outclock0));


--MB1_q[64] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[64] at EC2_1_E4
MB1_q[64] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][64], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[65] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65] at LC2_6_D4
--operation mode is normal

CB4_dffs[65] = AMPP_FUNCTION(MB1_q[65], V3L81, S1_i42, CB4_dffs[66], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][64] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][64] at LC8_4_H4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][64] = AMPP_FUNCTION(EB751_holdff, GLOBAL(AF1_outclock0));


--MB1_q[65] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[65] at EC1_1_D4
MB1_q[65] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][65], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[66] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66] at LC5_8_V4
--operation mode is normal

CB4_dffs[66] = AMPP_FUNCTION(MB1_q[66], V3L81, S1_i42, CB4_dffs[67], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][65] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][65] at LC3_12_H4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][65] = AMPP_FUNCTION(EB851_holdff, GLOBAL(AF1_outclock0));


--MB1_q[66] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[66] at EC1_1_U4
MB1_q[66] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][66], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[67] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67] at LC6_8_V4
--operation mode is normal

CB4_dffs[67] = AMPP_FUNCTION(MB1_q[67], V3L81, S1_i42, CB4_dffs[68], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][66] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][66] at LC7_2_H4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][66] = AMPP_FUNCTION(EB951_holdff, GLOBAL(AF1_outclock0));


--MB1_q[67] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[67] at EC1_1_S4
MB1_q[67] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][67], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[68] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68] at LC1_8_V4
--operation mode is normal

CB4_dffs[68] = AMPP_FUNCTION(MB1_q[68], V3L81, S1_i42, CB4_dffs[69], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][67] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67] at LC10_15_H4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][67] = AMPP_FUNCTION(EB061_holdff, GLOBAL(AF1_outclock0));


--MB1_q[68] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[68] at EC2_1_S4
MB1_q[68] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][68], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[69] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69] at LC9_8_V4
--operation mode is normal

CB4_dffs[69] = AMPP_FUNCTION(MB1_q[69], V3L81, S1_i42, CB4_dffs[70], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][68] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68] at LC3_16_S4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][68] = AMPP_FUNCTION(EB161_holdff, GLOBAL(AF1_outclock0));


--MB1_q[69] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[69] at EC2_1_T4
MB1_q[69] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][69], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[70] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70] at LC10_8_V4
--operation mode is normal

CB4_dffs[70] = AMPP_FUNCTION(CB4_dffs[71], V3L81, S1_i42, MB1_q[70], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][69] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][69] at LC6_14_T1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][69] = AMPP_FUNCTION(EB261_holdff, GLOBAL(AF1_outclock0));


--MB1_q[70] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[70] at EC1_1_T4
MB1_q[70] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][70], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[71] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71] at LC8_8_V4
--operation mode is normal

CB4_dffs[71] = AMPP_FUNCTION(MB1_q[71], V3L81, S1_i42, CB4_dffs[72], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][70] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][70] at LC7_9_T1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][70] = AMPP_FUNCTION(EB361_holdff, GLOBAL(AF1_outclock0));


--MB1_q[71] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[71] at EC1_1_V4
MB1_q[71] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][71], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[72] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72] at LC4_8_V4
--operation mode is normal

CB4_dffs[72] = AMPP_FUNCTION(MB1_q[72], V3L81, S1_i42, CB4_dffs[73], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][71] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][71] at LC2_8_T1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][71] = AMPP_FUNCTION(EB461_holdff, GLOBAL(AF1_outclock0));


--MB1_q[72] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[72] at EC2_1_V4
MB1_q[72] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][72], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[73] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73] at LC3_8_V4
--operation mode is normal

CB4_dffs[73] = AMPP_FUNCTION(MB1_q[73], V3L81, S1_i42, CB4_dffs[74], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][72] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][72] at LC2_4_T1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][72] = AMPP_FUNCTION(EB561_holdff, GLOBAL(AF1_outclock0));


--MB1_q[73] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[73] at EC2_1_V1
MB1_q[73] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][73], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[74] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74] at LC2_8_V4
--operation mode is normal

CB4_dffs[74] = AMPP_FUNCTION(MB1_q[74], V3L81, S1_i42, CB4_dffs[75], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][73] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][73] at LC3_4_V1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][73] = AMPP_FUNCTION(EB661_holdff, GLOBAL(AF1_outclock0));


--MB1_q[74] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[74] at EC2_1_U4
MB1_q[74] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][74], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[75] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75] at LC7_8_V4
--operation mode is normal

CB4_dffs[75] = AMPP_FUNCTION(CB4_dffs[76], V3L81, S1_i42, MB1_q[75], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][74] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][74] at LC3_16_U4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][74] = AMPP_FUNCTION(EB761_holdff, GLOBAL(AF1_outclock0));


--MB1_q[75] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[75] at EC1_1_V1
MB1_q[75] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][75], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[76] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76] at LC6_10_W4
--operation mode is normal

CB4_dffs[76] = AMPP_FUNCTION(MB1_q[76], V3L81, S1_i42, CB4_dffs[77], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][75] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][75] at LC3_16_V1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][75] = AMPP_FUNCTION(EB861_holdff, GLOBAL(AF1_outclock0));


--MB1_q[76] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[76] at EC1_1_Y4
MB1_q[76] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][76], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[77] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] at LC7_10_W4
--operation mode is normal

CB4_dffs[77] = AMPP_FUNCTION(MB1_q[77], V3L81, S1_i42, CB4_dffs[78], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][76] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][76] at LC4_2_Y1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][76] = AMPP_FUNCTION(EB961_holdff, GLOBAL(AF1_outclock0));


--MB1_q[77] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[77] at EC2_1_W4
MB1_q[77] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][77], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[78] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] at LC9_10_W4
--operation mode is normal

CB4_dffs[78] = AMPP_FUNCTION(MB1_q[78], V3L81, S1_i42, CB4_dffs[79], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][77] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][77] at LC5_2_Y1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][77] = AMPP_FUNCTION(EB071_holdff, GLOBAL(AF1_outclock0));


--MB1_q[78] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[78] at EC1_1_W4
MB1_q[78] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][78], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[79] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] at LC5_10_W4
--operation mode is normal

CB4_dffs[79] = AMPP_FUNCTION(MB1_q[79], V3L81, S1_i42, CB4_dffs[80], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][78] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][78] at LC5_10_Y2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][78] = AMPP_FUNCTION(EB171_holdff, GLOBAL(AF1_outclock0));


--MB1_q[79] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[79] at EC2_1_N4
MB1_q[79] = AMPP_FUNCTION(~GND, GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[80] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80] at LC3_10_W4
--operation mode is normal

CB4_dffs[80] = AMPP_FUNCTION(MB1_q[80], V3L81, S1_i42, CB4_dffs[81], GLOBAL(A1L3), !B1_i12);


--MB1_q[80] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[80] at EC2_1_Y4
MB1_q[80] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][80], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[81] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81] at LC10_10_W4
--operation mode is normal

CB4_dffs[81] = AMPP_FUNCTION(MB1_q[81], V3L81, S1_i42, CB4_dffs[82], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][80] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][80] at LC7_1_Y2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][80] = AMPP_FUNCTION(EB371_holdff, GLOBAL(AF1_outclock0));


--MB1_q[81] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[81] at EC1_1_N4
MB1_q[81] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][81], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[82] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82] at LC6_16_Y1
--operation mode is normal

CB4_dffs[82] = AMPP_FUNCTION(V3L81, MB1_q[82], S1_i42, CB4_dffs[83], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][81] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][81] at LC5_4_Y2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][81] = AMPP_FUNCTION(EB471_holdff, GLOBAL(AF1_outclock0));


--MB1_q[82] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[82] at EC1_1_Y1
MB1_q[82] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][82], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[83] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83] at LC7_16_Y1
--operation mode is normal

CB4_dffs[83] = AMPP_FUNCTION(V3L81, MB1_q[83], S1_i42, CB4_dffs[84], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][82] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][82] at LC5_13_Y1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][82] = AMPP_FUNCTION(EB571_holdff, GLOBAL(AF1_outclock0));


--MB1_q[83] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[83] at EC1_1_Y2
MB1_q[83] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][83], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[84] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84] at LC8_16_Y1
--operation mode is normal

CB4_dffs[84] = AMPP_FUNCTION(V3L81, MB1_q[84], S1_i42, CB4_dffs[85], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][83] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][83] at LC7_16_Y2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][83] = AMPP_FUNCTION(EB671_holdff, GLOBAL(AF1_outclock0));


--MB1_q[84] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[84] at EC2_1_Y2
MB1_q[84] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][84], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[85] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85] at LC4_16_Y1
--operation mode is normal

CB4_dffs[85] = AMPP_FUNCTION(V3L81, MB1_q[85], S1_i42, CB4_dffs[86], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][84] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][84] at LC7_16_J2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][84] = AMPP_FUNCTION(EB771_holdff, GLOBAL(AF1_outclock0));


--MB1_q[85] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[85] at EC2_1_Y3
MB1_q[85] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][85], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[86] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86] at LC5_16_Y1
--operation mode is normal

CB4_dffs[86] = AMPP_FUNCTION(V3L81, MB1_q[86], S1_i42, CB4_dffs[87], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][85] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][85] at LC10_12_J1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][85] = AMPP_FUNCTION(EB871_holdff, GLOBAL(AF1_outclock0));


--MB1_q[86] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[86] at EC1_1_Y3
MB1_q[86] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][86], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[87] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87] at LC9_16_Y1
--operation mode is normal

CB4_dffs[87] = AMPP_FUNCTION(V3L81, MB1_q[87], S1_i42, CB4_dffs[88], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][86] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][86] at LC3_15_Y3
--operation mode is normal

B1_acq_data_in_pipe_reg[2][86] = AMPP_FUNCTION(EB971_holdff, GLOBAL(AF1_outclock0));


--MB1_q[87] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[87] at EC2_1_R1
MB1_q[87] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][87], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[88] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88] at LC2_16_Y1
--operation mode is normal

CB4_dffs[88] = AMPP_FUNCTION(V3L81, MB1_q[88], S1_i42, CB4_dffs[89], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][87] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][87] at LC3_16_R1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][87] = AMPP_FUNCTION(EB081_holdff, GLOBAL(AF1_outclock0));


--MB1_q[88] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[88] at EC2_1_Y1
MB1_q[88] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][88], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[89] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89] at LC3_16_Y1
--operation mode is normal

CB4_dffs[89] = AMPP_FUNCTION(V3L81, CB4_dffs[90], S1_i42, MB1_q[89], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][88] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][88] at LC9_14_J1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][88] = AMPP_FUNCTION(EB181_holdff, GLOBAL(AF1_outclock0));


--MB1_q[89] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[89] at EC1_1_R1
MB1_q[89] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][89], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[90] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90] at LC9_13_W1
--operation mode is normal

CB4_dffs[90] = AMPP_FUNCTION(MB1_q[90], V3L81, CB4_dffs[91], S1_i42, GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][89] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][89] at LC5_16_R1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][89] = AMPP_FUNCTION(EB281_holdff, GLOBAL(AF1_outclock0));


--MB1_q[90] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[90] at EC1_1_W1
MB1_q[90] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][90], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--CB4_dffs[91] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91] at LC10_13_W1
--operation mode is normal

CB4_dffs[91] = AMPP_FUNCTION(V3L91, S1_i42, MB1_q[91], V3_sload_path[0], GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][90] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][90] at LC1_5_J1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][90] = AMPP_FUNCTION(EB381_holdff, GLOBAL(AF1_outclock0));


--MB1_q[91] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|q[91] at EC2_1_W1
MB1_q[91] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][91], GLOBAL(AF1_outclock0), GLOBAL(A1L3), Q1L4, GND, U4_dffs[0], U4_dffs[1], U4_dffs[2], U4_dffs[3], U4_dffs[4], U4_dffs[5], U4_dffs[6], U4_dffs[7], U4_dffs[8], U4_dffs[9], V4_sload_path[0], V4_sload_path[1], V4_sload_path[2], V4_sload_path[3], V4_sload_path[4], V4_sload_path[5], V4_sload_path[6], V4_sload_path[7], V4_sload_path[8], V4_sload_path[9]);


--V3L91 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|sload_path[0]~108 at LC5_13_W1
--operation mode is normal

V3L91 = AMPP_FUNCTION(V3_sload_path[3], V3_sload_path[2], JB51_aeb_out, V3_sload_path[1]);


--B1_acq_data_in_pipe_reg[2][91] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][91] at LC10_10_J1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][91] = AMPP_FUNCTION(EB481_holdff, GLOBAL(AF1_outclock0));


--JE1L35 is daq:inst_daq|ahb_master:inst_ahb_master|i329~1452 at LC8_8_H2
--operation mode is normal

JE1L35 = LE1L894Q & !LE1L54 & (LE1L53 # LE1L43);


--LE1L613 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1462 at LC6_11_H2
--operation mode is normal

LE1L613 = LE1L994Q & LE1L63 & (LE1L04 # LE1L14);


--K1L065 is slaveregister:inst_slaveregister|i3820~511 at LC9_8_Y3
--operation mode is normal

K1L065 = K1_i908 # K1L202 # BF1L63Q & BF1L53Q;


--K1L165 is slaveregister:inst_slaveregister|i3820~513 at LC1_10_Y3
--operation mode is normal

K1L165 = K1L787 & (BF1L73Q # K1_i410 # BF1L63Q);

--K1L865 is slaveregister:inst_slaveregister|i3820~522 at LC1_10_Y3
--operation mode is normal

K1L865 = K1L787 & (BF1L73Q # K1_i410 # BF1L63Q);


--K1L311 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~26 at LC4_11_Z3
--operation mode is normal

K1L311 = K1_i306 # BF1L63Q # BF1L73Q # !BF1L53Q;

--K1L511 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~33 at LC4_11_Z3
--operation mode is normal

K1L511 = K1_i306 # BF1L63Q # BF1L73Q # !BF1L53Q;


--K1L65 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~16 at LC6_9_P3
--operation mode is normal

K1L65 = K1_i1217 # BF1L53Q # BF1L63Q # BF1L73Q;


--K1L373 is slaveregister:inst_slaveregister|i3496~581 at LC9_13_Y3
--operation mode is normal

K1L373 = !BF1L63Q & !K1_i1654 & !BF1L73Q & !BF1L83Q;


--K1L073 is slaveregister:inst_slaveregister|i3480~369 at LC8_13_R3
--operation mode is normal

K1L073 = (K1_i1217 # K1L112 & (BF1L63Q # BF1L73Q)) & CASCADE(K1L912);

--K1L173 is slaveregister:inst_slaveregister|i3480~370 at LC8_13_R3
--operation mode is normal

K1L173 = (K1_i1217 # K1L112 & (BF1L63Q # BF1L73Q)) & CASCADE(K1L912);


--M1L91 is sld_hub:sld_hub_inst|i216~145 at LC3_10_P1
--operation mode is normal

M1L91 = AMPP_FUNCTION(X1L6, X1_trigger_happened_ff[0], X1_trigger_happened_ff[1], CB1_dffs[2], M1L61);


--Q1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|i36~41 at LC9_14_N1
--operation mode is normal

Q1L4 = AMPP_FUNCTION(AB1L1Q, CB1_dffs[6], Y1L1);


--VE2L812 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7364 at LC7_12_K1
--operation mode is normal

VE2L812 = VE2L523Q # VE2L813Q # VE2L613Q # VE2L912;


--VE2L912 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7368 at LC5_12_K1
--operation mode is normal

VE2L912 = VE2L623Q # VE2L713Q # VE1L913Q # VE2L913Q;


--VE2L022 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7380 at LC10_12_K2
--operation mode is normal

VE2L022 = VE2L813Q # VE2L223Q # !VE2L762;


--ND1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~92 at LC8_11_I1
--operation mode is normal

ND1L6 = V61_pre_out[2] # ND1L7 # V61_pre_out[5] # V61_pre_out[1];


--ND1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~96 at LC9_12_I1
--operation mode is normal

ND1L7 = V61_pre_out[3] # V61_pre_out[4] # !FD1L61Q # !V61_sload_path[0];


--ND1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~92 at LC7_11_I1
--operation mode is normal

ND1L3 = V61_pre_out[5] & V61_pre_out[1] & ND1L4 & V61_sload_path[0];


--ND1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~96 at LC9_11_I1
--operation mode is normal

ND1L4 = V61_pre_out[2] & V61_pre_out[3] & V61_pre_out[4] & ND1_b_non_empty;


--PC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|CNT1~218 at LC6_4_K4
--operation mode is normal

PC1L61 = V01_sload_path[1] & (V01_sload_path[2] # !PC1L42Q) # !V01_sload_path[1] & (PC1L32Q # !V01_sload_path[2]);


--PC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|CNT1~220 at LC8_5_K4
--operation mode is normal

PC1L71 = PC1L61 # V01_sload_path[3] # !V01_sload_path[0];


--K1L504 is slaveregister:inst_slaveregister|i3526~232 at LC10_10_J4
--operation mode is normal

K1L504 = (VD1L87 # VD1L38 # VD1L08 # VD1L67) & CASCADE(VD1L3);


--VD1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~335 at LC8_10_J4
--operation mode is normal

VD1L38 = VD1L28 # VD1L47 & (VD1L48 # VD1L06);


--VD1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~339 at LC4_8_J4
--operation mode is normal

VD1L48 = VD1L26 # VD1L46 # VD1L58 # VD1L66;


--VD1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~341 at LC3_8_J4
--operation mode is normal

VD1L58 = VD1L07 # VD1L27 # VD1L86;


--JB03_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC7_5_Z4
--operation mode is normal

JB03_aeb_out = V02_sload_path[4];


--JB02_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC1_7_G4
--operation mode is normal

JB02_aeb_out = V8_sload_path[4];


--U4_nClr is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|nClr at LC6_12_N1
--operation mode is normal

U4_nClr = AMPP_FUNCTION();


--JB01_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC10_6_G1
--operation mode is normal

JB01_aeb_out = AMPP_FUNCTION(JB7_aeb_out);


--U2_nClr is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|nClr at LC8_8_G1
--operation mode is normal

U2_nClr = AMPP_FUNCTION(JB11_aeb_out);


--ZC24L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|$00012~0 at LC6_3_C3
--operation mode is normal

ZC24L1 = WD1L77Q;


--MC6L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~162 at LC9_8_E4
--operation mode is normal

MC6L81 = MC6_or_node[0][6];


--U4L11 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[10]~99 at LC1_13_N1
--operation mode is normal

U4L11 = AMPP_FUNCTION(U4_cout);


--MB2L231 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]~0 at LC5_14_I1
--operation mode is normal

MB2L231 = !MD1_rd_ptr_lsb;


--V72L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_4_S4
--operation mode is normal

V72L81 = !V72_cout;


--V42L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_7_M4
--operation mode is normal

V42L8 = V42_cout;


--V52L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC5_7_M4
--operation mode is normal

V52L9 = !V52_cout;


--V22L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]~0 at LC1_16_M3
--operation mode is normal

V22L43 = !V22_the_carries[10];


--V02L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_6_Z4
--operation mode is normal

V02L31 = !V02_cout;


--V12L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC6_5_Z4
--operation mode is normal

V12L11 = V12_cout;


--V11L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_14_H3
--operation mode is normal

V11L43 = !V11_cout;


--V51L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_2_F1
--operation mode is normal

V51L41 = !V51_cout;


--V21L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC3_12_E1
--operation mode is normal

V21L6 = !V21_cout;


--V8L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_9_G4
--operation mode is normal

V8L31 = !V8_cout;


--V52L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0 at LC1_7_M4
--operation mode is arithmetic

V52L3 = CARRY(V42L8);


--~GND is ~GND at LC2_1_I4
--operation mode is normal

~GND = GND;


--~VCC is ~VCC at LC3_3_A2
--operation mode is normal

~VCC = VCC;


--CLK3p is CLK3p at Pin_R23
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p at Pin_Y5
--operation mode is input

CLK4p = INPUT();


--COM_AD_D[1] is COM_AD_D[1] at Pin_R5
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[0] is COM_AD_D[0] at Pin_R6
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_OTR is COM_AD_OTR at Pin_H4
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx at Pin_H3
--operation mode is input

HDV_Rx = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1] at Pin_AA13
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0] at Pin_AA22
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FL_ATTN is FL_ATTN at Pin_M24
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO at Pin_L20
--operation mode is input

FL_TDO = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR at Pin_AE9
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_A is COINC_DOWN_A at Pin_AA10
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR at Pin_AB9
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_DOWN_B is COINC_DOWN_B at Pin_AC10
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR at Pin_AE10
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_A is COINC_UP_A at Pin_AB10
--operation mode is input

COINC_UP_A = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR at Pin_AF10
--operation mode is input

COINC_UP_BBAR = INPUT();


--COINC_UP_B is COINC_UP_B at Pin_AD10
--operation mode is input

COINC_UP_B = INPUT();


--PLD_FPGA_nOE is PLD_FPGA_nOE at Pin_Y24
--operation mode is input

PLD_FPGA_nOE = INPUT();


--PLD_FPGA_nWE is PLD_FPGA_nWE at Pin_W22
--operation mode is input

PLD_FPGA_nWE = INPUT();






--CLK2p is CLK2p at Pin_W6
--operation mode is input

CLK2p = INPUT();


--MultiSPE is MultiSPE at Pin_AF12
--operation mode is input

MultiSPE = INPUT();


--OneSPE is OneSPE at Pin_AF15
--operation mode is input

OneSPE = INPUT();


--TriggerComplete_0 is TriggerComplete_0 at Pin_AA14
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1 at Pin_AC17
--operation mode is input

TriggerComplete_1 = INPUT();


--A_nB is A_nB at Pin_E4
--operation mode is input

A_nB = INPUT();


--CLK1p is CLK1p at Pin_P20
--operation mode is input

CLK1p = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2] at Pin_AB11
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3] at Pin_AC11
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4] at Pin_AD11
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5] at Pin_AF11
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6] at Pin_AA12
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7] at Pin_AB12
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8] at Pin_AE11
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9] at Pin_AC12
--operation mode is input

FLASH_AD_D[9] = INPUT();


--FLASH_AD_D[10] is FLASH_AD_D[10] at Pin_AD12
--operation mode is input

FLASH_AD_D[10] = INPUT();


--FLASH_AD_D[11] is FLASH_AD_D[11] at Pin_AC13
--operation mode is input

FLASH_AD_D[11] = INPUT();


--FLASH_NCO is FLASH_NCO at Pin_AB14
--operation mode is input

FLASH_NCO = INPUT();


--COM_AD_D[11] is COM_AD_D[11] at Pin_H5
--operation mode is input

COM_AD_D[11] = INPUT();


--ATWD0_D[9] is ATWD0_D[9] at Pin_AD17
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[8] is ATWD0_D[8] at Pin_AF17
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[7] is ATWD0_D[7] at Pin_W16
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD1_D[9] is ATWD1_D[9] at Pin_AE20
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[8] is ATWD1_D[8] at Pin_AD21
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[7] is ATWD1_D[7] at Pin_AA18
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD0_D[2] is ATWD0_D[2] at Pin_AC15
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1] at Pin_V15
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[0] is ATWD0_D[0] at Pin_Y15
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[5] is ATWD0_D[5] at Pin_AB16
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4] at Pin_AE16
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[3] is ATWD0_D[3] at Pin_AA15
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[6] is ATWD0_D[6] at Pin_AA16
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD1_D[2] is ATWD1_D[2] at Pin_AB18
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1] at Pin_AF18
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[0] is ATWD1_D[0] at Pin_AA17
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[5] is ATWD1_D[5] at Pin_AC19
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4] at Pin_AC20
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[3] is ATWD1_D[3] at Pin_AD18
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[6] is ATWD1_D[6] at Pin_AE22
--operation mode is input

ATWD1_D[6] = INPUT();


--COM_AD_D[10] is COM_AD_D[10] at Pin_J3
--operation mode is input

COM_AD_D[10] = INPUT();


--COM_AD_D[2] is COM_AD_D[2] at Pin_L5
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[3] is COM_AD_D[3] at Pin_L4
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[9] is COM_AD_D[9] at Pin_J4
--operation mode is input

COM_AD_D[9] = INPUT();


--COM_AD_D[4] is COM_AD_D[4] at Pin_L3
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[8] is COM_AD_D[8] at Pin_J5
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[5] is COM_AD_D[5] at Pin_K5
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[7] is COM_AD_D[7] at Pin_K3
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[6] is COM_AD_D[6] at Pin_K4
--operation mode is input

COM_AD_D[6] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p at Pin_M4
--operation mode is output

CLKLK_OUT2p = OUTPUT(AF1_outclock1);


--COMM_RESET is COMM_RESET at Pin_AA24
--operation mode is output

COMM_RESET = OUTPUT(!PB1_SYS_RESET);


--FPGA_LOADED is FPGA_LOADED at Pin_Y23
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP at Pin_U2
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13] at Pin_T2
--operation mode is output

COM_DB[13] = OUTPUT(SD1L31);


--COM_DB[12] is COM_DB[12] at Pin_T1
--operation mode is output

COM_DB[12] = OUTPUT(SD1L11);


--COM_DB[11] is COM_DB[11] at Pin_R2
--operation mode is output

COM_DB[11] = OUTPUT(SD1L01);


--COM_DB[10] is COM_DB[10] at Pin_R1
--operation mode is output

COM_DB[10] = OUTPUT(SD1L7);


--COM_DB[9] is COM_DB[9] at Pin_M2
--operation mode is output

COM_DB[9] = OUTPUT(SD1L6);


--COM_DB[8] is COM_DB[8] at Pin_M1
--operation mode is output

COM_DB[8] = OUTPUT(SD1L5);


--COM_DB[7] is COM_DB[7] at Pin_L2
--operation mode is output

COM_DB[7] = OUTPUT(SD1L4);


--COM_DB[6] is COM_DB[6] at Pin_L1
--operation mode is output

COM_DB[6] = OUTPUT(SD1L3);


--COM_DB[5] is COM_DB[5] at Pin_K2
--operation mode is output

COM_DB[5]_tri_out = TRI(GND, GND);
COM_DB[5] = OUTPUT(COM_DB[5]_tri_out);


--COM_DB[4] is COM_DB[4] at Pin_U1
--operation mode is output

COM_DB[4]_tri_out = TRI(GND, GND);
COM_DB[4] = OUTPUT(COM_DB[4]_tri_out);


--COM_DB[3] is COM_DB[3] at Pin_W20
--operation mode is output

COM_DB[3]_tri_out = TRI(GND, GND);
COM_DB[3] = OUTPUT(COM_DB[3]_tri_out);


--COM_DB[2] is COM_DB[2] at Pin_Y19
--operation mode is output

COM_DB[2]_tri_out = TRI(GND, GND);
COM_DB[2] = OUTPUT(COM_DB[2]_tri_out);


--COM_DB[1] is COM_DB[1] at Pin_AA19
--operation mode is output

COM_DB[1]_tri_out = TRI(GND, GND);
COM_DB[1] = OUTPUT(COM_DB[1]_tri_out);


--COM_DB[0] is COM_DB[0] at Pin_AB22
--operation mode is output

COM_DB[0]_tri_out = TRI(GND, GND);
COM_DB[0] = OUTPUT(COM_DB[0]_tri_out);


--HDV_RxENA is HDV_RxENA at Pin_G4
--operation mode is output

HDV_RxENA = OUTPUT(VCC);


--HDV_TxENA is HDV_TxENA at Pin_G3
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN at Pin_F4
--operation mode is output

HDV_IN = OUTPUT(GND);


--FLASH_AD_STBY is FLASH_AD_STBY at Pin_AB13
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--ATWDTrigger_0 is ATWDTrigger_0 at Pin_AB8
--operation mode is output

ATWDTrigger_0 = OUTPUT(ME1_ATWDTrigger_A_sig);


--OutputEnable_0 is OutputEnable_0 at Pin_W14
--operation mode is output

OutputEnable_0 = OUTPUT(VE1L762Q);


--CounterClock_0 is CounterClock_0 at Pin_W15
--operation mode is output

CounterClock_0 = OUTPUT(VE1L32Q);


--ShiftClock_0 is ShiftClock_0 at Pin_AC14
--operation mode is output

ShiftClock_0 = OUTPUT(VE1L313Q);


--RampSet_0 is RampSet_0 at Pin_AD15
--operation mode is output

RampSet_0 = OUTPUT(VE1L962Q);


--ChannelSelect_0[1] is ChannelSelect_0[1] at Pin_AB15
--operation mode is output

ChannelSelect_0[1] = OUTPUT(VE1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0] at Pin_AF16
--operation mode is output

ChannelSelect_0[0] = OUTPUT(VE1_channel[0]);


--ReadWrite_0 is ReadWrite_0 at Pin_AD16
--operation mode is output

ReadWrite_0 = OUTPUT(VE1L972Q);


--AnalogReset_0 is AnalogReset_0 at Pin_AC16
--operation mode is output

AnalogReset_0 = OUTPUT(VE1L1Q);


--DigitalReset_0 is DigitalReset_0 at Pin_V16
--operation mode is output

DigitalReset_0 = OUTPUT(VE1L42Q);


--DigitalSet_0 is DigitalSet_0 at Pin_Y16
--operation mode is output

DigitalSet_0 = OUTPUT(VE1L52Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP at Pin_AC26
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--ATWDTrigger_1 is ATWDTrigger_1 at Pin_AD7
--operation mode is output

ATWDTrigger_1 = OUTPUT(ME1_ATWDTrigger_B_sig);


--OutputEnable_1 is OutputEnable_1 at Pin_W17
--operation mode is output

OutputEnable_1 = OUTPUT(VE2L962Q);


--CounterClock_1 is CounterClock_1 at Pin_AB17
--operation mode is output

CounterClock_1 = OUTPUT(VE2L32Q);


--ShiftClock_1 is ShiftClock_1 at Pin_Y17
--operation mode is output

ShiftClock_1 = OUTPUT(VE2L513Q);


--RampSet_1 is RampSet_1 at Pin_AE18
--operation mode is output

RampSet_1 = OUTPUT(VE2L172Q);


--ChannelSelect_1[1] is ChannelSelect_1[1] at Pin_Y18
--operation mode is output

ChannelSelect_1[1] = OUTPUT(VE2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0] at Pin_AD19
--operation mode is output

ChannelSelect_1[0] = OUTPUT(VE2_channel[0]);


--ReadWrite_1 is ReadWrite_1 at Pin_AD20
--operation mode is output

ReadWrite_1 = OUTPUT(VE2L182Q);


--AnalogReset_1 is AnalogReset_1 at Pin_AC18
--operation mode is output

AnalogReset_1 = OUTPUT(VE2L1Q);


--DigitalReset_1 is DigitalReset_1 at Pin_W18
--operation mode is output

DigitalReset_1 = OUTPUT(VE2L42Q);


--DigitalSet_1 is DigitalSet_1 at Pin_AE23
--operation mode is output

DigitalSet_1 = OUTPUT(VE2L52Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP at Pin_AC25
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl at Pin_AD8
--operation mode is output

MultiSPE_nl_tri_out = TRI(GND, GND);
MultiSPE_nl = OUTPUT(MultiSPE_nl_tri_out);


--OneSPE_nl is OneSPE_nl at Pin_AB19
--operation mode is output

OneSPE_nl_tri_out = TRI(GND, GND);
OneSPE_nl = OUTPUT(OneSPE_nl_tri_out);


--FE_TEST_PULSE is FE_TEST_PULSE at Pin_AC22
--operation mode is output

FE_TEST_PULSE = OUTPUT(C1L22Q);


--FE_PULSER_P[3] is FE_PULSER_P[3] at Pin_T22
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(C1L02Q, C1_i474);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2] at Pin_U22
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(C1L91Q, C1_i474);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1] at Pin_V23
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(C1L81Q, C1_i474);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0] at Pin_W24
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(C1L71Q, C1_i474);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3] at Pin_T24
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(C1L61Q, C1_i474);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2] at Pin_U23
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(C1L51Q, C1_i474);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1] at Pin_V24
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(C1L41Q, C1_i474);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0] at Pin_W23
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(C1L31Q, C1_i474);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[7] is R2BUS[7] at Pin_Y22
--operation mode is output

R2BUS[7]_tri_out = TRI(C1L69Q, C1_i474);
R2BUS[7] = OUTPUT(R2BUS[7]_tri_out);


--R2BUS[6] is R2BUS[6] at Pin_Y21
--operation mode is output

R2BUS[6]_tri_out = TRI(C1L59Q, C1_i474);
R2BUS[6] = OUTPUT(R2BUS[6]_tri_out);


--R2BUS[5] is R2BUS[5] at Pin_Y20
--operation mode is output

R2BUS[5]_tri_out = TRI(C1L49Q, C1_i474);
R2BUS[5] = OUTPUT(R2BUS[5]_tri_out);


--R2BUS[4] is R2BUS[4] at Pin_AA21
--operation mode is output

R2BUS[4]_tri_out = TRI(C1L39Q, C1_i474);
R2BUS[4] = OUTPUT(R2BUS[4]_tri_out);


--R2BUS[3] is R2BUS[3] at Pin_AA20
--operation mode is output

R2BUS[3]_tri_out = TRI(C1L29Q, C1_i474);
R2BUS[3] = OUTPUT(R2BUS[3]_tri_out);


--R2BUS[2] is R2BUS[2] at Pin_AB20
--operation mode is output

R2BUS[2]_tri_out = TRI(C1L19Q, C1_i474);
R2BUS[2] = OUTPUT(R2BUS[2]_tri_out);


--R2BUS[1] is R2BUS[1] at Pin_AB21
--operation mode is output

R2BUS[1]_tri_out = TRI(C1L09Q, C1_i474);
R2BUS[1] = OUTPUT(R2BUS[1]_tri_out);


--R2BUS[0] is R2BUS[0] at Pin_AD22
--operation mode is output

R2BUS[0]_tri_out = TRI(C1L98Q, C1_i474);
R2BUS[0] = OUTPUT(R2BUS[0]_tri_out);


--SingleLED_TRIGGER is SingleLED_TRIGGER at Pin_AA1
--operation mode is output

SingleLED_TRIGGER = OUTPUT(C1_led_out);


--FL_Trigger is FL_Trigger at Pin_M23
--operation mode is output

FL_Trigger = OUTPUT(C1_flasher_board_out);


--FL_Trigger_bar is FL_Trigger_bar at Pin_N23
--operation mode is output

FL_Trigger_bar = OUTPUT(!C1_flasher_board_out);


--FL_AUX_RESET is FL_AUX_RESET at Pin_M25
--operation mode is output

FL_AUX_RESET = OUTPUT(GND);


--FL_TMS is FL_TMS at Pin_L19
--operation mode is output

FL_TMS = OUTPUT(GND);


--FL_TCK is FL_TCK at Pin_M21
--operation mode is output

FL_TCK = OUTPUT(GND);


--FL_TDI is FL_TDI at Pin_M19
--operation mode is output

FL_TDI = OUTPUT(GND);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN at Pin_AB2
--operation mode is output

COINCIDENCE_OUT_DOWN = OUTPUT(GND);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH at Pin_AC9
--operation mode is output

COINC_DOWN_ALATCH = OUTPUT(GND);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH at Pin_AD9
--operation mode is output

COINC_DOWN_BLATCH = OUTPUT(GND);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP at Pin_AB1
--operation mode is output

COINCIDENCE_OUT_UP = OUTPUT(GND);


--COINC_UP_ALATCH is COINC_UP_ALATCH at Pin_AF9
--operation mode is output

COINC_UP_ALATCH = OUTPUT(GND);


--COINC_UP_BLATCH is COINC_UP_BLATCH at Pin_AA11
--operation mode is output

COINC_UP_BLATCH = OUTPUT(GND);


--PLD_FPGA[7] is PLD_FPGA[7] at Pin_V20
--operation mode is bidir

PLD_FPGA[7]_tri_out = TRI(GND, GND);
PLD_FPGA[7] = BIDIR(PLD_FPGA[7]_tri_out);


--PLD_FPGA[6] is PLD_FPGA[6] at Pin_V21
--operation mode is bidir

PLD_FPGA[6]_tri_out = TRI(GND, GND);
PLD_FPGA[6] = BIDIR(PLD_FPGA[6]_tri_out);


--PLD_FPGA[5] is PLD_FPGA[5] at Pin_V22
--operation mode is bidir

PLD_FPGA[5]_tri_out = TRI(GND, GND);
PLD_FPGA[5] = BIDIR(PLD_FPGA[5]_tri_out);


--PLD_FPGA[4] is PLD_FPGA[4] at Pin_U20
--operation mode is bidir

PLD_FPGA[4]_tri_out = TRI(GND, GND);
PLD_FPGA[4] = BIDIR(PLD_FPGA[4]_tri_out);


--PLD_FPGA[3] is PLD_FPGA[3] at Pin_U21
--operation mode is bidir

PLD_FPGA[3]_tri_out = TRI(GND, GND);
PLD_FPGA[3] = BIDIR(PLD_FPGA[3]_tri_out);


--PLD_FPGA[2] is PLD_FPGA[2] at Pin_T20
--operation mode is bidir

PLD_FPGA[2]_tri_out = TRI(GND, GND);
PLD_FPGA[2] = BIDIR(PLD_FPGA[2]_tri_out);


--PLD_FPGA[1] is PLD_FPGA[1] at Pin_T21
--operation mode is bidir

PLD_FPGA[1]_tri_out = TRI(GND, GND);
PLD_FPGA[1] = BIDIR(PLD_FPGA[1]_tri_out);


--PLD_FPGA[0] is PLD_FPGA[0] at Pin_R20
--operation mode is bidir

PLD_FPGA[0]_tri_out = TRI(GND, GND);
PLD_FPGA[0] = BIDIR(PLD_FPGA[0]_tri_out);


--PLD_FPGA_BUSY is PLD_FPGA_BUSY at Pin_V19
--operation mode is output

PLD_FPGA_BUSY_tri_out = TRI(GND, GND);
PLD_FPGA_BUSY = OUTPUT(PLD_FPGA_BUSY_tri_out);


--FPGA_D[7] is FPGA_D[7] at Pin_AC2
--operation mode is output

FPGA_D[7]_tri_out = TRI(GND, GND);
FPGA_D[7] = OUTPUT(FPGA_D[7]_tri_out);


--FPGA_D[6] is FPGA_D[6] at Pin_AA2
--operation mode is output

FPGA_D[6]_tri_out = TRI(GND, GND);
FPGA_D[6] = OUTPUT(FPGA_D[6]_tri_out);


--FPGA_D[5] is FPGA_D[5] at Pin_Y2
--operation mode is output

FPGA_D[5]_tri_out = TRI(GND, GND);
FPGA_D[5] = OUTPUT(FPGA_D[5]_tri_out);


--FPGA_D[4] is FPGA_D[4] at Pin_Y1
--operation mode is output

FPGA_D[4]_tri_out = TRI(GND, GND);
FPGA_D[4] = OUTPUT(FPGA_D[4]_tri_out);


--FPGA_D[3] is FPGA_D[3] at Pin_V2
--operation mode is output

FPGA_D[3]_tri_out = TRI(GND, GND);
FPGA_D[3] = OUTPUT(FPGA_D[3]_tri_out);


--FPGA_D[2] is FPGA_D[2] at Pin_V1
--operation mode is output

FPGA_D[2]_tri_out = TRI(GND, GND);
FPGA_D[2] = OUTPUT(FPGA_D[2]_tri_out);


--FPGA_D[1] is FPGA_D[1] at Pin_W2
--operation mode is output

FPGA_D[1]_tri_out = TRI(GND, GND);
FPGA_D[1] = OUTPUT(FPGA_D[1]_tri_out);


--FPGA_D[0] is FPGA_D[0] at Pin_W1
--operation mode is output

FPGA_D[0]_tri_out = TRI(GND, GND);
FPGA_D[0] = OUTPUT(FPGA_D[0]_tri_out);


--FPGA_DA is FPGA_DA at Pin_E3
--operation mode is output

FPGA_DA_tri_out = TRI(GND, GND);
FPGA_DA = OUTPUT(FPGA_DA_tri_out);


--FPGA_CE is FPGA_CE at Pin_F3
--operation mode is output

FPGA_CE_tri_out = TRI(GND, GND);
FPGA_CE = OUTPUT(FPGA_CE_tri_out);


--FPGA_RW is FPGA_RW at Pin_W21
--operation mode is output

FPGA_RW_tri_out = TRI(GND, GND);
FPGA_RW = OUTPUT(FPGA_RW_tri_out);


--PGM[15] is PGM[15] at Pin_Y3
--operation mode is output

PGM[15]_tri_out = TRI(GND, GND);
PGM[15] = OUTPUT(PGM[15]_tri_out);


--PGM[14] is PGM[14] at Pin_Y4
--operation mode is output

PGM[14]_tri_out = TRI(GND, GND);
PGM[14] = OUTPUT(PGM[14]_tri_out);


--PGM[13] is PGM[13] at Pin_V7
--operation mode is output

PGM[13]_tri_out = TRI(GND, GND);
PGM[13] = OUTPUT(PGM[13]_tri_out);


--PGM[12] is PGM[12] at Pin_M5
--operation mode is output

PGM[12]_tri_out = TRI(GND, GND);
PGM[12] = OUTPUT(PGM[12]_tri_out);


--PGM[11] is PGM[11] at Pin_P21
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10] at Pin_AB4
--operation mode is output

PGM[10]_tri_out = TRI(GND, GND);
PGM[10] = OUTPUT(PGM[10]_tri_out);


--PGM[9] is PGM[9] at Pin_R24
--operation mode is output

PGM[9]_tri_out = TRI(GND, GND);
PGM[9] = OUTPUT(PGM[9]_tri_out);


--PGM[8] is PGM[8] at Pin_AB3
--operation mode is output

PGM[8]_tri_out = TRI(GND, GND);
PGM[8] = OUTPUT(PGM[8]_tri_out);


--PGM[7] is PGM[7] at Pin_U24
--operation mode is output

PGM[7]_tri_out = TRI(GND, GND);
PGM[7] = OUTPUT(PGM[7]_tri_out);


--PGM[6] is PGM[6] at Pin_T7
--operation mode is output

PGM[6]_tri_out = TRI(GND, GND);
PGM[6] = OUTPUT(PGM[6]_tri_out);


--PGM[5] is PGM[5] at Pin_V3
--operation mode is output

PGM[5]_tri_out = TRI(GND, GND);
PGM[5] = OUTPUT(PGM[5]_tri_out);


--PGM[4] is PGM[4] at Pin_A18
--operation mode is output

PGM[4]_tri_out = TRI(GND, GND);
PGM[4] = OUTPUT(PGM[4]_tri_out);


--PGM[3] is PGM[3] at Pin_A20
--operation mode is output

PGM[3]_tri_out = TRI(GND, GND);
PGM[3] = OUTPUT(PGM[3]_tri_out);


--PGM[2] is PGM[2] at Pin_B22
--operation mode is output

PGM[2]_tri_out = TRI(GND, GND);
PGM[2] = OUTPUT(PGM[2]_tri_out);


--PGM[1] is PGM[1] at Pin_B18
--operation mode is output

PGM[1]_tri_out = TRI(GND, GND);
PGM[1] = OUTPUT(PGM[1]_tri_out);


--PGM[0] is PGM[0] at Pin_B20
--operation mode is output

PGM[0]_tri_out = TRI(GND, GND);
PGM[0] = OUTPUT(PGM[0]_tri_out);



--UARTRXD is UARTRXD at Pin_F21
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN at Pin_H19
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN at Pin_H22
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN at Pin_G22
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK at Pin_K16
--operation mode is input

EBIACK = INPUT();


--RF25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout at Pin_F12
--operation mode is bidir

RF25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0] at Pin_F12
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(MF1L572, MF1L372);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--RF35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout at Pin_H11
--operation mode is bidir

RF35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1] at Pin_H11
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(MF1L672, MF1L372);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--RF45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout at Pin_J10
--operation mode is bidir

RF45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2] at Pin_J10
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(MF1L772, MF1L372);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--RF55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout at Pin_K10
--operation mode is bidir

RF55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3] at Pin_K10
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(MF1L872, MF1L372);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--RF91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout at Pin_J13
--operation mode is bidir

RF91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0] at Pin_J13
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(MF1L732, MF1L332);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--RF02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout at Pin_H13
--operation mode is bidir

RF02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1] at Pin_H13
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(MF1L832, MF1L332);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--RF12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout at Pin_F13
--operation mode is bidir

RF12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2] at Pin_F13
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(MF1L932, MF1L332);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--RF22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout at Pin_G13
--operation mode is bidir

RF22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3] at Pin_G13
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(MF1L042, MF1L332);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--RF32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout at Pin_E13
--operation mode is bidir

RF32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4] at Pin_E13
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(MF1L142, MF1L332);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--RF42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout at Pin_D13
--operation mode is bidir

RF42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5] at Pin_D13
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(MF1L242, MF1L332);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--RF52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout at Pin_C13
--operation mode is bidir

RF52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6] at Pin_C13
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(MF1L342, MF1L332);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--RF62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout at Pin_B12
--operation mode is bidir

RF62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7] at Pin_B12
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(MF1L442, MF1L332);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--RF72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout at Pin_E12
--operation mode is bidir

RF72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8] at Pin_E12
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(MF1L542, MF1L432);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--RF82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout at Pin_G12
--operation mode is bidir

RF82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9] at Pin_G12
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(MF1L642, MF1L432);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--RF92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout at Pin_J12
--operation mode is bidir

RF92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10] at Pin_J12
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(MF1L742, MF1L432);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--RF03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout at Pin_A12
--operation mode is bidir

RF03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11] at Pin_A12
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(MF1L842, MF1L432);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--RF13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout at Pin_C12
--operation mode is bidir

RF13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12] at Pin_C12
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(MF1L942, MF1L432);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--RF23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout at Pin_B11
--operation mode is bidir

RF23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13] at Pin_B11
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(MF1L052, MF1L432);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--RF33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout at Pin_K13
--operation mode is bidir

RF33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14] at Pin_K13
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(MF1L152, MF1L432);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--RF43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout at Pin_A11
--operation mode is bidir

RF43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15] at Pin_A11
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(MF1L252, MF1L432);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--RF53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout at Pin_A9
--operation mode is bidir

RF53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16] at Pin_A9
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(MF1L352, MF1L532);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--RF63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout at Pin_H10
--operation mode is bidir

RF63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17] at Pin_H10
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(MF1L452, MF1L532);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--RF73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout at Pin_B9
--operation mode is bidir

RF73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18] at Pin_B9
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(MF1L552, MF1L532);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--RF83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout at Pin_C9
--operation mode is bidir

RF83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19] at Pin_C9
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(MF1L652, MF1L532);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--RF93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout at Pin_E9
--operation mode is bidir

RF93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20] at Pin_E9
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(MF1L752, MF1L532);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--RF04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout at Pin_K12
--operation mode is bidir

RF04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21] at Pin_K12
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(MF1L852, MF1L532);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--RF14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout at Pin_D9
--operation mode is bidir

RF14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22] at Pin_D9
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(MF1L952, MF1L532);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--RF24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout at Pin_G9
--operation mode is bidir

RF24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23] at Pin_G9
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(MF1L062, MF1L532);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--RF34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout at Pin_D8
--operation mode is bidir

RF34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24] at Pin_D8
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(MF1L162, MF1L632);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--RF44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout at Pin_H9
--operation mode is bidir

RF44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25] at Pin_H9
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(MF1L262, MF1L632);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--RF54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout at Pin_A7
--operation mode is bidir

RF54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26] at Pin_A7
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(MF1L362, MF1L632);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--RF64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout at Pin_B7
--operation mode is bidir

RF64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27] at Pin_B7
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(MF1L462, MF1L632);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--RF74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout at Pin_E8
--operation mode is bidir

RF74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28] at Pin_E8
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(MF1L562, MF1L632);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--RF84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout at Pin_G8
--operation mode is bidir

RF84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29] at Pin_G8
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(MF1L662, MF1L632);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--RF94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout at Pin_C7
--operation mode is bidir

RF94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30] at Pin_C7
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(MF1L762, MF1L632);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--RF05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout at Pin_D7
--operation mode is bidir

RF05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31] at Pin_D7
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(MF1L862, MF1L632);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--RF2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout at Pin_C17
--operation mode is bidir

RF2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0] at Pin_C17
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(MF1L55, MF1L35);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--RF3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout at Pin_G16
--operation mode is bidir

RF3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1] at Pin_G16
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(MF1L65, MF1L35);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--RF4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout at Pin_D17
--operation mode is bidir

RF4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2] at Pin_D17
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(MF1L75, MF1L35);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--RF5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout at Pin_E16
--operation mode is bidir

RF5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3] at Pin_E16
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(MF1L85, MF1L35);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--RF6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout at Pin_J15
--operation mode is bidir

RF6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4] at Pin_J15
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(MF1L95, MF1L35);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--RF7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout at Pin_F16
--operation mode is bidir

RF7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5] at Pin_F16
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(MF1L06, MF1L35);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--RF8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout at Pin_G15
--operation mode is bidir

RF8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6] at Pin_G15
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(MF1L16, MF1L35);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--RF9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout at Pin_F15
--operation mode is bidir

RF9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7] at Pin_F15
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(MF1L26, MF1L35);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--RF01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout at Pin_H15
--operation mode is bidir

RF01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8] at Pin_H15
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(MF1L36, MF1L35);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--RF11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout at Pin_E15
--operation mode is bidir

RF11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9] at Pin_E15
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(MF1L46, MF1L35);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--RF21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout at Pin_J14
--operation mode is bidir

RF21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10] at Pin_J14
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(MF1L56, MF1L35);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--RF31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout at Pin_E14
--operation mode is bidir

RF31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11] at Pin_E14
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(MF1L66, MF1L35);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--RF41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout at Pin_K14
--operation mode is bidir

RF41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12] at Pin_K14
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(MF1L76, MF1L35);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--RF51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout at Pin_G14
--operation mode is bidir

RF51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13] at Pin_G14
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(MF1L86, MF1L35);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--RF61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout at Pin_F14
--operation mode is bidir

RF61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14] at Pin_F14
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(MF1L96, MF1L35);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--RF71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout at Pin_H14
--operation mode is bidir

RF71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15] at Pin_H14
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(MF1L07, MF1L35);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--RF75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout at Pin_J21
--operation mode is bidir

RF75_combout = UARTRIN;

--UARTRIN is UARTRIN at Pin_J21
--operation mode is bidir

UARTRIN_tri_out = TRI(MF1L683, MF1L083);
UARTRIN = BIDIR(UARTRIN_tri_out);


--RF65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout at Pin_J22
--operation mode is bidir

RF65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN at Pin_J22
--operation mode is bidir

UARTDCDN_tri_out = TRI(MF1L873, MF1L083);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN at Pin_J20
--operation mode is output

UARTDTRN = OUTPUT(MF1L383);


--UARTRTSN is UARTRTSN at Pin_H21
--operation mode is output

UARTRTSN = OUTPUT(MF1L883);


--UARTTXD is UARTTXD at Pin_G21
--operation mode is output

UARTTXD = OUTPUT(MF1L193);


--EBIBE[0] is EBIBE[0] at Pin_D22
--operation mode is output

EBIBE[0] = OUTPUT(MF1L92);


--EBIBE[1] is EBIBE[1] at Pin_K18
--operation mode is output

EBIBE[1] = OUTPUT(MF1L03);


--EBICSN[0] is EBICSN[0] at Pin_K17
--operation mode is output

EBICSN[0] = OUTPUT(MF1L33);


--EBICSN[1] is EBICSN[1] at Pin_H20
--operation mode is output

EBICSN[1] = OUTPUT(MF1L43);


--EBICSN[2] is EBICSN[2] at Pin_J19
--operation mode is output

EBICSN[2] = OUTPUT(MF1L53);


--EBICSN[3] is EBICSN[3] at Pin_G20
--operation mode is output

EBICSN[3] = OUTPUT(MF1L63);


--EBIADDR[0] is EBIADDR[0] at Pin_F20
--operation mode is output

EBIADDR[0] = OUTPUT(MF1L4);


--EBIADDR[1] is EBIADDR[1] at Pin_C21
--operation mode is output

EBIADDR[1] = OUTPUT(MF1L5);


--EBIADDR[2] is EBIADDR[2] at Pin_E20
--operation mode is output

EBIADDR[2] = OUTPUT(MF1L6);


--EBIADDR[3] is EBIADDR[3] at Pin_H18
--operation mode is output

EBIADDR[3] = OUTPUT(MF1L7);


--EBIADDR[4] is EBIADDR[4] at Pin_G19
--operation mode is output

EBIADDR[4] = OUTPUT(MF1L8);


--EBIADDR[5] is EBIADDR[5] at Pin_J18
--operation mode is output

EBIADDR[5] = OUTPUT(MF1L9);


--EBIADDR[6] is EBIADDR[6] at Pin_J17
--operation mode is output

EBIADDR[6] = OUTPUT(MF1L01);


--EBIADDR[7] is EBIADDR[7] at Pin_G18
--operation mode is output

EBIADDR[7] = OUTPUT(MF1L11);


--EBIADDR[8] is EBIADDR[8] at Pin_D20
--operation mode is output

EBIADDR[8] = OUTPUT(MF1L21);


--EBIADDR[9] is EBIADDR[9] at Pin_F19
--operation mode is output

EBIADDR[9] = OUTPUT(MF1L31);


--EBIADDR[10] is EBIADDR[10] at Pin_H17
--operation mode is output

EBIADDR[10] = OUTPUT(MF1L41);


--EBIADDR[11] is EBIADDR[11] at Pin_E19
--operation mode is output

EBIADDR[11] = OUTPUT(MF1L51);


--EBIADDR[12] is EBIADDR[12] at Pin_C20
--operation mode is output

EBIADDR[12] = OUTPUT(MF1L61);


--EBIADDR[13] is EBIADDR[13] at Pin_D19
--operation mode is output

EBIADDR[13] = OUTPUT(MF1L71);


--EBIADDR[14] is EBIADDR[14] at Pin_F18
--operation mode is output

EBIADDR[14] = OUTPUT(MF1L81);


--EBIADDR[15] is EBIADDR[15] at Pin_C19
--operation mode is output

EBIADDR[15] = OUTPUT(MF1L91);


--EBIADDR[16] is EBIADDR[16] at Pin_G17
--operation mode is output

EBIADDR[16] = OUTPUT(MF1L02);


--EBIADDR[17] is EBIADDR[17] at Pin_K15
--operation mode is output

EBIADDR[17] = OUTPUT(MF1L12);


--EBIADDR[18] is EBIADDR[18] at Pin_D18
--operation mode is output

EBIADDR[18] = OUTPUT(MF1L22);


--EBIADDR[19] is EBIADDR[19] at Pin_E18
--operation mode is output

EBIADDR[19] = OUTPUT(MF1L32);


--EBIADDR[20] is EBIADDR[20] at Pin_H16
--operation mode is output

EBIADDR[20] = OUTPUT(MF1L42);


--EBIADDR[21] is EBIADDR[21] at Pin_F17
--operation mode is output

EBIADDR[21] = OUTPUT(MF1L52);


--EBIADDR[22] is EBIADDR[22] at Pin_C18
--operation mode is output

EBIADDR[22] = OUTPUT(MF1L62);


--EBIADDR[23] is EBIADDR[23] at Pin_J16
--operation mode is output

EBIADDR[23] = OUTPUT(MF1L72);


--EBIADDR[24] is EBIADDR[24] at Pin_E17
--operation mode is output

EBIADDR[24] = OUTPUT(MF1L82);


--EBICLK is EBICLK at Pin_D21
--operation mode is output

EBICLK = OUTPUT(MF1L13);


--EBIOEN is EBIOEN at Pin_C22
--operation mode is output

EBIOEN = OUTPUT(MF1L17);


--EBIWEN is EBIWEN at Pin_E21
--operation mode is output

EBIWEN = OUTPUT(MF1L37);


--SDRAMADDR[0] is SDRAMADDR[0] at Pin_K9
--operation mode is output

SDRAMADDR[0] = OUTPUT(MF1L271);


--SDRAMADDR[1] is SDRAMADDR[1] at Pin_C5
--operation mode is output

SDRAMADDR[1] = OUTPUT(MF1L371);


--SDRAMADDR[2] is SDRAMADDR[2] at Pin_E6
--operation mode is output

SDRAMADDR[2] = OUTPUT(MF1L471);


--SDRAMADDR[3] is SDRAMADDR[3] at Pin_G6
--operation mode is output

SDRAMADDR[3] = OUTPUT(MF1L571);


--SDRAMADDR[4] is SDRAMADDR[4] at Pin_K8
--operation mode is output

SDRAMADDR[4] = OUTPUT(MF1L671);


--SDRAMADDR[5] is SDRAMADDR[5] at Pin_A4
--operation mode is output

SDRAMADDR[5] = OUTPUT(MF1L771);


--SDRAMADDR[6] is SDRAMADDR[6] at Pin_B4
--operation mode is output

SDRAMADDR[6] = OUTPUT(MF1L871);


--SDRAMADDR[7] is SDRAMADDR[7] at Pin_F5
--operation mode is output

SDRAMADDR[7] = OUTPUT(MF1L971);


--SDRAMADDR[8] is SDRAMADDR[8] at Pin_D5
--operation mode is output

SDRAMADDR[8] = OUTPUT(MF1L081);


--SDRAMADDR[9] is SDRAMADDR[9] at Pin_G5
--operation mode is output

SDRAMADDR[9] = OUTPUT(MF1L181);


--SDRAMADDR[10] is SDRAMADDR[10] at Pin_K11
--operation mode is output

SDRAMADDR[10] = OUTPUT(MF1L281);


--SDRAMADDR[11] is SDRAMADDR[11] at Pin_E5
--operation mode is output

SDRAMADDR[11] = OUTPUT(MF1L381);


--SDRAMADDR[12] is SDRAMADDR[12] at Pin_H8
--operation mode is output

SDRAMADDR[12] = OUTPUT(MF1L481);


--SDRAMADDR[13] is SDRAMADDR[13] at Pin_J8
--operation mode is output

SDRAMADDR[13] = OUTPUT(MF1L581);


--SDRAMADDR[14] is SDRAMADDR[14] at Pin_F6
--operation mode is output

SDRAMADDR[14] = OUTPUT(MF1L681);


--SDRAMCSN[0] is SDRAMCSN[0] at Pin_E7
--operation mode is output

SDRAMCSN[0] = OUTPUT(MF1L591);


--SDRAMCSN[1] is SDRAMCSN[1] at Pin_D6
--operation mode is output

SDRAMCSN[1] = OUTPUT(MF1L691);


--SDRAMDQM[0] is SDRAMDQM[0] at Pin_H12
--operation mode is output

SDRAMDQM[0] = OUTPUT(MF1L922);


--SDRAMDQM[1] is SDRAMDQM[1] at Pin_G11
--operation mode is output

SDRAMDQM[1] = OUTPUT(MF1L032);


--SDRAMDQM[2] is SDRAMDQM[2] at Pin_F9
--operation mode is output

SDRAMDQM[2] = OUTPUT(MF1L132);


--SDRAMDQM[3] is SDRAMDQM[3] at Pin_C6
--operation mode is output

SDRAMDQM[3] = OUTPUT(MF1L232);


--SDRAMRASN is SDRAMRASN at Pin_J9
--operation mode is output

SDRAMRASN = OUTPUT(MF1L972);


--SDRAMCASN is SDRAMCASN at Pin_F8
--operation mode is output

SDRAMCASN = OUTPUT(MF1L781);


--SDRAMWEN is SDRAMWEN at Pin_A5
--operation mode is output

SDRAMWEN = OUTPUT(MF1L182);


--SDRAMCLKE is SDRAMCLKE at Pin_F7
--operation mode is output

SDRAMCLKE = OUTPUT(MF1L191);


--SDRAMCLKN is SDRAMCLKN at Pin_G7
--operation mode is output

SDRAMCLKN = OUTPUT(MF1L391);


--SDRAMCLK is SDRAMCLK at Pin_B5
--operation mode is output

SDRAMCLK = OUTPUT(MF1L981);


--SF1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout at Pin_B16
--operation mode is bidir

SF1_combout = nRESET;

--nRESET is nRESET at Pin_B16
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(MF1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF at Pin_H24
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR at Pin_J24
--operation mode is input

nPOR = INPUT();


--M1L2 is sld_hub:sld_hub_inst|HUB_TDO~0 at LC5_7_P1
--operation mode is normal

M1L2 = AMPP_FUNCTION(M1L3Q);





