====================================================================
Cycle 1
  beq	$1, $2, 0x200
--------------------------------------------------
Instruction Memory
  Input:
  address           0x400000    
  Output:
  instruction       0x10220080  
--------------------------------------------------
Register File Read
  Input:
  Reg1              0x1         
  Reg2              0x2         
  Output:
  Data1             0x305f7ea1  
  Data2             0x2ec4f219  
--------------------------------------------------
Control
  Input:
  Opcode            0x4         
  Output:
  RegDst            0x0         
  Jump              0x0         
  Branch            0x1         
  MemRead           0x0         
  MemToReg          0x0         
  ALUOp0            0x1         
  ALUOp1            0x0         
  MemWrite          0x0         
  ALUSrc            0x0         
  RegWrite          0x0         
--------------------------------------------------
MUX DestReg
  Input:
  operand0          0x2         
  operand1          0x0         
  control           0x0         
  Output:
  output            0x2         
--------------------------------------------------
ALU CONTROL
  Input:
  aluOp             0x1         
  func              0x0         
  Output:
  output            0x6         
--------------------------------------------------
MUX ALUSrc
  Input:
  operand0          0x2ec4f219  
  operand1          0x80        
  control           0x0         
  Output:
  output            0x2ec4f219  
--------------------------------------------------
ALU Main
  Input:
  operand0          0x305f7ea1  
  operand1          0x2ec4f219  
  control           0x6         
  Output:
  result            0x19a8c88   
  zero              0x0         
--------------------------------------------------
Data Memory
  Input:
  address           0x19a8c88   
  memRead           0x0         
  memWrite          0x0         
  Output:
  readData          0x0         
--------------------------------------------------
MUX MemToReg
  Input:
  operand0          0x19a8c88   
  operand1          0x0         
  control           0x0         
  Output:
  output            0x19a8c88   
--------------------------------------------------
ALU PC + 4
  Input:
  operand0          0x400000    
  operand1          0x4         
  control           0x2         
  Output:
  result            0x400004    
  zero              0x0         
--------------------------------------------------
ALU PC + branch
  Input:
  operand0          0x400004    
  operand1          0x200       
  control           0x2         
  Output:
  result            0x400204    
  zero              0x0         
--------------------------------------------------
MUX Branch
  Input:
  operand0          0x400004    
  operand1          0x400204    
  control           0x0         
  Output:
  output            0x400004    
--------------------------------------------------
MUX Jump
  Input:
  operand0          0x400004    
  operand1          0x880200    
  control           0x0         
  Output:
  output            0x400004    
====================================================================
Cycle 2
  beq	$1, $2, 0x1e00
--------------------------------------------------
Instruction Memory
  Input:
  address           0x400004    
  Output:
  instruction       0x10220780  
--------------------------------------------------
Register File Read
  Input:
  Reg1              0x1         
  Reg2              0x2         
  Output:
  Data1             0x305f7ea1  
  Data2             0x2ec4f219  
--------------------------------------------------
Control
  Input:
  Opcode            0x4         
  Output:
  RegDst            0x0         
  Jump              0x0         
  Branch            0x1         
  MemRead           0x0         
  MemToReg          0x0         
  ALUOp0            0x1         
  ALUOp1            0x0         
  MemWrite          0x0         
  ALUSrc            0x0         
  RegWrite          0x0         
--------------------------------------------------
MUX DestReg
  Input:
  operand0          0x2         
  operand1          0x0         
  control           0x0         
  Output:
  output            0x2         
--------------------------------------------------
ALU CONTROL
  Input:
  aluOp             0x1         
  func              0x0         
  Output:
  output            0x6         
--------------------------------------------------
MUX ALUSrc
  Input:
  operand0          0x2ec4f219  
  operand1          0x780       
  control           0x0         
  Output:
  output            0x2ec4f219  
--------------------------------------------------
ALU Main
  Input:
  operand0          0x305f7ea1  
  operand1          0x2ec4f219  
  control           0x6         
  Output:
  result            0x19a8c88   
  zero              0x0         
--------------------------------------------------
Data Memory
  Input:
  address           0x19a8c88   
  memRead           0x0         
  memWrite          0x0         
  Output:
  readData          0x0         
--------------------------------------------------
MUX MemToReg
  Input:
  operand0          0x19a8c88   
  operand1          0x0         
  control           0x0         
  Output:
  output            0x19a8c88   
--------------------------------------------------
ALU PC + 4
  Input:
  operand0          0x400004    
  operand1          0x4         
  control           0x2         
  Output:
  result            0x400008    
  zero              0x0         
--------------------------------------------------
ALU PC + branch
  Input:
  operand0          0x400008    
  operand1          0x1e00      
  control           0x2         
  Output:
  result            0x401e08    
  zero              0x0         
--------------------------------------------------
MUX Branch
  Input:
  operand0          0x400008    
  operand1          0x401e08    
  control           0x0         
  Output:
  output            0x400008    
--------------------------------------------------
MUX Jump
  Input:
  operand0          0x400008    
  operand1          0x881e00    
  control           0x0         
  Output:
  output            0x400008    
====================================================================
Cycle 3
  j	0x400010
--------------------------------------------------
Instruction Memory
  Input:
  address           0x400008    
  Output:
  instruction       0x8100004   
--------------------------------------------------
Register File Read
  Input:
  Reg1              0x0         
  Reg2              0x10        
  Output:
  Data1             0x58eed051  
  Data2             0xaaa29086  
--------------------------------------------------
Control
  Input:
  Opcode            0x2         
  Output:
  RegDst            0x0         
  Jump              0x1         
  Branch            0x0         
  MemRead           0x0         
  MemToReg          0x0         
  ALUOp0            0x0         
  ALUOp1            0x0         
  MemWrite          0x0         
  ALUSrc            0x0         
  RegWrite          0x0         
--------------------------------------------------
MUX DestReg
  Input:
  operand0          0x10        
  operand1          0x0         
  control           0x0         
  Output:
  output            0x10        
--------------------------------------------------
ALU CONTROL
  Input:
  aluOp             0x0         
  func              0x4         
  Output:
  output            0x2         
--------------------------------------------------
MUX ALUSrc
  Input:
  operand0          0xaaa29086  
  operand1          0x4         
  control           0x0         
  Output:
  output            0xaaa29086  
--------------------------------------------------
ALU Main
  Input:
  operand0          0x58eed051  
  operand1          0xaaa29086  
  control           0x2         
  Output:
  result            0x39160d7   
  zero              0x0         
--------------------------------------------------
Data Memory
  Input:
  address           0x39160d7   
  memRead           0x0         
  memWrite          0x0         
  Output:
  readData          0x0         
--------------------------------------------------
MUX MemToReg
  Input:
  operand0          0x39160d7   
  operand1          0x0         
  control           0x0         
  Output:
  output            0x39160d7   
--------------------------------------------------
ALU PC + 4
  Input:
  operand0          0x400008    
  operand1          0x4         
  control           0x2         
  Output:
  result            0x40000c    
  zero              0x0         
--------------------------------------------------
ALU PC + branch
  Input:
  operand0          0x40000c    
  operand1          0x10        
  control           0x2         
  Output:
  result            0x40001c    
  zero              0x0         
--------------------------------------------------
MUX Branch
  Input:
  operand0          0x40000c    
  operand1          0x40001c    
  control           0x0         
  Output:
  output            0x40000c    
--------------------------------------------------
MUX Jump
  Input:
  operand0          0x40000c    
  operand1          0x400010    
  control           0x1         
  Output:
  output            0x400010    
====================================================================
Cycle 4
  addi	$2, $1, 100
--------------------------------------------------
Instruction Memory
  Input:
  address           0x400010    
  Output:
  instruction       0x20220064  
--------------------------------------------------
Register File Read
  Input:
  Reg1              0x1         
  Reg2              0x2         
  Output:
  Data1             0x305f7ea1  
  Data2             0x2ec4f219  
--------------------------------------------------
Control
  Input:
  Opcode            0x8         
  Output:
  RegDst            0x0         
  Jump              0x0         
  Branch            0x0         
  MemRead           0x0         
  MemToReg          0x0         
  ALUOp0            0x0         
  ALUOp1            0x0         
  MemWrite          0x0         
  ALUSrc            0x1         
  RegWrite          0x1         
--------------------------------------------------
MUX DestReg
  Input:
  operand0          0x2         
  operand1          0x0         
  control           0x0         
  Output:
  output            0x2         
--------------------------------------------------
ALU CONTROL
  Input:
  aluOp             0x0         
  func              0x24        
  Output:
  output            0x2         
--------------------------------------------------
MUX ALUSrc
  Input:
  operand0          0x2ec4f219  
  operand1          0x64        
  control           0x1         
  Output:
  output            0x64        
--------------------------------------------------
ALU Main
  Input:
  operand0          0x305f7ea1  
  operand1          0x64        
  control           0x2         
  Output:
  result            0x305f7f05  
  zero              0x0         
--------------------------------------------------
Data Memory
  Input:
  address           0x305f7f05  
  memRead           0x0         
  memWrite          0x0         
  Output:
  readData          0x0         
--------------------------------------------------
MUX MemToReg
  Input:
  operand0          0x305f7f05  
  operand1          0x0         
  control           0x0         
  Output:
  output            0x305f7f05  
--------------------------------------------------
ALU PC + 4
  Input:
  operand0          0x400010    
  operand1          0x4         
  control           0x2         
  Output:
  result            0x400014    
  zero              0x0         
--------------------------------------------------
ALU PC + branch
  Input:
  operand0          0x400014    
  operand1          0x190       
  control           0x2         
  Output:
  result            0x4001a4    
  zero              0x0         
--------------------------------------------------
MUX Branch
  Input:
  operand0          0x400014    
  operand1          0x4001a4    
  control           0x0         
  Output:
  output            0x400014    
--------------------------------------------------
MUX Jump
  Input:
  operand0          0x400014    
  operand1          0x880190    
  control           0x0         
  Output:
  output            0x400014    
====================================================================
Cycle 5
  sub	$2, $3, $9
--------------------------------------------------
Instruction Memory
  Input:
  address           0x400014    
  Output:
  instruction       0x691022    
--------------------------------------------------
Register File Read
  Input:
  Reg1              0x3         
  Reg2              0x9         
  Output:
  Data1             0xc57b54ba  
  Data2             0x9de6153f  
--------------------------------------------------
Control
  Input:
  Opcode            0x0         
  Output:
  RegDst            0x1         
  Jump              0x0         
  Branch            0x0         
  MemRead           0x0         
  MemToReg          0x0         
  ALUOp0            0x0         
  ALUOp1            0x1         
  MemWrite          0x0         
  ALUSrc            0x0         
  RegWrite          0x1         
--------------------------------------------------
MUX DestReg
  Input:
  operand0          0x9         
  operand1          0x2         
  control           0x1         
  Output:
  output            0x2         
--------------------------------------------------
ALU CONTROL
  Input:
  aluOp             0x2         
  func              0x22        
  Output:
  output            0x6         
--------------------------------------------------
MUX ALUSrc
  Input:
  operand0          0x9de6153f  
  operand1          0x1022      
  control           0x0         
  Output:
  output            0x9de6153f  
--------------------------------------------------
ALU Main
  Input:
  operand0          0xc57b54ba  
  operand1          0x9de6153f  
  control           0x6         
  Output:
  result            0x27953f7b  
  zero              0x0         
--------------------------------------------------
Data Memory
  Input:
  address           0x27953f7b  
  memRead           0x0         
  memWrite          0x0         
  Output:
  readData          0x0         
--------------------------------------------------
MUX MemToReg
  Input:
  operand0          0x27953f7b  
  operand1          0x0         
  control           0x0         
  Output:
  output            0x27953f7b  
--------------------------------------------------
ALU PC + 4
  Input:
  operand0          0x400014    
  operand1          0x4         
  control           0x2         
  Output:
  result            0x400018    
  zero              0x0         
--------------------------------------------------
ALU PC + branch
  Input:
  operand0          0x400018    
  operand1          0x4088      
  control           0x2         
  Output:
  result            0x4040a0    
  zero              0x0         
--------------------------------------------------
MUX Branch
  Input:
  operand0          0x400018    
  operand1          0x4040a0    
  control           0x0         
  Output:
  output            0x400018    
--------------------------------------------------
MUX Jump
  Input:
  operand0          0x400018    
  operand1          0x1a44088   
  control           0x0         
  Output:
  output            0x400018    
====================================================================
Cycle 6
  slt	$1, $2, $10
--------------------------------------------------
Instruction Memory
  Input:
  address           0x400018    
  Output:
  instruction       0x4a082a    
--------------------------------------------------
Register File Read
  Input:
  Reg1              0x2         
  Reg2              0xa         
  Output:
  Data1             0x27953f7b  
  Data2             0x81fb7b82  
--------------------------------------------------
Control
  Input:
  Opcode            0x0         
  Output:
  RegDst            0x1         
  Jump              0x0         
  Branch            0x0         
  MemRead           0x0         
  MemToReg          0x0         
  ALUOp0            0x0         
  ALUOp1            0x1         
  MemWrite          0x0         
  ALUSrc            0x0         
  RegWrite          0x1         
--------------------------------------------------
MUX DestReg
  Input:
  operand0          0xa         
  operand1          0x1         
  control           0x1         
  Output:
  output            0x1         
--------------------------------------------------
ALU CONTROL
  Input:
  aluOp             0x2         
  func              0x2a        
  Output:
  output            0x7         
--------------------------------------------------
MUX ALUSrc
  Input:
  operand0          0x81fb7b82  
  operand1          0x82a       
  control           0x0         
  Output:
  output            0x81fb7b82  
--------------------------------------------------
ALU Main
  Input:
  operand0          0x27953f7b  
  operand1          0x81fb7b82  
  control           0x7         
  Output:
  result            0x0         
  zero              0x1         
--------------------------------------------------
Data Memory
  Input:
  address           0x0         
  memRead           0x0         
  memWrite          0x0         
  Output:
  readData          0x0         
--------------------------------------------------
MUX MemToReg
  Input:
  operand0          0x0         
  operand1          0x0         
  control           0x0         
  Output:
  output            0x0         
--------------------------------------------------
ALU PC + 4
  Input:
  operand0          0x400018    
  operand1          0x4         
  control           0x2         
  Output:
  result            0x40001c    
  zero              0x0         
--------------------------------------------------
ALU PC + branch
  Input:
  operand0          0x40001c    
  operand1          0x20a8      
  control           0x2         
  Output:
  result            0x4020c4    
  zero              0x0         
--------------------------------------------------
MUX Branch
  Input:
  operand0          0x40001c    
  operand1          0x4020c4    
  control           0x0         
  Output:
  output            0x40001c    
--------------------------------------------------
MUX Jump
  Input:
  operand0          0x40001c    
  operand1          0x12820a8   
  control           0x0         
  Output:
  output            0x40001c    
====================================================================
Cycle 7
  slt	$1, $2, $3
--------------------------------------------------
Instruction Memory
  Input:
  address           0x40001c    
  Output:
  instruction       0x43082a    
--------------------------------------------------
Register File Read
  Input:
  Reg1              0x2         
  Reg2              0x3         
  Output:
  Data1             0x27953f7b  
  Data2             0xc57b54ba  
--------------------------------------------------
Control
  Input:
  Opcode            0x0         
  Output:
  RegDst            0x1         
  Jump              0x0         
  Branch            0x0         
  MemRead           0x0         
  MemToReg          0x0         
  ALUOp0            0x0         
  ALUOp1            0x1         
  MemWrite          0x0         
  ALUSrc            0x0         
  RegWrite          0x1         
--------------------------------------------------
MUX DestReg
  Input:
  operand0          0x3         
  operand1          0x1         
  control           0x1         
  Output:
  output            0x1         
--------------------------------------------------
ALU CONTROL
  Input:
  aluOp             0x2         
  func              0x2a        
  Output:
  output            0x7         
--------------------------------------------------
MUX ALUSrc
  Input:
  operand0          0xc57b54ba  
  operand1          0x82a       
  control           0x0         
  Output:
  output            0xc57b54ba  
--------------------------------------------------
ALU Main
  Input:
  operand0          0x27953f7b  
  operand1          0xc57b54ba  
  control           0x7         
  Output:
  result            0x0         
  zero              0x1         
--------------------------------------------------
Data Memory
  Input:
  address           0x0         
  memRead           0x0         
  memWrite          0x0         
  Output:
  readData          0x0         
--------------------------------------------------
MUX MemToReg
  Input:
  operand0          0x0         
  operand1          0x0         
  control           0x0         
  Output:
  output            0x0         
--------------------------------------------------
ALU PC + 4
  Input:
  operand0          0x40001c    
  operand1          0x4         
  control           0x2         
  Output:
  result            0x400020    
  zero              0x0         
--------------------------------------------------
ALU PC + branch
  Input:
  operand0          0x400020    
  operand1          0x20a8      
  control           0x2         
  Output:
  result            0x4020c8    
  zero              0x0         
--------------------------------------------------
MUX Branch
  Input:
  operand0          0x400020    
  operand1          0x4020c8    
  control           0x0         
  Output:
  output            0x400020    
--------------------------------------------------
MUX Jump
  Input:
  operand0          0x400020    
  operand1          0x10c20a8   
  control           0x0         
  Output:
  output            0x400020    
