// Seed: 336010023
module module_0 (
    input tri id_0,
    output tri id_1,
    output supply1 id_2,
    input uwire id_3,
    input supply1 id_4,
    output supply1 id_5,
    output tri1 id_6,
    output tri id_7,
    input tri id_8,
    input wire id_9
    , id_25,
    input wand id_10,
    input tri0 id_11,
    output uwire id_12,
    input uwire id_13,
    output supply1 id_14,
    input wand id_15,
    output uwire id_16,
    output supply0 id_17,
    input wor id_18,
    output wire id_19,
    input supply0 id_20,
    input tri1 id_21,
    output wand id_22,
    input uwire id_23
);
  wire id_26;
  wire id_27;
endmodule
module module_1 #(
    parameter id_1 = 32'd93,
    parameter id_2 = 32'd17,
    parameter id_7 = 32'd61
) (
    input supply1 id_0,
    input wand _id_1,
    input tri0 _id_2,
    input wand id_3,
    output wor id_4,
    output supply1 id_5
);
  not primCall (id_4, id_3);
  wire [{  id_2  {  id_2  }  } : id_2] _id_7;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_5,
      id_3,
      id_3,
      id_5,
      id_4,
      id_5,
      id_3,
      id_0,
      id_3,
      id_3,
      id_5,
      id_3,
      id_5,
      id_0,
      id_5,
      id_4,
      id_3,
      id_5,
      id_0,
      id_3,
      id_4,
      id_0
  );
  assign modCall_1.id_22 = 0;
  wire [id_7 : id_1] id_8;
endmodule
