#ifndef _CC1120_H
#define _CC1120_H

#include "drivers.h"

/******************************************************************************
 * CONSTANTS
 */
/* configuration registers */
#define CC1120_IOCFG3                   0x0000
#define CC1120_IOCFG2                   0x0001
#define CC1120_IOCFG1                   0x0002
#define CC1120_IOCFG0                   0x0003
#define CC1120_SYNC3                    0x0004
#define CC1120_SYNC2                    0x0005
#define CC1120_SYNC1                    0x0006
#define CC1120_SYNC0                    0x0007
#define CC1120_SYNC_CFG1                0x0008
#define CC1120_SYNC_CFG0                0x0009
#define CC1120_DEVIATION_M              0x000A
#define CC1120_MODCFG_DEV_E             0x000B
#define CC1120_DCFILT_CFG               0x000C
#define CC1120_PREAMBLE_CFG1            0x000D
#define CC1120_PREAMBLE_CFG0            0x000E
#define CC1120_FREQ_IF_CFG              0x000F
#define CC1120_IQIC                     0x0010
#define CC1120_CHAN_BW                  0x0011
#define CC1120_MDMCFG1                  0x0012
#define CC1120_MDMCFG0                  0x0013

//#define CC1120_DRATE2                   0x0014
//#define CC1120_DRATE1                   0x0015
//#define CC1120_DRATE0                   0x0016
#define CC1120_SYMBOL_RATE2             0x0014
#define CC1120_SYMBOL_RATE1             0x0015
#define CC1120_SYMBOL_RATE0             0x0016

#define CC1120_AGC_REF                  0x0017
#define CC1120_AGC_CS_THR               0x0018
#define CC1120_AGC_GAIN_ADJUST          0x0019
#define CC1120_AGC_CFG3                 0x001A
#define CC1120_AGC_CFG2                 0x001B
#define CC1120_AGC_CFG1                 0x001C
#define CC1120_AGC_CFG0                 0x001D
#define CC1120_FIFO_CFG                 0x001E
#define CC1120_DEV_ADDR                 0x001F
#define CC1120_SETTLING_CFG             0x0020
#define CC1120_FS_CFG                   0x0021
#define CC1120_WOR_CFG1                 0x0022
#define CC1120_WOR_CFG0                 0x0023
#define CC1120_WOR_EVENT0_MSB           0x0024
#define CC1120_WOR_EVENT0_LSB           0x0025
#define CC1120_PKT_CFG2                 0x0026
#define CC1120_PKT_CFG1                 0x0027
#define CC1120_PKT_CFG0                 0x0028
#define CC1120_RFEND_CFG1               0x0029
#define CC1120_RFEND_CFG0               0x002A
#define CC1120_PA_CFG2                  0x002B
#define CC1120_PA_CFG1                  0x002C
#define CC1120_PA_CFG0                  0x002D
#define CC1120_PKT_LEN                  0x002E

/* Extended Configuration Registers */
#define CC1120_IF_MIX_CFG               0x2F00
#define CC1120_FREQOFF_CFG              0x2F01
#define CC1120_TOC_CFG                  0x2F02
#define CC1120_MARC_SPARE               0x2F03
#define CC1120_ECG_CFG                  0x2F04
#define CC1120_CFM_DATA_CFG             0x2F05
#define CC1120_EXT_CTRL                 0x2F06
#define CC1120_RCCAL_FINE               0x2F07
#define CC1120_RCCAL_COARSE             0x2F08
#define CC1120_RCCAL_OFFSET             0x2F09
#define CC1120_FREQOFF1                 0x2F0A
#define CC1120_FREQOFF0                 0x2F0B
#define CC1120_FREQ2                    0x2F0C
#define CC1120_FREQ1                    0x2F0D
#define CC1120_FREQ0                    0x2F0E
#define CC1120_IF_ADC2                  0x2F0F
#define CC1120_IF_ADC1                  0x2F10
#define CC1120_IF_ADC0                  0x2F11
#define CC1120_FS_DIG1                  0x2F12
#define CC1120_FS_DIG0                  0x2F13
#define CC1120_FS_CAL3                  0x2F14
#define CC1120_FS_CAL2                  0x2F15
#define CC1120_FS_CAL1                  0x2F16
#define CC1120_FS_CAL0                  0x2F17
#define CC1120_FS_CHP                   0x2F18
#define CC1120_FS_DIVTWO                0x2F19
#define CC1120_FS_DSM1                  0x2F1A
#define CC1120_FS_DSM0                  0x2F1B
#define CC1120_FS_DVC1                  0x2F1C
#define CC1120_FS_DVC0                  0x2F1D
#define CC1120_FS_LBI                   0x2F1E
#define CC1120_FS_PFD                   0x2F1F
#define CC1120_FS_PRE                   0x2F20
#define CC1120_FS_REG_DIV_CML           0x2F21
#define CC1120_FS_SPARE                 0x2F22
#define CC1120_FS_VCO4                  0x2F23
#define CC1120_FS_VCO3                  0x2F24
#define CC1120_FS_VCO2                  0x2F25
#define CC1120_FS_VCO1                  0x2F26
#define CC1120_FS_VCO0                  0x2F27
#define CC1120_GBIAS6                   0x2F28
#define CC1120_GBIAS5                   0x2F29
#define CC1120_GBIAS4                   0x2F2A
#define CC1120_GBIAS3                   0x2F2B
#define CC1120_GBIAS2                   0x2F2C
#define CC1120_GBIAS1                   0x2F2D
#define CC1120_GBIAS0                   0x2F2E
#define CC1120_IFAMP                    0x2F2F
#define CC1120_LNA                      0x2F30
#define CC1120_RXMIX                    0x2F31
#define CC1120_XOSC5                    0x2F32
#define CC1120_XOSC4                    0x2F33
#define CC1120_XOSC3                    0x2F34
#define CC1120_XOSC2                    0x2F35
#define CC1120_XOSC1                    0x2F36
#define CC1120_XOSC0                    0x2F37
#define CC1120_ANALOG_SPARE             0x2F38
#define CC1120_PA_CFG3                  0x2F39
#define CC1120_IRQ0M                    0x2F3F
#define CC1120_IRQ0F                    0x2F40

/* Status Registers */
#define CC1120_WOR_TIME1                0x2F64
#define CC1120_WOR_TIME0                0x2F65
#define CC1120_WOR_CAPTURE1             0x2F66
#define CC1120_WOR_CAPTURE0             0x2F67
#define CC1120_BIST                     0x2F68
#define CC1120_DCFILTOFFSET_I1          0x2F69
#define CC1120_DCFILTOFFSET_I0          0x2F6A
#define CC1120_DCFILTOFFSET_Q1          0x2F6B
#define CC1120_DCFILTOFFSET_Q0          0x2F6C
#define CC1120_IQIE_I1                  0x2F6D
#define CC1120_IQIE_I0                  0x2F6E
#define CC1120_IQIE_Q1                  0x2F6F
#define CC1120_IQIE_Q0                  0x2F70
#define CC1120_RSSI1                    0x2F71
#define CC1120_RSSI0                    0x2F72
#define CC1120_MARCSTATE                0x2F73
#define CC1120_LQI_VAL                  0x2F74
#define CC1120_PQT_SYNC_ERR             0x2F75
#define CC1120_DEM_STATUS               0x2F76
#define CC1120_FREQOFF_EST1             0x2F77
#define CC1120_FREQOFF_EST0             0x2F78
#define CC1120_AGC_GAIN3                0x2F79
#define CC1120_AGC_GAIN2                0x2F7A
#define CC1120_AGC_GAIN1                0x2F7B
#define CC1120_AGC_GAIN0                0x2F7C
#define CC1120_CFM_RX_DATA_OUT         0x2F7D
#define CC1120_CFM_TX_DATA_IN          0x2F7E
#define CC1120_ASK_SOFT_RX_DATA         0x2F7F
#define CC1120_RNDGEN                   0x2F80
#define CC1120_MAGN2                    0x2F81
#define CC1120_MAGN1                    0x2F82
#define CC1120_MAGN0                    0x2F83
#define CC1120_ANG1                     0x2F84
#define CC1120_ANG0                     0x2F85
#define CC1120_CHFILT_I2                0x2F86
#define CC1120_CHFILT_I1                0x2F87
#define CC1120_CHFILT_I0                0x2F88
#define CC1120_CHFILT_Q2                0x2F89
#define CC1120_CHFILT_Q1                0x2F8A
#define CC1120_CHFILT_Q0                0x2F8B
#define CC1120_GPIO_STATUS              0x2F8C
#define CC1120_FSCAL_CTRL               0x2F8D
#define CC1120_PHASE_ADJUST             0x2F8E
#define CC1120_PARTNUMBER               0x2F8F
#define CC1120_PARTVERSION              0x2F90
#define CC1120_SERIAL_STATUS            0x2F91
#define CC1120_MODEM_STATUS1                0x2F92
#define CC1120_MODEM_STATUS0                0x2F93
#define CC1120_MARC_STATUS1             0x2F94
#define CC1120_MARC_STATUS0             0x2F95
#define CC1120_PA_IFAMP_TEST            0x2F96
#define CC1120_FSRF_TEST                0x2F97
#define CC1120_PRE_TEST                 0x2F98
#define CC1120_PRE_OVR                  0x2F99
#define CC1120_ADC_TEST                 0x2F9A
#define CC1120_DVC_TEST                 0x2F9B
#define CC1120_ATEST                    0x2F9C
#define CC1120_ATEST_LVDS               0x2F9D
#define CC1120_ATEST_MODE               0x2F9E
#define CC1120_XOSC_TEST1               0x2F9F
#define CC1120_XOSC_TEST0               0x2FA0

#define CC1120_RXFIRST                  0x2FD2
#define CC1120_TXFIRST                  0x2FD3
#define CC1120_RXLAST                   0x2FD4
#define CC1120_TXLAST                   0x2FD5
#define CC1120_NUM_TXBYTES              0x2FD6  /* Number of bytes in TXFIFO */
#define CC1120_NUM_RXBYTES              0x2FD7  /* Number of bytes in RXFIFO */
#define CC1120_FIFO_NUM_TXBYTES         0x2FD8
#define CC1120_FIFO_NUM_RXBYTES         0x2FD9


/* DATA FIFO Access */
#define CC1120_SINGLE_TXFIFO            0x003F      /*  TXFIFO  - Single accecss to Transmit FIFO */
#define CC1120_BURST_TXFIFO             0x007F      /*  TXFIFO  - Burst accecss to Transmit FIFO  */
#define CC1120_SINGLE_RXFIFO            0x00BF      /*  RXFIFO  - Single accecss to Receive FIFO  */
#define CC1120_BURST_RXFIFO             0x00FF      /*  RXFIFO  - Busrrst ccecss to Receive FIFO  */

#define CC1120_LQI_CRC_OK_BM            0x80
#define CC1120_LQI_EST_BM               0x7F



/* Command strobe registers */
#define CC1120_SRES                     0x30      /*  SRES    - Reset chip. */
#define CC1120_SFSTXON                  0x31      /*  SFSTXON - Enable and calibrate frequency synthesizer. */
#define CC1120_SXOFF                    0x32      /*  SXOFF   - Turn off crystal oscillator. */
#define CC1120_SCAL                     0x33      /*  SCAL    - Calibrate frequency synthesizer and turn it off. */
#define CC1120_SRX                      0x34      /*  SRX     - Enable RX. Perform calibration if enabled. */
#define CC1120_STX                      0x35      /*  STX     - Enable TX. If in RX state, only enable TX if CCA passes. */
#define CC1120_SIDLE                    0x36      /*  SIDLE   - Exit RX / TX, turn off frequency synthesizer. */
#define CC1120_SWOR                     0x38      /*  SWOR    - Start automatic RX polling sequence (Wake-on-Radio) */
#define CC1120_SPWD                     0x39      /*  SPWD    - Enter power down mode when CSn goes high. */
#define CC1120_SFRX                     0x3A      /*  SFRX    - Flush the RX FIFO buffer. */
#define CC1120_SFTX                     0x3B      /*  SFTX    - Flush the TX FIFO buffer. */
#define CC1120_SWORRST                  0x3C      /*  SWORRST - Reset real time clock. */
#define CC1120_SNOP                     0x3D      /*  SNOP    - No operation. Returns status byte. */
#define CC1120_AFC                      0x37      /*  AFC     - Automatic Frequency Correction */

/* Chip states returned in status byte */
#define CC1120_STATE_IDLE               0x00
#define CC1120_STATE_RX                 0x10
#define CC1120_STATE_TX                 0x20
#define CC1120_STATE_FSTXON             0x30
#define CC1120_STATE_CALIBRATE          0x40
#define CC1120_STATE_SETTLING           0x50
#define CC1120_STATE_RXFIFO_ERROR       0x60
#define CC1120_STATE_TXFIFO_ERROR       0x70


#define RADIO_BURST_ACCESS   0x40
#define RADIO_SINGLE_ACCESS  0x00
#define RADIO_READ_ACCESS    0x80
#define RADIO_WRITE_ACCESS   0x00


/* Bit fields in the chip status byte */
#define STATUS_CHIP_RDYn_BM             0x80
#define STATUS_STATE_BM                 0x70
#define STATUS_FIFO_BYTES_AVAILABLE_BM  0x0F

/* MARC State*/
#define MARC_RX_FIFO_ERROR          0x11
#define MARC_TX_FIFO_ERROR          0x16
#define MARC_IDLE                   0X01

/* Packet Length*/
#define PACKET_RX_MAX_SIZE          128
#define PACKET_LENGTH_FIELD_SIZE      1
#define PACKET_ADDR_FIELD_SIZE        1
#define PACKET_CMD_FIELD_SIZE         1
#define PACKET_RX_METRICS_SIZE        2
#define PACKET_TX_MAX_SIZE          125


/******************************************************************************
 * MACROS
 */
#define NOP()  __nop()
/* Macros for Tranceivers(TRX) */
#define TRXEM_SPI_BEGIN()              OUTPUT_CLEAR(PTD,PTD3)
#define TRXEM_SPI_END()                NOP(); OUTPUT_SET(PTD,PTD3)
/******************************************************************************
 * TYPEDEFS
 */

typedef struct {
    uint16  addr;
    uint8   data;
} registerSetting_t;

typedef uint8 rfStatus_t;

enum CC1120_WORKSTATE {
    CC1120_WORK_SENDING,
    CC1120_WORK_RECEIVING,
    CC1120_WORK_SNIFF,
    CC1120_WORK_IDLE,
    CC1120_WORK_SLEEP,
    CC1120_WORK_STATE_END
};

#define TIME_SENDING_TIMEOUT_MS  100
enum e_RfSendState {
    RS_IDLE,
    RS_SENDING,
    RS_SEND_SUCCESS,
    RS_SEND_FAIL
};

enum e_RfSendErrorCode {
    ERR_RFSEND_OK,
    ERR_RFSEND_SIZE,
    ERR_RFSEND_CHIP
};


#if 1  //200

static const registerSetting_t preferredSettings[]= 
{
  {CC1120_IOCFG3,              0xB0},
  {CC1120_IOCFG2,              0x06},
  {CC1120_IOCFG1,              0xB0},
  {CC1120_IOCFG0,              0xb0},
  {CC1120_SYNC3,               0x93},
  {CC1120_SYNC2,               0x0B},
  {CC1120_SYNC1,               0x51},
  {CC1120_SYNC0,               0xDE},
  {CC1120_SYNC_CFG1,           0x47}, //47
  {CC1120_SYNC_CFG0,           0x17},
#ifdef RF_BANDWIDTH_TEST
  {CC1120_DEVIATION_M,         0xC3},
  {CC1120_MODCFG_DEV_E,        0x2E},
#else
  {CC1120_DEVIATION_M,         0x71},
  {CC1120_MODCFG_DEV_E,        0x2F},
#endif
  {CC1120_DCFILT_CFG,          0x04},
  {CC1120_PREAMBLE_CFG1,       0x18},
  {CC1120_PREAMBLE_CFG0,       0x2A},
  {CC1120_FREQ_IF_CFG,         0x00},
  {CC1120_IQIC,                0x00},
  {CC1120_CHAN_BW,             0x01},
  {CC1120_MDMCFG1,             0x46},
  {CC1120_MDMCFG0,             0x05},
#ifdef RF_BANDWIDTH_TEST
  {CC1120_SYMBOL_RATE2,        0x9E},
  {CC1120_SYMBOL_RATE1,        0xB8},
  {CC1120_SYMBOL_RATE0,        0x52},
#else
  {CC1120_SYMBOL_RATE2,        0xA9},
  {CC1120_SYMBOL_RATE1,        0x99},
  {CC1120_SYMBOL_RATE0,        0x99},
#endif
  {CC1120_AGC_REF,             0x3C},
  {CC1120_AGC_CS_THR,          0xEC},
  {CC1120_AGC_GAIN_ADJUST,     0x9A}, // 0x00
  {CC1120_AGC_CFG3,            0x83},
  {CC1120_AGC_CFG2,            0x60},
  {CC1120_AGC_CFG1,            0xA9},
  {CC1120_AGC_CFG0,            0xC0},
  {CC1120_FIFO_CFG,            0x00},
  {CC1120_DEV_ADDR,            0x00},
  {CC1120_SETTLING_CFG,        0x0B},
  {CC1120_FS_CFG,              0x14},
  {CC1120_WOR_CFG1,            0x08},
  {CC1120_WOR_CFG0,            0x00},//21
  {CC1120_WOR_EVENT0_MSB,      0x00},
  {CC1120_WOR_EVENT0_LSB,      0x00},
  {CC1120_PKT_CFG2,            0x04},
  {CC1120_PKT_CFG1,            0x39}, //35
  {CC1120_PKT_CFG0,            0x20},
  {CC1120_RFEND_CFG1,          0x0F},
  {CC1120_RFEND_CFG0,          0x00},
  {CC1120_PA_CFG2,             0x7F},
  {CC1120_PA_CFG1,             0x56},
  {CC1120_PA_CFG0,             0x01},
  {CC1120_PKT_LEN,             0xFF},
  {CC1120_IF_MIX_CFG,          0x00},
  {CC1120_FREQOFF_CFG,         0x20},
  {CC1120_TOC_CFG,             0x0A},
  {CC1120_MARC_SPARE,          0x00},
  {CC1120_ECG_CFG,             0x00},
  {CC1120_CFM_DATA_CFG,        0x00},
  {CC1120_EXT_CTRL,            0x01},
  {CC1120_RCCAL_FINE,          0x00},
  {CC1120_RCCAL_COARSE,        0x00},
  {CC1120_RCCAL_OFFSET,        0x00},
  {CC1120_FREQOFF1,            0x00},
  {CC1120_FREQOFF0,            0x00},
  {CC1120_FREQ2,               0x6C},
  {CC1120_FREQ1,               0x80},
  {CC1120_FREQ0,               0x00},
  {CC1120_IF_ADC2,             0x02},
  {CC1120_IF_ADC1,             0xA6},
  {CC1120_IF_ADC0,             0x04},
  {CC1120_FS_DIG1,             0x00},
  {CC1120_FS_DIG0,             0x5F},
  {CC1120_FS_CAL3,             0x00},
  {CC1120_FS_CAL2,             0x20},
  {CC1120_FS_CAL1,             0x40},
  {CC1120_FS_CAL0,             0x0E},
  {CC1120_FS_CHP,              0x28},
  {CC1120_FS_DIVTWO,           0x03},
  {CC1120_FS_DSM1,             0x00},
  {CC1120_FS_DSM0,             0x33},
  {CC1120_FS_DVC1,             0xFF},
  {CC1120_FS_DVC0,             0x17},
  {CC1120_FS_LBI,              0x00},
  {CC1120_FS_PFD,              0x50},
  {CC1120_FS_PRE,              0x6E},
  {CC1120_FS_REG_DIV_CML,      0x14},
  {CC1120_FS_SPARE,            0xAC},
  {CC1120_FS_VCO4,             0x14},
  {CC1120_FS_VCO3,             0x00},
  {CC1120_FS_VCO2,             0x00},
  {CC1120_FS_VCO1,             0x00},
  {CC1120_FS_VCO0,             0xB4},
  {CC1120_GBIAS6,              0x00},
  {CC1120_GBIAS5,              0x02},
  {CC1120_GBIAS4,              0x00},
  {CC1120_GBIAS3,              0x00},
  {CC1120_GBIAS2,              0x10},
  {CC1120_GBIAS1,              0x00},
  {CC1120_GBIAS0,              0x00},
  {CC1120_IFAMP,               0x01},
  {CC1120_LNA,                 0x01},
  {CC1120_RXMIX,               0x01},
  {CC1120_XOSC5,               0x0E},
  {CC1120_XOSC4,               0xA0},
  {CC1120_XOSC3,               0x03},
  {CC1120_XOSC2,               0x04},
  {CC1120_XOSC1,               0x03},
  {CC1120_XOSC0,               0x00},
  {CC1120_ANALOG_SPARE,        0x00},
  {CC1120_PA_CFG3,             0x00},
  {CC1120_WOR_TIME1,           0x00},
  {CC1120_WOR_TIME0,           0x00},
  {CC1120_WOR_CAPTURE1,        0x00},
  {CC1120_WOR_CAPTURE0,        0x00},
  {CC1120_BIST,                0x00},
  {CC1120_DCFILTOFFSET_I1,     0x00},
  {CC1120_DCFILTOFFSET_I0,     0x00},
  {CC1120_DCFILTOFFSET_Q1,     0x00},
  {CC1120_DCFILTOFFSET_Q0,     0x00},
  {CC1120_IQIE_I1,             0x00},
  {CC1120_IQIE_I0,             0x00},
  {CC1120_IQIE_Q1,             0x00},
  {CC1120_IQIE_Q0,             0x00},
  {CC1120_RSSI1,               0x80},
  {CC1120_RSSI0,               0x00},
  {CC1120_MARCSTATE,           0x41},
  {CC1120_LQI_VAL,             0x00},
  {CC1120_PQT_SYNC_ERR,        0xFF},
  {CC1120_DEM_STATUS,          0x00},
  {CC1120_FREQOFF_EST1,        0x00},
  {CC1120_FREQOFF_EST0,        0x00},
  {CC1120_AGC_GAIN3,           0x00},
  {CC1120_AGC_GAIN2,           0xD1},
  {CC1120_AGC_GAIN1,           0x00},
  {CC1120_AGC_GAIN0,           0x3F},
  {CC1120_CFM_RX_DATA_OUT,     0x00},
  {CC1120_CFM_TX_DATA_IN,      0x00},
  {CC1120_ASK_SOFT_RX_DATA,    0x30},
  {CC1120_RNDGEN,              0x7F},
  {CC1120_MAGN2,               0x00},
  {CC1120_MAGN1,               0x00},
  {CC1120_MAGN0,               0x00},
  {CC1120_ANG1,                0x00},
  {CC1120_ANG0,                0x00},
  {CC1120_CHFILT_I2,           0x08},
  {CC1120_CHFILT_I1,           0x00},
  {CC1120_CHFILT_I0,           0x00},
  {CC1120_CHFILT_Q2,           0x00},
  {CC1120_CHFILT_Q1,           0x00},
  {CC1120_CHFILT_Q0,           0x00},
  {CC1120_GPIO_STATUS,         0x00},
  {CC1120_FSCAL_CTRL,          0x01},
  {CC1120_PHASE_ADJUST,        0x00},
  {CC1120_PARTNUMBER,          0x00},
  {CC1120_PARTVERSION,         0x00},
  {CC1120_SERIAL_STATUS,       0x00},
  {CC1120_MODEM_STATUS1,       0x01},
  {CC1120_MODEM_STATUS0,       0x00},
  {CC1120_MARC_STATUS1,        0x00},
  {CC1120_MARC_STATUS0,        0x00},
  {CC1120_PA_IFAMP_TEST,       0x00},
  {CC1120_FSRF_TEST,           0x00},
  {CC1120_PRE_TEST,            0x00},
  {CC1120_PRE_OVR,             0x00},
  {CC1120_ADC_TEST,            0x00},
  {CC1120_DVC_TEST,            0x0B},
  {CC1120_ATEST,               0x40},
  {CC1120_ATEST_LVDS,          0x00},
  {CC1120_ATEST_MODE,          0x00},
  {CC1120_XOSC_TEST1,          0x3C},
  {CC1120_XOSC_TEST0,          0x00},
  {CC1120_RXFIRST,             0x00},
  {CC1120_TXFIRST,             0x00},
  {CC1120_RXLAST,              0x00},
  {CC1120_TXLAST,              0x00},
  {CC1120_NUM_TXBYTES,         0x00},
  {CC1120_NUM_RXBYTES,         0x00},
  {CC1120_FIFO_NUM_TXBYTES,    0x0F},
  {CC1120_FIFO_NUM_RXBYTES,    0x00},
};
#endif
static const registerSetting_t LowPowerSniffSettings[]= 
{
  {CC1120_IOCFG3,              0xB0},
  {CC1120_IOCFG2,              0x06},
  {CC1120_IOCFG1,              0xB0},
  {CC1120_IOCFG0,              0xB0},
  // {CC1120_SYNC3,               0x93},
  // {CC1120_SYNC2,               0x0B},
  // {CC1120_SYNC1,               0x51},
  // {CC1120_SYNC0,               0xDE},
  {CC1120_SYNC_CFG1,           0x41},
  {CC1120_SYNC_CFG0,           0x17},
  {CC1120_DEVIATION_M,         0x53},
  {CC1120_MODCFG_DEV_E,        0x2F},
  {CC1120_DCFILT_CFG,          0x04},
  {CC1120_PREAMBLE_CFG1,       0x18},
  {CC1120_PREAMBLE_CFG0,       0x2A},
  {CC1120_FREQ_IF_CFG,         0x00},
  {CC1120_IQIC,                0x00},
  {CC1120_CHAN_BW,             0x01},
  {CC1120_MDMCFG1,             0x46},
  {CC1120_MDMCFG0,             0x05},
  {CC1120_SYMBOL_RATE2,        0x74},
  {CC1120_SYMBOL_RATE1,        0x7A},
  {CC1120_SYMBOL_RATE0,        0xE1},
  {CC1120_AGC_REF,             0x3C},
  {CC1120_AGC_CS_THR,          0x0C},
  {CC1120_AGC_GAIN_ADJUST,     0x9A}, // 0x00
  {CC1120_AGC_CFG3,            0x83},
  {CC1120_AGC_CFG2,            0x60},
  {CC1120_AGC_CFG1,            0xA0},
  {CC1120_AGC_CFG0,            0xC0},
  {CC1120_FIFO_CFG,            0x00},
  {CC1120_DEV_ADDR,            0x00},
  {CC1120_SETTLING_CFG,        0x03},
  {CC1120_FS_CFG,              0x14},
  {CC1120_WOR_CFG1,            0x08},
  {CC1120_WOR_CFG0,            0x20},
  {CC1120_WOR_EVENT0_MSB,      0x02},
  {CC1120_WOR_EVENT0_LSB,      0xA7},
  {CC1120_PKT_CFG2,            0x04},
  {CC1120_PKT_CFG1,            0x09},
  {CC1120_PKT_CFG0,            0x20},
  {CC1120_RFEND_CFG1,          0x0F},
  {CC1120_RFEND_CFG0,          0x0C},
  {CC1120_PA_CFG2,             0x7F},
  {CC1120_PA_CFG1,             0x56},
  {CC1120_PA_CFG0,             0x05},
  {CC1120_PKT_LEN,             0xFF},
  {CC1120_IF_MIX_CFG,          0x00},
  {CC1120_FREQOFF_CFG,         0x20},
  {CC1120_TOC_CFG,             0x0A},
  {CC1120_MARC_SPARE,          0x00},
  {CC1120_ECG_CFG,             0x00},
  {CC1120_CFM_DATA_CFG,        0x00},
  {CC1120_EXT_CTRL,            0x01},
  {CC1120_RCCAL_FINE,          0x00},
  {CC1120_RCCAL_COARSE,        0x00},
  {CC1120_RCCAL_OFFSET,        0x00},
  {CC1120_FREQOFF1,            0x00},
  {CC1120_FREQOFF0,            0x00},
  {CC1120_FREQ2,               0x75},
  {CC1120_FREQ1,               0x80},
  {CC1120_FREQ0,               0x00},
  {CC1120_IF_ADC2,             0x02},
  {CC1120_IF_ADC1,             0xA6},
  {CC1120_IF_ADC0,             0x04},
  {CC1120_FS_DIG1,             0x00},
  {CC1120_FS_DIG0,             0x5F},
  {CC1120_FS_CAL3,             0x00},
  {CC1120_FS_CAL2,             0x20},
  {CC1120_FS_CAL1,             0x40},
  {CC1120_FS_CAL0,             0x0E},
  {CC1120_FS_CHP,              0x28},
  {CC1120_FS_DIVTWO,           0x03},
  {CC1120_FS_DSM1,             0x00},
  {CC1120_FS_DSM0,             0x33},
  {CC1120_FS_DVC1,             0xFF},
  {CC1120_FS_DVC0,             0x17},
  {CC1120_FS_LBI,              0x00},
  {CC1120_FS_PFD,              0x50},
  {CC1120_FS_PRE,              0x6E},
  {CC1120_FS_REG_DIV_CML,      0x14},
  {CC1120_FS_SPARE,            0xAC},
  {CC1120_FS_VCO4,             0x14},
  {CC1120_FS_VCO3,             0x00},
  {CC1120_FS_VCO2,             0x00},
  {CC1120_FS_VCO1,             0x00},
  {CC1120_FS_VCO0,             0xB4},
  {CC1120_GBIAS6,              0x00},
  {CC1120_GBIAS5,              0x02},
  {CC1120_GBIAS4,              0x00},
  {CC1120_GBIAS3,              0x00},
  {CC1120_GBIAS2,              0x10},
  {CC1120_GBIAS1,              0x00},
  {CC1120_GBIAS0,              0x00},
  {CC1120_IFAMP,               0x01},
  {CC1120_LNA,                 0x01},
  {CC1120_RXMIX,               0x01},
  {CC1120_XOSC5,               0x0E},
  {CC1120_XOSC4,               0xA0},
  {CC1120_XOSC3,               0x03},
  {CC1120_XOSC2,               0x00},
  {CC1120_XOSC1,               0x03},
  {CC1120_XOSC0,               0x00},
  {CC1120_ANALOG_SPARE,        0x00},
  {CC1120_PA_CFG3,             0x00},
  {CC1120_WOR_TIME1,           0x00},
  {CC1120_WOR_TIME0,           0x00},
  {CC1120_WOR_CAPTURE1,        0x00},
  {CC1120_WOR_CAPTURE0,        0x00},
  {CC1120_BIST,                0x00},
  {CC1120_DCFILTOFFSET_I1,     0x00},
  {CC1120_DCFILTOFFSET_I0,     0x00},
  {CC1120_DCFILTOFFSET_Q1,     0x00},
  {CC1120_DCFILTOFFSET_Q0,     0x00},
  {CC1120_IQIE_I1,             0x00},
  {CC1120_IQIE_I0,             0x00},
  {CC1120_IQIE_Q1,             0x00},
  {CC1120_IQIE_Q0,             0x00},
  {CC1120_RSSI1,               0x80},
  {CC1120_RSSI0,               0x00},
  {CC1120_MARCSTATE,           0x41},
  {CC1120_LQI_VAL,             0x00},
  {CC1120_PQT_SYNC_ERR,        0xFF},
  {CC1120_DEM_STATUS,          0x00},
  {CC1120_FREQOFF_EST1,        0x00},
  {CC1120_FREQOFF_EST0,        0x00},
  {CC1120_AGC_GAIN3,           0x00},
  {CC1120_AGC_GAIN2,           0xD1},
  {CC1120_AGC_GAIN1,           0x00},
  {CC1120_AGC_GAIN0,           0x3F},
  {CC1120_CFM_RX_DATA_OUT,     0x00},
  {CC1120_CFM_TX_DATA_IN,      0x00},
  {CC1120_ASK_SOFT_RX_DATA,    0x30},
  {CC1120_RNDGEN,              0x7F},
  {CC1120_MAGN2,               0x00},
  {CC1120_MAGN1,               0x00},
  {CC1120_MAGN0,               0x00},
  {CC1120_ANG1,                0x00},
  {CC1120_ANG0,                0x00},
  {CC1120_CHFILT_I2,           0x08},
  {CC1120_CHFILT_I1,           0x00},
  {CC1120_CHFILT_I0,           0x00},
  {CC1120_CHFILT_Q2,           0x00},
  {CC1120_CHFILT_Q1,           0x00},
  {CC1120_CHFILT_Q0,           0x00},
  {CC1120_GPIO_STATUS,         0x00},
  {CC1120_FSCAL_CTRL,          0x01},
  {CC1120_PHASE_ADJUST,        0x00},
  {CC1120_PARTNUMBER,          0x00},
  {CC1120_PARTVERSION,         0x00},
  {CC1120_SERIAL_STATUS,       0x00},
  {CC1120_MODEM_STATUS1,       0x01},
  {CC1120_MODEM_STATUS0,       0x00},
  {CC1120_MARC_STATUS1,        0x00},
  {CC1120_MARC_STATUS0,        0x00},
  {CC1120_PA_IFAMP_TEST,       0x00},
  {CC1120_FSRF_TEST,           0x00},
  {CC1120_PRE_TEST,            0x00},
  {CC1120_PRE_OVR,             0x00},
  {CC1120_ADC_TEST,            0x00},
  {CC1120_DVC_TEST,            0x0B},
  {CC1120_ATEST,               0x40},
  {CC1120_ATEST_LVDS,          0x00},
  {CC1120_ATEST_MODE,          0x00},
  {CC1120_XOSC_TEST1,          0x3C},
  {CC1120_XOSC_TEST0,          0x00},
  {CC1120_RXFIRST,             0x00},
  {CC1120_TXFIRST,             0x00},
  {CC1120_RXLAST,              0x00},
  {CC1120_TXLAST,              0x00},
  {CC1120_NUM_TXBYTES,         0x00},
  {CC1120_NUM_RXBYTES,         0x00},
  {CC1120_FIFO_NUM_TXBYTES,    0x0F},
  {CC1120_FIFO_NUM_RXBYTES,    0x00},
};

/******************************************************************************
 * PROTPTYPES
 */
extern U8 CC1120_rxBuffer[PACKET_RX_MAX_SIZE];

extern bool g_CC1120RxUpdate;
extern void registerConfig(void);
extern void manualCalibration(void);
extern void calibrateRCOsc(void);
extern void ChangeWorkMode(U8 Mode);
extern void CC1120_ISRHandler(void);
extern void createPacket(uint8 randBuffer[]);
extern void CC1120_init(void);
void CC1120_RecivePacket(void);

extern void CC1120_SetCarrierFreq(U8 FreqVal0, U8 FreqVal1, U8 FreqVal2);
extern void CC1120_SetPreamWord(U8 val);
extern void CC1120_SetSyncWord(U8 Sync3, U8 Sync2, U8 Sync1, U8 Sync0);
extern void CC1120_SetDevAddr(U8 Addr);
void CC1120_SetTxPower(U8 RaPowerRampVal);

extern U8 CC1120_SendCheackPacket(U8 *Packet , U8 len);
extern U8 CC1120_SendWaitSuccess(U8 *Packet , U8 len, U16 WaitTime);
U8 CC1120_WriteTxFifo(U8 *Packet , U8 len);
void CC1120_SendTxFifo(U8 Timeout);
void CC1120_SetCarrierFreqU32(U32 Freq);
extern void CC1120_SendTimeoutProc(void (*handler)(void));
extern void CC1120_SendSuccessHandler(void (*handler1)(void), void (*handler2)(void));
extern U8 GetStatusByte(void);
extern void CheackStatusByte(U8 StateByte);
rfStatus_t cc112xSpiWriteReg(uint16 addr, uint8 *pData, uint8 len);
rfStatus_t cc112xSpiReadReg(uint16 addr, uint8 *pData, uint8 len);

extern rfStatus_t trxSpiCmdStrobe(uint8 cmd);
#endif

